m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
!s11f vlog 2022.1 2022.01, Jan 29 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/22.3
T_opt
!s110 1667420419
VnIGoImKI7]mU9:hXi9^^l1
04 13 4 work core_v_mcu_tb fast 0
=1-00be43422b1a-6362d102-25a-4014
R0
!s124 OEM10U2092 
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;2022.1;75
va2_bootrom
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1667419662
!i10b 1
!s100 W0eL<z[6WeJIQ8;fTL6NH0
Ic[EhY0OAef96DRR[VA5Tj3
S1
Z4 dC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim
Z5 w1667293492
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv
!i122 5849
L0 1 20
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2022.1;75
r1
!s85 0
31
Z8 !s108 1667419662.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/a2_bootrom.sv|
!i113 0
Z9 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vA2_design
R2
Z10 !s110 1667419699
!i10b 1
!s100 XK2FzjJ>NX;?5Mn3=f9cg2
IbjVhmDaoa=Y?nLA4WfLOE1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv
!i122 6216
L0 3 4115
R6
R7
r1
!s85 0
31
Z11 !s108 1667419699.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/A2_design.sv|
!i113 0
R9
R1
n@a2_design
vA2_fifo
R2
Z12 !s110 1667419661
!i10b 1
!s100 A;P0mcA^G]5l6IhfJeG<a1
IA[`PJo<1X6Gi;h]=cGJFD1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv
!i122 5839
L0 5 57
R6
R7
r1
!s85 0
31
Z13 !s108 1667419661.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo.sv|
!i113 0
R9
R1
n@a2_fifo
vA2_MATH_UNIT
R2
R10
!i10b 1
!s100 ;O<9[k7P6;M^:ABX?BUz32
IE__Y4Q[J9mB`zYTBcJ0eK2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv
!i122 6217
L0 4 174
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/a2_math_unit.sv|
!i113 0
R9
R1
n@a2_@m@a@t@h_@u@n@i@t
vacdc_check
Z14 !s110 1667419680
!i10b 1
!s100 d?SD<0Tcf676EE2G9Fbkg2
IDo_c>97X8?80NH:P^gAO@3
R4
R5
Z15 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v
Z16 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v
!i122 6026
L0 570 337
R6
R7
r1
!s85 0
31
Z17 !s108 1667419680.000000
Z18 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v|
Z19 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/qspi_model/GD25Q128B.v|
!i113 0
Z20 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vaddr_dec_resp_mux
R2
Z21 !s110 1667419665
!i10b 1
!s100 7M>`AdCZ?KF3c3?NGJSFN0
IzC3:zbL]oDz=aW_5c6UbA3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv
!i122 5876
L0 15 170
R6
R7
r1
!s85 0
31
Z22 !s108 1667419665.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/addr_dec_resp_mux.sv|
!i113 0
R9
R1
vaddr_decode
R2
Z23 DXx4 work 11 cf_math_pkg 0 22 9V[0nNWTJ3l5`8P`S;A<S2
Z24 !s110 1667419686
!i10b 1
!s100 kWkj0WDUU<_<b3Y1IR6IN2
I;WZ`WEK7VGj06z:;9g`?T2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv
!i122 6087
L0 30 132
R6
R7
r1
!s85 0
31
Z25 !s108 1667419686.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/addr_decode.sv|
!i113 0
R9
R1
vAddressDecoder_Req_BRIDGE
R2
Z26 !s110 1667419677
!i10b 1
!s100 g7z<C6;6];68U_M@]iMz33
I_G8CeDdjIMcfofN<C;7PP2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv
!i122 5993
Z27 L0 11 30
R6
R7
r1
!s85 0
31
Z28 !s108 1667419677.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Req_BRIDGE.sv|
!i113 0
R9
R1
n@address@decoder_@req_@b@r@i@d@g@e
vAddressDecoder_Req_L2
R2
Z29 !s110 1667419678
!i10b 1
!s100 aDG8nf7:0=UTlKMJ>=j<91
IB8SWUoiWfXGk6O]Bakbk41
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv
!i122 6005
L0 11 29
R6
R7
r1
!s85 0
31
Z30 !s108 1667419678.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Req_L2.sv|
!i113 0
R9
R1
n@address@decoder_@req_@l2
vAddressDecoder_Resp_BRIDGE
R2
R26
!i10b 1
!s100 Xk:90RgTSh]`CXZzn1<WZ1
I;g[B`5zJh;@RAJQ9AD5h_0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv
!i122 5994
L0 11 17
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/AddressDecoder_Resp_BRIDGE.sv|
!i113 0
R9
R1
n@address@decoder_@resp_@b@r@i@d@g@e
vAddressDecoder_Resp_L2
R2
R29
!i10b 1
!s100 XDR>?S7:^3nXSX;L73iLn0
IELnFJ9PoAU8h]L>cfJTCh1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv
!i122 6006
L0 11 16
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/AddressDecoder_Resp_L2.sv|
!i113 0
R9
R1
n@address@decoder_@resp_@l2
vadv_timer_apb_if
R2
Z31 !s110 1667419672
!i10b 1
!s100 WSdcVo>JVIV?9i`Y;;Xf73
Ik22Q_jeLdjCiG39MNX@Eg0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv
!i122 5945
L0 102 922
R6
R7
r1
!s85 0
31
Z32 !s108 1667419671.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/adv_timer_apb_if.sv|
!i113 0
R9
R1
vamo_shim
R2
R21
!i10b 1
!s100 ;7b^>g6NfNKU;I9<X8U`>2
I]hPK67dRNoJhQ8DXo]1mJ2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv
!i122 5877
L0 5 170
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/amo_shim.sv|
!i113 0
R9
R1
vapb2apbcomp
R2
Z33 !s110 1667419674
!i10b 1
!s100 EOcS]NmflBdEjmLhg:ELA3
ImF9FOBl7WLILW;XX_L60o1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv
!i122 5969
L0 11 72
R6
R7
r1
!s85 0
31
Z34 !s108 1667419674.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2apbcomp/apb2apbcomp.sv|
!i113 0
R9
R1
vapb2per
R2
R33
!i10b 1
!s100 VR51TO[OoScZW6A3FJ]:h0
IkI05CK68bMT]ecDil093Z2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv
!i122 5970
L0 28 131
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb2per/apb2per.sv|
!i113 0
R9
R1
vapb_adv_timer
R2
R31
!i10b 1
!s100 9R=5zMQ0AMllzL=YNRJ0D1
IK^5YTV<DR^EOiJT?[GMNT2
S1
R4
R5
8C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_adv_timer\rtl\apb_adv_timer.sv
FC:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_adv_timer\rtl\apb_adv_timer.sv
!i122 5946
L0 11 579
R6
R7
r1
!s85 0
31
Z35 !s108 1667419672.000000
!s107 C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_adv_timer\rtl\apb_adv_timer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_adv_timer\rtl\apb_adv_timer.sv|
!i113 0
R9
R1
YAPB_BUS
R2
R12
!i10b 1
!s100 6]0?OI4Zz38T;f42DXH^a2
IMd@5ddOR7Fl<P8FlUz1]^1
S1
R4
R5
Z36 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv
Z37 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv
!i122 5838
L0 1151 0
R6
R7
r1
!s85 0
31
R13
Z38 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv|
Z39 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/pulp_interfaces.sv|
!i113 0
R9
Z40 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@a@p@b_@b@u@s
vapb_efpga_demux
R2
R3
!i10b 1
!s100 lJK[GnfLJhAQ0S`0kIEjj1
IMO<f_MPekzSgh[k5c]Xc;2
S1
R4
w1667317141
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv
!i122 5850
L0 20 226
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/apb_efpga_demux.sv|
!i113 0
R9
!s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vapb_fll_if
R2
Z41 !s110 1667419673
!i10b 1
!s100 nWUH8CTh6jgF?l@2aY4KX2
I_UX_Pz9H:cM62VVeeDFNi0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv
!i122 5955
L0 11 183
R6
R7
r1
!s85 0
31
Z42 !s108 1667419673.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_fll_if/apb_fll_if.sv|
!i113 0
R9
R1
vapb_gpiov2
R2
R41
!i10b 1
!s100 mULbELVne]kb9@KQ8dWT41
IT6o30C^BePC2W3]fL=_zg2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv
!i122 5956
L0 34 161
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_gpio/rtl/apb_gpio.sv|
!i113 0
R9
R40
R1
vapb_i2cs
R41
!i10b 1
!s100 Eaj>fGiNO[M;34>RRhXfo0
I97Can;F2MSSg@dOQB0X3@3
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v
!i122 5957
L0 23 143
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_i2cs.v|
!i113 0
R20
R1
vapb_node
R2
R41
!i10b 1
!s100 0S8L^3TXooX[=ioQPTXl^0
I[^c7LCG=Zg91miN>Oz^_l3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv
!i122 5963
L0 20 64
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node.sv|
!i113 0
R9
R1
vapb_node_wrap
R2
R41
!i10b 1
!s100 Ie7^;M9IBoN8QgDd[EgW;0
I8`cbJWHTkZkCWSOB]_9F`1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv
!i122 5964
L0 20 75
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_node/src/apb_node_wrap.sv|
!i113 0
R9
R1
vapb_slave_interface
R41
!i10b 1
!s100 m_CM@1f<iYmb1<:g7K3aQ2
IjR?eG2>5lQfKKmU[=M9l71
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v
!i122 5958
L0 11 65
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/apb_slv_interface.v|
!i113 0
R20
R1
vapb_soc_ctrl
R2
R12
!i10b 1
!s100 gW4HR?oAN5E]jNPA:?a_82
I2b9hEn69cN`CTUAzNkOTU1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv
!i122 5836
L0 53 323
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/apb_soc_ctrl.sv|
!i113 0
R9
R40
R1
vapb_timer_unit
R2
R33
!i10b 1
!s100 YMjm3z6CYmUAR>ZMR^ZX<1
IEMd1CYN]NzO_akX[M[GG?0
S1
R4
R5
8C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_timer_unit\rtl\apb_timer_unit.sv
FC:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_timer_unit\rtl\apb_timer_unit.sv
!i122 5965
L0 38 480
R6
R7
r1
!s85 0
31
R42
!s107 C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_timer_unit\rtl\apb_timer_unit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\apb_timer_unit\rtl\apb_timer_unit.sv|
!i113 0
R9
R1
vapb_to_reg
R2
Z43 !s110 1667419694
!i10b 1
!s100 `3Wg;kh90e5_1Y?UZmnik2
I[3AZ0X?KL=<Jk`C[5`R[W3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv
!i122 6165
L0 13 27
R6
R7
r1
!s85 0
31
Z44 !s108 1667419694.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/apb_to_reg.sv|
!i113 0
R9
R1
vapbt1_interface
R2
R12
!i10b 1
!s100 k?7UgmgWd4TV`b?7N[?He2
ILf87EmFTTU<]a[CQE9kQz2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv
!i122 5842
L0 5 76
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/apbt1_interface.sv|
!i113 0
R9
R1
vArbitrationTree_BRIDGE
R2
R26
!i10b 1
!s100 Wd;:P0C2E`Lf2:[:HB9Q]2
IHfVHk_f1YzUAn2SiB4[3D1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv
!i122 5995
L0 11 272
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ArbitrationTree_BRIDGE.sv|
!i113 0
R9
R1
n@arbitration@tree_@b@r@i@d@g@e
vArbitrationTree_L2
R2
R29
!i10b 1
!s100 5B9ZUgf>E=]Rl=]WQe7c`3
IFNnlIgiU5jo0L7ImX<Th01
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv
!i122 6007
L0 11 240
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ArbitrationTree_L2.sv|
!i113 0
R9
R1
n@arbitration@tree_@l2
vaxi64_2_lint32
R2
Z45 !s110 1667419676
!i10b 1
!s100 EJcJYF60EZYMFTNIzjRNT0
Ia7hejJFO^^7Ha]6oPHYSP3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv
!i122 5991
L0 11 556
R6
R7
r1
!s85 0
31
Z46 !s108 1667419676.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi64_2_lint32.sv|
!i113 0
R9
R1
vaxi64_2_lint32_wrap
R2
R3
!i10b 1
!s100 lFeonmC?]gN]]4DimIGm^2
ICH_A?7hLP6LU0Se2GnW0o3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv
!i122 5851
L0 25 124
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/axi64_2_lint32_wrap.sv|
!i113 0
R9
Z47 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vaxi_ar_buffer
R2
R33
!i10b 1
!s100 MOeRbE`DQLGBDXak;mV;E3
If7IDOVg[Y>O7Nil0D><<_2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv
!i122 5971
Z48 L0 13 62
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_ar_buffer.sv|
!i113 0
R9
R1
vaxi_atop_filter
R2
Z49 DXx4 work 7 axi_pkg 0 22 m]G6i1jn4O4dMai@_V6Ne0
Z50 !s110 1667419683
!i10b 1
!s100 NMcjcL[0j@idgORbODgCi3
IHPa;T;=3I`YfWcTaS1_]B3
S1
R4
R5
Z51 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv
Z52 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv
!i122 6056
L0 37 333
R6
R7
r1
!s85 0
31
Z53 !s108 1667419683.000000
Z54 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv|
Z55 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_atop_filter.sv|
!i113 0
R9
Z56 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vaxi_atop_filter_intf
R2
R49
R50
!i10b 1
!s100 ITXm4i_m6=D4X85XEKO5I2
I10]<`5eHML<jcYS53ZS5n3
S1
R4
R5
R51
R52
!i122 6056
L0 375 70
R6
R7
r1
!s85 0
31
R53
R54
R55
!i113 0
R9
R56
R1
vaxi_aw_buffer
R2
R33
!i10b 1
!s100 @5<CYQ1X>I1`Kn5aM[WW>3
I`3Ag_X2:4ODTH7[S_e[fC3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv
!i122 5972
R48
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_aw_buffer.sv|
!i113 0
R9
R1
vaxi_b_buffer
R2
R33
!i10b 1
!s100 CR=j7=j@UTK25ClKA4DI]1
I0HS3Q6k:F2b_07ezlbE=O3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv
!i122 5973
L0 13 42
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_b_buffer.sv|
!i113 0
R9
R1
vaxi_burst_splitter
R2
R49
R50
!i10b 1
!s100 C_Ec?7H_[TSQAcb`WU8P72
IEDmnG1FSa2D6R@7C3<h?m0
S1
R4
R5
Z57 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv
Z58 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv
!i122 6057
L0 28 315
R6
R7
r1
!s85 0
31
R53
Z59 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv|
Z60 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_burst_splitter.sv|
!i113 0
R9
Z61 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vaxi_burst_splitter_ax_chan
R2
R49
R50
!i10b 1
!s100 RZ8c;hD^F@@3CJSnLe[lQ1
IUIzlI67B]Mj:m=<UhcK:j0
S1
R4
R5
R57
R58
!i122 6057
L0 348 113
R6
R7
r1
!s85 0
31
R53
R59
R60
!i113 0
R9
R61
R1
vaxi_burst_splitter_counters
R2
R49
R50
!i10b 1
!s100 F6OT43Ue4GG>:1_[ZCTLf3
IMEQh_8;kD`;>PIDmA82m]0
S1
R4
R5
R57
R58
!i122 6057
L0 463 119
R6
R7
r1
!s85 0
31
R53
R59
R60
!i113 0
R9
R61
R1
YAXI_BUS
R2
R49
Z62 !s110 1667419684
!i10b 1
!s100 h]hB9bh7MPnM`2=UPFOIT2
IeI[>RL:iRg>7zaCC9HgLR1
S1
R4
R5
Z63 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv
Z64 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv
!i122 6067
L0 20 0
R6
R7
r1
!s85 0
31
Z65 !s108 1667419684.000000
Z66 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv|
Z67 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_intf.sv|
!i113 0
R9
R1
n@a@x@i_@b@u@s
YAXI_BUS2
R2
R12
!i10b 1
!s100 5d=bofL]6G]>K6bTZGWX93
I^<CXDEOPWF@TWGW^^6=jX0
S1
R4
R5
R36
R37
!i122 5838
L0 363 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@a@x@i_@b@u@s2
YAXI_BUS_ASYNC
R2
R49
R62
!i10b 1
!s100 `mTfk5Xz_A[>[?mfQ3cnX1
IVFRmz8A9Y8GniF0XLg64A3
S1
R4
R5
R63
R64
!i122 6067
L0 250 0
R6
R7
r1
!s85 0
31
R65
R66
R67
!i113 0
R9
R1
n@a@x@i_@b@u@s_@a@s@y@n@c
YAXI_BUS_ASYNC2
R2
R12
!i10b 1
!s100 PQ<=h7RJma4@P>[a:AR`D2
IP:;9W`[iQRIQSN7WTLHUS1
S1
R4
R5
R36
R37
!i122 5838
L0 476 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@a@x@i_@b@u@s_@a@s@y@n@c2
YAXI_BUS_DV
R2
R49
R62
!i10b 1
!s100 zMSVECPa8?@C<Ilc9<S3W3
IT4ilmDcY4VR]_gN^:f2gc2
S1
R4
R5
R63
R64
!i122 6067
L0 105 0
R6
R7
r1
!s85 0
31
R65
R66
R67
!i113 0
R9
R1
n@a@x@i_@b@u@s_@d@v
vaxi_cdc
R2
R50
!i10b 1
!s100 GoGS<LFZOWdn0`8c8@aaO3
IaHRN2_UO=3`5;1d<R=M6R0
S1
R4
R5
Z68 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv
Z69 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv
!i122 6058
L0 25 105
R6
R7
r1
!s85 0
31
R53
Z70 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv|
Z71 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cdc.sv|
!i113 0
R9
R56
R1
vaxi_cdc_intf
R2
R49
R50
!i10b 1
!s100 oo[>TD[Q?AQ[cR]gJ1OiP2
I`ViVNfcG5TUkbKgTTP21c3
S1
R4
R5
R68
R69
!i122 6058
L0 135 61
R6
R7
r1
!s85 0
31
R53
R70
R71
!i113 0
R9
R56
R1
vaxi_chan_logger
R2
R24
!i10b 1
!s100 G>b9lCcLPAhm4XjfT>3Nh3
IIcH17BWJDZUBn[IMZW_c63
S1
R4
R5
Z72 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv
Z73 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv
!i122 6084
L0 2038 248
R6
R7
r1
!s85 0
31
R25
Z74 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv|
Z75 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_test.sv|
!i113 0
R9
R1
vaxi_cut
R2
R50
!i10b 1
!s100 TcogN_h@J9ObmIDz;kKYM0
IBcRaL8Z8MT=`7mEALjOK92
S1
R4
R5
Z76 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv
Z77 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv
!i122 6059
L0 20 94
R6
R7
r1
!s85 0
31
R53
Z78 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv|
Z79 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_cut.sv|
!i113 0
R9
R56
R1
vaxi_cut_intf
R2
R49
R50
!i10b 1
!s100 je6YPGXGDFkeHja?^_@Ff2
IV2d3LVhUKT]`m>h^OeTXl2
S1
R4
R5
R76
R77
!i122 6059
L0 119 79
R6
R7
r1
!s85 0
31
R53
R78
R79
!i113 0
R9
R56
R1
vaxi_delayer
R2
R50
!i10b 1
!s100 9<LA7bzNn9hPz2_a:UUYz3
I39Iigo;znJS]^2IQ^m6YZ1
S1
R4
R5
Z80 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv
Z81 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv
!i122 6060
L0 17 105
R6
R7
r1
!s85 0
31
R53
Z82 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv|
Z83 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_delayer.sv|
!i113 0
R9
R56
R1
vaxi_delayer_intf
R2
R49
R50
!i10b 1
!s100 o@hHP9;hS<WVl0Xk`A9Ff0
IhJE0D7;L7;:SH8n5QJ[6m1
S1
R4
R5
R80
R81
!i122 6060
L0 127 72
R6
R7
r1
!s85 0
31
R53
R82
R83
!i113 0
R9
R56
R1
vaxi_demux
R2
R62
!i10b 1
!s100 T?2cWdO6U5FX<0FIOUEh21
I>BkEM6mUk1Yc5O1_V@SDX3
S1
R4
R5
Z84 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv
Z85 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv
!i122 6061
L0 19 520
R6
R7
r1
!s85 0
31
R53
Z86 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv|
Z87 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_demux.sv|
!i113 0
R9
Z88 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vaxi_demux_id_counters
R2
R62
!i10b 1
!s100 @[<5O__c4bd]@f:doD3nK3
IQ`FA<VI7:^o^EM=N:<lKI1
S1
R4
R5
R84
R85
!i122 6061
L0 540 120
R6
R7
r1
!s85 0
31
R53
R86
R87
!i113 0
R9
R88
R1
vaxi_demux_intf
R2
R49
R62
!i10b 1
!s100 F^hKjPAYeh9ka?MGSJ65E0
ID?PXNo2j1:2f@WS]JGFAl1
S1
R4
R5
R84
R85
!i122 6061
L0 664 85
R6
R7
r1
!s85 0
31
R53
R86
R87
!i113 0
R9
R88
R1
vaxi_dw_converter
R2
R62
!i10b 1
!s100 Kn9c3cUIM0VFB:2102gZF1
IZ?0VLHRaW]Y<hI_^lo8kE0
S1
R4
R5
Z89 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv
Z90 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv
!i122 6062
L0 18 94
R6
R7
r1
!s85 0
31
R65
Z91 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv|
Z92 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_converter.sv|
!i113 0
R9
R56
R1
vaxi_dw_converter_intf
R2
R49
R62
!i10b 1
!s100 ::ac;Lj812N^7@OiNFl193
IPzNgUomnVjoFQWN=]4LWz2
S1
R4
R5
R89
R90
!i122 6062
L0 118 73
R6
R7
r1
!s85 0
31
R65
R91
R92
!i113 0
R9
R56
R1
vaxi_dw_downsizer
R2
R49
R23
R62
!i10b 1
!s100 Rmk4KbIFLdGD[G=dEkgm12
I458g0STILO1jI6o4<6?nD0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv
!i122 6063
L0 22 860
R6
R7
r1
!s85 0
31
R65
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_downsizer.sv|
!i113 0
R9
R1
vaxi_dw_upsizer
R2
R49
R23
R62
!i10b 1
!s100 h`01SfWBG@=cU[cBKKHj^0
IiKgD[DaZ^OPjaVcC0k@N22
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv
!i122 6064
L0 21 696
R6
R7
r1
!s85 0
31
R65
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_dw_upsizer.sv|
!i113 0
R9
R1
vaxi_err_slv
R2
R49
R62
!i10b 1
!s100 YTJL9AoUNZ=OdEK:nH9`G3
IUDPO9ARHGGLLRk:;Z6SY=2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv
!i122 6065
L0 19 243
R6
R7
r1
!s85 0
31
R65
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_err_slv.sv|
!i113 0
R9
R1
vaxi_id_prepend
R2
R62
!i10b 1
!s100 6f48c5F8U8@9@4^2]:@NG0
I;J;dH6j:W6>e=e:3>[aZE0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv
!i122 6066
L0 18 144
R6
R7
r1
!s85 0
31
R65
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_id_prepend.sv|
!i113 0
R9
R1
vaxi_isolate
R2
R49
R62
!i10b 1
!s100 m2737gh0b2@UFe;b_QkOo0
IcY5;OF7HIczQh<hDRS9Dn0
S1
R4
R5
Z93 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv
Z94 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv
!i122 6068
L0 33 244
R6
R7
r1
!s85 0
31
R65
Z95 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv|
Z96 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_isolate.sv|
!i113 0
R9
R88
R1
vaxi_isolate_intf
R2
R49
R62
!i10b 1
!s100 2<@EiMBSH:1=^=b`^K1Zd0
IZTbiS=VF3UzU?C<3Uz:MZ0
S1
R4
R5
R93
R94
!i122 6068
L0 281 65
R6
R7
r1
!s85 0
31
R65
R95
R96
!i113 0
R9
R88
R1
vaxi_join_intf
R2
R62
!i10b 1
!s100 oUGKHzk[T9Zj:PIDdg2BP3
I[?Rk8V?3TL[azT<<:UaK92
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv
!i122 6069
L0 19 19
R6
R7
r1
!s85 0
31
R65
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_join.sv|
!i113 0
R9
R56
R1
YAXI_LITE
R2
R49
R62
!i10b 1
!s100 8ZPbid7?U:SAk3z^@g:m?3
In`9f<<aUnU[Hn<04oanGl2
S1
R4
R5
R63
R64
!i122 6067
L0 338 0
R6
R7
r1
!s85 0
31
R65
R66
R67
!i113 0
R9
R1
n@a@x@i_@l@i@t@e
vaxi_lite_cdc_intf
R2
R49
R50
!i10b 1
!s100 X@zn^6R_[QIe>BRHdndho3
IUXJDCEc`VXEJ[k639Oc]_1
S1
R4
R5
R68
R69
!i122 6058
L0 197 57
R6
R7
r1
!s85 0
31
R53
R70
R71
!i113 0
R9
R56
R1
vaxi_lite_cut_intf
R2
R49
R50
!i10b 1
!s100 FFK?;g;l74@8z@>>A3lKd1
IGmlT]l^:P[[852[D62UON0
S1
R4
R5
R76
R77
!i122 6059
L0 199 67
R6
R7
r1
!s85 0
31
R53
R78
R79
!i113 0
R9
R56
R1
vaxi_lite_demux
R2
R62
!i10b 1
!s100 O91LVcT4WZSic0JSQjVMg1
IJkDOB7kdHzJdIlGI[@J;N0
S1
R4
R5
Z97 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv
Z98 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv
!i122 6070
L0 21 365
R6
R7
r1
!s85 0
31
R65
Z99 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv|
Z100 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_demux.sv|
!i113 0
R9
R88
R1
vaxi_lite_demux_intf
R2
R49
R62
!i10b 1
!s100 kP5<T<MPE_Xnl^b<ZWiRl0
ImZE?8h7oL6nDPWn[XZ2912
S1
R4
R5
R97
R98
!i122 6070
L0 390 85
R6
R7
r1
!s85 0
31
R65
R99
R100
!i113 0
R9
R88
R1
YAXI_LITE_DV
R2
R49
R62
!i10b 1
!s100 X4]zF8DZS<FbCW`7G864j1
I05`bP;6h:Gdn;2[6:4Afh0
S1
R4
R5
R63
R64
!i122 6067
L0 393 0
R6
R7
r1
!s85 0
31
R65
R66
R67
!i113 0
R9
R1
n@a@x@i_@l@i@t@e_@d@v
vaxi_lite_join_intf
R2
Z101 !s110 1667419685
!i10b 1
!s100 0>:D64_CMCAN9`e]UcN<>3
I1E^zR51Q7zLbMzTd_NFDf0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv
!i122 6071
L0 19 17
R6
R7
r1
!s85 0
31
Z102 !s108 1667419685.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_join.sv|
!i113 0
R9
R56
R1
vaxi_lite_mailbox
R2
R101
!i10b 1
!s100 39OBJ<2e=Z5n5DKozTZST1
IhzRQa?GfU^Ok>^mZ6Foam2
S1
R4
R5
Z103 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv
Z104 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv
!i122 6072
L0 21 179
R6
R7
r1
!s85 0
31
R102
Z105 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv|
Z106 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mailbox.sv|
!i113 0
R9
R88
R1
vaxi_lite_mailbox_intf
R2
R49
R101
!i10b 1
!s100 MHH>O`bT4WECIc>@Vl=410
IGi5aLmP2RZBM^UZKO_ic80
S1
R4
R5
R103
R104
!i122 6072
L0 558 68
R6
R7
r1
!s85 0
31
R102
R105
R106
!i113 0
R9
R88
R1
vaxi_lite_mailbox_slave
R2
R49
R101
!i10b 1
!s100 [;XfV:UzedYl>NXG^]CnS2
I]BX13_TT?Glo6ig131aJn0
S1
R4
R5
R103
R104
!i122 6072
L0 204 351
R6
R7
r1
!s85 0
31
R102
R105
R106
!i113 0
R9
R88
R1
vaxi_lite_multicut_intf
R2
R49
R101
!i10b 1
!s100 RnK?]NW4Af00hK@dR?hgV2
IeZSE?TIz8R@3U=VIj1EHn0
S1
R4
R5
Z107 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv
Z108 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv
!i122 6079
L0 171 67
R6
R7
r1
!s85 0
31
R102
Z109 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv|
Z110 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_multicut.sv|
!i113 0
R9
R56
R1
vaxi_lite_mux
R2
R101
!i10b 1
!s100 AW5D[LPC=i`i4i2RdZFXU0
I>]@_V9=b0^0E3n@QRhlB22
S1
R4
R5
Z111 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv
Z112 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv
!i122 6073
L0 23 365
R6
R7
r1
!s85 0
31
R102
Z113 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv|
Z114 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_mux.sv|
!i113 0
R9
R61
R1
vaxi_lite_mux_intf
R2
R49
R101
!i10b 1
!s100 e=EKBd5l3<]JAGMh]Z[OP1
IfG@4]mlA86`KoQc4?S4gd0
S1
R4
R5
R111
R112
!i122 6073
L0 393 81
R6
R7
r1
!s85 0
31
R102
R113
R114
!i113 0
R9
R61
R1
vaxi_lite_regs
R2
R23
R49
R101
!i10b 1
!s100 KZH3ECJ]i?HRlGLM=NAUY1
IeSf39W<UTW:B4F92;10Xe0
S1
R4
R5
Z115 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv
Z116 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv
!i122 6074
L0 60 347
R6
R7
r1
!s85 0
31
R102
Z117 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv|
Z118 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_regs.sv|
!i113 0
R9
R61
R1
vaxi_lite_regs_intf
R2
R49
R101
!i10b 1
!s100 ;`HbOFGU7Ua^n6Mg<DJ133
IH_]bFUz^fMO:jGngXm25_3
S1
R4
R5
R115
R116
!i122 6074
L0 413 71
R6
R7
r1
!s85 0
31
R102
R117
R118
!i113 0
R9
R61
R1
vaxi_lite_to_apb
R2
R49
R101
!i10b 1
!s100 eGl[6V<9Am@gFaT@OZUW@2
INKaV]bQ8^OORZHHoK1aS72
S1
R4
R5
Z119 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv
Z120 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv
!i122 6075
L0 50 329
R6
R7
r1
!s85 0
31
R102
Z121 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv|
Z122 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_apb.sv|
!i113 0
R9
R88
R1
vaxi_lite_to_apb_intf
R2
R49
R101
!i10b 1
!s100 SP9bQ^c^?O<@:>:7SbQKU0
I@@n4lY?l9T2638Y?cic6M1
S1
R4
R5
R119
R120
!i122 6075
L0 383 108
R6
R7
r1
!s85 0
31
R102
R121
R122
!i113 0
R9
R88
R1
vaxi_lite_to_axi
R2
R49
R101
!i10b 1
!s100 SXlTU_OFT@R60jeYG:M^K0
IE:`iLGD2O^Q4UM<4EPUW;2
S1
R4
R5
Z123 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv
Z124 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv
!i122 6076
L0 18 78
R6
R7
r1
!s85 0
31
R102
Z125 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv|
Z126 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_to_axi.sv|
!i113 0
R9
R1
vaxi_lite_to_axi_intf
R2
R49
R101
!i10b 1
!s100 c`8bj:N>e6l616Y=dfz9z2
Ie[@?8GScT3B2SzU8KckfR1
S1
R4
R5
R123
R124
!i122 6076
L0 97 64
R6
R7
r1
!s85 0
31
R102
R125
R126
!i113 0
R9
R1
vaxi_lite_to_reg
R2
R49
R43
!i10b 1
!s100 Vg:n6`V5O0gzHdfzHP;[L1
IBdPNm>bh]_;o:T1NYRYV_1
S1
R4
R5
Z127 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv
Z128 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv
!i122 6166
L0 15 203
R6
R7
r1
!s85 0
31
R44
Z129 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include/register_interface/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include/register_interface/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv|
Z130 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_lite_to_reg.sv|
!i113 0
R9
Z131 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vaxi_lite_to_reg_intf
R2
R49
R43
!i10b 1
!s100 89X`MCH0oWcUYzVKkOo9?2
IPD@c8^G3>TGiW7]P4oAL>1
S1
R4
R5
R127
R128
!i122 6166
L0 225 62
R6
R7
r1
!s85 0
31
R44
R129
R130
!i113 0
R9
R131
R1
vaxi_lite_xbar
R2
R49
R101
!i10b 1
!s100 @:TLiMOUWUjkzo6AV[OQS2
IHZT0YeDX?R^ZX4`dQnQnV2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv
!i122 6077
L0 22 217
R6
R7
r1
!s85 0
31
R102
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_lite_xbar.sv|
!i113 0
R9
R56
R1
vaxi_modify_address
R2
R101
!i10b 1
!s100 Ca5C?:=?4RRC=c2ISNVgG3
I7MK2GIfBPjd8Cbz@`NSY51
S1
R4
R5
Z132 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv
Z133 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv
!i122 6078
L0 18 65
R6
R7
r1
!s85 0
31
R102
Z134 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv|
Z135 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_modify_address.sv|
!i113 0
R9
R56
R1
vaxi_modify_address_intf
R2
R49
R101
!i10b 1
!s100 LzNc4mm;ZU`]W0d8a_P5c2
Io?F<7kkNXAPTQU>hnYIBg2
S1
R4
R5
R132
R133
!i122 6078
L0 89 76
R6
R7
r1
!s85 0
31
R102
R134
R135
!i113 0
R9
R56
R1
vaxi_multicut
R2
R101
!i10b 1
!s100 @lXI;bW9Gl??e?`gH0c3n3
Iiem`R`c:HaPkHf7bR?`1X0
S1
R4
R5
R107
R108
!i122 6079
L0 21 70
R6
R7
r1
!s85 0
31
R102
R109
R110
!i113 0
R9
R56
R1
vaxi_multicut_intf
R2
R49
R101
!i10b 1
!s100 WJf65MkZkK^[_iG^KF@]=3
Ib8HM?n>1KJ9n8fZ^FOTW`2
S1
R4
R5
R107
R108
!i122 6079
L0 96 74
R6
R7
r1
!s85 0
31
R102
R109
R110
!i113 0
R9
R56
R1
vaxi_mux
R2
R24
!i10b 1
!s100 _9Ff;QzZR]1=D@Q7QO7cM2
IVM^W3`P:OfHJY]i9kD`d43
S1
R4
R5
Z136 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv
Z137 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv
!i122 6080
L0 27 393
R6
R7
r1
!s85 0
31
R102
Z138 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv|
Z139 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_mux.sv|
!i113 0
R9
R61
R1
vaxi_mux_intf
R2
R49
R24
!i10b 1
!s100 lf5U^C2=DUKUe[41OP[OV3
Iz;g4miX>XHdZhml<m27z70
S1
R4
R5
R136
R137
!i122 6080
L0 424 99
R6
R7
r1
!s85 0
31
R102
R138
R139
!i113 0
R9
R61
R1
Xaxi_pkg
R2
R24
!i10b 1
!s100 f?m9@J2`a8]56RS[i37@S2
Im]G6i1jn4O4dMai@_V6Ne0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv
!i122 6081
Z140 L0 21 0
Vm]G6i1jn4O4dMai@_V6Ne0
R7
r1
!s85 0
31
R25
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_pkg.sv|
!i113 0
R9
R1
vaxi_r_buffer
R2
R33
!i10b 1
!s100 Y:oz>hZMAoJEAgS6CPLCj0
IDhOd6Y^Q9?TH7XgZz4>W;1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv
!i122 5974
L0 13 48
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_r_buffer.sv|
!i113 0
R9
R1
vaxi_read_ctrl
R2
R45
!i10b 1
!s100 iGS6bdQe?6Wfhm_C^KNmT1
INQeQSlAG7V]X6C<7WgKCm3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv
!i122 5989
L0 18 529
R6
R7
r1
!s85 0
31
R46
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_read_ctrl.sv|
!i113 0
R9
R1
vaxi_serializer
R2
R49
R24
!i10b 1
!s100 1YAgTd@kFBMB4fRfJ>Wzh2
I4o@l8f;cJ]91chHh?RmN[1
S1
R4
R5
Z141 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv
Z142 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv
!i122 6082
L0 17 197
R6
R7
r1
!s85 0
31
R25
Z143 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv|
Z144 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_serializer.sv|
!i113 0
R9
R61
R1
vaxi_serializer_intf
R2
R49
R24
!i10b 1
!s100 RZfQBW^Oz;m4l5ml4>Hj63
I`e_VCnj`c5>g1HM8;U=YG3
S1
R4
R5
R141
R142
!i122 6082
L0 218 73
R6
R7
r1
!s85 0
31
R25
R143
R144
!i113 0
R9
R61
R1
vaxi_sim_mem
R2
R49
R24
!i10b 1
!s100 TXeY?oPHCJ[m^USYO5Pca3
IGl;Nd7XEV]?>WC0zYU]4?2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv
!i122 6083
L0 22 183
R6
R7
r1
!s85 0
31
R25
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_sim_mem.sv|
!i113 0
R9
R56
R1
vaxi_single_slice
R2
Z145 !s110 1667419675
!i10b 1
!s100 eQYdnk@JLzDia3KVn3l4_0
IeHQ3QI7cA@be>bm09CbVM1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv
!i122 5975
Z146 L0 12 40
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_single_slice.sv|
!i113 0
R9
R1
vaxi_slice
R2
R145
!i10b 1
!s100 @RT^>[^_PXjB_JL57TLGG3
If[@^ze_`8hdJEd9klKjQP0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv
!i122 5976
L0 13 299
R6
R7
r1
!s85 0
31
Z147 !s108 1667419675.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice.sv|
!i113 0
R9
R1
vaxi_slice_wrap
R2
R145
!i10b 1
!s100 =cSk:2bDZdELUmVa]6aLW1
IOSMjd11DfVnZ55oL[=G@[3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv
!i122 5977
L0 1 115
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_slice_wrap.sv|
!i113 0
R9
R1
Xaxi_test
!s115 AXI_BUS_DV
!s115 AXI_LITE_DV
R2
R49
DXx4 work 17 rand_id_queue_pkg 0 22 zTVHoIK6zK[mb=>`eL1S`1
R24
!i10b 1
!s100 RCeYTgae]h?M0W_J3J8<I0
I;FQ3G=Y@heHihnBWdUTPz3
S1
R4
R5
R72
R73
!i122 6084
R140
V;FQ3G=Y@heHihnBWdUTPz3
R7
r1
!s85 0
31
R25
R74
R75
!i113 0
R9
R1
vaxi_to_axi_lite
R2
R24
!i10b 1
!s100 HS12XD<]:RPIU64lj4]=N2
IZZPBo>eSkQaY]J5c4EcA91
S1
R4
R5
Z148 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv
Z149 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv
!i122 6085
L0 19 92
R6
R7
r1
!s85 0
31
R25
Z150 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv|
Z151 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_to_axi_lite.sv|
!i113 0
R9
R56
R1
vaxi_to_axi_lite_id_reflect
R2
R24
!i10b 1
!s100 25fHN4@3gRl15ngSb<QUb2
IKXIT7PkHNYZR66mcEfj]e3
S1
R4
R5
R148
R149
!i122 6085
L0 117 128
R6
R7
r1
!s85 0
31
R25
R150
R151
!i113 0
R9
R56
R1
vaxi_to_axi_lite_intf
R2
R49
R24
!i10b 1
!s100 FUS4@7Ki8_CR^7KlK0WKO2
ITGA5U1M=N:FD_T^aPLkXb1
S1
R4
R5
R148
R149
!i122 6085
L0 249 75
R6
R7
r1
!s85 0
31
R25
R150
R151
!i113 0
R9
R56
R1
vaxi_to_reg
R2
R49
R43
!i10b 1
!s100 DHP^68z4HnGK4<zHA3TXW0
ILKmGkdY_ZAN@`NachMe:k1
S1
R4
R5
Z152 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv
Z153 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv
!i122 6167
L0 17 96
R6
R7
r1
!s85 0
31
R44
Z154 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv|
Z155 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/axi_to_reg.sv|
!i113 0
R9
R56
R1
vaxi_to_reg_intf
R2
R43
!i10b 1
!s100 T<ETo?MWOUX4@eS1>6z>Y2
Iah^JU<`R:=^4:38OQCHXn3
S1
R4
R5
R152
R153
!i122 6167
L0 115 64
R6
R7
r1
!s85 0
31
R44
R154
R155
!i113 0
R9
R56
R1
vaxi_w_buffer
R2
R145
!i10b 1
!s100 UTS_nWS42b^CflV54lk6a2
IGicG5F`6z[hYBQZS@[=]H0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv
!i122 5978
Z156 L0 13 43
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/axi_slice/src/axi_w_buffer.sv|
!i113 0
R9
R1
vaxi_write_ctrl
R2
R45
!i10b 1
!s100 kE3EogkAc5AbULNe;c4Ok1
IYOf@<DIJmAdl4a>HMUCo62
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv
!i122 5990
L0 18 351
R6
R7
r1
!s85 0
31
R46
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/axi_write_ctrl.sv|
!i113 0
R9
R1
vaxi_xbar
R2
R49
R24
!i10b 1
!s100 mSUHd[>1mZ:YN8i@EJQof1
I[[;2:EndTLeMh6D7lKdEO1
S1
R4
R5
Z157 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv
Z158 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv
!i122 6086
L0 18 220
R6
R7
r1
!s85 0
31
R25
Z159 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv|
Z160 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/src/axi_xbar.sv|
!i113 0
R9
R56
R1
vaxi_xbar_intf
R2
R49
R24
!i10b 1
!s100 >YLFGCVAk?U@FSVimFM1j2
Ib2bKf:N6zK<Y^Uz<9`CjV2
S1
R4
R5
R157
R158
!i122 6086
L0 242 83
R6
R7
r1
!s85 0
31
R25
R159
R160
!i113 0
R9
R56
R1
vbaud_generator
Z161 !s110 1667419700
!i10b 1
!s100 Fo=z1TA`?h]@UdJK_SAIo1
IO_Z?RH3mzo_<MffDN2HTK2
R4
w1667391137
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v
!i122 6228
L0 20 73
R6
R7
r1
!s85 0
31
Z162 !s108 1667419700.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/baud_generator.v|
!i113 0
R20
R1
YBBMUX_CONFIG_BUS
R2
R12
!i10b 1
!s100 81L<XRfThT6I?8ad>na]T2
IbYoSgZii5@ek8=cX7iiD]1
S1
R4
R5
R36
R37
!i122 5838
L0 326 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@b@b@m@u@x_@c@o@n@f@i@g_@b@u@s
vbfly_net
R2
R21
!i10b 1
!s100 n25fSgI4l]51kJZKXoaLL3
IfK0McfXTGM_C_T>QWO12K1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv
!i122 5878
L0 22 300
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/bfly_net.sv|
!i113 0
R9
R1
vbinary_to_gray
R2
R24
!i10b 1
!s100 h<aF?URczUlk<=7RZ;7c[0
I74zz3KlHPO5kWi:d8I[US3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv
!i122 6088
Z163 L0 15 8
R6
R7
r1
!s85 0
31
R25
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/binary_to_gray.sv|
!i113 0
R9
R1
YBIST_BUS
R2
R12
!i10b 1
!s100 g@G4?Fd^N8WnbV99RR1zV3
I^LlXPinDnR[O>Ifbn3;M52
S1
R4
R5
R36
R37
!i122 5838
L0 677 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@b@i@s@t_@b@u@s
vboot_rom
R2
Z164 !s110 1667419663
!i10b 1
!s100 figWLRgz1bEQlFSFP8mKR0
IOMAO<4_8@QJPe3>Z3e=2c0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv
!i122 5852
L0 14 34
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/soc_mem_map.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/boot_rom.sv|
!i113 0
R9
R40
R1
YBRAM_PORT
R2
R12
!i10b 1
!s100 VY]Vlf>8zWc7Dco0fIVez2
IR0Qm:]g^<;Ygcz@_>SWJ<2
S1
R4
R5
R36
R37
!i122 5838
L0 716 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@b@r@a@m_@p@o@r@t
vBUFGMUX
Z165 !s110 1667419705
!i10b 1
!s100 ]zQCB07ObUYZnzDn_bdBe3
IImgca9EOGW9jQm_YL?bGE3
R4
w1649976176
8C:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v
FC:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v
!i122 6274
L0 28 20
R6
R7
r1
!s85 0
31
Z166 !s108 1667419705.000000
!s107 C:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Xilinx/Vivado/2022.1/data/verilog/src/xeclib/BUFGMUX.v|
!i113 0
R20
R1
n@b@u@f@g@m@u@x
vbw_mac
R2
R10
!i10b 1
!s100 FS@o_ne9=H=L5aE<<VzIC1
IZ[IX>on3lP[d?fUTU=f3Y3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv
!i122 6219
L0 11 25
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_mac.sv|
!i113 0
R9
R1
vbw_multiplier
R2
R10
!i10b 1
!s100 V1nV:?jUVCc_f>3QjfXIT1
Ioa:YUW4l`D09GdV2YVWTE1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv
!i122 6220
L0 5 54
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/bw_multiplier.sv|
!i113 0
R9
R1
vcam_vip
R2
Z167 !s110 1667419697
!i10b 1
!s100 iTc?l5`@:5H_6U5b:?1lm2
I4mmDiznbFZoAX]Q;Lkdf:3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv
!i122 6191
L0 18 214
R6
R7
r1
!s85 0
31
Z168 !s108 1667419696.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/camera/cam_vip.sv|
!i113 0
R9
R1
vcamera_if
R2
Z169 !s110 1667419666
!i10b 1
!s100 AI>>CjW8KP_KGFAR53F[@0
IV`S<]VUO@cdYd?X86N]Z81
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv
!i122 5883
L0 7 433
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_if.sv|
!i113 0
R9
R1
vcamera_reg_if
R2
R169
!i10b 1
!s100 V<UBlho[VY>VK9i_c7Y=N1
I2dzWTA^BE?SWAaz?FcJ_=0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv
!i122 5884
L0 39 155
R6
R7
r1
!s85 0
31
Z170 !s108 1667419666.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_camera/rtl/camera_reg_if.sv|
!i113 0
R9
R1
vcb_filter
R2
Z171 DXx4 work 13 cb_filter_pkg 0 22 A^mlWi1OVh4fEQZ@;aO?;2
R24
!i10b 1
!s100 4[hFT>b8zNGbZZ7PbYCnW0
I`@S<K90G:aioJ8728=2dg3
S1
R4
R5
Z172 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv
Z173 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv
!i122 6089
L0 43 156
R6
R7
r1
!s85 0
31
R25
Z174 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv|
Z175 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter.sv|
!i113 0
R9
R1
Xcb_filter_pkg
R2
Z176 !s110 1667419687
!i10b 1
!s100 Sazbe9ZnTIzM?oSFo?h5j2
IA^mlWi1OVh4fEQZ@;aO?;2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv
!i122 6090
Z177 L0 14 0
VA^mlWi1OVh4fEQZ@;aO?;2
R7
r1
!s85 0
31
R25
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cb_filter_pkg.sv|
!i113 0
R9
R1
vcdc_2phase
R2
R176
!i10b 1
!s100 OSd_7U?8<mL_goN5B`R`X2
Ik[6;kjd2h129ZI6chJ3:93
S1
R4
R5
Z178 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
Z179 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv
!i122 6091
L0 19 46
R6
R7
r1
!s85 0
31
Z180 !s108 1667419687.000000
Z181 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv|
Z182 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_2phase.sv|
!i113 0
R9
R1
vcdc_2phase_dst
R2
R176
!i10b 1
!s100 O5jXmc?UIfa:1ndT_nhDX2
IK5=<5<Gm1433T=ZoelPil0
S1
R4
R5
R178
R179
!i122 6091
L0 118 57
R6
R7
r1
!s85 0
31
R180
R181
R182
!i113 0
R9
R1
vcdc_2phase_src
R2
R176
!i10b 1
!s100 nkoF=YVe:Fnzh58jZSSKK3
IeV9gbe?CeDPaJd24Y^KMm0
S1
R4
R5
R178
R179
!i122 6091
L0 68 46
R6
R7
r1
!s85 0
31
R180
R181
R182
!i113 0
R9
R1
vcdc_fifo_2phase
R2
R176
!i10b 1
!s100 GeH7i:]N_DiE19oHdN;H=1
IOb4hoQ^H5kH5_9;c1dfBI2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv
!i122 6092
L0 22 113
R6
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_2phase.sv|
!i113 0
R9
R1
vcdc_fifo_gray
R2
R176
!i10b 1
!s100 ?n<V0]@PzBA_G3nQ@E=eJ2
Ic776O^R]g:CM4YFC[B5VB3
S1
R4
R5
Z183 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
Z184 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv
!i122 6093
L0 78 66
R6
R7
r1
!s85 0
31
R180
Z185 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv|
Z186 !s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cdc_fifo_gray.sv|
!i113 0
R9
Z187 !s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vcdc_fifo_gray_dst
R2
R176
!i10b 1
!s100 Z8iO]_8N<VTJUa?<DEf[U1
I;1824:dzP;^hL1`@;E[F90
S1
R4
R5
R183
R184
!i122 6093
L0 206 64
R6
R7
r1
!s85 0
31
R180
R185
R186
!i113 0
R9
R187
R1
vcdc_fifo_gray_src
R2
R176
!i10b 1
!s100 Jcd2TAzB_TO0c;G`f8Ze03
IgTB7Z1><Lf00D5lH`JHHi3
S1
R4
R5
R183
R184
!i122 6093
L0 148 54
R6
R7
r1
!s85 0
31
R180
R185
R186
!i113 0
R9
R187
R1
Xcf_math_pkg
R2
R176
!i10b 1
!s100 BCK1a3g]B;deb7k<XVBUH0
I9V[0nNWTJ3l5`8P`S;A<S2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv
!i122 6094
Z188 L0 18 0
V9V[0nNWTJ3l5`8P`S;A<S2
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/cf_math_pkg.sv|
!i113 0
R9
R1
vcic_comb
R2
Z189 !s110 1667419669
!i10b 1
!s100 T2LjnGZQ[R:7W[GJbIiY42
IDWkCF7Q<;0ZKiJcA_I1`33
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv
!i122 5918
L0 21 58
R6
R7
r1
!s85 0
31
Z190 !s108 1667419669.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_comb.sv|
!i113 0
R9
R1
vcic_integrator
R2
R189
!i10b 1
!s100 o>WPHJh9;H7Q1@Z7KOLWl1
IG3aTNIGH6zSVcVF8Fm7NB1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv
!i122 5919
L0 20 48
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_integrator.sv|
!i113 0
R9
R1
vclk_and_control
R2
R164
!i10b 1
!s100 MXLTj5Le9F[970[AFPH]01
IlcXBbnnTmFjihk=Dj`IR80
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv
!i122 5853
L0 7 227
R6
R7
r1
!s85 0
31
Z191 !s108 1667419663.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_and_control.sv|
!i113 0
R9
R1
vclk_div
R2
R176
!i10b 1
!s100 EbElOSZ^2ET@BXVAhHgS_1
IgK9A`9>HER7T7?c1ZYM<V3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv
!i122 6095
L0 13 30
R6
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/clk_div.sv|
!i113 0
R9
R1
vclk_gen
R2
R164
!i10b 1
!s100 0DA2B91Qz:L_7R5kkb_R;1
IALfA>JVbz7Gi=VAo99:PW3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv
!i122 5854
L0 21 102
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/clk_gen.sv|
!i113 0
R9
R1
vclk_rst_gen
R2
R145
!i10b 1
!s100 9JDQXlmF_4R[5e_<2]R0V1
I=LW8LYM]FZ2aLkgZTa]KU3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv
!i122 5979
L0 12 45
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/clk_rst_gen.sv|
!i113 0
R9
R1
YCLKGATE_CONFIG_BUS
R2
R12
!i10b 1
!s100 T0ZKE:Nk=JOHffi9]?T1e2
IK;=o8C>gaG`DHiW[V;PGA1
S1
R4
R5
R36
R37
!i122 5838
L0 594 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@c@l@k@g@a@t@e_@c@o@n@f@i@g_@b@u@s
vclock_divider
R2
R167
!i10b 1
!s100 k[4eKEY6KAcz@fEM<G=;73
IZE;4dP:3=h@S@:_ZZ^1_m0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv
!i122 6192
L0 43 149
R6
R7
r1
!s85 0
31
Z192 !s108 1667419697.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider.sv|
!i113 0
R9
R1
vclock_divider_counter
R2
R167
!i10b 1
!s100 ?Uj777G>DPF@Q[90ROM3h0
IofjJ<7`bGDjXiTI8`;h1V2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv
!i122 6193
L0 43 169
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/clock_divider_counter.sv|
!i113 0
R9
R1
vclos_net
R2
Z193 DXx4 work 21 tcdm_interconnect_pkg 0 22 ];W0]^G19?8dL6eT?mL6H3
R21
!i10b 1
!s100 UYhLGUQ3[XO:jFkga79]K2
IDcAic7GLzGTS2:e>=L3?f1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv
!i122 5879
L0 15 254
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/clos_net.sv|
!i113 0
R9
R1
vcluster_clock_and2
R2
Z194 !s110 1667419698
!i10b 1
!s100 V:fO;8ZXL3oNg2nz?B2B10
Ia`XJmFJaKYozP25fOb5O80
S1
R4
R5
Z195 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv
Z196 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv
!i122 6206
Z197 L0 11 9
R6
R7
r1
!s85 0
31
Z198 !s108 1667419698.000000
Z199 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv|
Z200 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells_xilinx.sv|
!i113 0
R9
R1
vcluster_clock_buffer
R2
R194
!i10b 1
!s100 Za1VZ[2aK0aOB^R5M=@3G3
INKjek9<j2<CGb0IWnd5GY2
S1
R4
R5
R195
R196
!i122 6206
Z201 L0 21 8
R6
R7
r1
!s85 0
31
R198
R199
R200
!i113 0
R9
R1
vcluster_clock_gating
R2
R194
!i10b 1
!s100 lQUo;6CN86o><5Q80AE[F0
IdHS[[ZWAPTMcY4U@:3;gE1
S1
R4
R5
R195
R196
!i122 6206
L0 31 10
R6
R7
r1
!s85 0
31
R198
R199
R200
!i113 0
R9
R1
vcluster_clock_inverter
R2
R194
!i10b 1
!s100 aHWIXagh<[K9M=z>B9fX52
IAXH7ZUi`WDOhME8KD=XoC1
S1
R4
R5
R195
R196
!i122 6206
Z202 L0 42 8
R6
R7
r1
!s85 0
31
R198
R199
R200
!i113 0
R9
R1
vcluster_clock_mux2
R2
R194
!i10b 1
!s100 P6iMlPL[WP5I]=5c^OV^A1
Ie6@HMYzNbY11f>3XdQ^DY3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv
!i122 6205
L0 66 15
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_clk_cells.sv|
!i113 0
R9
R1
vcluster_clock_xor2
R2
R194
!i10b 1
!s100 HadCJ4>_:ngZEV9dAkVQA2
INHnT[^Y3VRBRAoXMShnCZ2
S1
R4
R5
R195
R196
!i122 6206
L0 67 9
R6
R7
r1
!s85 0
31
R198
R199
R200
!i113 0
R9
R1
vcluster_level_shifter_in
R2
R194
!i10b 1
!s100 bO[1flhG=mlkzOBFFaj[I2
I;fc8I6?4zaReigUkA4W6S0
S1
R4
R5
Z203 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
Z204 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
!i122 6207
Z205 L0 14 8
R6
R7
r1
!s85 0
31
R198
Z206 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv|
Z207 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/cluster_pwr_cells.sv|
!i113 0
R9
R1
vcluster_level_shifter_in_clamp
R2
R194
!i10b 1
!s100 TV89VmiQ3feMLzzAXVPY43
I;?D;A;acZ^lj4QGjd:VzH2
S1
R4
R5
R203
R204
!i122 6207
Z208 L0 23 9
R6
R7
r1
!s85 0
31
R198
R206
R207
!i113 0
R9
R1
vcluster_level_shifter_inout
R2
R194
!i10b 1
!s100 CEWB5ST@;94SPUXzJj^G[2
IiP:>3E8`[KWDz19LRzF_d2
S1
R4
R5
R203
R204
!i122 6207
Z209 L0 33 8
R6
R7
r1
!s85 0
31
R198
R206
R207
!i113 0
R9
R1
vcluster_level_shifter_out
R2
R194
!i10b 1
!s100 F2Ye3mUaNblZEVA@@iQVe0
Io<2cK>?;[:8ZeN7n5NE9P3
S1
R4
R5
R203
R204
!i122 6207
R202
R6
R7
r1
!s85 0
31
R198
R206
R207
!i113 0
R9
R1
vcluster_level_shifter_out_clamp
R2
R194
!i10b 1
!s100 05oL`Wlz_8DP`d2`gBK:R0
IHGKm2lon8D[Y6HQ1Kk;hQ0
S1
R4
R5
R203
R204
!i122 6207
Z210 L0 51 9
R6
R7
r1
!s85 0
31
R198
R206
R207
!i113 0
R9
R1
vcomparator
R2
R31
!i10b 1
!s100 CUnnUQ:[C:`7l]ZX[4gIU2
IKf?DFiISH]PghGP1BI2GT1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv
!i122 5947
L0 22 173
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/comparator.sv|
!i113 0
R9
R1
vcontiguous_crossbar
R2
Z211 DXx4 work 20 pkg_soc_interconnect 0 22 a^kBeLNL8O51Q`;1fO4mZ2
R164
!i10b 1
!s100 ?P?;z=@F^TSmSLI5;<W3J0
Id0z2Z6ZX<2e8dz:eRoPHc1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv
!i122 5855
L0 26 117
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/contiguous_crossbar.sv|
!i113 0
R9
R47
R1
vcontrol_mvp
R2
Z212 DXx4 work 17 defs_div_sqrt_mvp 0 22 7VDK<cS^@09P33_n?NaG01
DXx4 work 19 control_mvp_sv_unit 0 22 K2^eV[AN3X2jdcI2ah9K43
Z213 !s110 1667419693
R6
r1
!s85 0
!i10b 1
!s100 =ATaM<R0XGLMh2lePQz<31
IBS24_^LUIaHCGYe:j@OVo2
!s105 control_mvp_sv_unit
S1
R4
R5
Z214 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
Z215 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv
!i122 6157
L0 43 3371
R7
31
Z216 !s108 1667419693.000000
Z217 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv|
Z218 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/control_mvp.sv|
!i113 0
R9
R1
Xcontrol_mvp_sv_unit
R2
R212
R213
VK2^eV[AN3X2jdcI2ah9K43
r1
!s85 0
!i10b 1
!s100 4lYeEoZYVkN2KGTGL]W>F3
IK2^eV[AN3X2jdcI2ah9K43
!i103 1
S1
R4
R5
R214
R215
!i122 6157
Z219 L0 41 0
R7
31
R216
R217
R218
!i113 0
R9
R1
YCORE_PREF_BUS
R2
R12
!i10b 1
!s100 62D3Yff>kZUCOL@[EU5P_1
IMaaKf[T2YUdM9PmeMKbaA3
S1
R4
R5
R36
R37
!i122 5838
L0 1230 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@c@o@r@e_@p@r@e@f_@b@u@s
vcore_v_mcu
R2
Z220 !s110 1667419664
!i10b 1
!s100 ]G=5cY6YECfP[oi>YCZ>z1
I[X^:ajjWCNf]@zDk<U=Wl3
S1
R4
R5
8C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\core_v_mcu.sv
FC:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\core_v_mcu.sv
!i122 5871
L0 14 390
R6
R7
r1
!s85 0
31
Z221 !s108 1667419664.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\core_v_mcu.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\core_v_mcu.sv|
!i113 0
R9
R40
R1
vcore_v_mcu_interleaved_ram
R2
Z222 !s110 1667419660
!i10b 1
!s100 k^B5@SW3<o`<b4n=P3PI?0
IkVn08c?EnJZ=f5oVJ2B?h0
S1
R4
R5
Z223 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv
Z224 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv
!i122 5831
L0 31 28
R6
R7
r1
!s85 0
31
Z225 !s108 1667419660.000000
Z226 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv|
Z227 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/core_v_mcu_sim_ram.sv|
!i113 0
R9
R1
vcore_v_mcu_private_ram
R2
R222
!i10b 1
!s100 `73PZSS_Ad>i:Lm;dfWMC2
Imbh3Y;OHM0O55>FQni]i;2
S1
R4
R5
R223
R224
!i122 5831
L0 1 29
R6
R7
r1
!s85 0
31
R225
R226
R227
!i113 0
R9
R1
vcore_v_mcu_tb
R2
Z228 !s110 1667419659
!i10b 1
!s100 Z0HXhbf@3C>8o4<KfRAIQ1
IBHJPQoFoVQHR2fII5^H9z2
S1
R4
w1667390314
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv
!i122 5820
L0 22 242
R6
R7
r1
!s85 0
31
Z229 !s108 1667419659.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/../includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/core_v_mcu_tb.sv|
!i113 0
R9
R1
vcounter
R2
R176
!i10b 1
!s100 fAXT?FGIi^P@i@DfJJFz_3
I]=dCL?SE=bZ>XY5lHf:BO1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv
!i122 6096
L0 14 30
R6
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/counter.sv|
!i113 0
R9
R1
YCPI
R2
R14
!i10b 1
!s100 ?C[2o<l?nDh8UfWSGHe>Q0
IY3eoR7W0XM6g1V^g?>j0S3
S1
R4
R5
Z230 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv
Z231 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv
!i122 6027
L0 69 0
R6
R7
r1
!s85 0
31
R17
Z232 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv|
Z233 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/dpi_models/dpi_models.sv|
!i113 0
R9
R1
n@c@p@i
Ycpu_marx_if
R2
R12
!i10b 1
!s100 A8n?PlVI=M14WlJZzM@H73
I5^iMAP^]42HJQX]5F>5mb1
S1
R4
R5
R36
R37
!i122 5838
L0 1360 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
YCTRL
R2
R14
!i10b 1
!s100 nUY6@`V0T<^J?mPn;X<iG2
I5c<[6XHg^@9Bi5e2>cO1F3
S1
R4
R5
R230
R231
!i122 6027
L0 91 0
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@c@t@r@l
vcv32e40p_aligner
R2
R14
!i10b 1
!s100 nN7SCkmhVG_RO1C1a@b503
IODPYZhW87cHD[fZW>Ea7?3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv
!i122 6031
L0 23 230
R6
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_aligner.sv|
!i113 0
R9
R1
vcv32e40p_alu
R2
Z234 DXx4 work 12 cv32e40p_pkg 0 22 72llUW<U7_9L<zPOD>XL_0
Z235 !s110 1667419681
!i10b 1
!s100 Nb9P]a7E4BFF8gGTVNY253
IFoGiB]a5iSnfF4jQMJ4n@1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv
!i122 6032
L0 28 959
R6
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu.sv|
!i113 0
R9
R1
vcv32e40p_alu_div
R2
R235
!i10b 1
!s100 DKaXCSoZ4Jh5DTTlEAQOk1
I2oSa90Y?gTo>TmhTY9O;70
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv
!i122 6033
L0 26 201
R6
R7
r1
!s85 0
31
Z236 !s108 1667419681.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_alu_div.sv|
!i113 0
R9
R1
Xcv32e40p_apu_core_pkg
R2
R14
!i10b 1
!s100 kGJlm50eo[a?025E1SL=d2
IlcTh9OG3eO84mUWLF2JRH3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
!i122 6028
Z237 L0 22 0
VlcTh9OG3eO84mUWLF2JRH3
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv|
!i113 0
R9
R1
vcv32e40p_apu_disp
R2
R235
!i10b 1
!s100 Q[`F<NIBFg`UU:8DRa2Sc1
IJX]YO]M=an;@EIOij`;oO0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv
!i122 6034
L0 25 213
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_apu_disp.sv|
!i113 0
R9
R1
vcv32e40p_clock_gate
R2
Z238 !s110 1667419703
!i10b 1
!s100 _20hQfRmW^MMjk[<4Bh<91
IIYfFfQ:G6^FmQIo^Q94a?0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv
!i122 6257
L0 15 16
R6
R7
r1
!s85 0
31
Z239 !s108 1667419703.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_sim_clock_gate.sv|
!i113 0
R9
R1
vcv32e40p_compressed_decoder
R2
R234
R235
!i10b 1
!s100 ;X2?IC_lF?kUHeWJa^NVJ0
IeHioDI8bS]c=H730IGZZY2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv
!i122 6035
L0 27 570
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_compressed_decoder.sv|
!i113 0
R9
R1
vcv32e40p_controller
R2
R234
R235
!i10b 1
!s100 fhWH5b5bL`V;WPM_QMRXY2
IG6:ObaQmY;ilf>JfI25Z32
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv
!i122 6036
L0 31 1559
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_controller.sv|
!i113 0
R9
R1
vcv32e40p_core
R2
Z240 DXx4 work 21 cv32e40p_apu_core_pkg 0 22 lcTh9OG3eO84mUWLF2JRH3
R234
R235
!i10b 1
!s100 P5fWg:>Y[VPBCS8mm:Zad1
IaJb]:Rz>@AgNI3Hj=EN`m3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv
!i122 6037
L0 31 1261
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_core.sv|
!i113 0
R9
R1
vcv32e40p_core_log
R2
R238
!i10b 1
!s100 >dNSa16`XWP5@7j9B;Eco2
Io=o?SUVTLeOSYS9l@i8gO3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv
!i122 6258
L0 39 30
R6
R7
r1
!s85 0
31
R239
Z241 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_core_log.sv|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv|
Z242 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv|
!i113 0
R9
R1
vcv32e40p_cs_registers
R2
R234
R235
!i10b 1
!s100 Hg[S>QLga1T`1WYgn`SFl0
IGC_hN65haL_WbTPiWn;9P1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv
!i122 6038
L0 30 1557
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_cs_registers.sv|
!i113 0
R9
R1
vcv32e40p_decoder
R2
R234
R240
Z243 DXx4 work 16 cv32e40p_fpu_pkg 0 22 Wd1GgS5c<RHg4T>hO73iR0
R235
!i10b 1
!s100 fRaZmE:^MQ[ZjMUXWKgMA2
INo@SXPo7dCWk1G0TiE[Q]2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv
!i122 6039
L0 28 2919
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_decoder.sv|
!i113 0
R9
R1
vcv32e40p_ex_stage
R2
R234
R240
R235
!i10b 1
!s100 =16J5@eLjXo2QYB>HbJDk1
I:DVK:Wzn<fSY]1CfQ79l33
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv
!i122 6040
L0 32 386
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ex_stage.sv|
!i113 0
R9
R1
vcv32e40p_ff_one
R2
R235
!i10b 1
!s100 akRD;dnhj07d[<4;LFkCY2
I<LF_2aQlRV6NLzi=2;MFC3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv
!i122 6041
L0 25 72
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_ff_one.sv|
!i113 0
R9
R1
vcv32e40p_fifo
R2
Z244 !s110 1667419682
!i10b 1
!s100 :`nD>KQ8DC9O=PHZigCLa1
IMg9V[JU20ZAkfhDQ6D<d50
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv
!i122 6042
L0 15 154
R6
R7
r1
!s85 0
31
R236
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_fifo.sv|
!i113 0
R9
R1
vcv32e40p_fp_wrapper
R2
R240
R234
Z245 DXx4 work 9 fpnew_pkg 0 22 Mal_AY>9RnDXK73oO9WzE2
R3
!i10b 1
!s100 Ej8c8[5oP?^<31G^8Poec3
I4GlGnTjDV?PGP]QSWGBFX2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv
!i122 5845
L0 14 103
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/cv32e40p_fp_wrapper.sv|
!i113 0
R9
R1
Xcv32e40p_fpu_pkg
R2
R14
!i10b 1
!s100 g0K<Iz1TXX5fWeV3QU9;K1
IWd1GgS5c<RHg4T>hO73iR0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
!i122 6029
L0 38 0
VWd1GgS5c<RHg4T>hO73iR0
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv|
!i113 0
R9
R1
vcv32e40p_hwloop_regs
R2
R244
!i10b 1
!s100 d2AR;66Q4;PCnkJm<Z][U3
I6YT;;_Yob^dRKlmkf_LTD1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv
!i122 6043
L0 25 93
R6
R7
r1
!s85 0
31
Z246 !s108 1667419682.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_hwloop_regs.sv|
!i113 0
R9
R1
vcv32e40p_id_stage
R2
R234
R240
R243
R244
!i10b 1
!s100 gLOHzeXX]6:f]aXbT[V5l3
IXLd>4:ifbDP4_Pjc5C;AC2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv
!i122 6044
L0 30 1781
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_id_stage.sv|
!i113 0
R9
R1
vcv32e40p_if_stage
R2
R234
R244
!i10b 1
!s100 E=]AScJkABHbM?O?ZHm^?1
IRTCNnK6H5OFR:2=mNbWZB1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv
!i122 6045
L0 28 290
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_if_stage.sv|
!i113 0
R9
R1
vcv32e40p_int_controller
R2
R234
R244
!i10b 1
!s100 A2_CD4<E^C]gO_bWNEe4<0
IA=U@LaFRU>MG<K2ZJL9V80
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv
!i122 6046
L0 24 129
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_int_controller.sv|
!i113 0
R9
R1
vcv32e40p_load_store_unit
R2
R244
!i10b 1
!s100 PIgBKDiH;kcH=P>0b4kZS3
IF6Zd8<Ofe`]]==Zc0X9Oo0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv
!i122 6047
L0 26 524
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_load_store_unit.sv|
!i113 0
R9
R1
vcv32e40p_mult
R2
R234
R244
!i10b 1
!s100 4hkARK<S6I=5NB>0:aQ:g3
I>5FG==:T22>dJ42L0LTMk0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv
!i122 6048
L0 26 362
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_mult.sv|
!i113 0
R9
R1
vcv32e40p_obi_interface
R2
R244
!i10b 1
!s100 WLl9EbD33H8mK]VcccbRN0
I@]Q6j7XOblf5j3I6W8Ob33
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv
!i122 6049
L0 38 169
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_obi_interface.sv|
!i113 0
R9
R1
Xcv32e40p_pkg
R2
R14
!i10b 1
!s100 ?Q;n5aYgh^4MDkBO3QoU12
I72llUW<U7_9L<zPOD>XL_0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv
!i122 6030
Z247 L0 26 0
V72llUW<U7_9L<zPOD>XL_0
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/include/cv32e40p_pkg.sv|
!i113 0
R9
R1
vcv32e40p_popcnt
R2
R244
!i10b 1
!s100 RDJ6CRdWK`RkkC6kVb_=L3
I<kmVOdH[4BRCf21BjFlcS2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv
!i122 6050
L0 25 38
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_popcnt.sv|
!i113 0
R9
R1
vcv32e40p_prefetch_buffer
R2
R50
!i10b 1
!s100 8J4ndoo8omb4XFX_1LNVQ2
IIDYNian2<zGj0ZZj1Lhb02
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
!i122 6051
L0 27 228
R6
R7
r1
!s85 0
31
R246
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_buffer.sv|
!i113 0
R9
R1
vcv32e40p_prefetch_controller
R2
R234
R50
!i10b 1
!s100 Jfe6zRRXjV3cBDKmVS^Ue0
In0HfUo5J9FBo]85HbT^O92
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv
!i122 6052
L0 40 324
R6
R7
r1
!s85 0
31
R53
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_prefetch_controller.sv|
!i113 0
R9
R1
vcv32e40p_register_file
R2
R50
!i10b 1
!s100 PN>z3AbXeSQ^oP<IRL4S50
InRM@@5KMM>Pbg<fk67<Mc2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv
!i122 6054
L0 32 167
R6
R7
r1
!s85 0
31
R53
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_register_file_latch.sv|
!i113 0
R9
R1
vcv32e40p_sleep_unit
R2
R234
R50
!i10b 1
!s100 AgV`VKR=<z_GK?BL[UzBj1
I:S>:h4CVmSTI[1?Okd:WU2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv
!i122 6055
L0 56 237
R6
R7
r1
!s85 0
31
R53
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/rtl/cv32e40p_sleep_unit.sv|
!i113 0
R9
R1
Xcv32e40p_tracer_pkg
R2
R234
R238
!i10b 1
!s100 mkf0bDU_ciO_]AV`SAV790
I17[=[6l>Fkk3ZR_Q8aPgS1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv
!i122 6259
Z248 L0 12 0
V17[=[6l>Fkk3ZR_Q8aPgS1
R7
r1
!s85 0
31
R239
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/include/cv32e40p_tracer_pkg.sv|
!i113 0
R9
R1
vcv32e40p_wrapper
R2
R240
R238
!i10b 1
!s100 LbAFQ8aGY?9JM3g;Ab9^O0
IRhXPiAYFfSO4HnPHQ0JiN3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/openhwgroup_cv32e40p/bhv/cv32e40p_wrapper.sv
!i122 6258
L0 28 185
R6
R7
r1
!s85 0
31
R239
R241
R242
!i113 0
R9
R1
vdc_data_buffer
R2
Z249 !s110 1667419679
!i10b 1
!s100 hgT`eg0bQhV]JC6;ICFcm1
I^4==:i0FZiIcnkfoAEo:n1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv
!i122 6017
Z250 L0 11 35
R6
R7
r1
!s85 0
31
Z251 !s108 1667419679.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_data_buffer.sv|
!i113 0
R9
R1
vdc_full_detector
R249
!i10b 1
!s100 g[;gjY6EMe?VR`aBUinFD3
ITV3MJPI4zd4<D[3Aa@J>C0
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v
!i122 6018
L0 11 47
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_full_detector.v|
!i113 0
R20
R1
vdc_synchronizer
R249
!i10b 1
!s100 `?dAXHZiOc^bzD9W3kMhN2
IoY6f>@3RPT66RMeli[28l2
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v
!i122 6019
L0 11 28
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_synchronizer.v|
!i113 0
R20
R1
vdc_token_ring
R249
!i10b 1
!s100 G6mgM]@fN1o_gk5UfJgJa1
I:;W_]aQU]@9XlNQQWlUS32
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v
!i122 6020
R27
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring.v|
!i113 0
R20
R1
vdc_token_ring_fifo_din
R249
!i10b 1
!s100 nDkeD0BL1ICK[_JL9]k>Q0
I[__H`KL@hgVcg36ob0ad`1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v
!i122 6021
Z252 L0 11 75
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_din.v|
!i113 0
R20
R1
vdc_token_ring_fifo_dout
R14
!i10b 1
!s100 RS[gkneO0^7o7ZjikBK6D2
I:J`W8UTDC9`Cm;5ZeP6l>3
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v
!i122 6022
L0 11 67
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/dc_token_ring_fifo_dout.v|
!i113 0
R20
R1
vdebug_rom
R2
R238
!i10b 1
!s100 :<9_HE3KP:a_>PjZU2g1e0
IE<B:3bPVMEKnTB<0JHdHX2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv
!i122 6254
L0 17 50
R6
R7
r1
!s85 0
31
R239
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom.sv|
!i113 0
R9
R1
vdebug_rom_one_scratch
R2
R238
!i10b 1
!s100 Ez<k2RnE?=Y5TNz1k^2nn3
ICm^2hg;WFK]27oAZKC5>R0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv
!i122 6255
L0 17 44
R6
R7
r1
!s85 0
31
R239
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/debug_rom/debug_rom_one_scratch.sv|
!i113 0
R9
R1
Xdefs_div_sqrt_mvp
R2
R213
!i10b 1
!s100 E9Y0`deSJDG<lWN3OSOc?2
I7VDK<cS^@09P33_n?NaG01
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
!i122 6158
R177
V7VDK<cS^@09P33_n?NaG01
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv|
!i113 0
R9
R1
vdelta_counter
R2
R176
!i10b 1
!s100 UJbDN<mnFYXjPkcNZXXNa2
IDC1BKZolDH7C]C;]^VLab3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv
!i122 6097
R48
R6
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/delta_counter.sv|
!i113 0
R9
R1
vdiv_sqrt_mvp_wrapper
R2
R212
DXx4 work 28 div_sqrt_mvp_wrapper_sv_unit 0 22 d<eEmRUd=dI=Z92CM7cHM1
R213
R6
r1
!s85 0
!i10b 1
!s100 Ogn6ggUWfEkoAKnoZKHVE0
ImaM7]cLZ=T7af<zKn?U0c3
!s105 div_sqrt_mvp_wrapper_sv_unit
S1
R4
R5
Z253 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
Z254 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
!i122 6159
L0 41 192
R7
31
R216
Z255 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv|
Z256 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv|
!i113 0
R9
R1
Xdiv_sqrt_mvp_wrapper_sv_unit
R2
R212
R213
Vd<eEmRUd=dI=Z92CM7cHM1
r1
!s85 0
!i10b 1
!s100 jMkk@5d]m<?KiWfNe4nhO0
Id<eEmRUd=dI=Z92CM7cHM1
!i103 1
S1
R4
R5
R253
R254
!i122 6159
L0 39 0
R7
31
R216
R255
R256
!i113 0
R9
R1
vdiv_sqrt_top_mvp
R2
R212
DXx4 work 24 div_sqrt_top_mvp_sv_unit 0 22 @oN_VlNCA98l`<OMFJBRJ1
R43
R6
r1
!s85 0
!i10b 1
!s100 _an?VW@2JecP]mS0z0M=[2
IgkEekegDVW1gZP4hN=e4K1
!s105 div_sqrt_top_mvp_sv_unit
S1
R4
R5
Z257 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
Z258 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
!i122 6160
L0 37 144
R7
31
R216
Z259 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv|
Z260 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv|
!i113 0
R9
R1
Xdiv_sqrt_top_mvp_sv_unit
R2
R212
R43
V@oN_VlNCA98l`<OMFJBRJ1
r1
!s85 0
!i10b 1
!s100 KgC:?GDDOJLTnfCGaoiO30
I@oN_VlNCA98l`<OMFJBRJ1
!i103 1
S1
R4
R5
R257
R258
!i122 6160
Z261 L0 35 0
R7
31
R216
R259
R260
!i113 0
R9
R1
Xdm
R2
Z262 !s110 1667419695
!i10b 1
!s100 UhQ<G3^>VaE:IXhgdb5_K0
ID8@6Vd;l<h@=YYA3Bn1g90
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv
!i122 6179
L0 19 0
VD8@6Vd;l<h@=YYA3Bn1g90
R7
r1
!s85 0
31
Z263 !s108 1667419695.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_pkg.sv|
!i113 0
R9
R1
vdm_csrs
R2
Z264 DXx4 work 2 dm 0 22 D8@6Vd;l<h@=YYA3Bn1g90
R262
!i10b 1
!s100 YV:2HjA[Wn8TcN]nYQgcH0
I4An;=ZTmNSQJ4CKN3W3hY2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv
!i122 6176
L0 18 620
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_csrs.sv|
!i113 0
R9
R1
vdm_mem
R2
R264
R262
!i10b 1
!s100 1aYmSW9?WchSVm^TnbMG03
IV:55LWR1@=b`U=cgm1YQQ1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv
!i122 6177
L0 19 505
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_mem.sv|
!i113 0
R9
R1
vdm_obi_top
R2
R264
R262
!i10b 1
!s100 JjL>Jc>gO5YH>[_g:Za][1
IP4zY>?cOdISVf4ZYjPVU:1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv
!i122 6178
L0 63 125
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_obi_top.sv|
!i113 0
R9
R1
vdm_sba
R2
R264
R262
!i10b 1
!s100 1gUXY=Y6Pgb10QXLZk21O2
I7k4YKa5zjY3PX6h2z8kzY0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv
!i122 6180
L0 18 153
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_sba.sv|
!i113 0
R9
R1
vdm_top
R2
R264
Z265 !s110 1667419696
!i10b 1
!s100 49QOVH:Vb<:2[NH55Z7IE0
IZdl8<PB]>;F5jXbaji6nQ2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv
!i122 6181
L0 20 199
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dm_top.sv|
!i113 0
R9
R1
vdmi_cdc
R2
R264
R265
!i10b 1
!s100 4^L_HQ52TQi:D[UAZkNoW3
I=zl5W?aCHL;Q0N2M[]I^G3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv
!i122 6182
L0 19 55
R6
R7
r1
!s85 0
31
R168
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_cdc.sv|
!i113 0
R9
R1
vdmi_jtag
R2
R264
R265
!i10b 1
!s100 RWoCgf3hmQjLE7m7mgIHn1
IZDb`3ZmQgj25J>om`:3<z2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv
!i122 6183
L0 19 253
R6
R7
r1
!s85 0
31
R168
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag.sv|
!i113 0
R9
R1
vdmi_jtag_tap
R2
R265
!i10b 1
!s100 :N0[[AMio4>BQM5@UUFja1
IKcUXHcPl9J=QmnJhjU?P10
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv
!i122 6184
L0 19 331
R6
R7
r1
!s85 0
31
R168
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_riscv_dbg/src/dmi_jtag_tap.sv|
!i113 0
R9
R1
Xdpi_models
!s115 QSPI_CS
!s115 GPIO
!s115 QSPI
!s115 CTRL
!s115 I2S
!s115 CPI
!s115 UART
!s115 JTAG
R2
R14
!i10b 1
!s100 DG77A4?7Izd`^`nS3AV6J2
IVAcFk1Z4l0>:YFaI_14_e3
S1
R4
R5
R230
R231
!i122 6027
L0 100 0
VVAcFk1Z4l0>:YFaI_14_e3
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
vecc_decode
R2
Z266 DXx4 work 7 ecc_pkg 0 22 hGh[8_5SKmg1J0oDokKj50
R176
!i10b 1
!s100 oE3eP`CP]e;I6n:OgQ`fI0
I7o6LFC;iSAf7eJfnhkZKR3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv
!i122 6098
L0 29 100
R6
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_decode.sv|
!i113 0
R9
R1
vecc_encode
R2
R266
R176
!i10b 1
!s100 hZ19Y2dDEUD`HXW0m]=3]0
IVOR93o]^C<]29cU4UlPJD2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv
!i122 6099
L0 22 57
R6
R7
r1
!s85 0
31
R180
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_encode.sv|
!i113 0
R9
R1
Xecc_pkg
R2
Z267 !s110 1667419688
!i10b 1
!s100 7:lA[;Se0P6gGGJmjfVI20
IhGh[8_5SKmg1J0oDokKj50
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv
!i122 6100
L0 15 0
VhGh[8_5SKmg1J0oDokKj50
R7
r1
!s85 0
31
Z268 !s108 1667419688.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/ecc_pkg.sv|
!i113 0
R9
R1
vedge_detect
R2
R267
!i10b 1
!s100 nGL:S2?<9Xzj4?mFi6J[m2
ISSbNWAWEG<2?]9DkIA<hY3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv
!i122 6101
L0 14 19
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_detect.sv|
!i113 0
R9
R1
vedge_propagator
R2
R267
!i10b 1
!s100 QBBV;nzQNn=7TeJ6Q@bf32
I`Dgb7lHDb^a@RJFO=EI6l1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv
!i122 6102
L0 13 38
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator.sv|
!i113 0
R9
R1
vedge_propagator_rx
R2
R267
!i10b 1
!s100 E9b0Ta3f9B;K@4LHPgJao2
IcfRRl[GLZ]b<PDBY`JCaD0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv
!i122 6103
L0 13 19
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_rx.sv|
!i113 0
R9
R1
vedge_propagator_tx
R2
R267
!i10b 1
!s100 TTCnmJaMHNeY>UW7z]iTW2
I]m^L3H9dTKH4Z3dnUJ]6_2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv
!i122 6104
L0 13 28
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/edge_propagator_tx.sv|
!i113 0
R9
R1
vefpga_subsystem
R2
R3
!i10b 1
!s100 zzZ7gn_:BSEfNeEYARVVG1
I84R8GF^F^a2671H:iOd=@0
S1
R4
w1667390670
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv
!i122 5843
L0 11 599
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/efpga_subsystem.sv|
!i113 0
R9
R40
R1
veFPGA_wrapper
R2
R10
!i10b 1
!s100 JRM1H:2Wz>SJ0][JVYcSX0
I6QN43SGBIidFbPPH`^B;b1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv
!i122 6218
L0 5 581
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/eFPGA_wrapper.sv|
!i113 0
R9
R40
R1
ne@f@p@g@a_wrapper
vexp_backoff
R2
R267
!i10b 1
!s100 khUV=Y8Jei4;4Q:6^5PEc0
IZNQXeEL<WzNEfVWQK2zkQ0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv
!i122 6105
L0 23 76
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/exp_backoff.sv|
!i113 0
R9
R1
vfall_through_register
R2
R267
!i10b 1
!s100 oDnoljjc;MO^98bA[6@Ic2
ILG72>3A9i43MS562a66AA1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv
!i122 6106
L0 15 44
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fall_through_register.sv|
!i113 0
R9
R1
vFanInPrimitive_Req_BRIDGE
R2
R26
!i10b 1
!s100 NXO:XkH=?nLFAmCO2cQBm0
IdgJMA3SFiBjFF7lO;SemP3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv
!i122 5996
L0 11 80
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Req_BRIDGE.sv|
!i113 0
R9
R1
n@fan@in@primitive_@req_@b@r@i@d@g@e
vFanInPrimitive_Req_L2
R2
R29
!i10b 1
!s100 _^Gdliz9C^TfTSZhi::l11
IUB=S]=;I^XhZ5dz43]SKh3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv
!i122 6008
R252
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Req_L2.sv|
!i113 0
R9
R1
n@fan@in@primitive_@req_@l2
vFanInPrimitive_Resp_BRIDGE
R2
R26
!i10b 1
!s100 8Kh_3zSo[;^C1AL<nVBTg2
If]40B7ZPcN7;^1<==XD?[1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv
!i122 5997
L0 11 42
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/FanInPrimitive_Resp_BRIDGE.sv|
!i113 0
R9
R1
n@fan@in@primitive_@resp_@b@r@i@d@g@e
vFanInPrimitive_Resp_L2
R2
R29
!i10b 1
!s100 V<M@J@OVUZTk;<KKAXLk03
IZ3@@nmezo@f0AR?=CoC?c2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv
!i122 6009
R250
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/FanInPrimitive_Resp_L2.sv|
!i113 0
R9
R1
n@fan@in@primitive_@resp_@l2
vfc_demux
R2
R3
!i10b 1
!s100 ]7XGzWb2AeJBk?OXobS1O3
I@OkRaWcei6I4ek54OjD3R2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv
!i122 5846
L0 17 167
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_demux.sv|
!i113 0
R9
R1
vfc_hwpe
R2
R3
!i10b 1
!s100 MTHzB8;75EiCn^fiU=KoT3
Iad@^]SRH2?@VjcG_blo?n3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv
!i122 5847
Z269 L0 12 96
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_hwpe.sv|
!i113 0
R9
R1
vfc_subsystem
R2
R240
R3
!i10b 1
!s100 ^T3Df7c=M^MS0Afb2alI42
IiAEJ?4TlNg3S[WU^8TOSn0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv
!i122 5848
L0 12 216
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/fc/fc_subsystem.sv|
!i113 0
R9
R40
R1
vfcb
R2
R161
!i10b 1
!s100 g7Y>Qoz8E2`e8b7B:jVzn2
I1akLOV^kSodEjTmQLXZJ>1
S1
R4
w1667391139
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv
!i122 6229
L0 7 1119
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcb.sv|
!i113 0
R9
R1
vfcbaps
R2
R161
!i10b 1
!s100 YoV6T_jlD9hn<8be[1ZP40
I6[d6<Ej>kE_9GA]?IbUdP1
S1
R4
w1667390800
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv
!i122 6230
L0 7 203
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbaps.sv|
!i113 0
R9
R1
vfcbclp
R2
R161
!i10b 1
!s100 UZ>oe4GL0L<[9;j9Ii;=b1
IAN^aHo8oIHe^G2CEf2cCE1
S1
R4
w1667390807
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv
!i122 6231
L0 7 702
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbclp.sv|
!i113 0
R9
R1
vfcbfsr
R2
Z270 !s110 1667419701
!i10b 1
!s100 M<<D:?1H`cT5DeFhE<3zQ3
I]3cW`_32`;^I7GW0>`J9M1
S1
R4
w1667390793
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv
!i122 6232
L0 7 2026
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbfsr.sv|
!i113 0
R9
R1
vfcbmic
R2
R270
!i10b 1
!s100 mf8KMXAed:jdZPLgab8K71
I7<8LWQHXMJP<W`KRm^Dod0
S1
R4
w1667390786
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv
!i122 6233
L0 7 375
R6
R7
r1
!s85 0
31
Z271 !s108 1667419701.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbmic.sv|
!i113 0
R9
R1
vfcbpif
R2
R270
!i10b 1
!s100 >_^O4<hcONHK=?QdC8nlZ0
IfXM7;:D=P?RR2eAb;62@K1
S1
R4
w1667390777
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv
!i122 6234
L0 7 728
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpif.sv|
!i113 0
R9
R1
vfcbpmu
R2
R270
!i10b 1
!s100 cgHWSEnLBE8NjHJ3Mg10@3
I4RJ:49oD_iU07Zz<4`=Va2
S1
R4
w1667390758
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv
!i122 6235
L0 8 2031
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbpmu.sv|
!i113 0
R9
R1
vfcbrfu
R2
R270
!i10b 1
!s100 aCSl=njnnYeHfC=3G2G0<1
IE=O`Wjhc6j@Q9m?j20UUQ2
S1
R4
w1667391098
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv
!i122 6236
L0 8 3194
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfu.sv|
!i113 0
R9
R1
vfcbrfuwff
R2
R270
!i10b 1
!s100 F[9G79JK0K609ziC:N16g2
I>j5R>n:X@Z8JY32C]J^_R3
S1
R4
w1667391102
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv
!i122 6237
L0 7 194
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrfuwff.sv|
!i113 0
R9
R1
vfcbrwf
R2
R270
!i10b 1
!s100 oLiz@S49D`jdzJKzIaAA?3
I=9S]:[WcUl^zi22kojGGc1
S1
R4
w1667390749
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv
!i122 6238
L0 7 214
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbrwf.sv|
!i113 0
R9
R1
vfcbsmc
R2
R270
!i10b 1
!s100 9XLgnXMjzhXT7Q:AoiTE`1
IEE3BH=@7l15o2[a0aOMZT3
S1
R4
w1667390722
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv
!i122 6239
L0 7 1280
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbsmc.sv|
!i113 0
R9
R1
vfcbssc
R2
R270
!i10b 1
!s100 O^a_PR0:@Z4O_4YJhnz9a0
If;5>19eH^i?EehUZKN3cb0
S1
R4
w1667390708
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv
!i122 6240
L0 7 190
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/fcbssc.sv|
!i113 0
R9
R1
vfifo
R2
R167
!i10b 1
!s100 7ziV;0M^Yg6cbXmS>m[X<3
ICdnWgYkIE:<moK;jn1_9N1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv
!i122 6194
L0 14 43
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v1.sv|
!i113 0
R9
R1
vfifo_ctl
R2
R12
!i10b 1
!s100 bDRJDD:BAHUefnimeD3_Z3
I_e1KL8daXWDkgJJQ4=;?l1
S1
R4
R5
Z272 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv
Z273 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv
!i122 5840
L0 7 74
R6
R7
r1
!s85 0
31
R13
Z274 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv|
Z275 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ctl.sv|
!i113 0
R9
R1
vfifo_pop
R2
R12
!i10b 1
!s100 A0S@I2Ymfhe?Pi<NVM<6>2
I<zXe?9n^9>;k@:zQRJn^12
S1
R4
R5
R272
R273
!i122 5840
L0 215 144
R6
R7
r1
!s85 0
31
R13
R274
R275
!i113 0
R9
R1
vfifo_push
R2
R12
!i10b 1
!s100 lLm0Za5hffI<GzG]l`d^V3
IC`8gOzCcc14VEn_<8Qo[J3
S1
R4
R5
R272
R273
!i122 5840
L0 83 131
R6
R7
r1
!s85 0
31
R13
R274
R275
!i113 0
R9
R1
vfifo_ram
R2
R12
!i10b 1
!s100 VXn0f8k`8C0]Unl9Q_<TH3
I[R8XogIkYPLT<cm?DG_En3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv
!i122 5841
L0 4 29
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/A2_fifo_ram.sv|
!i113 0
R9
R1
vFIFO_sync_256x8
R41
!i10b 1
!s100 4D2z3AnWSiG@2XHbb0AXQ3
IeMd?K2`YiD1k7@f5>:TdL3
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v
!i122 5959
L0 45 233
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/FIFO_sync_256x8.v|
!i113 0
R20
R1
n@f@i@f@o_sync_256x8
vfifo_v2
R2
R167
!i10b 1
!s100 Sca6DhhPQgTMQ9AI]U@P20
I_`UKG[_OU1lD7GTE[HkSY1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv
!i122 6195
L0 13 67
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/fifo_v2.sv|
!i113 0
R9
R1
vfifo_v3
R2
R267
!i10b 1
!s100 7_5RiaYT<1nTYiL=VV]e?0
IzmBoVnQO2]PUk?57Q9QAY1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv
!i122 6107
L0 13 142
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/fifo_v3.sv|
!i113 0
R9
R1
vfind_first_one
R2
R167
!i10b 1
!s100 YceGKSE6SW87znGicPo0K2
Ic`G8R=lV5TU<POPIKY>Z11
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv
!i122 6196
L0 17 67
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/find_first_one.sv|
!i113 0
R9
R1
YFLL_BUS
R2
R12
!i10b 1
!s100 omV=YD9W[VXF1DT94?:2>2
I@9b?3YJ5cK0cYJ5NR44]<2
S1
R4
R5
R36
R37
!i122 5838
L0 1192 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@f@l@l_@b@u@s
Efll_clk_divider
R5
Z276 DPx4 work 6 fllpkg 0 22 [J1dXWiDD^`D6Maa78[=b1
Z277 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z278 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z279 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 6260
R4
Z280 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd
Z281 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd
l0
L43 1
V]QnfMPk7b>j^8@OITfkEJ1
!s100 ]D96AZQA3k<?eZV3B@QKk1
Z282 OL;C;2022.1;75
32
R238
!i10b 1
R239
Z283 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd|
Z284 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_divider.vhd|
!i113 0
Z285 o-work work -2002 -explicit
Z286 tExplicit 1 CvgOpt 0
Artl
R276
R277
R278
R279
DEx4 work 15 fll_clk_divider 0 22 ]QnfMPk7b>j^8@OITfkEJ1
!i122 6260
l120
L56 210
V0AdBGzJPoN7n<o:lfAh0D0
!s100 P6FPVW1Y>4PJn@JoeZM640
R282
32
R238
!i10b 1
R239
R283
R284
!i113 0
R285
R286
Efll_clk_period_quantizer
R5
R277
R278
R279
!i122 6261
R4
Z287 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd
Z288 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd
l0
L42 1
VJlmP^YPJk<NYfXSkVFM990
!s100 fGgW4[Ue]?J>JX_haKkaJ3
R282
32
Z289 !s110 1667419704
!i10b 1
R239
Z290 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd|
Z291 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clk_period_quantizer.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 24 fll_clk_period_quantizer 0 22 JlmP^YPJk<NYfXSkVFM990
!i122 6261
l68
L55 75
Vc7n[3Z[aaRI46k8li4cNN0
!s100 AIK[VP@UnCWM`6oddQJea0
R282
32
R289
!i10b 1
R239
R290
R291
!i113 0
R285
R286
Efll_clock_gated
R5
R278
R279
!i122 6262
R4
Z292 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd
Z293 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd
l0
L34 1
VMiRkWG1BB3OSn6dJn^Gel0
!s100 CNh2J1FNY1C;4zFZOCQbo3
R282
32
R289
!i10b 1
Z294 !s108 1667419704.000000
Z295 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd|
Z296 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_clock_gated.rtl.vhd|
!i113 0
R285
R286
Artl
R278
R279
DEx4 work 15 fll_clock_gated 0 22 MiRkWG1BB3OSn6dJn^Gel0
!i122 6262
l47
L45 16
VT>V7QN9ka?6nH6fRci>822
!s100 5lE[Y`G[_iF3VL@8oGJ5W3
R282
32
R289
!i10b 1
R294
R295
R296
!i113 0
R285
R286
Efll_digital
R5
R276
R277
R278
R279
!i122 6263
R4
Z297 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd
Z298 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd
l0
Z299 L38 1
VYQ^OH:mlXje1_IWffTkGl3
!s100 A2T^^L;hQ_ckCXaiin_PD0
R282
32
R289
!i10b 1
R294
Z300 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd|
Z301 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_digital.vhd|
!i113 0
R285
R286
Artl
R276
R277
R278
R279
DEx4 work 11 fll_digital 0 22 YQ^OH:mlXje1_IWffTkGl3
!i122 6263
l322
L82 641
V;`6f`j@7;ah`gBT1?;TQ63
!s100 TC_9U51Xe^:UmTbFFflS72
R282
32
R289
!i10b 1
R294
R300
R301
!i113 0
R285
R286
Efll_dither_pattern_gen
R5
R277
R278
R279
!i122 6264
R4
Z302 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd
Z303 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd
l0
R299
V1NlFi^SXeRTeP9NSGF_dA1
!s100 K6NZ:2f[nLM?A99L]0:S=2
R282
32
R289
!i10b 1
R294
Z304 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd|
Z305 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_dither_pattern_gen.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 22 fll_dither_pattern_gen 0 22 1NlFi^SXeRTeP9NSGF_dA1
!i122 6264
l63
L58 32
VVTFR3?B2ha_Rz=BHRAUli2
!s100 cYJBWiTF=5b7<8Go>XGBN2
R282
32
R289
!i10b 1
R294
R304
R305
!i113 0
R285
R286
Efll_glitchfree_clkdiv
R5
R276
R277
R278
R279
!i122 6265
R4
Z306 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd
Z307 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd
l0
R299
V[ZYcTc>zaZDIkS4Q5EY7d0
!s100 bMQ`GjBZTmR=JVX0FT]SS1
R282
32
R289
!i10b 1
R294
Z308 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd|
Z309 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkdiv.vhd|
!i113 0
R285
R286
Artl
R276
R277
R278
R279
DEx4 work 21 fll_glitchfree_clkdiv 0 22 [ZYcTc>zaZDIkS4Q5EY7d0
!i122 6265
l75
L51 126
VMY3E2NH[U9CbX:L^18gee3
!s100 ?kIl?9C0CJe5DNAcbS=4S1
R282
32
R289
!i10b 1
R294
R308
R309
!i113 0
R285
R286
Efll_glitchfree_clkmux
R5
R277
R278
R279
!i122 6266
R4
Z310 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd
Z311 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd
l0
L48 1
VITZlfN<]0?Q0?In3zc@oL2
!s100 midQg5o<VkN3268Ec=TX42
R282
32
R289
!i10b 1
R294
Z312 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd|
Z313 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_glitchfree_clkmux.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 21 fll_glitchfree_clkmux 0 22 ITZlfN<]0?Q0?In3zc@oL2
!i122 6266
l77
L58 75
VA_J9_Y90_>9b<b_<fLoY80
!s100 n^O16F>jWYM0o3o:Oge[U1
R282
32
R289
!i10b 1
R294
R312
R313
!i113 0
R285
R286
Efll_loop_filter
R5
R277
R278
R279
!i122 6267
R4
Z314 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd
Z315 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd
l0
Z316 L35 1
VIRV1z7O1GR<X3@0QjMnM01
!s100 UXa^liooLF40WO]7P1@DC1
R282
32
R289
!i10b 1
R294
Z317 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd|
Z318 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_loop_filter.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 15 fll_loop_filter 0 22 IRV1z7O1GR<X3@0QjMnM01
!i122 6267
l80
L63 62
V8;eZAEc8aDokc<Q6^>Fk12
!s100 HL[53[BjgimaRXO1_in=e1
R282
32
R289
!i10b 1
R294
R317
R318
!i113 0
R285
R286
Efll_mux
R5
R278
R279
!i122 6268
R4
Z319 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd
Z320 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd
l0
Z321 L33 1
V_N^PPReD7g;]8SZlISg2K1
!s100 ABPVfGiD6eJ93BDmCE:A=3
R282
32
R289
!i10b 1
R294
Z322 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd|
Z323 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_mux.rtl.vhd|
!i113 0
R285
R286
Artl
R278
R279
DEx4 work 7 fll_mux 0 22 _N^PPReD7g;]8SZlISg2K1
!i122 6268
l45
L43 7
VSkB2fRkPgMf4Z@@B?E[NU3
!s100 kmK=XoCfXo^CaUeV^icf@1
R282
32
R289
!i10b 1
R294
R322
R323
!i113 0
R285
R286
Efll_reg
R5
R277
R278
R279
!i122 6269
R4
Z324 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd
Z325 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd
l0
R321
VZ8oaP[n09:15^8=]ijV^G3
!s100 0:g4]fA6@;81IZ[[`[2JW0
R282
32
R289
!i10b 1
R294
Z326 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd|
Z327 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_reg.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 7 fll_reg 0 22 Z8oaP[n09:15^8=]ijV^G3
!i122 6269
l52
L48 21
V9WK<hIDQ8Mbh?4:YezIKJ1
!s100 WLDz`og_]ogV9cmm;jH?G2
R282
32
R289
!i10b 1
R294
R326
R327
!i113 0
R285
R286
Efll_settling_monitor
R5
R277
R278
R279
!i122 6270
R4
Z328 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd
Z329 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd
l0
L36 1
VHGd[ZNiOHSZ2NVHUPLlT62
!s100 [6X?7C[Wc5K><3<AH12E?1
R282
32
R289
!i10b 1
R294
Z330 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd|
Z331 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_settling_monitor.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 20 fll_settling_monitor 0 22 HGd[ZNiOHSZ2NVHUPLlT62
!i122 6270
l84
L67 119
V@P40fY_FRn?6:WPgUPn9B2
!s100 3CKn:cBDKPKz8Vja`>a<z3
R282
32
R289
!i10b 1
R294
R330
R331
!i113 0
R285
R286
Efll_synchroedge
R5
R277
R278
R279
!i122 6271
R4
Z332 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd
Z333 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd
l0
R321
VNzJ;U_CncCFW5CT;]2cKT2
!s100 RYoUe_R8PB2z>[[V^>H1I0
R282
32
R165
!i10b 1
R294
Z334 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd|
Z335 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_synchroedge.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 15 fll_synchroedge 0 22 NzJ;U_CncCFW5CT;]2cKT2
!i122 6271
l49
L47 19
VOBh;EZnjmVkU=X=7WfMmL1
!s100 UmFl9j:7dI4lRFGhUbn5k2
R282
32
R165
!i10b 1
R294
R334
R335
!i113 0
R285
R286
Efll_zerodelta
R5
R277
R278
R279
!i122 6272
R4
Z336 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd
Z337 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd
l0
L54 1
V[DSc?R5zB4Gjh:a]A67aO3
!s100 zSmJ0eAZU]TkGg7XkD<kN0
R282
32
R165
!i10b 1
R166
Z338 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd|
Z339 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLL_zerodelta.vhd|
!i113 0
R285
R286
Artl
R277
R278
R279
DEx4 work 13 fll_zerodelta 0 22 [DSc?R5zB4Gjh:a]A67aO3
!i122 6272
l81
L70 102
VdNZ:@P:>>ki<fB1>Q5]DP2
!s100 J]PiPoRfPUUTP=OW_jH<:0
R282
32
R165
!i10b 1
R166
R338
R339
!i113 0
R285
R286
Pfllpkg
R277
R278
R279
!i122 6273
R5
R4
Z340 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd
Z341 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd
l0
L25 1
V[J1dXWiDD^`D6Maa78[=b1
!s100 Q@2g;Pj?J8gn9Lj1S5]Rj3
R282
32
b1
R165
!i10b 1
R166
Z342 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd|
Z343 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/generic_FLL/fe/rtl/FLLPkg.vhd|
!i113 0
R285
R286
Bbody
R276
R277
R278
R279
!i122 6273
l0
R316
V^Ra>iYmZb_OFUzA@_[cnn0
!s100 b<>gW:go9RD4GVP;EzhJ;2
R282
32
R165
!i10b 1
R166
R342
R343
!i113 0
R285
R286
vfpnew_cast_multi
R2
R245
Z344 !s110 1667419692
!i10b 1
!s100 SJI=l4@?gYR]W6gDXFlC=2
I>Ui:UE1HVDAU1TVOB_AD32
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv
!i122 6145
L0 16 745
R6
R7
r1
!s85 0
31
Z345 !s108 1667419692.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_cast_multi.sv|
!i113 0
R9
R187
R1
vfpnew_classifier
R2
R245
R344
!i10b 1
!s100 7jRibLXa5XACFL:[GRdYg0
Im1AHfdPT39D=8n8DQblGV1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv
!i122 6146
Z346 L0 14 59
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_classifier.sv|
!i113 0
R9
R1
vfpnew_divsqrt_multi
R2
R245
R344
!i10b 1
!s100 0FYEHW[ke8Jz=GOO<IABR0
IJH]z6T6loXEHMHYeZ4S7E3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv
!i122 6147
L0 16 325
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_divsqrt_multi.sv|
!i113 0
R9
R187
R1
vfpnew_fma
R2
R245
R344
!i10b 1
!s100 G6UUCH_f0I6<;BMF>GJnW2
I0LZo;AV>S;gE_EifN3l622
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv
!i122 6148
L0 16 658
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma.sv|
!i113 0
R9
R187
R1
vfpnew_fma_multi
R2
R245
R344
!i10b 1
!s100 i6UlDNfSK2^A:_XUl_h:P3
IlJW>P9f<ZeFchUTAb3zG40
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv
!i122 6149
L0 16 807
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_fma_multi.sv|
!i113 0
R9
R187
R1
vfpnew_noncomp
R2
R245
R344
!i10b 1
!s100 ?3VT?Tl@lI>M:_ZgV]dIU3
I?1R@Y]Tl?3JDe=k6aKBAK1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv
!i122 6150
L0 16 389
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_noncomp.sv|
!i113 0
R9
R187
R1
vfpnew_opgroup_block
R2
R245
R213
!i10b 1
!s100 SV0`37a_VQY8FKcKaT5m@3
I@gVbjbRF?9=^lUT44FiWS0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv
!i122 6151
L0 14 217
R6
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_block.sv|
!i113 0
R9
R1
vfpnew_opgroup_fmt_slice
R2
R245
R213
!i10b 1
!s100 fTeI=3>>mcLjT0ce:>J^P0
I:MiY5DT8M0ELgcfUcDmHZ1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv
!i122 6152
L0 14 263
R6
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_fmt_slice.sv|
!i113 0
R9
R1
vfpnew_opgroup_multifmt_slice
R2
R245
R213
!i10b 1
!s100 <Kbj9Ailgkg:E4To8h?Ke1
I^C=c5IofnNCIGji0c2S=W1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv
!i122 6153
L0 16 411
R6
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_opgroup_multifmt_slice.sv|
!i113 0
R9
!s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xfpnew_pkg
R2
R213
!i10b 1
!s100 1Ph1DbTULHU6obP4L=5MM3
IMal_AY>9RnDXK73oO9WzE2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv
!i122 6154
R177
VMal_AY>9RnDXK73oO9WzE2
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv|
!i113 0
R9
R1
vfpnew_rounding
R2
R245
R213
!i10b 1
!s100 cDjCRloGolIcSTd]FB`]a0
ISSTAFCn64g5N]CHkkCT9B1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv
!i122 6155
R346
R6
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_rounding.sv|
!i113 0
R9
R1
vfpnew_top
R2
R245
R213
!i10b 1
!s100 m?cWU`]MR]hNkj5A<[nKm0
IX?M0lKV[3SiFnoST4AWSH0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv
!i122 6156
L0 14 159
R6
R7
r1
!s85 0
31
R216
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpnew/src/fpnew_top.sv|
!i113 0
R9
R1
vfreq_meter
R2
R12
!i10b 1
!s100 ]oj3S1@En7=2Am>_di1fH0
IDDe3Be]4CP[?4=DYmPzme2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv
!i122 5837
L0 12 70
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/components/freq_meter.sv|
!i113 0
R9
R1
vGD25Q128B
R14
!i10b 1
!s100 2hXQ4_hO5gA`PCmCSH;0L2
I[H5OY=Ka`TA5GLnBWI[:S0
R4
R5
R15
R16
!i122 6026
L0 120 72
R6
R7
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R1
n@g@d25@q128@b
vgeneric_fifo
R2
R167
!i10b 1
!s100 24=4ARZn5]NWAY1W6c?1J2
IJK]fhjT8JB[f>LnWUaN=61
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv
!i122 6197
L0 38 237
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo.sv|
!i113 0
R9
R1
vgeneric_fifo_adv
R2
R167
!i10b 1
!s100 4X@:hEiHW@Ra@2f_T=A7T3
IazRo>dN]d9>CDfb?FE]U33
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv
!i122 6198
L0 13 252
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_fifo_adv.sv|
!i113 0
R9
R1
vgeneric_LFSR_8bit
R2
R167
!i10b 1
!s100 4W]VTcM[d6CfcMFc<H2m=1
IM7]Z=C1[nEBIRXG9I`L`62
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv
!i122 6199
L0 13 52
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/generic_LFSR_8bit.sv|
!i113 0
R9
R1
ngeneric_@l@f@s@r_8bit
vgeneric_memory
R2
R194
!i10b 1
!s100 TRl[]_6egPkXNfVYII38m1
IG2dajzWf0H5:nkCKAM6f13
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv
!i122 6208
L0 11 69
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_memory.sv|
!i113 0
R9
R1
vgeneric_pad
R2
R265
!i10b 1
!s100 W]TD`He7P9`ShiAbNf6<`1
IT]n58WW12<9PK<]SWe@4;3
S1
R4
R5
Z347 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv
Z348 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv
!i122 6189
L0 23 12
R6
R7
r1
!s85 0
31
R168
Z349 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv|
Z350 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/spi_master_padframe.sv|
!i113 0
R9
R1
vgeneric_rom
R2
R194
!i10b 1
!s100 nJ`9nITNEdQ>>:jo2X5DW1
IFzP2knYbQ9CQg^SR`:SdL0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv
!i122 6209
L0 11 32
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/generic_rom.sv|
!i113 0
R9
R1
YGPIO
R2
R14
!i10b 1
!s100 Xcg`XeZF<:O@C<jHihmil1
IzVmGmhN7SDmYVAKDd:fTY0
S1
R4
R5
R230
R231
!i122 6027
R219
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@g@p@i@o
vgray_to_binary
R2
R267
!i10b 1
!s100 cG>gFR;z[HIFdEz^]>1O`0
If[bd9j6k0Yj=9=D3O=3?o0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv
!i122 6108
L0 15 9
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/gray_to_binary.sv|
!i113 0
R9
R1
vhash_block
R2
R171
R24
!i10b 1
!s100 YK=VI1CC?N>MUMI7m8`:?3
Ihi_cGTN_SM_7AIV45Ozg92
S1
R4
R5
R172
R173
!i122 6089
L0 201 46
R6
R7
r1
!s85 0
31
R25
R174
R175
!i113 0
R9
R1
vi2c_peripheral_interface
R41
!i10b 1
!s100 00MU9IZB[1h`VmMTz:3Xo1
IEMUZRVRLUM1fYMPnQi=n;3
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v
!i122 5960
L0 11 336
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_interface.v|
!i113 0
R20
R1
vi2c_peripheral_registers
R41
!i10b 1
!s100 7QDKBZIKEV9GI_RTJWU:]2
IbdDV4=F:Alo0mOV>eJ@Kl2
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v
!i122 5961
L0 11 450
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/i2c_peripheral_registers.v|
!i113 0
R20
R1
YI2S
R2
R14
!i10b 1
!s100 TzbK662lO8eJcCBmEA4Fh0
I47k6hj4jVnhHM0@k[]6EQ2
S1
R4
R5
R230
R231
!i122 6027
L0 79 0
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@i2@s
vi2s_clk_gen
R2
R189
!i10b 1
!s100 QNf0b2>_b=^WbHH6kJK_K3
I`le=PE6>eW:@n6FQ7bmng0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv
!i122 5921
L0 21 91
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clk_gen.sv|
!i113 0
R9
R1
vi2s_clkws_gen
R2
R189
!i10b 1
!s100 XbQHPfdZ]Hnfd:QR=8>SV0
IlS=TQ20SZE[[Modg:1WX12
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv
!i122 5922
L0 1 251
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_clkws_gen.sv|
!i113 0
R9
R1
vi2s_rx_channel
R2
R189
!i10b 1
!s100 fZ@lF;^AHKiz7E5zmRU_21
I[A1Y90_z5Il7FI3M9TBa_1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv
!i122 5923
L0 25 160
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_rx_channel.sv|
!i113 0
R9
R1
vi2s_tx_channel
R2
R189
!i10b 1
!s100 i0[hP23adiXb7FX?h`5j30
IO<H>zd3aHde8_B`n28H972
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv
!i122 5924
L0 21 209
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_tx_channel.sv|
!i113 0
R9
R1
vi2s_txrx
R2
Z351 !s110 1667419670
!i10b 1
!s100 Qmj1Ef_9U_zR;9Y]_LeY43
ICTD2]G1;Zc1E?N;UkRmVK0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv
!i122 5925
L0 22 129
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_txrx.sv|
!i113 0
R9
R1
vi2s_ws_gen
R2
R351
!i10b 1
!s100 Mc=SAnzfo8:T?GdKeJZPe2
I^o`5[E>J;2YFc7TSoTe6;0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv
!i122 5926
L0 22 59
R6
R7
r1
!s85 0
31
Z352 !s108 1667419670.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/i2s_ws_gen.sv|
!i113 0
R9
R1
vid_queue
R2
R23
R267
!i10b 1
!s100 [SkSgFRWYbL987M994BJ13
I`Tm8J=>OIMD^_ahU2SN[g0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv
!i122 6109
L0 42 237
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/id_queue.sv|
!i113 0
R9
R1
vinput_stage
R2
R31
!i10b 1
!s100 lUJXX3Bgd=zhdOoN;4k:02
ID8Eh2;A_=Oj7N;V9MV7kV0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv
!i122 5948
L0 11 143
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/input_stage.sv|
!i113 0
R9
R1
vinterleaved_crossbar
R2
R164
!i10b 1
!s100 =PkPYVCGFjz<32;W1SUEo3
IW3WIk[J;Fm@D^NgDl9Ch?0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv
!i122 5856
L0 28 100
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/interleaved_crossbar.sv|
!i113 0
R9
R47
R1
vinternal_logic
R14
!i10b 1
!s100 2azR8_`_gL:N?=]nfl9QF3
I5Jagdfm6Nd0_GenlR]IDh0
R4
R5
R15
R16
!i122 6026
L0 910 6150
R6
R7
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R1
vio_clk_gen
R2
R169
!i10b 1
!s100 S]`Q^De@gNDXFRgRZI?HY3
IHeOXNTMS9ijBSKQoRElbG0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv
!i122 5885
L0 21 63
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_clk_gen.sv|
!i113 0
R9
R1
vio_event_counter
R2
R169
!i10b 1
!s100 cBz]=Cz@d:RN<J1AVn3N[3
Ih1GAWKN>2a8T:J0Sh<19`0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv
!i122 5886
L0 20 61
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_event_counter.sv|
!i113 0
R9
R1
vio_generic_fifo
R2
R169
!i10b 1
!s100 5]EAA1d30]h;0E_3b;RD52
IY9`KN9dnO=7>M6SB]D42m0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv
!i122 5887
L0 22 127
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_generic_fifo.sv|
!i113 0
R9
R1
vio_shiftreg
R2
R169
!i10b 1
!s100 BX[koBMblh?X48K_V5DjZ2
IDl0b5^oR<[gBM@iZ2ND<P1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv
!i122 5888
Z353 L0 20 50
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_shiftreg.sv|
!i113 0
R9
R1
vio_tx_fifo
R2
R169
!i10b 1
!s100 ?2k_FA0kIDYT=_RF5Q9Nn3
IVPDa=IHeQg4fJHfAdA@f01
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv
!i122 5889
L0 21 74
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo.sv|
!i113 0
R9
R1
vio_tx_fifo_dc
R2
R169
!i10b 1
!s100 `Pg[3Bh:^@l^QlhF6]]IX3
IHo@a9n?C@A;[Mg@Kh;4A12
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv
!i122 5890
L0 22 94
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_dc.sv|
!i113 0
R9
R1
vio_tx_fifo_mark
R2
R169
!i10b 1
!s100 Q_:H9B`[;eXU8kYX0UeAM0
IH8F__31MG:U8gR`oao:HQ0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv
!i122 5891
L0 21 128
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/io_tx_fifo_mark.sv|
!i113 0
R9
R1
visochronous_spill_register
R2
Z354 !s110 1667419689
!i10b 1
!s100 0a]W[];lCo:mFLkgBhkbU0
IL]L>bI_HV;Mcemaf2oRIE0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv
!i122 6110
L0 30 58
R6
R7
r1
!s85 0
31
R268
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/isochronous_spill_register.sv|
!i113 0
R9
R187
R1
viteration_div_sqrt_mvp
R2
R43
!i10b 1
!s100 IQD1fA2=l=ni_1eTCFb>60
IBHK=1RoDPaGS?PnocMY]D3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
!i122 6161
L0 32 30
R6
R7
r1
!s85 0
31
R44
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv|
!i113 0
R9
R1
YJTAG
R2
R14
!i10b 1
!s100 On>Q[0MO[eQm2LnLF85_b2
IAj<jW:Y=JDWeKgz74BZ4d1
S1
R4
R5
R230
R231
!i122 6027
L0 50 0
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@j@t@a@g
Xjtag_pkg
R2
R264
Z355 DXx4 work 5 riscv 0 22 ]YRQgV8LPSkP:1ZR2dR6m3
R228
!i10b 1
!s100 WWC2^A9AEjYbZ3QfHmj?43
I4WA18PkWKL=gH6]5M5NZT2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv
!i122 5821
Z356 L0 17 0
V4WA18PkWKL=gH6]5M5NZT2
R7
r1
!s85 0
31
R229
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/jtag_pkg.sv|
!i113 0
R9
R1
YL0_CTRL_UNIT_BUS
R2
R12
!i10b 1
!s100 P6ZcDUah5P09:cJT4?MjZ3
IVbL15kan=>0[^fXQXM3Dd2
S1
R4
R5
R36
R37
!i122 5838
L0 1111 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@l0_@c@t@r@l_@u@n@i@t_@b@u@s
vl2_ram_multi_bank
R2
R164
!i10b 1
!s100 XmAQN;KVm3Eh3l@_AW5N42
IG=eS5hcaXGMUFZf<N3^R`3
S1
R4
R5
8C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\l2_ram_multi_bank.sv
FC:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\l2_ram_multi_bank.sv
!i122 5857
L0 13 121
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/soc_mem_map.svh|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\l2_ram_multi_bank.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\l2_ram_multi_bank.sv|
!i113 0
R9
R40
R1
vl2_tcdm_demux
R2
R45
!i10b 1
!s100 e;fz1kHl`gWUib?L1FFPD0
IQ?ENK9YnZj=7`aW6gi0X51
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv
!i122 5986
L0 11 314
R6
R7
r1
!s85 0
31
R46
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/l2_tcdm_demux.sv|
!i113 0
R9
R1
vlfsr
R2
R354
!i10b 1
!s100 ZPT796JU@@?S[G4ohCb^X1
I9Mcin5jjD`B;FD92dTV;S0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv
!i122 6111
L0 22 294
R6
R7
r1
!s85 0
31
Z357 !s108 1667419689.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr.sv|
!i113 0
R9
R1
vlfsr_16bit
R2
R354
!i10b 1
!s100 aPf0Rg5BR0d1_6?5Ze6zM3
IK7FRK4S<JThHDn>lgH;9a0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv
!i122 6113
L0 21 48
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_16bit.sv|
!i113 0
R9
R1
vlfsr_8bit
R2
R354
!i10b 1
!s100 W=PmlG@j4O@G0Lc<?ejjB0
I4Xgf>B0:bO[<X0gmaD`g;3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv
!i122 6112
L0 17 45
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lfsr_8bit.sv|
!i113 0
R9
R1
vlint2axi_wrap
R2
R164
!i10b 1
!s100 _;oNmUoX`A5Q>]g@T]K170
I67MPd^K7A=lTTO:e[]dk?0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv
!i122 5858
L0 26 109
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_2_axi_wrap.sv|
!i113 0
R9
R1
vlint64_to_32
R2
R26
!i10b 1
!s100 RMiIf@CMi?Q7;>e>mdP`71
I6EBCcD9[i0?W_6?<cY?FH1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv
!i122 5992
L0 11 421
R6
R7
r1
!s85 0
31
R46
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/axi_2_lint/lint64_to_32.sv|
!i113 0
R9
R1
vlint_2_apb
R2
R45
!i10b 1
!s100 dSJnJ20U2fU8KPL:F=f::0
IS7Lh^[[AE]NP`b<b5C=802
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv
!i122 5987
L0 12 185
R6
R7
r1
!s85 0
31
R46
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_apb.sv|
!i113 0
R9
R1
vlint_2_axi
R2
R45
!i10b 1
!s100 Cm<T8Gf_AU3lMRUPI]kRP2
IZB]Wz9=LE`>m@2AC5RePc0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv
!i122 5988
L0 16 368
R6
R7
r1
!s85 0
31
R46
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/lint_2_axi.sv|
!i113 0
R9
R1
vlint_jtag_wrap
R2
R164
!i10b 1
!s100 4N6>L:KD@_3BZ[9obK[;70
IPY@FAV1NIGh3NR]]Ibm262
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv
!i122 5859
L0 14 56
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/lint_jtag_wrap.sv|
!i113 0
R9
R40
R1
vlog_int_dc_slice
R2
R14
!i10b 1
!s100 l?nN`KHIY=]8<l6`Q^nN]2
I^W`OmT8[CI:z_aLBfCG;j1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv
!i122 6023
L0 35 249
R6
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice.sv|
!i113 0
R9
R1
vlog_int_dc_slice_wrap
R2
R14
!i10b 1
!s100 NIc9J9di^zE3kaHRB2k2=0
I4:^Rb6ifJlS`[UMEdbCo[2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv
!i122 6024
L0 35 72
R6
R7
r1
!s85 0
31
R17
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/logint_dc_fifo_xbar/log_int_dc_slice_wrap.sv|
!i113 0
R9
R1
vlut_4x4
R2
R31
!i10b 1
!s100 >AVQFeczhTRb@nTo56>W>1
IjLHcShEGDHGW=PKKlXReO0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv
!i122 5949
L0 11 51
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/lut_4x4.sv|
!i113 0
R9
R1
vlzc
R2
R23
R354
!i10b 1
!s100 lZa^Mnl[28h8>3g_j;k>A3
IadW27gKJ6UmYKzHXHT?KK3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv
!i122 6114
L0 25 88
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/lzc.sv|
!i113 0
R9
R1
vMAC_16BIT
R161
!i10b 1
!s100 1WabiK<i`L;Ah@`j5_c_<1
Ih[^EQ>Ui`JlSEdGJ=4WCJ1
R4
w1667390842
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v
!i122 6223
L0 7 240
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_16bit.v|
!i113 0
R20
R1
n@m@a@c_16@b@i@t
vMAC_32BIT
R161
!i10b 1
!s100 cM370Ug_>bO8_lG3>HIlR2
IECUTab`f[`[2l:`odbGN13
R4
w1667390834
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v
!i122 6224
L0 7 361
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_32bit.v|
!i113 0
R20
R1
n@m@a@c_32@b@i@t
vMAC_4BIT
R10
!i10b 1
!s100 N=D@8_<V74]nQ?@i`4@KI1
IleJ5?dRGanW;dC8zE_[5<2
R4
w1667390858
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v
!i122 6221
L0 7 230
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_4bit.v|
!i113 0
R20
R1
n@m@a@c_4@b@i@t
vMAC_8BIT
R161
!i10b 1
!s100 1ao0Ae6G6Jf23dAi24e<P2
I@;?L8nFmYI4:U_@X4o`C13
R4
w1667390849
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v
!i122 6222
L0 7 234
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_8bit.v|
!i113 0
R20
R1
n@m@a@c_8@b@i@t
vMAC_ARRAY
R161
!i10b 1
!s100 W4EIXfDk4]dZ]eY5E6mMT1
IfCO[H7PCBTiCmgjF`2OT?3
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v
!i122 6225
L0 5 329
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/mac_array.v|
!i113 0
R20
R1
n@m@a@c_@a@r@r@a@y
Ymarx_apu_if
R2
R12
!i10b 1
!s100 XZCRGnF:Lc>YK`QANSh[_3
IYYNG88QJ53CnjWE=Dk8kB3
S1
R4
R5
R36
R37
!i122 5838
L0 1286 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
Ymarx_arbiter_if
R2
R12
!i10b 1
!s100 VKfYdHALJ^NI_XI^5QBS51
IM370G;cFU`2E8>NL@JQD00
S1
R4
R5
R36
R37
!i122 5838
L0 1328 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
vMATH_BLOCK
R161
!i10b 1
!s100 <FXD:=^ll>OUN6COPSmKd3
Iz@=eoEDlgXS4`BhJ5VDZ23
R4
w1667390827
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v
!i122 6226
L0 7 252
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/math_block.v|
!i113 0
R20
R1
n@m@a@t@h_@b@l@o@c@k
vmax_counter
R2
R354
!i10b 1
!s100 3Z^=a=^IP?4OC9NT01Q?K1
IV3R;:d4?1Ye]<^hH9miOX0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv
!i122 6115
L0 13 65
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/max_counter.sv|
!i113 0
R9
R1
vmemory_access
R14
!i10b 1
!s100 54?[U6gS5c;zZO5hc>oa52
IWlZa5?^F=BA<]X`MSR_zk1
R4
R5
R15
R16
!i122 6026
L0 192 376
R6
R7
r1
!s85 0
31
R17
R18
R19
!i113 0
R20
R1
YMESSAGE_BUS
R2
R12
!i10b 1
!s100 _SY>zH:Fe6O>0om6N]mfA1
ICRBLLa9e<;UUb6C:L3`Ll2
S1
R4
R5
R36
R37
!i122 5838
L0 135 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@m@e@s@s@a@g@e_@b@u@s
YMMU_CONFIG_BUS
R2
R12
!i10b 1
!s100 O1WnBkJ4=P^NIb>BUVm3Q3
I[LP2m7f82?U_BbcSQmhFQ1
S1
R4
R5
R36
R37
!i122 5838
L0 639 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@m@m@u_@c@o@n@f@i@g_@b@u@s
YMP_ICACHE_CTRL_UNIT_BUS
R2
R12
!i10b 1
!s100 N0l@@nlb<`NB[M^U]XGJ`3
I=IXGMakilhURI6cL``RBA0
S1
R4
R5
R36
R37
!i122 5838
L0 840 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@m@p_@i@c@a@c@h@e_@c@t@r@l_@u@n@i@t_@b@u@s
YMP_PF_ICACHE_CTRL_UNIT_BUS
R2
R12
!i10b 1
!s100 USO0KD6:1iIKQLVVgME5P3
IidZ<^MMXJe]oJECZaYd>]1
S1
R4
R5
R36
R37
!i122 5838
L0 929 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@m@p_@p@f_@i@c@a@c@h@e_@c@t@r@l_@u@n@i@t_@b@u@s
vMUX2_REQ_BRIDGE
R2
R26
!i10b 1
!s100 jz4TCU@`]aT`dT?CSBfz:3
IVjC13hPOKSVa[1ig^SIkG2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv
!i122 5998
L0 11 85
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/MUX2_REQ_BRIDGE.sv|
!i113 0
R9
R1
n@m@u@x2_@r@e@q_@b@r@i@d@g@e
vMUX2_REQ_L2
R2
R29
!i10b 1
!s100 emkAM6m5:<WEKKoKHM:gE2
I7eJ<fcB3W2N3?>fJFBTFf3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv
!i122 6010
L0 11 83
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/MUX2_REQ_L2.sv|
!i113 0
R9
R1
n@m@u@x2_@r@e@q_@l2
vmv_filter
R2
R354
!i10b 1
!s100 ;FLRbZBFX[]@jZzDcJLLn0
IFfKBmEK5Z4EZdhe@Y7PAz2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv
!i122 6116
R156
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/mv_filter.sv|
!i113 0
R9
R1
vnorm_div_sqrt_mvp
R2
R212
DXx4 work 25 norm_div_sqrt_mvp_sv_unit 0 22 N`LjVh565>h?8G_]W]dWl1
R43
R6
r1
!s85 0
!i10b 1
!s100 lFbJGDF4HZ`k^bD]nHC;A1
IzECLMVZj?;FmSI@4kKVHR2
!s105 norm_div_sqrt_mvp_sv_unit
S1
R4
R5
Z358 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
Z359 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
!i122 6162
L0 46 439
R7
31
R44
Z360 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv|
Z361 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv|
!i113 0
R9
R1
Xnorm_div_sqrt_mvp_sv_unit
R2
R212
R43
VN`LjVh565>h?8G_]W]dWl1
r1
!s85 0
!i10b 1
!s100 C8;l2fl^]z1^EVkj5hXLD3
IN`LjVh565>h?8G_]W]dWl1
!i103 1
S1
R4
R5
R358
R359
!i122 6162
L0 44 0
R7
31
R44
R360
R361
!i113 0
R9
R1
vnrbd_nrsc_mvp
R2
R212
DXx4 work 21 nrbd_nrsc_mvp_sv_unit 0 22 cgS:W?2fOQfbFhiOAgB0@2
R43
R6
r1
!s85 0
!i10b 1
!s100 ]W?HgL4S]8DjaR;2UW^5>1
IFD6edl=lgjBk6J4O[MlO01
!s105 nrbd_nrsc_mvp_sv_unit
S1
R4
R5
Z362 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
Z363 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
!i122 6163
L0 36 69
R7
31
R44
Z364 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv|
Z365 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv|
!i113 0
R9
R1
Xnrbd_nrsc_mvp_sv_unit
R2
R212
R43
VcgS:W?2fOQfbFhiOAgB0@2
r1
!s85 0
!i10b 1
!s100 bJ`NbZ7ZhglKcgQmEC[En0
IcgS:W?2fOQfbFhiOAgB0@2
!i103 1
S1
R4
R5
R362
R363
!i122 6163
L0 34 0
R7
31
R44
R364
R365
!i113 0
R9
R1
vonehot_to_bin
R2
R354
!i10b 1
!s100 mHJm4b=98?L`J71B1FCz52
IUN5hQIMD4X]I16m1Y8aVm1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv
!i122 6117
L0 13 26
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/onehot_to_bin.sv|
!i113 0
R9
R1
vout_filter
R2
R31
!i10b 1
!s100 jIOX?BE]VRcZdM?OPSM>d1
IIP5fUnd9@KEeOg?ia9Ioe0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv
!i122 5950
L0 11 60
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/out_filter.sv|
!i113 0
R9
R1
vpad_control
R2
R220
!i10b 1
!s100 8Oc5P<[5SdT]cjhb>:ETd2
IH`6P]6UBga7Em=8:2Q@Og0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv
!i122 5872
L0 17 530
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/pad_control.sv|
!i113 0
R9
R40
R1
vpad_functional_pd
R2
R194
!i10b 1
!s100 52kl;LE477knMK69l6KgV1
IN=6RG1Dl:DSMiCR0L_<V21
S1
R4
R5
Z366 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv
Z367 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv
!i122 6210
L0 12 36
R6
R7
r1
!s85 0
31
R198
Z368 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv|
Z369 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pad_functional.sv|
!i113 0
R9
R1
vpad_functional_pu
R2
R194
!i10b 1
!s100 <N0h9=7IZaPo<a]JcGGJ`3
I6?>QUohCoYD3fCgj8h`z40
S1
R4
R5
R366
R367
!i122 6210
L0 49 36
R6
R7
r1
!s85 0
31
R198
R368
R369
!i113 0
R9
R1
vpdm_top
R2
R351
!i10b 1
!s100 Vl4=cU1AhlndAGN1]29Va1
Iie_360h:9fLYNScVNZenk1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv
!i122 5927
L0 6 179
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/pdm_top.sv|
!i113 0
R9
R1
vperiph_bus_wrap
R2
R164
!i10b 1
!s100 R:@zePfV044Ko9VGl1ki53
IYi=QL8mX3m:el_7GI`cf30
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv
!i122 5860
L0 14 106
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/periph_bus_wrap.sv|
!i113 0
R9
R40
R1
vperiph_to_reg
R2
R43
!i10b 1
!s100 N?b0mffaIiNJKcI`Bc8<23
IB`f9]fS=XV7T1gnaBI@]?1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv
!i122 6168
L0 13 93
R6
R7
r1
!s85 0
31
R44
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/periph_to_reg.sv|
!i113 0
R9
R1
Xpkg_soc_interconnect
R2
R164
!i10b 1
!s100 :?C;OYF2EMb2o3]n@9^eN2
Ia^kBeLNL8O51Q`;1fO4mZ2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv
!i122 5861
L0 1 0
Va^kBeLNL8O51Q`;1fO4mZ2
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/pkg_soc_interconnect.sv|
!i113 0
R9
R1
vplru_tree
R2
R354
!i10b 1
!s100 @U4]ZKGXlUbAM3=6JFT_13
I;?MXUC=Q@WlM4YHRzQRAk0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv
!i122 6118
L0 17 104
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/plru_tree.sv|
!i113 0
R9
R1
vpopcount
R2
R354
!i10b 1
!s100 z^78VVNeH^n55QE58=SOL1
II9gRl48JbJKj?Pcj<hG_52
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv
!i122 6119
L0 19 42
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/popcount.sv|
!i113 0
R9
R1
vpPLL02F
R2
R222
!i10b 1
!s100 GJ2Km9<^d7eI`mz;>WczF3
I<NQD:=ci0]b=]jImDH;zV2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv
!i122 5832
L0 15 88
R6
R7
r1
!s85 0
31
R225
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/pPLL02F.sv|
!i113 0
R9
R1
np@p@l@l02@f
vpreprocess_mvp
R2
R212
DXx4 work 22 preprocess_mvp_sv_unit 0 22 37lzUWH6<ZGVBk9kX>fjn2
R43
R6
r1
!s85 0
!i10b 1
!s100 Wg_;0IQL@SW3ebPzPj5=@3
I5?b:]iZT0Lc4ALZ5QX:n:1
!s105 preprocess_mvp_sv_unit
S1
R4
R5
Z370 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
Z371 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
!i122 6164
L0 37 389
R7
31
R44
Z372 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv|
Z373 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv|
!i113 0
R9
R1
Xpreprocess_mvp_sv_unit
R2
R212
R43
V37lzUWH6<ZGVBk9kX>fjn2
r1
!s85 0
!i10b 1
!s100 mg6]NBFT<W]=AP5kDIb3@1
I37lzUWH6<ZGVBk9kX>fjn2
!i103 1
S1
R4
R5
R370
R371
!i122 6164
R261
R7
31
R44
R372
R373
!i113 0
R9
R1
vprescaler
R2
R31
!i10b 1
!s100 8_EFikGKciz4eYh]NDbG_0
I7^l8D_[XLbKCid<88ZgfK2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv
!i122 5951
R252
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/prescaler.sv|
!i113 0
R9
R1
YPRI_ICACHE_CTRL_UNIT_BUS
R2
R12
!i10b 1
!s100 lKXc^9cW@lPU3UhK9DLfV1
Ia2HHi91zV6?@?DQ]Wz33A2
S1
R4
R5
R36
R37
!i122 5838
L0 1032 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@p@r@i_@i@c@a@c@h@e_@c@t@r@l_@u@n@i@t_@b@u@s
vprioarbiter
R2
R167
!i10b 1
!s100 MC8LF0_hRKFD6Z@FWD9PN2
IOFb8LAN`S5c:RF3L68M[B0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv
!i122 6200
L0 18 69
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/prioarbiter.sv|
!i113 0
R9
R1
vpulp_buffer
R2
R194
!i10b 1
!s100 iB33:OHk_Qd@i^_DXW=Hk3
Il4VjF[a>GUQH<diSLRc351
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv
!i122 6211
R197
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_buffer.sv|
!i113 0
R9
R1
vpulp_clock_and2
R2
R10
!i10b 1
!s100 0fN5VV2cl6Jh;nmCee[CL1
I0<>L99Q;9?E;om2Ba:Jo?3
S1
R4
R5
Z374 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv
Z375 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv
!i122 6213
L0 13 9
R6
R7
r1
!s85 0
31
R11
Z376 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv|
Z377 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells_xilinx.sv|
!i113 0
R9
R1
vpulp_clock_buffer
R2
R10
!i10b 1
!s100 kC`:OSD8Tac87c0`?HMJ;0
I_O8O]88KoEEcfI^`X>J<11
S1
R4
R5
R374
R375
!i122 6213
L0 23 8
R6
R7
r1
!s85 0
31
R11
R376
R377
!i113 0
R9
R1
vpulp_clock_delay
R2
R10
!i10b 1
!s100 ZdAIz`JW6[3o2hLaLNEUj0
IRAR1g2l[7`WMWAZ]oJn_S1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv
!i122 6212
L0 97 8
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clk_cells.sv|
!i113 0
R9
R1
vpulp_clock_gating
R2
R10
!i10b 1
!s100 b3g5GDWA_IZP5o?J:]zzR2
II;R>B]GDV533@U?Nk=5M:0
S1
R4
R5
R374
R375
!i122 6213
L0 33 10
R6
R7
r1
!s85 0
31
R11
R376
R377
!i113 0
R9
R1
vpulp_clock_gating_async
R2
R10
!i10b 1
!s100 lUlSOF`2YdlZc;2`7iPP03
Iah6=@fX6X@J;3@g0?XGhg2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
!i122 6214
L0 13 32
R6
R7
r1
!s85 0
31
R11
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv|
!i113 0
R9
R1
vpulp_clock_inverter
R2
R10
!i10b 1
!s100 Fj`koTZ4Le_aV90idEY:C1
I:3_I>Nl[jdelYhRhbLYNT3
S1
R4
R5
R374
R375
!i122 6213
Z378 L0 44 8
R6
R7
r1
!s85 0
31
R11
R376
R377
!i113 0
R9
R1
vpulp_clock_mux2
R2
R10
!i10b 1
!s100 M;K8Qi=P00_]3^XoWY>DW1
ICKO;ef>;ARBafG7<;57Rl0
S1
R4
R5
R374
R375
!i122 6213
L0 53 15
R6
R7
r1
!s85 0
31
R11
R376
R377
!i113 0
R9
R1
vpulp_clock_xor2
R2
R10
!i10b 1
!s100 b=R6;[ZhW]mKd4LP4n^Bc0
IWT6a988G;NXHTKC@T<]8l1
S1
R4
R5
R374
R375
!i122 6213
L0 69 9
R6
R7
r1
!s85 0
31
R11
R376
R377
!i113 0
R9
R1
vpulp_isolation_0
R2
R10
!i10b 1
!s100 U_hI7iGoDdGTK8Xi6>dic3
Im3GN<A5K]c3`YOE@LaCW42
S1
R4
R5
Z379 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
Z380 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
!i122 6215
L0 70 9
R6
R7
r1
!s85 0
31
R11
Z381 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv|
Z382 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/deprecated/pulp_pwr_cells.sv|
!i113 0
R9
R1
vpulp_isolation_1
R2
R10
!i10b 1
!s100 T`KM56kCWfnm953hnQgL[1
I19bGRX8XW]m>``GaJ;`4[1
S1
R4
R5
R379
R380
!i122 6215
L0 80 9
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_level_shifter_in
R2
R10
!i10b 1
!s100 Elf]F8_AT^OafRLXSN<G43
I4=JLHn3;[Z;O<`:oJeY[@1
S1
R4
R5
R379
R380
!i122 6215
R205
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_level_shifter_in_clamp
R2
R10
!i10b 1
!s100 9GSiWLfQd_WIYfAVNHCRI3
ISEYZVhzGjNXJnjIoPIeoK1
S1
R4
R5
R379
R380
!i122 6215
R208
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_level_shifter_inout
R2
R10
!i10b 1
!s100 U>HzEP:WT<447;da8gFD73
IaP=M2:0nL8FW7nn`N5]a91
S1
R4
R5
R379
R380
!i122 6215
R209
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_level_shifter_out
R2
R10
!i10b 1
!s100 kagj5Sl4=XYh@ig0KCHNR1
IQHd:9;S2`^8=3FdBTIT_B1
S1
R4
R5
R379
R380
!i122 6215
R202
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_level_shifter_out_clamp
R2
R10
!i10b 1
!s100 QoU4ak::?l^4JBQMEYj913
I?G[<3`<04nOEPgG8PO`F20
S1
R4
R5
R379
R380
!i122 6215
R210
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_power_gating
R2
R10
!i10b 1
!s100 eGD][84S@IifPPWPc?;==1
IQRAhK9M_YlSWXo3bX>W5M2
S1
R4
R5
R379
R380
!i122 6215
L0 61 8
R6
R7
r1
!s85 0
31
R11
R381
R382
!i113 0
R9
R1
vpulp_sync
R2
R194
!i10b 1
!s100 7V0GU4amH3[Q8@QHiAk<B0
IKL8X1^5C;TGUL6l8BTB:;1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv
!i122 6201
L0 13 24
R6
R7
r1
!s85 0
31
R192
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync.sv|
!i113 0
R9
R1
vpulp_sync_wedge
R2
R194
!i10b 1
!s100 =MlS0QN4E[lHYN9B_ObAG2
Ig[[P=J8eAc^@`8KTW5mEO3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv
!i122 6202
R156
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/pulp_sync_wedge.sv|
!i113 0
R9
R1
Xpulp_tap_pkg
R2
R264
R355
Z383 DXx4 work 8 jtag_pkg 0 22 4WA18PkWKL=gH6]5M5NZT2
R222
!i10b 1
!s100 nSKTVa4mDoV:3C3S;e<Om0
Izn04O3ed?525N<=hZ_>Cz1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv
!i122 5822
R188
Vzn04O3ed?525N<=hZ_>Cz1
R7
r1
!s85 0
31
R229
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/pulp_tap_pkg.sv|
!i113 0
R9
R1
vqf_aff2
R2
R270
!i10b 1
!s100 ghmI?8=hD@N_;TQG9IWkd1
I5jmSS1OPNd9nm<GokL4`R3
S1
R4
w1667390959
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv
!i122 6241
L0 7 165
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_aff2.sv|
!i113 0
R9
R1
vqf_dff
R2
Z384 !s110 1667419702
!i10b 1
!s100 49EVlWL=4V1?mhTSZlj:=3
IazGa4QZNzKeh=oi5Ah6ja0
S1
R4
w1667391108
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv
!i122 6242
L0 7 56
R6
R7
r1
!s85 0
31
R271
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_dff.sv|
!i113 0
R9
R1
vqf_rfm
R2
R384
!i10b 1
!s100 H9L:iEOLdKgiS3PSzRb5j2
Im`b@z4BSTm``F[:c`mV4Q1
S1
R4
w1667391110
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv
!i122 6243
Z385 L0 7 36
R6
R7
r1
!s85 0
31
Z386 !s108 1667419702.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm.sv|
!i113 0
R9
R1
vqf_rfm_f
R2
R384
!i10b 1
!s100 2H>0CfEaAmh;4;okSh^9f2
IT577RW^zl35Gdk[WGaBDL2
S1
R4
w1667391112
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv
!i122 6244
R385
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rfm_f.sv|
!i113 0
R9
R1
vqf_rhw
R2
R384
!i10b 1
!s100 ;[Td??H;kK?=QECJgIVSG2
I`AY@nUTBA?R>Kf83FFF150
S1
R4
w1667391114
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv
!i122 6245
L0 8 60
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rhw.sv|
!i113 0
R9
R1
vqf_rw
R2
R384
!i10b 1
!s100 bBJV;[9>L?G1:Oa@Y3aQ]1
IL`^3G[XASocd>ZK_4k@nn3
S1
R4
w1667391116
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv
!i122 6246
L0 7 60
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rw.sv|
!i113 0
R9
R1
vqf_rwhwsc
R2
R384
!i10b 1
!s100 fa<8JMI?S?SP7S>Qkkj[Q0
I^0jlhN9ckQ^4GInzQUKT_1
S1
R4
w1667391117
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv
!i122 6247
L0 7 67
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_rwhwsc.sv|
!i113 0
R9
R1
vqf_sff
R2
R384
!i10b 1
!s100 [BYjCFz^Bnb2eL9J_e=0l3
IkEPljcXf;dXOoNTJmiYZm1
S1
R4
w1667390976
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv
!i122 6248
L0 7 158
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/qf_sff.sv|
!i113 0
R9
R1
vql_and2_x2
R2
R384
!i10b 1
!s100 kZ]LgBneAYb7Wj@O6Zl6b2
IFEH:mAiKLn[`hgUAe5meA0
S1
R4
Z387 w1667391127
Z388 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv
Z389 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv
!i122 6249
L0 55 11
R6
R7
r1
!s85 0
31
R386
Z390 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv|
Z391 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/ql_generic_gates.sv|
!i113 0
R9
R1
vql_buf_x2
R2
R384
!i10b 1
!s100 ]j9Zg[UEVmZQOle[f`_n]3
IZzA@X3mR3cKJPY@PQ5_Y^3
S1
R4
R387
R388
R389
!i122 6249
L0 71 9
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
vql_clkbuf_x2
R2
R384
!i10b 1
!s100 @9VM0KRDD0mNn7?@QC=9<1
IUKmY1ekiVd]WL;BEeW;361
S1
R4
R387
R388
R389
!i122 6249
L0 84 10
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
vql_clkgate_x4
R2
R384
!i10b 1
!s100 Hf`RlGR>7`DK=iNiIC8jf3
IOZPZiM^zLJ:bU51_V7K=V2
S1
R4
R387
R388
R389
!i122 6249
L0 14 12
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
vQL_eFPGA_ArcticPro2_32X32_GF_22_Arnold2
R2
R12
!i10b 1
!s100 iWZ<`[aaX0PGLLidHQLD@3
IZRbi:6zbo2j87mjTi@8Y;0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv
!i122 5835
L0 11 7350
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top1_wrapper.sv|
!i113 0
R9
R1
n@q@l_e@f@p@g@a_@arctic@pro2_32@x32_@g@f_22_@arnold2
vql_inv_x2
R2
R384
!i10b 1
!s100 W1nS^0G:zm>=i`f9n]JXo1
Ic;B<zdf9RK2YBfdd]d_G50
S1
R4
R387
R388
R389
!i122 6249
L0 99 9
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
vql_mux2_x2
R2
R384
!i10b 1
!s100 V<0Y@8GKHz_co7nBRcSCW1
I9MSBzm<gUS<;oMcEQ7Hi^3
S1
R4
R387
R388
R389
!i122 6249
L0 112 11
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
vql_mux4_x2
R2
R384
!i10b 1
!s100 5lnb426Em:=5Nan65Po8`0
IFhz@F;145MK;h[hGDP8>b1
S1
R4
R387
R388
R389
!i122 6249
L0 31 19
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
vql_or3_x4
R2
R384
!i10b 1
!s100 2c<m]RHIB`4^[eCz?gGU=1
I=ZdC<naf@ZbcV]o4:1K4g3
S1
R4
R387
R388
R389
!i122 6249
L0 128 15
R6
R7
r1
!s85 0
31
R386
R390
R391
!i113 0
R9
R1
YQSPI
R2
R14
!i10b 1
!s100 @<7>G0XEO;LBcJVH^oK0b0
IB]obfO0@Vn=hFjJfbkd^61
S1
R4
R5
R230
R231
!i122 6027
R247
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@q@s@p@i
YQSPI_CS
R2
R14
!i10b 1
!s100 NQ?hL<e6oj?DGH]PaCcaM1
I]5JXmQ6V^^`;TnV]LnG>e1
S1
R4
R5
R230
R231
!i122 6027
R188
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@q@s@p@i_@c@s
vRAM_256x8_behavioral
R41
!i10b 1
!s100 8]A>6I_LM2701YeZ4]QDi0
I8;lP4oQ6n_JKd0mzIR?ag3
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v
!i122 5962
L0 25 28
R6
R7
r1
!s85 0
31
R42
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_i2cs/rtl/RAM_256x8_behavioral.v|
!i113 0
R20
R1
n@r@a@m_256x8_behavioral
Xrand_id_queue_pkg
R2
R145
!i10b 1
!s100 WY?cQ[JZbB;cU2QCaPClK2
IzTVHoIK6zK[mb=>`eL1S`1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv
!i122 5980
R248
VzTVHoIK6zK[mb=>`eL1S`1
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_id_queue.sv|
!i113 0
R9
R1
vrand_stream_mst
R2
R145
!i10b 1
!s100 ThLhG[CC[B@=jE^:VEZ161
IOM?jOaH@_gKZZz28j^R_>3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv
!i122 5981
R269
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_mst.sv|
!i113 0
R9
R1
vrand_stream_slv
R2
R145
!i10b 1
!s100 a>^hK@B92E^?3:B2<IRl63
Iahl_f;T_>NkUKW^W149[I0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv
!i122 5982
L0 12 59
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_stream_slv.sv|
!i113 0
R9
R1
vrand_synch_driver
R2
R145
!i10b 1
!s100 ]`imc7^f4]bF2VE5KbT2>2
IYQNC>Y2hEh96cX3UKKHT`3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv
!i122 5983
L0 12 28
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_driver.sv|
!i113 0
R9
R1
vrand_synch_holdable_driver
R2
R145
!i10b 1
!s100 Z:l95EzMWM@3H@fYLB:dT0
I^N=zI8RM;g`G_?9e>C51G1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv
!i122 5984
L0 12 55
R6
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_synch_holdable_driver.sv|
!i113 0
R9
R1
Xrand_verif_pkg
R2
R45
!i10b 1
!s100 2b:Wn[l@K6A1CV>LNWID]3
Ih9O^RaEXAl27NC9jaF]eX2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv
!i122 5985
L0 13 0
Vh9O^RaEXAl27NC9jaF]eX2
R7
r1
!s85 0
31
R147
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/common_verification/src/rand_verif_pkg.sv|
!i113 0
R9
R1
YREG_BUS
R2
R262
!i10b 1
!s100 HPUiDz;<68U9;QTM^BgCU1
IiMBgcTZAMmN3;`LSa?[z=2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv
!i122 6171
R237
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_intf.sv|
!i113 0
R9
R1
n@r@e@g_@b@u@s
vreg_cdc
R2
R43
!i10b 1
!s100 7DjkUzL[cQf`=QzCXARLe0
I;4F[eHICJlMY:?i7X=mIn1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv
!i122 6169
L0 14 164
R6
R7
r1
!s85 0
31
R44
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_cdc.sv|
!i113 0
R9
R1
vreg_demux
R2
R43
!i10b 1
!s100 :7k5TlQh;GZmPEKQJSeC21
IfMLzEE3_Y@AI]dUaQ1@EC0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv
!i122 6170
L0 13 25
R6
R7
r1
!s85 0
31
R44
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_demux.sv|
!i113 0
R9
R1
vreg_mux
R2
R262
!i10b 1
!s100 9a^jLg?BX<]MP0C@Y]aiI1
IFQHz]=mO4<e7Ne?zzm:?M2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv
!i122 6172
L0 16 56
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include/register_interface/typedef.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_mux.sv|
!i113 0
R9
!s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xreg_test
!s115 REG_BUS
R2
R262
!i10b 1
!s100 ZmjEAD9Ii4>bNOQDcaa;C1
IRl>Wk>`4jcgQ`b14ASSez2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv
!i122 6173
R177
VRl>Wk>`4jcgQ`b14ASSez2
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_test.sv|
!i113 0
R9
R1
vreg_to_mem
R2
R262
!i10b 1
!s100 aO1M34eQ=R@]3>>]X2O<n1
IaFmn?<3CkUGNKXJIAEh751
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv
!i122 6174
L0 17 42
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_to_mem.sv|
!i113 0
R9
R187
R1
vreg_uniform
R2
R262
!i10b 1
!s100 zQiTL5kk<E:5RVgmAkY@W1
IT9Fhn1ARojGNMC8QY8z@h0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv
!i122 6175
L0 14 81
R6
R7
r1
!s85 0
31
R263
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_register_interface/src/reg_uniform.sv|
!i113 0
R9
R1
vregisters
R384
!i10b 1
!s100 m796ER>e9H<C92lnSQ^N80
IFj13@h7al^1nE5VdX?nm^1
R4
w1667391129
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v
!i122 6250
L0 7 319
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/registers.v|
!i113 0
R20
R1
vRequestBlock1CH_BRIDGE
R2
R26
!i10b 1
!s100 DoZ:iC844:`Z]AodMH>B=1
Ih?]ng`_L7`jMSSCfMG39V3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv
!i122 5999
L0 12 182
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock1CH_BRIDGE.sv|
!i113 0
R9
R1
n@request@block1@c@h_@b@r@i@d@g@e
vRequestBlock2CH_BRIDGE
R2
R26
!i10b 1
!s100 FODHRBfHMVf6aOi>i]MWO0
IDeE3?FdBa_?C<YM;zhoZH3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv
!i122 6000
L0 12 506
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RequestBlock2CH_BRIDGE.sv|
!i113 0
R9
R1
n@request@block2@c@h_@b@r@i@d@g@e
vRequestBlock_L2_1CH
R2
R29
!i10b 1
!s100 ?7DQMddcXbRRlW;E5fQSR1
I5lOD;4Y1=Q3S;V2am0@>93
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv
!i122 6011
L0 11 165
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_1CH.sv|
!i113 0
R9
R1
n@request@block_@l2_1@c@h
vRequestBlock_L2_2CH
R2
R249
!i10b 1
!s100 3Ch?=C6Dm76AKaBI[fD9;3
Ii0AfTK;5lYd6B@Q_GFO^m1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv
!i122 6012
L0 11 460
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RequestBlock_L2_2CH.sv|
!i113 0
R9
R1
n@request@block_@l2_2@c@h
vResponseBlock_BRIDGE
R2
R26
!i10b 1
!s100 eiB]nIAZBQY62FScbGKig0
IMm4nO5X3@naB]Z^kG3]@O2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv
!i122 6001
L0 11 114
R6
R7
r1
!s85 0
31
R28
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseBlock_BRIDGE.sv|
!i113 0
R9
R1
n@response@block_@b@r@i@d@g@e
vResponseBlock_L2
R2
R249
!i10b 1
!s100 Ag<S24AQQC6U]ZM[`K8XY1
I74B[FjVkg0A;kh:<`GZ892
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv
!i122 6013
L0 11 54
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseBlock_L2.sv|
!i113 0
R9
R1
n@response@block_@l2
vResponseTree_BRIDGE
R2
R29
!i10b 1
!s100 DD8jLOPaMW]QbV0zCKlgL0
IicdLJmknRB?;?IUJNm5>93
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv
!i122 6002
L0 11 167
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/ResponseTree_BRIDGE.sv|
!i113 0
R9
R1
n@response@tree_@b@r@i@d@g@e
vResponseTree_L2
R2
R249
!i10b 1
!s100 bL6hPVX;Z[Y91O0]D2J>a2
IHnaAPge0=7>ePWidf40G20
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv
!i122 6014
L0 11 111
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/ResponseTree_L2.sv|
!i113 0
R9
R1
n@response@tree_@l2
Xriscv
R2
R222
!i10b 1
!s100 h=aN2XPO6^oeXl2cbKYbP1
I]YRQgV8LPSkP:1ZR2dR6m3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv
!i122 5823
R356
V]YRQgV8LPSkP:1ZR2dR6m3
R7
r1
!s85 0
31
R225
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/riscv_pkg.sv|
!i113 0
R9
R1
vrr_arb_tree
R2
Z392 !s110 1667419690
!i10b 1
!s100 ?chWR4HY[>XV140gnN9bH0
I7X17D_9iFUl9e0_gC`FWa2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv
!i122 6120
L0 47 302
R6
R7
r1
!s85 0
31
R357
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rr_arb_tree.sv|
!i113 0
R9
R1
vRR_Flag_Req_BRIDGE
R2
R29
!i10b 1
!s100 5XLgnm[mz]NDX3T5EjD9S3
I5lQBdkVU4G_M`G9iQPDf30
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv
!i122 6003
R27
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/RR_Flag_Req_BRIDGE.sv|
!i113 0
R9
R1
n@r@r_@flag_@req_@b@r@i@d@g@e
vRR_Flag_Req_L2
R2
R249
!i10b 1
!s100 ao@cOhYM[_N8O2gJ`[RZh1
I3O29bkJecoS:L>YijhBGE0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv
!i122 6015
R27
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/RR_Flag_Req_L2.sv|
!i113 0
R9
R1
n@r@r_@flag_@req_@l2
vrrarbiter
R2
R194
!i10b 1
!s100 ?16]bFhQEI`b1bTkGnKe:2
ImOTOPiFD[^08THHY>9GL`1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv
!i122 6203
L0 24 38
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/rrarbiter.sv|
!i113 0
R9
R1
vrstgen
R2
R392
!i10b 1
!s100 C5kNAQJ@6UfRUn1U?PQob3
IXk^E1@elc`7[bhPo8PUiG2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv
!i122 6121
L0 13 18
R6
R7
r1
!s85 0
31
Z393 !s108 1667419690.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen.sv|
!i113 0
R9
R1
vrstgen_bypass
R2
R392
!i10b 1
!s100 8J3:kZK7EDfo?Mhk9kL]]0
IG_HXdUAR4_:;;[0[eS:mO3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv
!i122 6122
L0 15 43
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/rstgen_bypass.sv|
!i113 0
R9
R1
vsafe_domain
R2
R21
!i10b 1
!s100 =SVd:NP3M2W2=7lB<;obV2
I;h50AzEbH@M30S]RMRmRj3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv
!i122 5873
L0 14 117
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/top/safe_domain.sv|
!i113 0
R9
R40
R1
vsdio_crc16
R2
Z394 !s110 1667419671
!i10b 1
!s100 VY3AnO``Z:?R0n[AmHRzO1
I;Ll3KOABnPSoebdndQR`<2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv
!i122 5935
L0 20 62
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc16.sv|
!i113 0
R9
R1
vsdio_crc7
R2
R394
!i10b 1
!s100 [9>3jGifKRT7R`VK7^D]G2
I9D:V3zdS>QFAXI4j^oPTg0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv
!i122 5934
R353
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_crc7.sv|
!i113 0
R9
R1
vsdio_txrx
R2
R394
!i10b 1
!s100 emUXZbmPUEFZ7Rb1YAM=S0
I9aD>9e>9R8HZ][5Dm9n7A3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv
!i122 5936
L0 20 236
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx.sv|
!i113 0
R9
R1
vsdio_txrx_cmd
R2
R394
!i10b 1
!s100 lVeDcCA;8N^]?;jE1K<mT2
IX29mW=HDzb]BZY<zDR>D`2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv
!i122 5937
L0 20 404
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_cmd.sv|
!i113 0
R9
R1
vsdio_txrx_data
R2
R394
!i10b 1
!s100 O;NWa<iKj8VEP6KQP_[432
I2?3D=Lz?a^VSD1@DJN[gd3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv
!i122 5938
L0 20 700
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/sdio_txrx_data.sv|
!i113 0
R9
R1
vserial_deglitch
R2
R392
!i10b 1
!s100 :ib`ed[o74jMn24MAo<]B0
Io2Z4ciV10z56UBF16V1bL0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv
!i122 6123
L0 15 36
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/serial_deglitch.sv|
!i113 0
R9
R1
vserializer_deserializer
R384
!i10b 1
!s100 P[6EWZKnYS0ez]lL=MPIl3
ITU`FZ?fe_ENzS99BV0@?B3
R4
w1667391131
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v
!i122 6251
L0 8 390
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/serializer_deserializer.v|
!i113 0
R20
R1
vshift_reg
R2
R392
!i10b 1
!s100 4V0gB@4jCU^f]X_aSXGH?3
IJ`J3SW=alO8E`Va1O1V?W0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv
!i122 6124
L0 16 38
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/shift_reg.sv|
!i113 0
R9
R1
vSimDTM
R2
DXx4 work 14 SimDTM_sv_unit 0 22 lnUnZn4AY?MP^MaMT`NmO0
R222
R6
r1
!s85 0
!i10b 1
!s100 n7QIHLc6c=jzf[SceiJGi3
IOZ7V9WG35:U5X@YPAHn]X2
!s105 SimDTM_sv_unit
S1
R4
R5
Z395 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv
Z396 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv
!i122 5824
L0 18 64
R7
31
R225
Z397 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv|
Z398 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimDTM.sv|
!i113 0
R9
R1
n@sim@d@t@m
XSimDTM_sv_unit
R2
R222
VlnUnZn4AY?MP^MaMT`NmO0
r1
!s85 0
!i10b 1
!s100 cCUZ;?YJke1ELSKoDR9LL1
IlnUnZn4AY?MP^MaMT`NmO0
!i103 1
S1
R4
R5
R395
R396
!i122 5824
L0 4 0
R7
31
R225
R397
R398
!i113 0
R9
R1
n@sim@d@t@m_sv_unit
vSimJTAG
R2
DXx4 work 15 SimJTAG_sv_unit 0 22 QlVbDn=Cc]4nS;WI@=X:l1
R222
R6
r1
!s85 0
!i10b 1
!s100 ifao<e??Z4zVVn?RVT:OV1
I07m=QWD=hll0;0MZh1lPL2
!s105 SimJTAG_sv_unit
S1
R4
R5
Z399 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv
Z400 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv
!i122 5825
L0 13 71
R7
31
R225
Z401 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv|
Z402 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/SimJTAG.sv|
!i113 0
R9
R1
n@sim@j@t@a@g
XSimJTAG_sv_unit
R2
R222
VQlVbDn=Cc]4nS;WI@=X:l1
r1
!s85 0
!i10b 1
!s100 HcCJT`HF>I133[PG]00lj2
IQlVbDn=Cc]4nS;WI@=X:l1
!i103 1
S1
R4
R5
R399
R400
!i122 5825
L0 3 0
R7
31
R225
R401
R402
!i113 0
R9
R1
n@sim@j@t@a@g_sv_unit
vsoc_clk_rst_gen
R2
R164
!i10b 1
!s100 <U:7O9RPNjFzaXI:[Yf4;0
IOOj:kgOLkKLD;lV5h^F0@1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv
!i122 5862
L0 14 138
R6
R7
r1
!s85 0
31
R191
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_clk_rst_gen.sv|
!i113 0
R9
R40
R1
vsoc_domain
R2
R264
R211
R21
!i10b 1
!s100 aOjmMTb9S>[M4C_eioZ2O3
I589ANMN`E4DF]ZS[<Mnb?3
S1
R4
R5
8C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\soc_domain.sv
FC:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\soc_domain.sv
!i122 5874
L0 15 595
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\soc_domain.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\top\soc_domain.sv|
!i113 0
R9
R40
R1
vsoc_event_arbiter
R2
R220
!i10b 1
!s100 [iT@8G3E5:lBL]hjOkmNj3
I1dQH4Zo43`^`N?BND<7kY3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv
!i122 5863
L0 12 94
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_arbiter.sv|
!i113 0
R9
R1
vsoc_event_generator
R2
R220
!i10b 1
!s100 73G<f?RPAdMPDmQ]?Y1b23
IZW740Vm5zcK;0W0RUQm]V0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv
!i122 5864
L0 49 343
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_generator.sv|
!i113 0
R9
R1
vsoc_event_queue
R2
R220
!i10b 1
!s100 5?WC@SFE?>gM8Z9CK<>TN3
I8LMiMCf>aLJgF`b^0S6^A0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv
!i122 5865
R146
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_event_queue.sv|
!i113 0
R9
R1
vsoc_interconnect
R2
R211
R49
R220
!i10b 1
!s100 NnPBliHC0?3aTeL9]jNH51
Ii1zBSljK4d4>dK@fmM1Ga3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv
!i122 5866
L0 24 271
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect.sv|
!i113 0
R9
!s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vsoc_interconnect_wrap
R2
R211
R220
!i10b 1
!s100 KgLD5o@R@17WDTfSgkT242
I=dBEHYNW]HQnbU3c=H;7c2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv
!i122 5867
L0 30 220
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include/axi/assign.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/soc_mem_map.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/soc_interconnect_wrap.sv|
!i113 0
R9
!s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_axi/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vsoc_peripherals
R2
R220
!i10b 1
!s100 IN]9kFI6i]zUBD43H>U`]1
IQk?1;JU=e2<XI5=LW[0]53
S1
R4
R5
8C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\soc_peripherals.sv
FC:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\soc_peripherals.sv
!i122 5868
L0 15 669
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/periph_bus_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\soc_peripherals.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:\WS\planv_mcu\core-v-mcu\core-v-mcu\mksim\rtl\core-v-mcu\soc\soc_peripherals.sv|
!i113 0
R9
R40
R1
YSP_ICACHE_CTRL_UNIT_BUS
R2
R12
!i10b 1
!s100 0QF<[66n@W]h_dRQ<Ie`=0
I]P3;_Mm3jMSHFEaM6E@iN3
S1
R4
R5
R36
R37
!i122 5838
L0 749 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@s@p_@i@c@a@c@h@e_@c@t@r@l_@u@n@i@t_@b@u@s
vspi_master_padframe
R2
R265
!i10b 1
!s100 D_3kml6A1mJJZfozD7LZJ0
IkG;WdI1m4]?Kzj[oKzeVo2
S1
R4
R5
R347
R348
!i122 6189
L0 36 190
R6
R7
r1
!s85 0
31
R168
R349
R350
!i113 0
R9
R1
vspi_master_top
R384
!i10b 1
!s100 MoPO[7IE_jcjg;?:VhP4C0
IMLSJR1>]KXVOBCAVSYS:o2
R4
w1667391132
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v
!i122 6252
L0 8 191
R6
R7
r1
!s85 0
31
R386
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/spi_master_top.v|
!i113 0
R20
R1
vSPI_slave
R2
R238
!i10b 1
!s100 l];>cDK4eiL74FgLQg3F`3
IT:B;__edX8nHokhi_40c90
S1
R4
w1667390969
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv
!i122 6253
L0 57 294
R6
R7
r1
!s85 0
31
R239
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_fcb/rtl/SPI_slave.sv|
!i113 0
R9
R1
n@s@p@i_slave
vspill_register
R2
R392
!i10b 1
!s100 `zPM^kn:1:Sn?f6m_JJ]D1
IK6BW1]=4T6g=mOVK;Wmb:0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv
!i122 6125
L0 17 79
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/spill_register.sv|
!i113 0
R9
R1
vsram
R2
R194
!i10b 1
!s100 Hh48H4;12hhdBf2lKlF<W2
I5jKbH65YVJzho[B`BVNSb2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv
!i122 6204
Z403 L0 14 33
R6
R7
r1
!s85 0
31
R198
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/deprecated/sram.sv|
!i113 0
R9
R1
vsram512x64
R12
!i10b 1
!s100 9;f_ijoFGjHhK]G6h9J>41
IBW>C<aZ_HUcnEAU6^DedR0
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v
!i122 5833
L0 5 45
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/sram512x64.v|
!i113 0
R20
R1
vstream_arbiter
R2
R392
!i10b 1
!s100 UZY5SC?7LZAR<I1][84K>1
I7A>CFD`9mSPG=XVWUU;zz0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv
!i122 6126
L0 16 34
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter.sv|
!i113 0
R9
R1
vstream_arbiter_flushable
R2
R392
!i10b 1
!s100 h_h=LVlGeTQ:;cf8W2ODj1
I8V4EIg[kNBYCDMF3E=TNk3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv
!i122 6127
L0 16 67
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_arbiter_flushable.sv|
!i113 0
R9
R1
vstream_delay
R2
R392
!i10b 1
!s100 <o2=_6e25m1^zWhaT?TV42
I7jaOeLa0W[`@<f`@?QKYV0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv
!i122 6128
L0 14 119
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_delay.sv|
!i113 0
R9
R1
vstream_demux
R2
R392
!i10b 1
!s100 0cnIRi4I^DHm2mMnTNNc^3
Ich@PU[59c8?o:@N[Dlc8E3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv
!i122 6129
L0 15 22
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_demux.sv|
!i113 0
R9
R1
YSTREAM_DV
R2
Z404 !s110 1667419691
!i10b 1
!s100 Tc5cDEzE4hNRERaj@VjZ02
ITC?m6_H5djMGgMaPNabcI0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv
!i122 6134
Z405 L0 16 0
R6
R7
r1
!s85 0
31
Z406 !s108 1667419691.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_intf.sv|
!i113 0
R9
R1
n@s@t@r@e@a@m_@d@v
vstream_fifo
R2
R392
!i10b 1
!s100 _><87?oLLSIPAhU[MZ30b1
IM5lXA<W<VIcDAAXBBLaOW3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv
!i122 6130
L0 13 54
R6
R7
r1
!s85 0
31
R393
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fifo.sv|
!i113 0
R9
R1
vstream_filter
R2
R404
!i10b 1
!s100 cV8W9kc[e2?cA7EkPJ^XO0
IoHcAA:mfERYOWmHO6H`Y=3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv
!i122 6131
L0 13 14
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_filter.sv|
!i113 0
R9
R1
vstream_fork
R2
R404
!i10b 1
!s100 HJXWJ5598269d_0UM1i1R0
IYcNI1dGV[0:Cl2=^c^[LT0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv
!i122 6132
L0 19 115
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork.sv|
!i113 0
R9
R1
vstream_fork_dynamic
R2
R404
!i10b 1
!s100 5KzBE8RMiB@ZzAb5V::E73
IdYQhfC[J6UFXo@f]X@lNb2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv
!i122 6133
L0 22 74
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_fork_dynamic.sv|
!i113 0
R9
R1
vstream_join
R2
R404
!i10b 1
!s100 KU[11gQHHA=JNB`448z?k1
IP<R8:<@UV]emSgl<<JaAl2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv
!i122 6135
L0 17 27
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_join.sv|
!i113 0
R9
R1
vstream_mux
R2
R404
!i10b 1
!s100 8hP5ZjP0dZdIB?_lf1d3G0
I@5Q8B<E>aIdbQI58b0nnP3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv
!i122 6136
R403
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_mux.sv|
!i113 0
R9
R1
vstream_omega_net
R2
R23
R404
!i10b 1
!s100 aV^>8507OFk?[_?N^VH5f0
Io`o5jnSd51OBE4;zIK3em0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv
!i122 6137
L0 18 284
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_omega_net.sv|
!i113 0
R9
R1
vstream_register
R2
R404
!i10b 1
!s100 JVH1LVh<b0dbUWa[[dPF13
I79]l5fn03^U5`>;`j7MV72
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv
!i122 6138
L0 14 44
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_register.sv|
!i113 0
R9
R1
vstream_to_mem
R2
R404
!i10b 1
!s100 Zd[dNc^a`D@6WeLEP[c@i0
Ik;VFb[YX1eTUO5dcYOzM;0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv
!i122 6139
L0 17 118
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include/common_cells/registers.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_to_mem.sv|
!i113 0
R9
R187
R1
vstream_xbar
R2
R404
!i10b 1
!s100 ^mf]]kh=DVOmnW2a19EI21
I`cHU6bNGkIGJoVnlmRCd^2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv
!i122 6140
L0 16 183
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/stream_xbar.sv|
!i113 0
R9
R1
vsub_per_hash
R2
R344
!i10b 1
!s100 ^SBACUL9[_GcW0Z5fa[0k1
I^=jj<G_VLHi?ic8[3HchF3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv
!i122 6141
L0 39 135
R6
R7
r1
!s85 0
31
R406
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sub_per_hash.sv|
!i113 0
R9
R1
vsync
R2
R344
!i10b 1
!s100 QbMLm@WMS;azAgOM@cT:33
IoKa53IH6Hnh2z1]az;>N^0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv
!i122 6142
L0 13 22
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync.sv|
!i113 0
R9
R1
vsync_wedge
R2
R344
!i10b 1
!s100 TLjggbSgYbP]Qccj_oXLa0
IYg=]RVaO@kfUn8l2D9F672
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv
!i122 6143
L0 13 44
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/sync_wedge.sv|
!i113 0
R9
R1
vtb_clk_gen
R2
R222
!i10b 1
!s100 f5n^oUWb;McYnU3=;IfNd0
Ib8FIYJ8VeIIK8n2@gF0[d1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv
!i122 5826
L0 17 17
R6
R7
r1
!s85 0
31
R225
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_clk_gen.sv|
!i113 0
R9
R1
vtb_fs_handler
R2
R222
!i10b 1
!s100 e>C7eCdDReK4?2z4A<izM0
Il;hkzJcEKHb:KMA`F8aT63
S1
R4
R5
Z407 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv
Z408 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv
!i122 5827
L0 26 206
R6
R7
r1
!s85 0
31
R225
Z409 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv|
Z410 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_fs_handler.sv|
!i113 0
R9
R1
vtb_fs_handler_debug
R2
R222
!i10b 1
!s100 aPoG@M_JzcZAFahAz=Q?a3
I<ARJjdmebn55h4H9`=B3>3
S1
R4
R5
R407
R408
!i122 5827
L0 233 116
R6
R7
r1
!s85 0
31
R225
R409
R410
!i113 0
R9
R1
vtb_pulp
R2
R264
R355
R383
DXx4 work 12 pulp_tap_pkg 0 22 zn04O3ed?525N<=hZ_>Cz1
R222
!i10b 1
!s100 8_:zAU:f0Hi26ET@oDmA=3
IS2P=0h;m=ZGD>JXF`]]zY1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv
!i122 5828
L0 28 860
R6
R7
r1
!s85 0
31
R225
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/tb_pulp.sv|
!i113 0
R9
R1
vtb_tc_sram
R2
R265
!i10b 1
!s100 532kLNYG3MAQfUj7>eM^62
I9?=>3M?0gCdD9nzJk[WRO1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv
!i122 6188
L0 14 191
R6
R7
r1
!s85 0
31
R168
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/test/tb_tc_sram.sv|
!i113 0
R9
R1
vtc_clk_and2
R2
R265
!i10b 1
!s100 fz>PKll2^3;fm3Bk`S3cG3
Id<67_19=<FUL2L[;UU1n21
S1
R4
R5
Z411 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv
Z412 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv
!i122 6186
R197
R6
R7
r1
!s85 0
31
R168
Z413 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv|
Z414 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_clk.sv|
!i113 0
R9
R1
vtc_clk_buffer
R2
R265
!i10b 1
!s100 l3Q2UmAo7=K`@4IlHKbm82
ITo7Hm_=c=EVZ=P3DONEH13
S1
R4
R5
R411
R412
!i122 6186
R201
R6
R7
r1
!s85 0
31
R168
R413
R414
!i113 0
R9
R1
vtc_clk_delay
R2
R265
!i10b 1
!s100 ?9BcaIL0:G<9?z55^kB8F3
ILXE8Rj2EeiPDel`o_B?S>2
S1
R4
R5
R411
R412
!i122 6186
L0 79 14
R6
R7
r1
!s85 0
31
R168
R413
R414
!i113 0
R9
R1
vtc_clk_gating
R2
R265
!i10b 1
!s100 U_WVFcVbHL34Wz>je:Y3j1
IJdcg[?1PBd]eDIYCK9eWJ2
S1
R4
R5
R411
R412
!i122 6186
L0 31 16
R6
R7
r1
!s85 0
31
R168
R413
R414
!i113 0
R9
R1
vtc_clk_inverter
R2
R265
!i10b 1
!s100 BDVXha9MFW@dbl0HBcmYL0
I7h[P[`>zO>89T0e2J8bio1
S1
R4
R5
R411
R412
!i122 6186
L0 48 8
R6
R7
r1
!s85 0
31
R168
R413
R414
!i113 0
R9
R1
vtc_clk_mux2
R2
R265
!i10b 1
!s100 K4_X:X;TW@64<F=jWz9bh1
Ia7GTa^k[H[ZmZaV2`LSZ41
S1
R4
R5
R411
R412
!i122 6186
L0 57 10
R6
R7
r1
!s85 0
31
R168
R413
R414
!i113 0
R9
R1
vtc_clk_xor2
R2
R265
!i10b 1
!s100 5V^IUc4iTL3Vdab11WI[z1
Io@GU<CddhO4EknH<BcCB>0
S1
R4
R5
R411
R412
!i122 6186
L0 68 9
R6
R7
r1
!s85 0
31
R168
R413
R414
!i113 0
R9
R1
vtc_pwr_isolation_hi
R2
R265
!i10b 1
!s100 ?c:i^3fGZ3PJ_n3kimAnV2
I2B?_M[F`Hhgn2belBX>BD3
S1
R4
R5
Z415 8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv
Z416 FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv
!i122 6185
L0 92 9
R6
R7
r1
!s85 0
31
R168
Z417 !s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv|
Z418 !s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/tc_pwr.sv|
!i113 0
R9
R1
vtc_pwr_isolation_lo
R2
R265
!i10b 1
!s100 `bzcAFB^=KRm<o@Ri]oOk2
IzU`4@i6R<oLKX71o0mfQR2
S1
R4
R5
R415
R416
!i122 6185
L0 82 9
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_level_shifter_in
R2
R265
!i10b 1
!s100 `X^QUe8PLbZzjKSCJCzM20
I6Lh?_?HU2<B>@fNilPkTS3
S1
R4
R5
R415
R416
!i122 6185
R163
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_level_shifter_in_clamp_hi
R2
R265
!i10b 1
!s100 T2H@ahXSFJZEeGRXa]8Z>3
ImGKD6TGAz7Zl9Be`Gb6Di2
S1
R4
R5
R415
R416
!i122 6185
L0 34 9
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_level_shifter_in_clamp_lo
R2
R265
!i10b 1
!s100 KBBhgD0K3Lf_oRkQ6ozoi2
I4@`RLCBWP4nYEKKd70JRN2
S1
R4
R5
R415
R416
!i122 6185
L0 24 9
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_level_shifter_out
R2
R265
!i10b 1
!s100 >jR^UXh[;ISAF1[Z11O`?3
I7nTV:IL^]7G?BKNGH3oDd2
S1
R4
R5
R415
R416
!i122 6185
R378
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_level_shifter_out_clamp_hi
R2
R265
!i10b 1
!s100 <0CIO^iFoQ`RED9hQdI;K2
IDU:1N8VmZOo87HNP<g5XO2
S1
R4
R5
R415
R416
!i122 6185
L0 63 9
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_level_shifter_out_clamp_lo
R2
R265
!i10b 1
!s100 @@jWVVhSV7UCNPB=XcXZf2
IXcLHgXEa_O8JEFGIk?`612
S1
R4
R5
R415
R416
!i122 6185
L0 53 9
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_pwr_power_gating
R2
R265
!i10b 1
!s100 Z_]CbzRe5ZE2e[Be^mWBU0
IWog;HK=PD>dEefzg`SbTT3
S1
R4
R5
R415
R416
!i122 6185
L0 73 8
R6
R7
r1
!s85 0
31
R168
R417
R418
!i113 0
R9
R1
vtc_sram
R2
R265
!i10b 1
!s100 L^8kk<JYKKS:[kh=bR[6a0
IALJ@Egz`gG9iPHHI0RTjB1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv
!i122 6187
L0 53 155
R6
R7
r1
!s85 0
31
R168
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_tech_cells_generic/src/rtl/tc_sram.sv|
!i113 0
R9
R1
YTCDM_BANK_MEM_BUS
R2
R12
!i10b 1
!s100 @C7eB;mg4QAIUWN8eIEE61
IZTj;K[ob;nnTa_M6OmjIe2
S1
R4
R5
R36
R37
!i122 5838
L0 219 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@t@c@d@m_@b@a@n@k_@m@e@m_@b@u@s
YTCDM_BUS
R2
R12
!i10b 1
!s100 F1F`bkTk0EH<?mnUO5;3m1
I1nd;i7AbdOWFo1N@VooJL3
S1
R4
R5
R36
R37
!i122 5838
L0 298 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@t@c@d@m_@b@u@s
vtcdm_demux
R2
R211
R220
!i10b 1
!s100 YEdRQNEKI3IkdZLF6_5_20
ID36?fHzBbY591V3EBnZoc2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv
!i122 5869
L0 24 133
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include/tcdm_macros.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/include|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_demux.sv|
!i113 0
R9
R47
R1
vtcdm_error_slave
R2
R220
!i10b 1
!s100 IYhgnAWnGDlVdVbgCaj]=3
I=kE8TN7Yz?[5:aMAcGXej3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv
!i122 5870
L0 24 32
R6
R7
r1
!s85 0
31
R221
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/soc/tcdm_error_slave.sv|
!i113 0
R9
R1
vtcdm_interconnect
R2
R193
R21
!i10b 1
!s100 ZV>SHzTV2FcYWLPGa_01d3
In9Ljc14lnkJd@HA[Qd]z83
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv
!i122 5880
L0 18 306
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect.sv|
!i113 0
R9
R1
Xtcdm_interconnect_pkg
R2
R21
!i10b 1
!s100 <_MAVoz=>T4R[K9dNMG6a2
I];W0]^G19?8dL6eT?mL6H3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv
!i122 5881
R405
V];W0]^G19?8dL6eT?mL6H3
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/tcdm_interconnect_pkg.sv|
!i113 0
R9
R1
vtcdm_interface
R2
R3
!i10b 1
!s100 P]]_zU;kje5X]iYTUz1am0
I3jc9XB>2k^?Ob;d5i]PKO0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv
!i122 5844
L0 5 72
R6
R7
r1
!s85 0
31
R8
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/efpga_subsystem/tcdm_interface.sv|
!i113 0
R9
R1
vtimer_cntrl
R2
R31
!i10b 1
!s100 ?YWhR07<fcjOVa:EE]o@:1
I_`AP_z3<>KF;Z?^5JUaCQ0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv
!i122 5952
L0 11 66
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_cntrl.sv|
!i113 0
R9
R1
vtimer_module
R2
R31
!i10b 1
!s100 QP?moMNa:O0SSY]BjL?NQ2
I6JL4@>_SP1M2]mfh63_Ha3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv
!i122 5953
L0 11 225
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/timer_module.sv|
!i113 0
R9
R1
vtimer_unit
R2
R33
!i10b 1
!s100 ;2aZbDb5S^D<Yc^g=B5kc3
I8FZVfDPLeG<:XdCNlL2H>0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv
!i122 5966
L0 37 545
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit.sv|
!i113 0
R9
R1
vtimer_unit_counter
R2
R33
!i10b 1
!s100 Xm6g?@Y_H1ig1m32@5hDA3
IV9V<KiG]zN:4^OBV0[9]j1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv
!i122 5967
L0 13 69
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter.sv|
!i113 0
R9
R1
vtimer_unit_counter_presc
R2
R33
!i10b 1
!s100 Ah;7VelngB?2ZPHaKkF4_1
IXLZQ]k;gK_;oakkFWoBIQ1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv
!i122 5968
L0 13 61
R6
R7
r1
!s85 0
31
R34
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_timer_unit/rtl/timer_unit_counter_presc.sv|
!i113 0
R9
R1
vtop
R2
R12
!i10b 1
!s100 e4`^DADzXL4;OZn_UDDb>1
IO<aT[B@XnF;U887l`2^MS3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv
!i122 5834
L0 6 1135
R6
R7
r1
!s85 0
31
R13
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/simulation/top.sv|
!i113 0
R9
R1
vTPRAM_WRAP
R161
!i10b 1
!s100 e8PAk3=NA2BN=PNnDj^9H2
Ig>L[=7QGkb6nFRlH52:NO0
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v
!i122 6227
L0 5 270
R6
R7
r1
!s85 0
31
R162
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/efpga/ql_math_unit/rtl/tpram_wrap.v|
!i113 0
R20
R1
n@t@p@r@a@m_@w@r@a@p
YUART
R2
R14
!i10b 1
!s100 1Q4VUk``4kJMZBm]9Ge?20
I2K6bgHeaEb9S?P]W20NiW0
S1
R4
R5
R230
R231
!i122 6027
L0 61 0
R6
R7
r1
!s85 0
31
R17
R232
R233
!i113 0
R9
R1
n@u@a@r@t
vuart_tb_rx
R2
R265
!i10b 1
!s100 G3?h?_oKZi`j8B5n6GK;L2
I2D1=OmHHgOB0OIEhBjk@R0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv
!i122 6190
L0 21 85
R6
R7
r1
!s85 0
31
R168
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vip/uart_tb_rx.sv|
!i113 0
R9
R1
vuartdpi
R2
!s110 1667420344
!i10b 1
!s100 2Tldl96S:8jECg?k=<;:e1
IEBZKBJ^OiROPoO8:lD`Dk2
S1
R4
w1667420337
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv
!i122 6275
L0 20 130
R6
R7
r1
!s85 0
31
!s108 1667420344.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tb/uartdpi/uartdpi.sv|
!i113 0
R9
R1
vudma_apb_if
R2
R169
!i10b 1
!s100 fCB6d4hL>n<976HQij4Ra3
I2mNohYM[3Ld4AmkmUQ3O?1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv
!i122 5892
L0 23 60
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_apb_if.sv|
!i113 0
R9
R1
vudma_arbiter
R2
Z419 !s110 1667419667
!i10b 1
!s100 I@SP?20Z>D3__Oc^5BN0d1
IAb^gBX8iPG38K_Ik27iLQ1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv
!i122 5897
L0 21 105
R6
R7
r1
!s85 0
31
Z420 !s108 1667419667.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_arbiter.sv|
!i113 0
R9
R1
vudma_ch_addrgen
R2
R419
!i10b 1
!s100 YS69]4^9XRM3cZ=_CH;;W3
Ifonl6;:NXI]z0ljdQmXGB1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv
!i122 5898
L0 21 256
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_ch_addrgen.sv|
!i113 0
R9
R1
vudma_clk_div_cnt
R2
R169
!i10b 1
!s100 hGkE:X6b_OdJlh:IHU9;=2
IXDgh<J9iY]0`V;3]ho2RG2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv
!i122 5893
L0 21 47
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clk_div_cnt.sv|
!i113 0
R9
R1
vudma_clkgen
R2
R419
!i10b 1
!s100 ^z3FV8e3d7>=z?eo`8;=50
I9VP=4Ri?R8XKOkbY^bCk@2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv
!i122 5894
L0 20 172
R6
R7
r1
!s85 0
31
R170
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_clkgen.sv|
!i113 0
R9
R1
vudma_core
R2
R419
!i10b 1
!s100 V2hbnH5FeXZU<fmKiAWQH1
IdGRU550G]L[YUJ3FdFW;U0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv
!i122 5899
L0 22 394
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_core.sv|
!i113 0
R9
R1
vudma_ctrl
R2
R419
!i10b 1
!s100 j]1jDbhGDo<?IU12U[2l22
I`mVKDOEHY>f=K59e^VB7C0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv
!i122 5895
L0 27 110
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_ctrl.sv|
!i113 0
R9
R1
vudma_dc_fifo
R2
R419
!i10b 1
!s100 m6[aDXN^ICljE0WUeVF[@0
I1HlZUR7jb?Jaib19;:f]M1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv
!i122 5896
L0 21 46
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/common/udma_dc_fifo.sv|
!i113 0
R9
R1
vudma_external_per_reg_if
R2
R419
!i10b 1
!s100 `>4WoiHL@dIW=Lj8ge`W70
I;PQg@2f<BC^i7VDgZPdiE0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv
!i122 5903
L0 36 167
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_reg_if.sv|
!i113 0
R9
R1
vudma_external_per_top
R2
Z421 !s110 1667419668
!i10b 1
!s100 ]7R_l_UKGTFjT76Ll0^582
IJNb:mef;YfX2>0T9Ed;<@2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv
!i122 5904
L0 22 155
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_top.sv|
!i113 0
R9
R1
vudma_external_per_wrapper
R2
R421
!i10b 1
!s100 oTi`iL_@2l^1:2`<UcToz0
InmAXea]W[0z:9DHc4TgD_0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv
!i122 5905
L0 22 107
R6
R7
r1
!s85 0
31
Z422 !s108 1667419668.000000
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_external_per_wrapper.sv|
!i113 0
R9
R1
vudma_filter
R2
R421
!i10b 1
!s100 8V`d?NAUT_lB0:4YaD?Ci3
IZP86MWh`el;=1Hkj=z40R3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv
!i122 5908
L0 38 543
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter.sv|
!i113 0
R9
R1
vudma_filter_au
R2
R421
!i10b 1
!s100 XbH5`NH6XME?]N>m4U_9i1
IGN1aFXezi^iY?fTH=eZfl1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv
!i122 5909
L0 38 269
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_au.sv|
!i113 0
R9
R1
vudma_filter_bincu
R2
R421
!i10b 1
!s100 IHB2mYcO]3F:akg_ZP0d_0
IZK6Gck?L`WbC0gDUMGMln0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv
!i122 5910
L0 21 87
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_bincu.sv|
!i113 0
R9
R1
vudma_filter_reg_if
R2
R421
!i10b 1
!s100 ekHYM]o^Z2l[5k=l=9ZMM3
InZb;KU<<<bI>MCmSJh`710
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv
!i122 5911
L0 48 512
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_reg_if.sv|
!i113 0
R9
R1
vudma_filter_rx_dataout
R2
R421
!i10b 1
!s100 _66QmQbM7Uj=cQ3:Af[OH0
IXn99f]^oBAgA4dK>LU[?C0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv
!i122 5912
L0 26 259
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_rx_dataout.sv|
!i113 0
R9
R1
vudma_filter_tx_datafetch
R2
R421
!i10b 1
!s100 :lEKI4O>=G=A`[XkT:_I92
ID<S1]LK72CnilT::kTJlc3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv
!i122 5913
L0 27 332
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_filter/rtl/udma_filter_tx_datafetch.sv|
!i113 0
R9
R1
vudma_i2c_bus_ctrl
R2
R421
!i10b 1
!s100 <;lMd5;[>h[Y=:6CUP=@@0
I>]?bCM>TOCBl8OVz[SIF91
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv
!i122 5914
L0 21 574
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_bus_ctrl.sv|
!i113 0
R9
R1
vudma_i2c_control
R2
R189
!i10b 1
!s100 ^8QAR1S?5FCB?Ik<@3DTd1
IHfF>g5cDegDFM<X]::FK<2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv
!i122 5915
L0 31 477
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_control.sv|
!i113 0
R9
R1
vudma_i2c_reg_if
R2
R189
!i10b 1
!s100 G=_kb:]hISI>heOfDHo1M1
ILlQccnz5kmgDUS_bE@bl43
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv
!i122 5916
L0 40 177
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_reg_if.sv|
!i113 0
R9
R1
vudma_i2c_top
R2
R189
!i10b 1
!s100 Dh^ai08T]5jKj2?YCVh7M3
IdZ[<PjmiaEKP6o?3EgA<J0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv
!i122 5917
L0 11 195
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2c/rtl/udma_i2c_top.sv|
!i113 0
R9
R1
vudma_i2s_reg_if
R2
R351
!i10b 1
!s100 3lZQDPF?WkYLOW7c5Fmn@2
I2hCa:67Q0@[SM1i5l9?B>0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv
!i122 5928
L0 37 425
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_reg_if.sv|
!i113 0
R9
R1
vudma_i2s_top
R2
R351
!i10b 1
!s100 Kgz@]C<[9_=C>9EdcT_S72
IAhgzgZ2kL?dP<oM01_mCR0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv
!i122 5929
L0 26 353
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/udma_i2s_top.sv|
!i113 0
R9
R1
vudma_rx_channels
R2
R419
!i10b 1
!s100 BH;aROP^TY?RNZT31_lmH1
IE42C<<TzhaGmhSCLdB4AM1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv
!i122 5900
L0 22 674
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_rx_channels.sv|
!i113 0
R9
R1
vudma_sdio_reg_if
R2
R394
!i10b 1
!s100 TjcG:iSzFjEUFKYTHUeW_1
IgcagN9mCdnLUjKb@SOzhn1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv
!i122 5939
L0 45 282
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_reg_if.sv|
!i113 0
R9
R1
vudma_sdio_top
R2
R394
!i10b 1
!s100 o7IG3aBg=?N^WO5G`8l2O3
I__gdP?UQEXkeCPcjYB75b3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv
!i122 5940
L0 21 288
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_sdio/rtl/udma_sdio_top.sv|
!i113 0
R9
R1
vudma_spim_ctrl
R2
R351
!i10b 1
!s100 z?QnHTN6KkUS9b`Hd_kOk3
IO>m1JQU`SEM]R6XXN7jf^2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv
!i122 5930
L0 26 804
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_defines.sv|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_ctrl.sv|
!i113 0
R9
R1
vudma_spim_reg_if
R2
R351
!i10b 1
!s100 Dzo@aa]no;>V[Vbf>_H2]2
I@5P=BV@5c12G4jTFANlGM2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv
!i122 5931
L0 27 262
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_defines.sv|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_reg_if.sv|
!i113 0
R9
R1
vudma_spim_top
R2
R351
!i10b 1
!s100 BGOJ38KWb^Ske`3XVc18[0
IeVzg_E7>HPnQ3;ki@c_MS3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv
!i122 5932
L0 26 438
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_top.sv|
!i113 0
R9
R1
vudma_spim_txrx
R2
R351
!i10b 1
!s100 NziK?9^NXW4HYK[8Ze>kk0
IBUGSI;FLIAVYQTNDRk>Zn0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv
!i122 5933
L0 28 696
R6
R7
r1
!s85 0
31
R352
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_defines.sv|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_qspi/rtl/udma_spim_txrx.sv|
!i113 0
R9
R1
vudma_stream_unit
R2
R419
!i10b 1
!s100 HKdzU=K2k=EjjzFg]m>:X1
IZQiUM>a4oe7aHD8ih@AQe2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv
!i122 5901
L0 1 255
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_stream_unit.sv|
!i113 0
R9
R1
vudma_subsystem
R2
R21
!i10b 1
!s100 ao8_zKLQ[0^RkB6aiKb?j2
IY_XDLl:lZBTaaO>>KFEKR2
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv
!i122 5875
L0 14 1003
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_peripheral_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes/pulp_soc_defines.svh|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/includes|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/core-v-mcu/udma_subsystem/udma_subsystem.sv|
!i113 0
R9
R40
R1
vudma_traffic_gen_rx
R2
R421
!i10b 1
!s100 S^:TLj80z4aG`:W4jlHfQ0
IPnI>gOm7BRCiDS6N[1a0@1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv
!i122 5906
L0 21 86
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_rx.sv|
!i113 0
R9
R1
vudma_traffic_gen_tx
R2
R421
!i10b 1
!s100 cTzXJge:2U5:9GG^G]4W22
IVl9V43ZELUc^Kadm7<HDm0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv
!i122 5907
L0 21 75
R6
R7
r1
!s85 0
31
R422
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_external_per/rtl/udma_traffic_gen_tx.sv|
!i113 0
R9
R1
vudma_tx_channels
R2
R419
!i10b 1
!s100 z]TazmdWIE2Jd8_dJH>[c1
IY^i2aDdk<dVL2dX::AfU81
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv
!i122 5902
L0 22 484
R6
R7
r1
!s85 0
31
R420
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_core/rtl/core/udma_tx_channels.sv|
!i113 0
R9
R1
vudma_uart_reg_if
R2
R394
!i10b 1
!s100 4TRP:[<_<MnB92no0[5MS1
IIe81f>`FAMUO01mGKgb;c3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv
!i122 5941
L0 40 280
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_reg_if.sv|
!i113 0
R9
R1
vudma_uart_rx
R2
R394
!i10b 1
!s100 ;gbeeJiEGj>JO6KEh0>2L2
ILMHblA2<O;13Xc^U0[2<>3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv
!i122 5942
L0 21 260
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_rx.sv|
!i113 0
R9
R1
vudma_uart_top
R2
R394
!i10b 1
!s100 ^9j48Cf2nJSA?fF2OQ_C83
IWKl]L4;C9BK=4:CEo>Ke82
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv
!i122 5943
L0 21 313
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_top.sv|
!i113 0
R9
R1
vudma_uart_tx
R2
R394
!i10b 1
!s100 <6IQb_^3DPZL<S@7iUjgO2
IAbNSC^DLkX8:U9RDOFBjf3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv
!i122 5944
L0 20 203
R6
R7
r1
!s85 0
31
R32
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_uart/rtl/udma_uart_tx.sv|
!i113 0
R9
R1
YUNICAD_MEM_BUS_32
R2
R12
!i10b 1
!s100 bOZ;33gg<So=6I;ez_2AG0
IQ9V]hCYE>=iKUXAe3d_<V3
S1
R4
R5
R36
R37
!i122 5838
L0 272 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@u@n@i@c@a@d_@m@e@m_@b@u@s_32
YUNICAD_MEM_BUS_64
R2
R12
!i10b 1
!s100 eG>b7YW9U?NFPS3NDVW@^0
IW0JQP6bSfNk`Ximbil[cV0
S1
R4
R5
R36
R37
!i122 5838
L0 246 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@u@n@i@c@a@d_@m@e@m_@b@u@s_64
vunread
R2
R344
!i10b 1
!s100 DB9FlkePX9kCczGL:za3>3
IenmZ[c=I9I<2I``WKflbM1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv
!i122 6144
L0 16 5
R6
R7
r1
!s85 0
31
R345
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/vendor/pulp_platform_common_cells/src/unread.sv|
!i113 0
R9
R1
vup_down_counter
R2
R31
!i10b 1
!s100 [>P[TZLBFYJ2U5E>T_zlJ1
ICPFW9Qn@hl4E;<jH6^j5a0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv
!i122 5954
L0 11 159
R6
R7
r1
!s85 0
31
R35
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/apb_adv_timer/rtl/up_down_counter.sv|
!i113 0
R9
R1
vvarcic
R2
R189
!i10b 1
!s100 =O=G@lQn5;Q<3c82:T<V:3
ITEDoAJ`^>?jF17XT`<Nb23
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv
!i122 5920
L0 20 163
R6
R7
r1
!s85 0
31
R190
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/udma/udma_i2s/rtl/cic_top.sv|
!i113 0
R9
R1
vxbar
R2
R21
!i10b 1
!s100 l<J>Fo^0XXF7Oh>cYdzB:2
I6o>eUTbo^NWcG`0mm7TWE3
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv
!i122 5882
L0 15 118
R6
R7
r1
!s85 0
31
R22
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|+incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/tcdm_interconnect/src/xbar.sv|
!i113 0
R9
!s92 -work work -sv +incdir+C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vXBAR_BRIDGE
R2
R29
!i10b 1
!s100 mA@eQa[R<eGNNh<Jl6Ema0
I5f=<gWK05oC;_[eNY^2E<0
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv
!i122 6004
L0 11 276
R6
R7
r1
!s85 0
31
R30
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_BRIDGE/XBAR_BRIDGE.sv|
!i113 0
R9
R1
n@x@b@a@r_@b@r@i@d@g@e
YXBAR_DEMUX_BUS
R2
R12
!i10b 1
!s100 ?`;fDF=TC]T2gI5Ki6iE10
ILza`=j_NdU2if]KW:cTQU3
S1
R4
R5
R36
R37
!i122 5838
L0 176 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@x@b@a@r_@d@e@m@u@x_@b@u@s
vXBAR_L2
R2
R249
!i10b 1
!s100 `JlLCIdVC7L96]:AZ@OoO0
I[>S1[L0Lj=fM]3=2Mo]^^1
S1
R4
R5
8C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
FC:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv
!i122 6016
L0 11 245
R6
R7
r1
!s85 0
31
R251
!s107 C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/WS/planv_mcu/core-v-mcu/core-v-mcu/mksim/rtl/L2_tcdm_hybrid_interco/RTL/XBAR_L2/XBAR_L2.sv|
!i113 0
R9
R1
n@x@b@a@r_@l2
YXBAR_PERIPH_BUS
R2
R12
!i10b 1
!s100 Qa@@58Qf<FR<DzI<<l4gN0
Ijb;K7R5`U;TG?JZ_g@_d`2
S1
R4
R5
R36
R37
!i122 5838
L0 94 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@x@b@a@r_@p@e@r@i@p@h_@b@u@s
YXBAR_TCDM_BUS
R2
R12
!i10b 1
!s100 D8?6^mU]h>_OH57JzRLPk0
I>Ul0UMm9=Rg8kBhzR3QRX2
S1
R4
R5
R36
R37
!i122 5838
L0 56 0
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@x@b@a@r_@t@c@d@m_@b@u@s
YXBAR_TCDM_BUS_64
R2
R12
!i10b 1
!s100 WG8^SiokTgg3cWJ><S@UY3
IZA6OS?n;<R]f<iEcobf]f0
S1
R4
R5
R36
R37
!i122 5838
R188
R6
R7
r1
!s85 0
31
R13
R38
R39
!i113 0
R9
R40
R1
n@x@b@a@r_@t@c@d@m_@b@u@s_64
