```verilog
always @(posedge clk)
begin
    if (a) 
        q <= 1;
    else
        q <= 0;
end
endmodule
```