<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  
  <title>真正的Synthesis Attributes用法 | Central Perk</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta name="description" content="[TOC]
起因
最早的时候我在用SignalTap的时候，就发现Node Finder里面有Register这个选项，但是有些（其实可以算大部分）信号是没有的。后来网上找到的解释是这些没有输出到output的信号是会被综合工具优化掉的。
然后找到的解决方案是，把这些信号设置为输出，并在Assignment Editor里面设为virtual pin（因为没有这么多物理管脚的），这样就可以在Nod">
<meta property="og:type" content="article">
<meta property="og:title" content="真正的Synthesis Attributes用法">
<meta property="og:url" content="http://yoursite.com/2013/11/02/note_fpga/syn_attr/">
<meta property="og:site_name" content="Central Perk">
<meta property="og:description" content="[TOC]
起因
最早的时候我在用SignalTap的时候，就发现Node Finder里面有Register这个选项，但是有些（其实可以算大部分）信号是没有的。后来网上找到的解释是这些没有输出到output的信号是会被综合工具优化掉的。
然后找到的解决方案是，把这些信号设置为输出，并在Assignment Editor里面设为virtual pin（因为没有这么多物理管脚的），这样就可以在Nod">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="真正的Synthesis Attributes用法">
<meta name="twitter:description" content="[TOC]
起因
最早的时候我在用SignalTap的时候，就发现Node Finder里面有Register这个选项，但是有些（其实可以算大部分）信号是没有的。后来网上找到的解释是这些没有输出到output的信号是会被综合工具优化掉的。
然后找到的解决方案是，把这些信号设置为输出，并在Assignment Editor里面设为virtual pin（因为没有这么多物理管脚的），这样就可以在Nod">

  
    <link rel="alternative" href="/atom.xml" title="Central Perk" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.png">
  
  <link rel="stylesheet" href="/css/style.css" type="text/css">

  <!--[if lt IE 9]><script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7/html5shiv.min.js"></script><![endif]-->
  
</head>
<body>
  <div id="container">
    <div id="wrap">
      <header id="header">
  <div id="banner"></div>
  <div id="header-outer" class="outer">
    <div id="header-title" class="inner">
      <h1 id="logo-wrap">
        <a href="/" id="logo">Central Perk</a>
      </h1>
      
        <h2 id="subtitle-wrap">
          <a href="/" id="subtitle">Ignorance is a rare rare blessing~</a>
        </h2>
      
    </div>
    <div id="header-inner" class="inner">
      <nav id="main-nav">
        <a id="main-nav-toggle" class="nav-icon"></a>
        
          <a class="main-nav-link" href="/">Home</a>
        
          <a class="main-nav-link" href="/archives">Archives</a>
        
      </nav>
      <nav id="sub-nav">
        
          <a id="nav-rss-link" class="nav-icon" href="/atom.xml" title="RSS Feed"></a>
        
        <a id="nav-search-btn" class="nav-icon" title="Search"></a>
      </nav>
      <div id="search-form-wrap">
        <form action="http://www.baidu.com/baidu" method="get" accept-charset="utf-8" class="search-form">
          <input type="search" name="word" maxlength="20" class="search-form-input" placeholder="Search">
          <input type="submit" value="" class="search-form-submit">
          <input name=tn type=hidden value="bds">
          <input name=cl type=hidden value="3">
          <input name=ct type=hidden value="2097152">
          <input type="hidden" name="si" value="yoursite.com">
        </form>
      </div>
    </div>
  </div>
</header>
      <div class="outer">
        <section id="main"><article id="post-note_fpga/syn_attr" class="article article-type-post" itemscope itemprop="blogPost">
  <div class="article-meta">
    <a href="/2013/11/02/note_fpga/syn_attr/" class="article-date">
  <time datetime="2013-11-02T12:44:37.000Z" itemprop="datePublished">Nov 2 2013</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 class="article-title" itemprop="name">
      真正的Synthesis Attributes用法
    </h1>
  

      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        <p>[TOC]</p>
<h1 id="起因">起因</h1>
<p>最早的时候我在用SignalTap的时候，就发现Node Finder里面有Register这个选项，但是有些（其实可以算大部分）信号是没有的。后来网上找到的解释是这些没有输出到output的信号是会被综合工具优化掉的。</p>
<p>然后找到的解决方案是，把这些信号设置为输出，并在Assignment Editor里面设为virtual pin（因为没有这么多物理管脚的），这样就可以在Node Finder的Pins里面用了。</p>
<p>这个方法是有效的，主要我当时用的是Emacs。随着时间的推进，virtual pin自然是越来越多，今天翻看之前的一个工程，发现virtual pin就有2000多，很是骇人。</p>
<a id="more"></a>

<p>这个方法虽然有效，但是缺点也很是明显。首先就是麻烦，代码部分即使是有Emacs，还是容易有疏漏，层次越深的信号越是如此。然后就是这个显然是会对时序约束有影响。</p>
<p>之后我就又发现了另外的方案，就是在代码里设置Synthesis Attributes。Synthesis Attributes的作用不止是这样。</p>
<h1 id="注释格式的Synthesis_Attributes是不对的">注释格式的Synthesis Attributes是不对的</h1>
<p>在网上找到的就是这种Synthesis Attributes，出处可以搜《Altera的几个常用的Synthesis attributes》，格式为：</p>
<figure class="highlight"><table><tr><td class="gutter"><pre><div class="line">1</div></pre></td><td class="code"><pre><div class="line"><span class="attribute">/* synthesis, &lt;any_company_specific_attribute </span>=<span class="string"> value_or_optional_value */</span></div></pre></td></tr></table></figure>

<p>还讲了例子：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div></pre></td><td class="code"><pre><div class="line">//Noprune</div><div class="line">//A Verilog HDL synthesis <span class="keyword">attribute</span> that prevents the Quartus II software from removing a <span class="keyword">register</span> that does <span class="keyword">not</span> directly <span class="keyword">or</span> indirectly feed a top-level output <span class="keyword">or</span> bidir pin.</div><div class="line">//<span class="keyword">For</span> example:</div><div class="line">reg reg1 <span class="comment">/* synthesis noprune */</span>;</div><div class="line"> </div><div class="line">//keep</div><div class="line">//A Verilog HDL synthesis <span class="keyword">attribute</span> that directs Analysis & Synthesis <span class="keyword">to</span> <span class="keyword">not</span> minimize <span class="keyword">or</span> remove a particular net <span class="keyword">when</span> optimizing combinational logic.</div><div class="line">//<span class="keyword">For</span> example:</div><div class="line">wire keep_wire <span class="comment">/* synthesis keep */</span>;</div><div class="line"> </div><div class="line">//preserve</div><div class="line">//A Verilog HDL synthesis <span class="keyword">attribute</span> that directs Analysis & Synthesis <span class="keyword">to</span> <span class="keyword">not</span> minimize <span class="keyword">or</span> remove a particular <span class="keyword">register</span> <span class="keyword">when</span> eliminating redundant registers <span class="keyword">or</span> registers <span class="keyword">with</span> <span class="keyword">constant</span> drivers.</div><div class="line">//<span class="keyword">For</span> example:</div><div class="line">reg reg1 <span class="comment">/* synthesis preserve */</span>;</div></pre></td></tr></table></figure>

<p>但我用的时候就是不对，在Node Finder里面，该找不到的还是找不到。</p>
<h1 id="真正的Synthesis_Attributes用法">真正的Synthesis Attributes用法</h1>
<p>我对这个其实也不是太执着，一方面是到后来项目的改动已经是很小了，该改的信号都改的差不多了，另一方面就是万一这个成功了，要把原来的都改回来那也不是个轻松的事情呵。</p>
<p>不过今天在Quartus ii里无意识的看verilog template的时候，意外的发现了竟然是有Synthesis Attributes这栏。激动的点开，一个个看了，之后就更激动了，我感觉我找到了真正的Synthesis Attributes的用法了。这个感觉非常强烈，搞的我都感觉不需要去确认了。</p>
<p>先来看看keep的：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from minimizing or removing a particular</span></div><div class="line"><span class="comment">// signal net during combinational logic optimization.	Apply</span></div><div class="line"><span class="comment">// the attribute to a net or variable declaration.</span></div><div class="line"></div><div class="line"><span class="comment">(* keep *)</span> wire &lt;net_name&gt;;</div><div class="line"><span class="comment">(* keep *)</span> reg &lt;variable_name&gt;;</div></pre></td></tr></table></figure>

<p>写法是完全不一样的。Quartus里面都这么写了，总不至于诓我把。刚好这几天要写一个新的工程，新的工程里就用这个方案试试了。</p>
<hr>
<p>把template里面的全都贴出来好了：</p>
<p>full_case，用来应对case的default不知道怎么写的情况。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Indicates that Quartus II should consider a case statement</span></div><div class="line"><span class="comment">// to be full, even if the case items do not cover all possible</span></div><div class="line"><span class="comment">// values of the case expression.</span></div><div class="line"></div><div class="line"><span class="comment">(* full_case *)</span> <span class="keyword">case</span>(...)</div></pre></td></tr></table></figure>

<p>parallel_case，指示Quartus不生成优先逻辑，不过貌似case本来就不会生成优先逻辑的啊。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Indicates that Quartus II should consider the case items</span></div><div class="line"><span class="comment">// in a case statement to be mutually exclusive, even if they</span></div><div class="line"><span class="comment">// are not.  Without this attribute, the Quartus II software</span></div><div class="line"><span class="comment">// may add priority logic when elaborating your case statement.</span></div><div class="line"><span class="comment">// The Quartus II software will only add this logic if one or </span></div><div class="line"><span class="comment">// more case items overlap or if one or more case items are</span></div><div class="line"><span class="comment">// constant expressions.</span></div><div class="line"></div><div class="line"><span class="comment">(* parallel_case *)</span> <span class="keyword">case</span>(...)</div></pre></td></tr></table></figure>

<p>上面贴的keep，对wire和reg都是可以用的，这应该就是实现SignalTap观测内部信号的方法，要注意了。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from minimizing or removing a particular</span></div><div class="line"><span class="comment">// signal net during combinational logic optimization.	Apply</span></div><div class="line"><span class="comment">// the attribute to a net or variable declaration.</span></div><div class="line"></div><div class="line"><span class="comment">(* keep *)</span> wire &lt;net_name&gt;;</div><div class="line"><span class="comment">(* keep *)</span> reg &lt;variable_name&gt;;</div></pre></td></tr></table></figure>

<p>maxfan，指定最大扇出，这个应该是个综合约束。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Sets the maximum number of fanouts for a register or combinational</span></div><div class="line"><span class="comment">// cell.  The Quartus II software will replicate the cell and split</span></div><div class="line"><span class="comment">// the fanouts among the duplicates until the fanout of each cell</span></div><div class="line"><span class="comment">// is below the maximum.</span></div><div class="line"></div><div class="line"><span class="comment">// Register q should have no more than 8 fanouts</span></div><div class="line"><span class="comment">(* maxfan = 8 *)</span> reg q;</div></pre></td></tr></table></figure>

<p>preserve，针对寄存器的去优化策略。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from optimizing away a register.	 Apply</span></div><div class="line"><span class="comment">// the attribute to the variable declaration for an object that infers</span></div><div class="line"><span class="comment">// a register.</span></div><div class="line"></div><div class="line"><span class="comment">(* preserve *)</span> &lt;variable_declaration&gt;;</div><div class="line"><span class="comment">(* preserve *)</span> <span class="keyword">module</span> &lt;module_name&gt;(...);</div></pre></td></tr></table></figure>

<p>noprune，防止无扇出的寄存器被优化。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from removing or optimizing a fanout free register.</span></div><div class="line"><span class="comment">// Apply the attribute to the variable declaration for an object that infers</span></div><div class="line"><span class="comment">// a register.</span></div><div class="line"></div><div class="line"><span class="comment">(* noprune *)</span>  &lt;variable_declaration&gt;;</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from merging a register with a duplicate</span></div><div class="line"><span class="comment">// register</span></div><div class="line"></div><div class="line"><span class="comment">(* dont_merge *)</span> &lt;variable_declaration&gt;;</div><div class="line"><span class="comment">(* dont_merge *)</span> <span class="keyword">module</span> &lt;module_name&gt;(...);</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from replicating a register.</span></div><div class="line"></div><div class="line"><span class="comment">(* dont_replicate *)</span> &lt;variable_declaration&gt;;</div><div class="line"><span class="comment">(* dont_replicate *)</span> <span class="keyword">module</span> &lt;module_name&gt;(...);</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Prevents Quartus II from retiming a register</span></div><div class="line"></div><div class="line"><span class="comment">(* dont_retime *)</span> &lt;variable_declaration&gt;;</div><div class="line"><span class="comment">(* dont_retime *)</span> <span class="keyword">module</span> &lt;module_name&gt;(...);</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Identifies the logic cone that should be used as the clock enable</span></div><div class="line"><span class="comment">// for a register.  Sometimes a register has a complex clock enable</span></div><div class="line"><span class="comment">// condition, which may or may not contain the critical path in your</span></div><div class="line"><span class="comment">// design.  With this attribute, you can force Quartus II to route</span></div><div class="line"><span class="comment">// the critical portion directly to the clock enable port of a register</span></div><div class="line"><span class="comment">// and implement the remaining clock enable condition using regular </span></div><div class="line"><span class="comment">// logic.</span></div><div class="line"></div><div class="line"><span class="comment">(* direct_enable *)</span> &lt;variable_or_net_declaration&gt;;</div><div class="line"></div><div class="line"><span class="comment">// Example</span></div><div class="line"><span class="comment">(* direct_enable *)</span> variable e1;</div><div class="line">reg e2;</div><div class="line">reg q, data;</div><div class="line"></div><div class="line">always@(posedge clk) </div><div class="line"><span class="keyword">begin</span></div><div class="line">	<span class="keyword">if</span>(e1 | e2) </div><div class="line">	<span class="keyword">begin</span></div><div class="line">		q &lt;= data;</div><div class="line">	<span class="keyword">end</span></div><div class="line"><span class="keyword">end</span></div></pre></td></tr></table></figure>

<p>useioff，为I/O管脚添加寄存器（FF？），可以起到优化时序的作用。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Controls the packing input, output, and output enable registers into</span></div><div class="line"><span class="comment">// I/O cells.  Using a register in an I/O cell can improve performance</span></div><div class="line"><span class="comment">// by minimizing setup, clock-to-output, and clock-to-output-enable times.</span></div><div class="line"></div><div class="line"><span class="comment">// Apply the attribute to a port declaration</span></div><div class="line"><span class="comment">(* useioff *)</span> output reg [<span class="number">7</span>:<span class="number">0</span>] <span class="keyword">result</span>;        <span class="comment">// enable packing</span></div><div class="line"><span class="comment">(* useioff = 0 *)</span> output reg [<span class="number">7</span>:<span class="number">0</span>] <span class="keyword">result</span>;    <span class="comment">// disable packing</span></div></pre></td></tr></table></figure>

<p>ramstyle，指定使用的ram的类型，这个其实跟器件也有关系。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Controls the implemententation of an inferred memory.  Apply the</span></div><div class="line"><span class="comment">// attribute to a variable declaration that infers a RAM or ROM.  </span></div><div class="line"></div><div class="line"><span class="comment">// Legal values = "M512", "M4K", "M-RAM", "M9K", "M144K", "MLAB", "no_rw_check"</span></div><div class="line"></div><div class="line"><span class="comment">(* ramstyle = "M512" *)</span> reg [&lt;msb&gt;:&lt;lsb&gt;] &lt;variable_name&gt;[&lt;msb&gt;:&lt;lsb&gt;];</div><div class="line"></div><div class="line"><span class="comment">// The "no_rw_check" value indicates that your design does not depend</span></div><div class="line"><span class="comment">// on the behavior of the inferred RAM when there are simultaneous reads</span></div><div class="line"><span class="comment">// and writes to the same address.  Thus, the Quartus II software may ignore</span></div><div class="line"><span class="comment">// the read-during-write behavior of your HDL source and choose a behavior</span></div><div class="line"><span class="comment">// that matches the behavior of the RAM blocks in the target device.</span></div><div class="line"></div><div class="line"><span class="comment">// You may combine "no_rw_check" with a block type by separating the values</span></div><div class="line"><span class="comment">// with a comma:  "M512, no_rw_check" or "no_rw_check, M512"</span></div></pre></td></tr></table></figure>

<p>multstyle，指定乘法用逻辑资源实现还是DSP实现。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div></pre></td><td class="code"><pre><div class="line">// <span class="type">Controls</span> the implementation <span class="keyword">of</span> multiplication operators <span class="keyword">in</span> your <span class="type">HDL</span> </div><div class="line">// source.  <span class="type">Using</span> this attribute, you can control whether the <span class="type">Quartus</span> <span class="type">II</span> </div><div class="line">// software should preferentially implement a multiplication operation <span class="keyword">in</span> </div><div class="line">// general logic <span class="keyword">or</span> dedicated hardware, <span class="keyword">if</span> available <span class="keyword">in</span> the target device.  </div><div class="line"></div><div class="line">// <span class="type">Legal</span> values = <span class="string">"dsp"</span> <span class="keyword">or</span> <span class="string">"logic"</span></div><div class="line"></div><div class="line">// <span class="type">Examples</span> (<span class="keyword">in</span> increasing order <span class="keyword">of</span> priority)</div><div class="line"></div><div class="line">// <span class="type">Control</span> the implementation <span class="keyword">of</span> all multiplications <span class="keyword">in</span> a module</div><div class="line">(* multstyle = <span class="string">"dsp"</span> *) module foo(...);</div><div class="line"></div><div class="line">// <span class="type">Control</span> the implementation <span class="keyword">of</span> all multiplications whose <span class="literal">result</span> <span class="keyword">is</span></div><div class="line">// directly assigned to a variable</div><div class="line">(* multstyle = <span class="string">"logic"</span> *) wire signed [<span class="number">31</span>:<span class="number">0</span>] <span class="literal">result</span>;</div><div class="line">assign <span class="literal">result</span> = a * b; // implement this multiplication <span class="keyword">in</span> logic</div><div class="line"></div><div class="line">// <span class="type">Control</span> the implementation <span class="keyword">of</span> a specific multiplication</div><div class="line">wire signed [<span class="number">31</span>:<span class="number">0</span>] <span class="literal">result</span>;</div><div class="line">assign <span class="literal">result</span> = a * (* multstyle = <span class="string">"dsp"</span>) b;</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Controls the encoding of the states in an inferred state machine.</span></div><div class="line"></div><div class="line"><span class="comment">// Legal values = "user" or "safe" or "user, safe"</span></div><div class="line"></div><div class="line"><span class="comment">// The value "user" instructs the Quartus II software to encode each state </span></div><div class="line"><span class="comment">// with its corresponding value from the Verilog source. By changing the </span></div><div class="line"><span class="comment">// values of your state constants, you can change the encoding of your state </span></div><div class="line"><span class="comment">// machine</span></div><div class="line"></div><div class="line"><span class="comment">// The value "safe" instructs the Quartus II software to add extra logic </span></div><div class="line"><span class="comment">// to detect illegal states (unreachable states) and force the state machine </span></div><div class="line"><span class="comment">// into the reset state. You cannot implement a safe state machine by </span></div><div class="line"><span class="comment">// specifying manual recovery logic in your design; the Quartus II software </span></div><div class="line"><span class="comment">// eliminates this logic while optimizing your design.</span></div><div class="line"></div><div class="line"><span class="comment">// Examples</span></div><div class="line"></div><div class="line"><span class="comment">// Implement state as a safe state machine</span></div><div class="line"><span class="comment">(* syn_encoding = "safe" *)</span> reg [<span class="number">7</span>:<span class="number">0</span>] state;</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Assigns pin location to ports on a module.</span></div><div class="line"></div><div class="line"><span class="comment">(* chip_pin = "&lt;comma-separated list of locations&gt;" *)</span> &lt;io_declaration&gt;;</div><div class="line"></div><div class="line"><span class="comment">// Example</span></div><div class="line"><span class="comment">(* chip_pin = "B3, A3, A4" *)</span> input [<span class="number">2</span>:<span class="number">0</span>] i;</div></pre></td></tr></table></figure>



<figure class="highlight verilog"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div></pre></td><td class="code"><pre><div class="line"><span class="comment">// Associates arbitrary Quartus II assignments with objects in your HDL</span></div><div class="line"><span class="comment">// source.  Each assignment uses the QSF format, and you can associate</span></div><div class="line"><span class="comment">// multiple assignments by separating them with ";".</span></div><div class="line"></div><div class="line"><span class="comment">// Preserve all registers in this hierarchy</span></div><div class="line"><span class="comment">(* altera_attribute = "-name PRESERVE_REGISTER on" *)</span> <span class="keyword">module</span> &lt;name&gt;(...);</div><div class="line"></div><div class="line"><span class="comment">// Cut timing paths from register q1 to register q2</span></div><div class="line"><span class="comment">(* altera_attribute = "-name CUT on -from q1" *)</span> reg q2;</div></pre></td></tr></table></figure>


      
    </div>
    <footer class="article-footer">
      
        <a data-url="http://yoursite.com/2013/11/02/note_fpga/syn_attr/" data-id="oizm5ntbdqg8owh0" class="article-share-link" data-share="baidu">Share</a>
      

      

      
    </footer>
  </div>
  
    
<nav id="article-nav">
  
    <a href="/2013/11/11/note_scholar/asst_pm/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Newer</strong>
      <div class="article-nav-title">
        
          pm
        
      </div>
    </a>
  
  
    <a href="/2013/10/17/note_emacs/many_languages/" id="article-nav-older" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Older</strong>
      <div class="article-nav-title">编程语言的新体会</div>
    </a>
  
</nav>

  
</article>

</section>
        
          <aside id="sidebar">
  
    
  
    
  
    
  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Archives</h3>
    <div class="widget">
      <ul class="archive-list"><li class="archive-list-item"><a class="archive-list-link" href="/archives/2016/08/">August 2016</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2016/07/">July 2016</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2015/02/">February 2015</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2015/01/">January 2015</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2014/11/">November 2014</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2014/10/">October 2014</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2014/08/">August 2014</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2014/01/">January 2014</a><span class="archive-list-count">6</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/12/">December 2013</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/11/">November 2013</a><span class="archive-list-count">2</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/10/">October 2013</a><span class="archive-list-count">1</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/09/">September 2013</a><span class="archive-list-count">4</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/08/">August 2013</a><span class="archive-list-count">8</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/07/">July 2013</a><span class="archive-list-count">2</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/05/">May 2013</a><span class="archive-list-count">2</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2013/04/">April 2013</a><span class="archive-list-count">9</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2012/11/">November 2012</a><span class="archive-list-count">2</span></li><li class="archive-list-item"><a class="archive-list-link" href="/archives/2011/08/">August 2011</a><span class="archive-list-count">1</span></li></ul>
    </div>
  </div>

  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Recent Posts</h3>
    <div class="widget">
      <ul>
        
          <li>
            <a href="/2016/08/27/note_asic/uvm_factory/">UVM源码探索之Factory(上篇)</a>
          </li>
        
          <li>
            <a href="/2016/07/27/note_asic/verif_crafts/">Verification匠心</a>
          </li>
        
          <li>
            <a href="/2015/02/28/note_emacs/keyswitch/">一种同时适用于Vim和Emacs的改键方案</a>
          </li>
        
          <li>
            <a href="/2015/01/09/note_emacs/writing_verilog/">我的Verilog HDL代码快速编辑环境</a>
          </li>
        
          <li>
            <a href="/2014/11/28/note_others/perl_notes_on_learning_perl/">《Learning PERL》笔记</a>
          </li>
        
      </ul>
    </div>
  </div>

  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Links</h3>
    <div class="widget">
      <ul>
        
          <li>
            <a href="https://github.com/zhouchuanrui" target="_blank">github</a>
          </li>
        
      </ul>
    </div>
  </div>

  
</aside>
        
      </div>
      <footer id="footer">
  
  <div class="outer">
    <div id="footer-info" class="inner">
      &copy; 2016 Mr.Zhou<br>
      Powered by <a href="http://hexo.io/" target="_blank">Hexo</a>
      .
      Theme by <a href="https://github.com/xiangming/landscape-plus" target="_blank">Landscape-plus</a>
    </div>
  </div>
</footer>
    </div>
    <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link">Home</a>
  
    <a href="/archives" class="mobile-nav-link">Archives</a>
  
</nav>
    

<!-- 百度分享 start -->

<div id="article-share-box" class="article-share-box">
  <div id="bdshare" class="bdsharebuttonbox article-share-links">
    <a class="article-share-weibo" data-cmd="tsina" title="分享到新浪微博"></a>
    <a class="article-share-weixin" data-cmd="weixin" title="分享到微信"></a>
    <a class="article-share-qq" data-cmd="sqq" title="分享到QQ"></a>
    <a class="article-share-renren" data-cmd="renren" title="分享到人人网"></a>
    <a class="article-share-more" data-cmd="more" title="更多"></a>
  </div>
</div>
<script>window._bd_share_config={"common":{},"share":{"bdCustomStyle":"nocss.css"}};with(document)0[(getElementsByTagName("head")[0]||body).appendChild(createElement("script")).src="http://bdimg.share.baidu.com/static/api/js/share.js?v=89860593.js?cdnversion="+~(-new Date()/36e5)];</script>

<!-- 百度分享 end -->

<script src="//cdnjs.cloudflare.com/ajax/libs/jquery/2.1.1/jquery.min.js"></script>



<script src="/js/script.js" type="text/javascript"></script>

  </div>
</body>
</html>