# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EEE3163.ip_user_files/ip/cordic_0/sim/cordic_0.vhd" \
"../../../../EEE3163.ip_user_files/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../EEE3163.ip_user_files/ip/xfft_0/sim/xfft_0.vhd" \
"../../../../EEE3163.ip_user_files/ip/RAM/RAM_sim_netlist.vhdl" \
"../../../../EEE3163.srcs/sources_1/new/delay.vhd" \
"../../../../EEE3163.srcs/sources_1/imports/src/Option_mode.vhd" \
"../../../../EEE3163.srcs/sources_1/new/RAM_WRAPPER.vhd" \
"../../../../EEE3163.srcs/sources_1/new/data_path_control.vhd" \
"../../../../EEE3163.srcs/sources_1/new/edge_detector.vhd" \
"../../../../EEE3163.srcs/sources_1/new/latch.vhd" \
"../../../../EEE3163.srcs/sources_1/new/mux.vhd" \
"../../../../EEE3163.srcs/sources_1/new/tristatebuff.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../EEE3163.srcs/sources_1/new/address_decoder.vhd" \
"../../../../EEE3163.srcs/sources_1/new/signal_controller.vhd" \
"../../../../EEE3163.srcs/sources_1/new/max_counter.vhd" \

vhdl xil_defaultlib  \
"../../../../EEE3163.srcs/sources_1/new/ram_control.vhd" \
"../../../../EEE3163.srcs/sources_1/imports/src/pcfg_top.vhd" \
"../../../../EEE3163.srcs/sources_1/imports/src/top_8254.vhd" \
"../../../../EEE3163.srcs/sources_1/imports/src/tw_8254_cnt.vhd" \
"../../../../EEE3163.srcs/sim_1/imports/src/tb_pcfg.vhd" \

# Do not sort compile order
nosort
