# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/Add8.v" \
"../../../../Lab2.srcs/sources_1/new/AddSub8.v" \
"../../../../Lab2.srcs/sources_1/new/FA.v" \
"../../../../Lab2.srcs/sources_1/new/TopLevel.v" \
"../../../../Lab2.srcs/sources_1/new/hex7seg.v" \
"../../../../Lab2.srcs/sources_1/imports/Desktop/lab2_digsel.v" \
"../../../../Lab2.srcs/sources_1/new/mux2to1_8bit.v" \
"../../../../Lab2.srcs/sim_1/imports/CSE 100L/test_addsub.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
