<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZInstrInfo.cpp source code [llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZInstrInfo.cpp.html'>SystemZInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZInstrInfo.cpp - SystemZ instruction information ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the SystemZ implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="SystemZInstrInfo.h.html">"SystemZInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/SystemZMCTargetDesc.h.html">"MCTargetDesc/SystemZMCTargetDesc.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="SystemZ.h.html">"SystemZ.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SystemZInstrBuilder.h.html">"SystemZInstrBuilder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SystemZSubtarget.h.html">"SystemZSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="46">46</th><td><u>#include <span class='error' title="&apos;SystemZGenInstrInfo.inc&apos; file not found">"SystemZGenInstrInfo.inc"</span></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "systemz-II"</u></td></tr>
<tr><th id="49">49</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic LOCRMuxJumps = {&quot;systemz-II&quot;, &quot;LOCRMuxJumps&quot;, &quot;Number of LOCRMux jump-sequences (lower is better)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="LOCRMuxJumps" title='LOCRMuxJumps' data-ref="LOCRMuxJumps">LOCRMuxJumps</dfn>, <q>"Number of LOCRMux jump-sequences (lower is better)"</q>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i  data-doc="_ZL7allOnesj">// Return a mask with Count low bits set.</i></td></tr>
<tr><th id="52">52</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZL7allOnesj" title='allOnes' data-type='uint64_t allOnes(unsigned int Count)' data-ref="_ZL7allOnesj">allOnes</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col1 decl" id="1Count" title='Count' data-type='unsigned int' data-ref="1Count">Count</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> <a class="local col1 ref" href="#1Count" title='Count' data-ref="1Count">Count</a> == <var>0</var> ? <var>0</var> : (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>(<var>1</var>) &lt;&lt; (<a class="local col1 ref" href="#1Count" title='Count' data-ref="1Count">Count</a> - <var>1</var>) &lt;&lt; <var>1</var>) - <var>1</var>;</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i  data-doc="_ZL9isHighRegj">// Reg should be a 32-bit GPR.  Return true if it is a high register rather</i></td></tr>
<tr><th id="57">57</th><td><i  data-doc="_ZL9isHighRegj">// than a low register.</i></td></tr>
<tr><th id="58">58</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9isHighRegj" title='isHighReg' data-type='bool isHighReg(unsigned int Reg)' data-ref="_ZL9isHighRegj">isHighReg</dfn>(<em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned int' data-ref="2Reg">Reg</dfn>) {</td></tr>
<tr><th id="59">59</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>.contains(Reg))</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="61">61</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SystemZ::GR32BitRegClass.contains(Reg) &amp;&amp; &quot;Invalid GRX32&quot;) ? void (0) : __assert_fail (&quot;SystemZ::GR32BitRegClass.contains(Reg) &amp;&amp; \&quot;Invalid GRX32\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 61, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>.contains(Reg) &amp;&amp; <q>"Invalid GRX32"</q>);</td></tr>
<tr><th id="62">62</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="66">66</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="virtual decl def" id="_ZN4llvm16SystemZInstrInfo6anchorEv" title='llvm::SystemZInstrInfo::anchor' data-ref="_ZN4llvm16SystemZInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZN4llvm16SystemZInstrInfoC1ERNS_16SystemZSubtargetE" title='llvm::SystemZInstrInfo::SystemZInstrInfo' data-ref="_ZN4llvm16SystemZInstrInfoC1ERNS_16SystemZSubtargetE">SystemZInstrInfo</dfn>(<a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col3 decl" id="3sti" title='sti' data-type='llvm::SystemZSubtarget &amp;' data-ref="3sti">sti</dfn>)</td></tr>
<tr><th id="69">69</th><td>  : SystemZGenInstrInfo(SystemZ::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::SystemZ&apos;">ADJCALLSTACKDOWN</span>, SystemZ::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::SystemZ&apos;">ADJCALLSTACKUP</span>),</td></tr>
<tr><th id="70">70</th><td>    <a class="member" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo::RI" title='llvm::SystemZInstrInfo::RI' data-ref="llvm::SystemZInstrInfo::RI">RI</a><a class="ref" href="SystemZRegisterInfo.h.html#_ZN4llvm19SystemZRegisterInfoC1Ev" title='llvm::SystemZRegisterInfo::SystemZRegisterInfo' data-ref="_ZN4llvm19SystemZRegisterInfoC1Ev">(</a>), <a class="member" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo::STI" title='llvm::SystemZInstrInfo::STI' data-ref="llvm::SystemZInstrInfo::STI">STI</a>(<a class="local col3 ref" href="#3sti" title='sti' data-ref="3sti">sti</a>) {</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>// MI is a 128-bit load or store.  Split it into two 64-bit loads or stores,</i></td></tr>
<tr><th id="74">74</th><td><i>// each having the opcode given by NewOpcode.</i></td></tr>
<tr><th id="75">75</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo9splitMoveENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::SystemZInstrInfo::splitMove' data-ref="_ZNK4llvm16SystemZInstrInfo9splitMoveENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">splitMove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="4MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="4MI">MI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                 <em>unsigned</em> <dfn class="local col5 decl" id="5NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="5NewOpcode">NewOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="6MBB">MBB</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn> = *<a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Get two load or store instructions.  Use the original instruction for one</i></td></tr>
<tr><th id="81">81</th><td><i>  // of them (arbitrarily the second here) and create a clone for the other.</i></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8EarlierMI" title='EarlierMI' data-type='llvm::MachineInstr *' data-ref="8EarlierMI">EarlierMI</dfn> = <a class="local col7 ref" href="#7MF" title='MF' data-ref="7MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>);</td></tr>
<tr><th id="83">83</th><td>  <a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>, <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>);</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// Set up the two 64-bit registers and remember super reg and its flags.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="9HighRegOp" title='HighRegOp' data-type='llvm::MachineOperand &amp;' data-ref="9HighRegOp">HighRegOp</dfn> = <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="10LowRegOp" title='LowRegOp' data-type='llvm::MachineOperand &amp;' data-ref="10LowRegOp">LowRegOp</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="11Reg128" title='Reg128' data-type='unsigned int' data-ref="11Reg128">Reg128</dfn> = <a class="local col0 ref" href="#10LowRegOp" title='LowRegOp' data-ref="10LowRegOp">LowRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="89">89</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Reg128Killed" title='Reg128Killed' data-type='unsigned int' data-ref="12Reg128Killed">Reg128Killed</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#10LowRegOp" title='LowRegOp' data-ref="10LowRegOp">LowRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="90">90</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13Reg128Undef" title='Reg128Undef' data-type='unsigned int' data-ref="13Reg128Undef">Reg128Undef</dfn>  = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col0 ref" href="#10LowRegOp" title='LowRegOp' data-ref="10LowRegOp">LowRegOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="91">91</th><td>  HighRegOp.setReg(RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(HighRegOp.getReg(), SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>));</td></tr>
<tr><th id="92">92</th><td>  LowRegOp.setReg(RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(LowRegOp.getReg(), SystemZ::<span class='error' title="no member named &apos;subreg_l64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l64</span>));</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="95">95</th><td>    <i>// Add implicit uses of the super register in case one of the subregs is</i></td></tr>
<tr><th id="96">96</th><td><i>    // undefined. We could track liveness and skip storing an undefined</i></td></tr>
<tr><th id="97">97</th><td><i>    // subreg, but this is hopefully rare (discovered with llvm-stress).</i></td></tr>
<tr><th id="98">98</th><td><i>    // If Reg128 was killed, set kill flag on MI.</i></td></tr>
<tr><th id="99">99</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="14Reg128UndefImpl" title='Reg128UndefImpl' data-type='unsigned int' data-ref="14Reg128UndefImpl">Reg128UndefImpl</dfn> = (<a class="local col3 ref" href="#13Reg128Undef" title='Reg128Undef' data-ref="13Reg128Undef">Reg128Undef</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="100">100</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col7 ref" href="#7MF" title='MF' data-ref="7MF">MF</a>, <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#11Reg128" title='Reg128' data-ref="11Reg128">Reg128</a>, <a class="local col4 ref" href="#14Reg128UndefImpl" title='Reg128UndefImpl' data-ref="14Reg128UndefImpl">Reg128UndefImpl</a>);</td></tr>
<tr><th id="101">101</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a><a class="local col7 ref" href="#7MF" title='MF' data-ref="7MF">MF</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#11Reg128" title='Reg128' data-ref="11Reg128">Reg128</a>, (<a class="local col4 ref" href="#14Reg128UndefImpl" title='Reg128UndefImpl' data-ref="14Reg128UndefImpl">Reg128UndefImpl</a> | <a class="local col2 ref" href="#12Reg128Killed" title='Reg128Killed' data-ref="12Reg128Killed">Reg128Killed</a>));</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i>// The address in the first (high) instruction is already correct.</i></td></tr>
<tr><th id="105">105</th><td><i>  // Adjust the offset in the second (low) instruction.</i></td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15HighOffsetOp" title='HighOffsetOp' data-type='llvm::MachineOperand &amp;' data-ref="15HighOffsetOp">HighOffsetOp</dfn> = <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="107">107</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16LowOffsetOp" title='LowOffsetOp' data-type='llvm::MachineOperand &amp;' data-ref="16LowOffsetOp">LowOffsetOp</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="108">108</th><td>  <a class="local col6 ref" href="#16LowOffsetOp" title='LowOffsetOp' data-ref="16LowOffsetOp">LowOffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#16LowOffsetOp" title='LowOffsetOp' data-ref="16LowOffsetOp">LowOffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <var>8</var>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i>// Clear the kill flags on the registers in the first instruction.</i></td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="112">112</th><td>    <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="113">113</th><td>  <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="114">114</th><td>  <a class="local col8 ref" href="#8EarlierMI" title='EarlierMI' data-ref="8EarlierMI">EarlierMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i>// Set the opcodes.</i></td></tr>
<tr><th id="117">117</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="17HighOpcode">HighOpcode</dfn> = <a class="member" href="#_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl" title='llvm::SystemZInstrInfo::getOpcodeForOffset' data-ref="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl">getOpcodeForOffset</a>(<a class="local col5 ref" href="#5NewOpcode" title='NewOpcode' data-ref="5NewOpcode">NewOpcode</a>, <a class="local col5 ref" href="#15HighOffsetOp" title='HighOffsetOp' data-ref="15HighOffsetOp">HighOffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="118">118</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="18LowOpcode">LowOpcode</dfn> = <a class="member" href="#_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl" title='llvm::SystemZInstrInfo::getOpcodeForOffset' data-ref="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl">getOpcodeForOffset</a>(<a class="local col5 ref" href="#5NewOpcode" title='NewOpcode' data-ref="5NewOpcode">NewOpcode</a>, <a class="local col6 ref" href="#16LowOffsetOp" title='LowOffsetOp' data-ref="16LowOffsetOp">LowOffsetOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="119">119</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HighOpcode &amp;&amp; LowOpcode &amp;&amp; &quot;Both offsets should be in range&quot;) ? void (0) : __assert_fail (&quot;HighOpcode &amp;&amp; LowOpcode &amp;&amp; \&quot;Both offsets should be in range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 119, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#17HighOpcode" title='HighOpcode' data-ref="17HighOpcode">HighOpcode</a> &amp;&amp; <a class="local col8 ref" href="#18LowOpcode" title='LowOpcode' data-ref="18LowOpcode">LowOpcode</a> &amp;&amp; <q>"Both offsets should be in range"</q>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  EarlierMI-&gt;setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(HighOpcode));</td></tr>
<tr><th id="122">122</th><td>  MI-&gt;setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LowOpcode));</td></tr>
<tr><th id="123">123</th><td>}</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>// Split ADJDYNALLOC instruction MI.</i></td></tr>
<tr><th id="126">126</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo16splitAdjDynAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::SystemZInstrInfo::splitAdjDynAlloc' data-ref="_ZNK4llvm16SystemZInstrInfo16splitAdjDynAllocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">splitAdjDynAlloc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="19MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="19MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="20MBB">MBB</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="128">128</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn> = *<a class="local col0 ref" href="#20MBB" title='MBB' data-ref="20MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="129">129</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="22MFFrame" title='MFFrame' data-type='llvm::MachineFrameInfo &amp;' data-ref="22MFFrame">MFFrame</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23OffsetMO" title='OffsetMO' data-type='llvm::MachineOperand &amp;' data-ref="23OffsetMO">OffsetMO</dfn> = <a class="local col9 ref" href="#19MI" title='MI' data-ref="19MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="24Offset" title='Offset' data-type='uint64_t' data-ref="24Offset">Offset</dfn> = (<a class="local col2 ref" href="#22MFFrame" title='MFFrame' data-ref="22MFFrame">MFFrame</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>() +</td></tr>
<tr><th id="133">133</th><td>                     <span class="namespace">SystemZMC::</span><a class="ref" href="MCTargetDesc/SystemZMCTargetDesc.h.html#llvm::SystemZMC::CallFrameSize" title='llvm::SystemZMC::CallFrameSize' data-ref="llvm::SystemZMC::CallFrameSize">CallFrameSize</a> +</td></tr>
<tr><th id="134">134</th><td>                     <a class="local col3 ref" href="#23OffsetMO" title='OffsetMO' data-ref="23OffsetMO">OffsetMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="135">135</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="25NewOpcode">NewOpcode</dfn> = getOpcodeForOffset(SystemZ::<span class='error' title="no member named &apos;LA&apos; in namespace &apos;llvm::SystemZ&apos;">LA</span>, Offset);</td></tr>
<tr><th id="136">136</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewOpcode &amp;&amp; &quot;No support for huge argument lists yet&quot;) ? void (0) : __assert_fail (&quot;NewOpcode &amp;&amp; \&quot;No support for huge argument lists yet\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 136, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(NewOpcode &amp;&amp; <q>"No support for huge argument lists yet"</q>);</td></tr>
<tr><th id="137">137</th><td>  MI-&gt;setDesc(get(NewOpcode));</td></tr>
<tr><th id="138">138</th><td>  <a class="local col3 ref" href="#23OffsetMO" title='OffsetMO' data-ref="23OffsetMO">OffsetMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#24Offset" title='Offset' data-ref="24Offset">Offset</a>);</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>// MI is an RI-style pseudo instruction.  Replace it with LowOpcode</i></td></tr>
<tr><th id="142">142</th><td><i>// if the first operand is a low GR32 and HighOpcode if the first operand</i></td></tr>
<tr><th id="143">143</th><td><i>// is a high GR32.  ConvertHigh is true if LowOpcode takes a signed operand</i></td></tr>
<tr><th id="144">144</th><td><i>// and HighOpcode takes an unsigned 32-bit operand.  In those cases,</i></td></tr>
<tr><th id="145">145</th><td><i>// MI has the same kind of operand as LowOpcode, so needs to be converted</i></td></tr>
<tr><th id="146">146</th><td><i>// if HighOpcode is used.</i></td></tr>
<tr><th id="147">147</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo14expandRIPseudoERNS_12MachineInstrEjjb" title='llvm::SystemZInstrInfo::expandRIPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo14expandRIPseudoERNS_12MachineInstrEjjb">expandRIPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="26MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="27LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="148">148</th><td>                                      <em>unsigned</em> <dfn class="local col8 decl" id="28HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="28HighOpcode">HighOpcode</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                      <em>bool</em> <dfn class="local col9 decl" id="29ConvertHigh" title='ConvertHigh' data-type='bool' data-ref="29ConvertHigh">ConvertHigh</dfn>) <em>const</em> {</td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30Reg" title='Reg' data-type='unsigned int' data-ref="30Reg">Reg</dfn> = <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <dfn class="local col1 decl" id="31IsHigh" title='IsHigh' data-type='bool' data-ref="31IsHigh">IsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col0 ref" href="#30Reg" title='Reg' data-ref="30Reg">Reg</a>);</td></tr>
<tr><th id="152">152</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(IsHigh ? HighOpcode : LowOpcode));</td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (<a class="local col1 ref" href="#31IsHigh" title='IsHigh' data-ref="31IsHigh">IsHigh</a> &amp;&amp; <a class="local col9 ref" href="#29ConvertHigh" title='ConvertHigh' data-ref="29ConvertHigh">ConvertHigh</a>)</td></tr>
<tr><th id="154">154</th><td>    <a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="155">155</th><td>}</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>// MI is a three-operand RIE-style pseudo instruction.  Replace it with</i></td></tr>
<tr><th id="158">158</th><td><i>// LowOpcodeK if the registers are both low GR32s, otherwise use a move</i></td></tr>
<tr><th id="159">159</th><td><i>// followed by HighOpcode or LowOpcode, depending on whether the target</i></td></tr>
<tr><th id="160">160</th><td><i>// is a high or low GR32.</i></td></tr>
<tr><th id="161">161</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15expandRIEPseudoERNS_12MachineInstrEjjj" title='llvm::SystemZInstrInfo::expandRIEPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo15expandRIEPseudoERNS_12MachineInstrEjjj">expandRIEPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="33LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="33LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="34LowOpcodeK" title='LowOpcodeK' data-type='unsigned int' data-ref="34LowOpcodeK">LowOpcodeK</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                       <em>unsigned</em> <dfn class="local col5 decl" id="35HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="35HighOpcode">HighOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36DestReg" title='DestReg' data-type='unsigned int' data-ref="36DestReg">DestReg</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="37SrcReg" title='SrcReg' data-type='unsigned int' data-ref="37SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="local col8 decl" id="38DestIsHigh" title='DestIsHigh' data-type='bool' data-ref="38DestIsHigh">DestIsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col6 ref" href="#36DestReg" title='DestReg' data-ref="36DestReg">DestReg</a>);</td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <dfn class="local col9 decl" id="39SrcIsHigh" title='SrcIsHigh' data-type='bool' data-ref="39SrcIsHigh">SrcIsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col7 ref" href="#37SrcReg" title='SrcReg' data-ref="37SrcReg">SrcReg</a>);</td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (!<a class="local col8 ref" href="#38DestIsHigh" title='DestIsHigh' data-ref="38DestIsHigh">DestIsHigh</a> &amp;&amp; !<a class="local col9 ref" href="#39SrcIsHigh" title='SrcIsHigh' data-ref="39SrcIsHigh">SrcIsHigh</a>)</td></tr>
<tr><th id="169">169</th><td>    MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LowOpcodeK));</td></tr>
<tr><th id="170">170</th><td>  <b>else</b> {</td></tr>
<tr><th id="171">171</th><td>    emitGRX32Move(*MI.getParent(), MI, MI.getDebugLoc(), DestReg, SrcReg,</td></tr>
<tr><th id="172">172</th><td>                  SystemZ::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::SystemZ&apos;">LR</span>, <var>32</var>, MI.getOperand(<var>1</var>).isKill(),</td></tr>
<tr><th id="173">173</th><td>                  MI.getOperand(<var>1</var>).isUndef());</td></tr>
<tr><th id="174">174</th><td>    MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(DestIsHigh ? HighOpcode : LowOpcode));</td></tr>
<tr><th id="175">175</th><td>    <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col6 ref" href="#36DestReg" title='DestReg' data-ref="36DestReg">DestReg</a>);</td></tr>
<tr><th id="176">176</th><td>    <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11tieOperandsEjj" title='llvm::MachineInstr::tieOperands' data-ref="_ZN4llvm12MachineInstr11tieOperandsEjj">tieOperands</a>(<var>0</var>, <var>1</var>);</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>// MI is an RXY-style pseudo instruction.  Replace it with LowOpcode</i></td></tr>
<tr><th id="181">181</th><td><i>// if the first operand is a low GR32 and HighOpcode if the first operand</i></td></tr>
<tr><th id="182">182</th><td><i>// is a high GR32.</i></td></tr>
<tr><th id="183">183</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15expandRXYPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandRXYPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo15expandRXYPseudoERNS_12MachineInstrEjj">expandRXYPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="40MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="41LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="42HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="42HighOpcode">HighOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43Reg" title='Reg' data-type='unsigned int' data-ref="43Reg">Reg</dfn> = <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="186">186</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44Opcode" title='Opcode' data-type='unsigned int' data-ref="44Opcode">Opcode</dfn> = <a class="member" href="#_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl" title='llvm::SystemZInstrInfo::getOpcodeForOffset' data-ref="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl">getOpcodeForOffset</a>(<a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col3 ref" href="#43Reg" title='Reg' data-ref="43Reg">Reg</a>) ? <a class="local col2 ref" href="#42HighOpcode" title='HighOpcode' data-ref="42HighOpcode">HighOpcode</a> : <a class="local col1 ref" href="#41LowOpcode" title='LowOpcode' data-ref="41LowOpcode">LowOpcode</a>,</td></tr>
<tr><th id="187">187</th><td>                                       <a class="local col0 ref" href="#40MI" title='MI' data-ref="40MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="188">188</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>// MI is a load-on-condition pseudo instruction with a single register</i></td></tr>
<tr><th id="192">192</th><td><i>// (source or destination) operand.  Replace it with LowOpcode if the</i></td></tr>
<tr><th id="193">193</th><td><i>// register is a low GR32 and HighOpcode if the register is a high GR32.</i></td></tr>
<tr><th id="194">194</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15expandLOCPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandLOCPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo15expandLOCPseudoERNS_12MachineInstrEjj">expandLOCPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="45MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="46LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="195">195</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="47HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="47HighOpcode">HighOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn> = <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49Opcode" title='Opcode' data-type='unsigned int' data-ref="49Opcode">Opcode</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>) ? <a class="local col7 ref" href="#47HighOpcode" title='HighOpcode' data-ref="47HighOpcode">HighOpcode</a> : <a class="local col6 ref" href="#46LowOpcode" title='LowOpcode' data-ref="46LowOpcode">LowOpcode</a>;</td></tr>
<tr><th id="198">198</th><td>  MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode));</td></tr>
<tr><th id="199">199</th><td>}</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>// MI is a load-register-on-condition pseudo instruction.  Replace it with</i></td></tr>
<tr><th id="202">202</th><td><i>// LowOpcode if source and destination are both low GR32s and HighOpcode if</i></td></tr>
<tr><th id="203">203</th><td><i>// source and destination are both high GR32s.</i></td></tr>
<tr><th id="204">204</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo16expandLOCRPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandLOCRPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo16expandLOCRPseudoERNS_12MachineInstrEjj">expandLOCRPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="50MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="51LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                        <em>unsigned</em> <dfn class="local col2 decl" id="52HighOpcode" title='HighOpcode' data-type='unsigned int' data-ref="52HighOpcode">HighOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53DestReg" title='DestReg' data-type='unsigned int' data-ref="53DestReg">DestReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54SrcReg" title='SrcReg' data-type='unsigned int' data-ref="54SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="208">208</th><td>  <em>bool</em> <dfn class="local col5 decl" id="55DestIsHigh" title='DestIsHigh' data-type='bool' data-ref="55DestIsHigh">DestIsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col3 ref" href="#53DestReg" title='DestReg' data-ref="53DestReg">DestReg</a>);</td></tr>
<tr><th id="209">209</th><td>  <em>bool</em> <dfn class="local col6 decl" id="56SrcIsHigh" title='SrcIsHigh' data-type='bool' data-ref="56SrcIsHigh">SrcIsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col4 ref" href="#54SrcReg" title='SrcReg' data-ref="54SrcReg">SrcReg</a>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <b>if</b> (!<a class="local col5 ref" href="#55DestIsHigh" title='DestIsHigh' data-ref="55DestIsHigh">DestIsHigh</a> &amp;&amp; !<a class="local col6 ref" href="#56SrcIsHigh" title='SrcIsHigh' data-ref="56SrcIsHigh">SrcIsHigh</a>)</td></tr>
<tr><th id="212">212</th><td>    MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LowOpcode));</td></tr>
<tr><th id="213">213</th><td>  <b>else</b> <b>if</b> (<a class="local col5 ref" href="#55DestIsHigh" title='DestIsHigh' data-ref="55DestIsHigh">DestIsHigh</a> &amp;&amp; <a class="local col6 ref" href="#56SrcIsHigh" title='SrcIsHigh' data-ref="56SrcIsHigh">SrcIsHigh</a>)</td></tr>
<tr><th id="214">214</th><td>    MI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(HighOpcode));</td></tr>
<tr><th id="215">215</th><td>  <b>else</b></td></tr>
<tr><th id="216">216</th><td>    <a class="ref" href="#49" title='LOCRMuxJumps' data-ref="LOCRMuxJumps">LOCRMuxJumps</a><a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEi" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEi">++</a>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <i>// If we were unable to implement the pseudo with a single instruction, we</i></td></tr>
<tr><th id="219">219</th><td><i>  // need to convert it back into a branch sequence.  This cannot be done here</i></td></tr>
<tr><th id="220">220</th><td><i>  // since the caller of expandPostRAPseudo does not handle changes to the CFG</i></td></tr>
<tr><th id="221">221</th><td><i>  // correctly.  This change is defered to the SystemZExpandPseudo pass.</i></td></tr>
<tr><th id="222">222</th><td>}</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>// MI is an RR-style pseudo instruction that zero-extends the low Size bits</i></td></tr>
<tr><th id="225">225</th><td><i>// of one GRX32 into another.  Replace it with LowOpcode if both operands</i></td></tr>
<tr><th id="226">226</th><td><i>// are low registers, otherwise use RISB[LH]G.</i></td></tr>
<tr><th id="227">227</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo16expandZExtPseudoERNS_12MachineInstrEjj" title='llvm::SystemZInstrInfo::expandZExtPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo16expandZExtPseudoERNS_12MachineInstrEjj">expandZExtPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="57MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58LowOpcode" title='LowOpcode' data-type='unsigned int' data-ref="58LowOpcode">LowOpcode</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                        <em>unsigned</em> <dfn class="local col9 decl" id="59Size" title='Size' data-type='unsigned int' data-ref="59Size">Size</dfn>) <em>const</em> {</td></tr>
<tr><th id="229">229</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="60MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="60MIB">MIB</dfn> =</td></tr>
<tr><th id="230">230</th><td>    <a class="member" href="#_ZNK4llvm16SystemZInstrInfo13emitGRX32MoveERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjjjbb" title='llvm::SystemZInstrInfo::emitGRX32Move' data-ref="_ZNK4llvm16SystemZInstrInfo13emitGRX32MoveERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjjjbb">emitGRX32Move</a>(<span class='refarg'>*<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>, <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="231">231</th><td>               <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col8 ref" href="#58LowOpcode" title='LowOpcode' data-ref="58LowOpcode">LowOpcode</a>,</td></tr>
<tr><th id="232">232</th><td>               <a class="local col9 ref" href="#59Size" title='Size' data-ref="59Size">Size</a>, <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>(), <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// Keep the remaining operands as-is.</i></td></tr>
<tr><th id="235">235</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61I" title='I' data-type='unsigned int' data-ref="61I">I</dfn> = <var>2</var>; <a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a> &lt; <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a>)</td></tr>
<tr><th id="236">236</th><td>    <a class="local col0 ref" href="#60MIB" title='MIB' data-ref="60MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61I" title='I' data-ref="61I">I</a>));</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <a class="local col7 ref" href="#57MI" title='MI' data-ref="57MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="239">239</th><td>}</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo20expandLoadStackGuardEPNS_12MachineInstrE" title='llvm::SystemZInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16SystemZInstrInfo20expandLoadStackGuardEPNS_12MachineInstrE">expandLoadStackGuard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr *' data-ref="62MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="63MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="63MBB">MBB</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="64MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="64MF">MF</dfn> = *<a class="local col3 ref" href="#63MBB" title='MBB' data-ref="63MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="65Reg64" title='Reg64' data-type='const unsigned int' data-ref="65Reg64">Reg64</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="245">245</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="66Reg32" title='Reg32' data-type='const unsigned int' data-ref="66Reg32">Reg32</dfn> = RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(Reg64, SystemZ::<span class='error' title="no member named &apos;subreg_l32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l32</span>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <i>// EAR can only load the low subregister so us a shift for %a0 to produce</i></td></tr>
<tr><th id="248">248</th><td><i>  // the GR containing %a0 and %a1.</i></td></tr>
<tr><th id="249">249</th><td><i></i></td></tr>
<tr><th id="250">250</th><td><i>  // ear &lt;reg&gt;, %a0</i></td></tr>
<tr><th id="251">251</th><td>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), get(SystemZ::<span class='error' title="no member named &apos;EAR&apos; in namespace &apos;llvm::SystemZ&apos;">EAR</span>), Reg32)</td></tr>
<tr><th id="252">252</th><td>    .addReg(SystemZ::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::SystemZ&apos;">A0</span>)</td></tr>
<tr><th id="253">253</th><td>    .addReg(Reg64, RegState::ImplicitDefine);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i>// sllg &lt;reg&gt;, &lt;reg&gt;, 32</i></td></tr>
<tr><th id="256">256</th><td>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), get(SystemZ::<span class='error' title="no member named &apos;SLLG&apos; in namespace &apos;llvm::SystemZ&apos;">SLLG</span>), Reg64)</td></tr>
<tr><th id="257">257</th><td>    .addReg(Reg64)</td></tr>
<tr><th id="258">258</th><td>    .addReg(<var>0</var>)</td></tr>
<tr><th id="259">259</th><td>    .addImm(<var>32</var>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i>// ear &lt;reg&gt;, %a1</i></td></tr>
<tr><th id="262">262</th><td>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), get(SystemZ::<span class='error' title="no member named &apos;EAR&apos; in namespace &apos;llvm::SystemZ&apos;">EAR</span>), Reg32)</td></tr>
<tr><th id="263">263</th><td>    .addReg(SystemZ::<span class='error' title="no member named &apos;A1&apos; in namespace &apos;llvm::SystemZ&apos;">A1</span>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// lg &lt;reg&gt;, 40(&lt;reg&gt;)</i></td></tr>
<tr><th id="266">266</th><td>  MI-&gt;setDesc(get(SystemZ::<span class='error' title="no member named &apos;LG&apos; in namespace &apos;llvm::SystemZ&apos;">LG</span>));</td></tr>
<tr><th id="267">267</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF">MF</a>, <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#65Reg64" title='Reg64' data-ref="65Reg64">Reg64</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>40</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="268">268</th><td>}</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>// Emit a zero-extending move from 32-bit GPR SrcReg to 32-bit GPR</i></td></tr>
<tr><th id="271">271</th><td><i>// DestReg before MBBI in MBB.  Use LowLowOpcode when both DestReg and SrcReg</i></td></tr>
<tr><th id="272">272</th><td><i>// are low registers, otherwise use RISB[LH]G.  Size is the number of bits</i></td></tr>
<tr><th id="273">273</th><td><i>// taken from the low end of SrcReg (8 for LLCR, 16 for LLHR and 32 for LR).</i></td></tr>
<tr><th id="274">274</th><td><i>// KillSrc is true if this move is the last use of SrcReg.</i></td></tr>
<tr><th id="275">275</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a></td></tr>
<tr><th id="276">276</th><td><a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo13emitGRX32MoveERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjjjbb" title='llvm::SystemZInstrInfo::emitGRX32Move' data-ref="_ZNK4llvm16SystemZInstrInfo13emitGRX32MoveERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjjjbb">emitGRX32Move</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="67MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="67MBB">MBB</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="68MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="68MBBI">MBBI</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="69DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="69DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="70DestReg" title='DestReg' data-type='unsigned int' data-ref="70DestReg">DestReg</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="71SrcReg" title='SrcReg' data-type='unsigned int' data-ref="71SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72LowLowOpcode" title='LowLowOpcode' data-type='unsigned int' data-ref="72LowLowOpcode">LowLowOpcode</dfn>,</td></tr>
<tr><th id="280">280</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="73Size" title='Size' data-type='unsigned int' data-ref="73Size">Size</dfn>, <em>bool</em> <dfn class="local col4 decl" id="74KillSrc" title='KillSrc' data-type='bool' data-ref="74KillSrc">KillSrc</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                <em>bool</em> <dfn class="local col5 decl" id="75UndefSrc" title='UndefSrc' data-type='bool' data-ref="75UndefSrc">UndefSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76Opcode" title='Opcode' data-type='unsigned int' data-ref="76Opcode">Opcode</dfn>;</td></tr>
<tr><th id="283">283</th><td>  <em>bool</em> <dfn class="local col7 decl" id="77DestIsHigh" title='DestIsHigh' data-type='bool' data-ref="77DestIsHigh">DestIsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col0 ref" href="#70DestReg" title='DestReg' data-ref="70DestReg">DestReg</a>);</td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="local col8 decl" id="78SrcIsHigh" title='SrcIsHigh' data-type='bool' data-ref="78SrcIsHigh">SrcIsHigh</dfn> = <a class="tu ref" href="#_ZL9isHighRegj" title='isHighReg' data-use='c' data-ref="_ZL9isHighRegj">isHighReg</a>(<a class="local col1 ref" href="#71SrcReg" title='SrcReg' data-ref="71SrcReg">SrcReg</a>);</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col7 ref" href="#77DestIsHigh" title='DestIsHigh' data-ref="77DestIsHigh">DestIsHigh</a> &amp;&amp; <a class="local col8 ref" href="#78SrcIsHigh" title='SrcIsHigh' data-ref="78SrcIsHigh">SrcIsHigh</a>)</td></tr>
<tr><th id="286">286</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;RISBHH&apos; in namespace &apos;llvm::SystemZ&apos;">RISBHH</span>;</td></tr>
<tr><th id="287">287</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#77DestIsHigh" title='DestIsHigh' data-ref="77DestIsHigh">DestIsHigh</a> &amp;&amp; !<a class="local col8 ref" href="#78SrcIsHigh" title='SrcIsHigh' data-ref="78SrcIsHigh">SrcIsHigh</a>)</td></tr>
<tr><th id="288">288</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;RISBHL&apos; in namespace &apos;llvm::SystemZ&apos;">RISBHL</span>;</td></tr>
<tr><th id="289">289</th><td>  <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#77DestIsHigh" title='DestIsHigh' data-ref="77DestIsHigh">DestIsHigh</a> &amp;&amp; <a class="local col8 ref" href="#78SrcIsHigh" title='SrcIsHigh' data-ref="78SrcIsHigh">SrcIsHigh</a>)</td></tr>
<tr><th id="290">290</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;RISBLH&apos; in namespace &apos;llvm::SystemZ&apos;">RISBLH</span>;</td></tr>
<tr><th id="291">291</th><td>  <b>else</b> {</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> BuildMI(MBB, MBBI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LowLowOpcode), DestReg)</td></tr>
<tr><th id="293">293</th><td>      .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc));</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79Rotate" title='Rotate' data-type='unsigned int' data-ref="79Rotate">Rotate</dfn> = (<a class="local col7 ref" href="#77DestIsHigh" title='DestIsHigh' data-ref="77DestIsHigh">DestIsHigh</a> != <a class="local col8 ref" href="#78SrcIsHigh" title='SrcIsHigh' data-ref="78SrcIsHigh">SrcIsHigh</a> ? <var>32</var> : <var>0</var>);</td></tr>
<tr><th id="296">296</th><td>  <b>return</b> BuildMI(MBB, MBBI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), DestReg)</td></tr>
<tr><th id="297">297</th><td>    .addReg(DestReg, RegState::Undef)</td></tr>
<tr><th id="298">298</th><td>    .addReg(SrcReg, getKillRegState(KillSrc) | getUndefRegState(UndefSrc))</td></tr>
<tr><th id="299">299</th><td>    .addImm(<var>32</var> - Size).addImm(<var>128</var> + <var>31</var>).addImm(Rotate);</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::SystemZInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm16SystemZInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="80MI">MI</dfn>,</td></tr>
<tr><th id="303">303</th><td>                                                       <em>bool</em> <dfn class="local col1 decl" id="81NewMI" title='NewMI' data-type='bool' data-ref="81NewMI">NewMI</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                                       <em>unsigned</em> <dfn class="local col2 decl" id="82OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="82OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="305">305</th><td>                                                       <em>unsigned</em> <dfn class="local col3 decl" id="83OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="83OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="306">306</th><td>  <em>auto</em> <dfn class="local col4 decl" id="84cloneIfNew" title='cloneIfNew' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp:306:21)' data-ref="84cloneIfNew">cloneIfNew</dfn> = [NewMI](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="85MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="85MI">MI</dfn>) -&gt; <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp; {</td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (<a class="local col1 ref" href="#81NewMI" title='NewMI' data-ref="81NewMI">NewMI</a>)</td></tr>
<tr><th id="308">308</th><td>      <b>return</b> *<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>);</td></tr>
<tr><th id="309">309</th><td>    <b>return</b> <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>;</td></tr>
<tr><th id="310">310</th><td>  };</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>switch</b> (<a class="local col0 ref" href="#80MI" title='MI' data-ref="80MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCRMux</span>:</td></tr>
<tr><th id="314">314</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCFHR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCFHR</span>:</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCR</span>:</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCGR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCGR</span>: {</td></tr>
<tr><th id="317">317</th><td>    <em>auto</em> &amp;WorkingMI = cloneIfNew(MI);</td></tr>
<tr><th id="318">318</th><td>    <i>// Invert condition.</i></td></tr>
<tr><th id="319">319</th><td>    <em>unsigned</em> CCValid = WorkingMI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="320">320</th><td>    <em>unsigned</em> CCMask = WorkingMI.getOperand(<var>4</var>).getImm();</td></tr>
<tr><th id="321">321</th><td>    WorkingMI.getOperand(<var>4</var>).setImm(CCMask ^ CCValid);</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument"><span class='error' title="&apos;commuteInstructionImpl&apos; is a protected member of &apos;llvm::TargetInstrInfo&apos;">commuteInstructionImpl</span></span>(WorkingMI, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="323">323</th><td>                                                   OpIdx1, OpIdx2);</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <b>default</b>:</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> TargetInstrInfo::<span class='error' title="call to non-static member function without an object argument"><span class='error' title="&apos;commuteInstructionImpl&apos; is a protected member of &apos;llvm::TargetInstrInfo&apos;">commuteInstructionImpl</span></span>(MI, NewMI, OpIdx1, OpIdx2);</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td>}</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i  data-doc="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">// If MI is a simple load or store for a frame object, return the register</i></td></tr>
<tr><th id="331">331</th><td><i  data-doc="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">// it loads or stores and set FrameIndex to the index of the frame object.</i></td></tr>
<tr><th id="332">332</th><td><i  data-doc="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">// Return 0 otherwise.</i></td></tr>
<tr><th id="333">333</th><td><i  data-doc="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">//</i></td></tr>
<tr><th id="334">334</th><td><i  data-doc="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">// Flag is SimpleBDXLoad for loads and SimpleBDXStore for stores.</i></td></tr>
<tr><th id="335">335</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij" title='isSimpleMove' data-type='int isSimpleMove(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex, unsigned int Flag)' data-ref="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">isSimpleMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="86MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="87FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="87FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="336">336</th><td>                        <em>unsigned</em> <dfn class="local col8 decl" id="88Flag" title='Flag' data-type='unsigned int' data-ref="88Flag">Flag</dfn>) {</td></tr>
<tr><th id="337">337</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="89MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="89MCID">MCID</dfn> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="338">338</th><td>  <b>if</b> ((<a class="local col9 ref" href="#89MCID" title='MCID' data-ref="89MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <a class="local col8 ref" href="#88Flag" title='Flag' data-ref="88Flag">Flag</a>) &amp;&amp; <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp;</td></tr>
<tr><th id="339">339</th><td>      <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp; <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="340">340</th><td>    <a class="local col7 ref" href="#87FrameIndex" title='FrameIndex' data-ref="87FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> <a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="342">342</th><td>  }</td></tr>
<tr><th id="343">343</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="344">344</th><td>}</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::SystemZInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="90MI">MI</dfn>,</td></tr>
<tr><th id="347">347</th><td>                                               <em>int</em> &amp;<dfn class="local col1 decl" id="91FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="91FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <a class="tu ref" href="#_ZL12isSimpleMoveRKN4llvm12MachineInstrERij" title='isSimpleMove' data-use='c' data-ref="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">isSimpleMove</a>(<a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#91FrameIndex" title='FrameIndex' data-ref="91FrameIndex">FrameIndex</a></span>, <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::SimpleBDXLoad" title='llvm::SystemZII::SimpleBDXLoad' data-ref="llvm::SystemZII::SimpleBDXLoad">SimpleBDXLoad</a>);</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::SystemZInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="92MI">MI</dfn>,</td></tr>
<tr><th id="352">352</th><td>                                              <em>int</em> &amp;<dfn class="local col3 decl" id="93FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="93FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="353">353</th><td>  <b>return</b> <a class="tu ref" href="#_ZL12isSimpleMoveRKN4llvm12MachineInstrERij" title='isSimpleMove' data-use='c' data-ref="_ZL12isSimpleMoveRKN4llvm12MachineInstrERij">isSimpleMove</a>(<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#93FrameIndex" title='FrameIndex' data-ref="93FrameIndex">FrameIndex</a></span>, <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::SimpleBDXStore" title='llvm::SystemZII::SimpleBDXStore' data-ref="llvm::SystemZII::SimpleBDXStore">SimpleBDXStore</a>);</td></tr>
<tr><th id="354">354</th><td>}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15isStackSlotCopyERKNS_12MachineInstrERiS4_" title='llvm::SystemZInstrInfo::isStackSlotCopy' data-ref="_ZNK4llvm16SystemZInstrInfo15isStackSlotCopyERKNS_12MachineInstrERiS4_">isStackSlotCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="94MI">MI</dfn>,</td></tr>
<tr><th id="357">357</th><td>                                       <em>int</em> &amp;<dfn class="local col5 decl" id="95DestFrameIndex" title='DestFrameIndex' data-type='int &amp;' data-ref="95DestFrameIndex">DestFrameIndex</dfn>,</td></tr>
<tr><th id="358">358</th><td>                                       <em>int</em> &amp;<dfn class="local col6 decl" id="96SrcFrameIndex" title='SrcFrameIndex' data-type='int &amp;' data-ref="96SrcFrameIndex">SrcFrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="359">359</th><td>  <i>// Check for MVC 0(Length,FI1),0(FI2)</i></td></tr>
<tr><th id="360">360</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="97MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="97MFI">MFI</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (MI.getOpcode() != SystemZ::<span class='error' title="no member named &apos;MVC&apos; in namespace &apos;llvm::SystemZ&apos;">MVC</span> || !MI.getOperand(<var>0</var>).isFI() ||</td></tr>
<tr><th id="362">362</th><td>      MI.getOperand(<var>1</var>).getImm() != <var>0</var> || !MI.getOperand(<var>3</var>).isFI() ||</td></tr>
<tr><th id="363">363</th><td>      MI.getOperand(<var>4</var>).getImm() != <var>0</var>)</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i>// Check that Length covers the full slots.</i></td></tr>
<tr><th id="367">367</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="98Length" title='Length' data-type='int64_t' data-ref="98Length">Length</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="368">368</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99FI1" title='FI1' data-type='unsigned int' data-ref="99FI1">FI1</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="369">369</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="100FI2" title='FI2' data-type='unsigned int' data-ref="100FI2">FI2</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="local col7 ref" href="#97MFI" title='MFI' data-ref="97MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#99FI1" title='FI1' data-ref="99FI1">FI1</a>) != <a class="local col8 ref" href="#98Length" title='Length' data-ref="98Length">Length</a> ||</td></tr>
<tr><th id="371">371</th><td>      <a class="local col7 ref" href="#97MFI" title='MFI' data-ref="97MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col0 ref" href="#100FI2" title='FI2' data-ref="100FI2">FI2</a>) != <a class="local col8 ref" href="#98Length" title='Length' data-ref="98Length">Length</a>)</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <a class="local col5 ref" href="#95DestFrameIndex" title='DestFrameIndex' data-ref="95DestFrameIndex">DestFrameIndex</a> = <a class="local col9 ref" href="#99FI1" title='FI1' data-ref="99FI1">FI1</a>;</td></tr>
<tr><th id="375">375</th><td>  <a class="local col6 ref" href="#96SrcFrameIndex" title='SrcFrameIndex' data-ref="96SrcFrameIndex">SrcFrameIndex</a> = <a class="local col0 ref" href="#100FI2" title='FI2' data-ref="100FI2">FI2</a>;</td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::SystemZInstrInfo::analyzeBranch' data-ref="_ZNK4llvm16SystemZInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="101MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="101MBB">MBB</dfn>,</td></tr>
<tr><th id="380">380</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="102TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="102TBB">TBB</dfn>,</td></tr>
<tr><th id="381">381</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="103FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="103FBB">FBB</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="104Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="104Cond">Cond</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="105AllowModify" title='AllowModify' data-type='bool' data-ref="105AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="384">384</th><td>  <i>// Most of the code and comments here are boilerplate.</i></td></tr>
<tr><th id="385">385</th><td><i></i></td></tr>
<tr><th id="386">386</th><td><i>  // Start from the bottom of the block and work up, examining the</i></td></tr>
<tr><th id="387">387</th><td><i>  // terminator instructions.</i></td></tr>
<tr><th id="388">388</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="106I" title='I' data-type='MachineBasicBlock::iterator' data-ref="106I">I</dfn> = <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="389">389</th><td>  <b>while</b> (<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="390">390</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>;</td></tr>
<tr><th id="391">391</th><td>    <b>if</b> (<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="392">392</th><td>      <b>continue</b>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>    <i>// Working from the bottom, when we see a non-terminator instruction, we're</i></td></tr>
<tr><th id="395">395</th><td><i>    // done.</i></td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;isUnpredicatedTerminator&apos;">isUnpredicatedTerminator</span>(*I))</td></tr>
<tr><th id="397">397</th><td>      <b>break</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>    <i>// A terminator that isn't a branch can't easily be handled by this</i></td></tr>
<tr><th id="400">400</th><td><i>    // analysis.</i></td></tr>
<tr><th id="401">401</th><td>    <b>if</b> (!<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="402">402</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <i>// Can't handle indirect branches.</i></td></tr>
<tr><th id="405">405</th><td>    <span class="namespace">SystemZII::</span><a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch" title='llvm::SystemZII::Branch' data-ref="llvm::SystemZII::Branch">Branch</a> <dfn class="local col7 decl" id="107Branch" title='Branch' data-type='SystemZII::Branch' data-ref="107Branch">Branch</dfn><a class="ref" href="SystemZInstrInfo.h.html#107" title='llvm::SystemZII::Branch::Branch' data-ref="_ZN4llvm9SystemZII6BranchC1EOS1_">(</a><a class="member" href="#_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getBranchInfo' data-ref="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE">getBranchInfo</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>));</td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (!<a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="407">407</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>    <i>// Punt on compound branches.</i></td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (<a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Type" title='llvm::SystemZII::Branch::Type' data-ref="llvm::SystemZII::Branch::Type">Type</a> != <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::BranchType::BranchNormal" title='llvm::SystemZII::BranchType::BranchNormal' data-ref="llvm::SystemZII::BranchType::BranchNormal">BranchNormal</a>)</td></tr>
<tr><th id="411">411</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td>    <b>if</b> (<a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::CCMask" title='llvm::SystemZII::Branch::CCMask' data-ref="llvm::SystemZII::Branch::CCMask">CCMask</a> == <span class="namespace">SystemZ::</span><a class="ref" href="SystemZ.h.html#llvm::SystemZ::CCMASK_ANY" title='llvm::SystemZ::CCMASK_ANY' data-ref="llvm::SystemZ::CCMASK_ANY">CCMASK_ANY</a>) {</td></tr>
<tr><th id="414">414</th><td>      <i>// Handle unconditional branches.</i></td></tr>
<tr><th id="415">415</th><td>      <b>if</b> (!<a class="local col5 ref" href="#105AllowModify" title='AllowModify' data-ref="105AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="416">416</th><td>        <a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a> = <a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="417">417</th><td>        <b>continue</b>;</td></tr>
<tr><th id="418">418</th><td>      }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>      <i>// If the block has any instructions after a JMP, delete them.</i></td></tr>
<tr><th id="421">421</th><td>      <b>while</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="422">422</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>)<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>      <a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="425">425</th><td>      <a class="local col3 ref" href="#103FBB" title='FBB' data-ref="103FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>      <i>// Delete the JMP if it's equivalent to a fall-through.</i></td></tr>
<tr><th id="428">428</th><td>      <b>if</b> (<a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="429">429</th><td>        <a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="430">430</th><td>        <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="431">431</th><td>        <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="432">432</th><td>        <b>continue</b>;</td></tr>
<tr><th id="433">433</th><td>      }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>      <i>// TBB is used to indicate the unconditinal destination.</i></td></tr>
<tr><th id="436">436</th><td>      <a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a> = <a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="437">437</th><td>      <b>continue</b>;</td></tr>
<tr><th id="438">438</th><td>    }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>    <i>// Working from the bottom, handle the first conditional branch.</i></td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (<a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="442">442</th><td>      <i>// FIXME: add X86-style branch swap</i></td></tr>
<tr><th id="443">443</th><td>      <a class="local col3 ref" href="#103FBB" title='FBB' data-ref="103FBB">FBB</a> = <a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a>;</td></tr>
<tr><th id="444">444</th><td>      <a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a> = <a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="445">445</th><td>      <a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::CCValid" title='llvm::SystemZII::Branch::CCValid' data-ref="llvm::SystemZII::Branch::CCValid">CCValid</a>));</td></tr>
<tr><th id="446">446</th><td>      <a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::CCMask" title='llvm::SystemZII::Branch::CCMask' data-ref="llvm::SystemZII::Branch::CCMask">CCMask</a>));</td></tr>
<tr><th id="447">447</th><td>      <b>continue</b>;</td></tr>
<tr><th id="448">448</th><td>    }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>    <i>// Handle subsequent conditional branches.</i></td></tr>
<tr><th id="451">451</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 2 &amp;&amp; TBB &amp;&amp; &quot;Should have seen a conditional branch&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 2 &amp;&amp; TBB &amp;&amp; \&quot;Should have seen a conditional branch\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 451, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp; <a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a> &amp;&amp; <q>"Should have seen a conditional branch"</q>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <i>// Only handle the case where all conditional branches branch to the same</i></td></tr>
<tr><th id="454">454</th><td><i>    // destination.</i></td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (<a class="local col2 ref" href="#102TBB" title='TBB' data-ref="102TBB">TBB</a> != <a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())</td></tr>
<tr><th id="456">456</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>    <i>// If the conditions are the same, we can leave them alone.</i></td></tr>
<tr><th id="459">459</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="108OldCCValid" title='OldCCValid' data-type='unsigned int' data-ref="108OldCCValid">OldCCValid</dfn> = <a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="460">460</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109OldCCMask" title='OldCCMask' data-type='unsigned int' data-ref="109OldCCMask">OldCCMask</dfn> = <a class="local col4 ref" href="#104Cond" title='Cond' data-ref="104Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="461">461</th><td>    <b>if</b> (<a class="local col8 ref" href="#108OldCCValid" title='OldCCValid' data-ref="108OldCCValid">OldCCValid</a> == <a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::CCValid" title='llvm::SystemZII::Branch::CCValid' data-ref="llvm::SystemZII::Branch::CCValid">CCValid</a> &amp;&amp; <a class="local col9 ref" href="#109OldCCMask" title='OldCCMask' data-ref="109OldCCMask">OldCCMask</a> == <a class="local col7 ref" href="#107Branch" title='Branch' data-ref="107Branch">Branch</a>.<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::CCMask" title='llvm::SystemZII::Branch::CCMask' data-ref="llvm::SystemZII::Branch::CCMask">CCMask</a>)</td></tr>
<tr><th id="462">462</th><td>      <b>continue</b>;</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>    <i>// FIXME: Try combining conditions like X86 does.  Should be easy on Z!</i></td></tr>
<tr><th id="465">465</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="469">469</th><td>}</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::SystemZInstrInfo::removeBranch' data-ref="_ZNK4llvm16SystemZInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="110MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="110MBB">MBB</dfn>,</td></tr>
<tr><th id="472">472</th><td>                                        <em>int</em> *<dfn class="local col1 decl" id="111BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="111BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="473">473</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesRemoved &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesRemoved &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 473, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#111BytesRemoved" title='BytesRemoved' data-ref="111BytesRemoved">BytesRemoved</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i>// Most of the code and comments here are boilerplate.</i></td></tr>
<tr><th id="476">476</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="112I" title='I' data-type='MachineBasicBlock::iterator' data-ref="112I">I</dfn> = <a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="477">477</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113Count" title='Count' data-type='unsigned int' data-ref="113Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <b>while</b> (<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="480">480</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>;</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="482">482</th><td>      <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (!<a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="484">484</th><td>      <b>break</b>;</td></tr>
<tr><th id="485">485</th><td>    <b>if</b> (!<a class="member" href="#_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getBranchInfo' data-ref="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE">getBranchInfo</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a>).<a class="ref" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch::Target" title='llvm::SystemZII::Branch::Target' data-ref="llvm::SystemZII::Branch::Target">Target</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="486">486</th><td>      <b>break</b>;</td></tr>
<tr><th id="487">487</th><td>    <i>// Remove the branch.</i></td></tr>
<tr><th id="488">488</th><td>    <a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="489">489</th><td>    <a class="local col2 ref" href="#112I" title='I' data-ref="112I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col0 ref" href="#110MBB" title='MBB' data-ref="110MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="490">490</th><td>    ++<a class="local col3 ref" href="#113Count" title='Count' data-ref="113Count">Count</a>;</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <b>return</b> <a class="local col3 ref" href="#113Count" title='Count' data-ref="113Count">Count</a>;</td></tr>
<tr><th id="494">494</th><td>}</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::</td></tr>
<tr><th id="497">497</th><td><dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::SystemZInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16SystemZInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="114Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="114Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="498">498</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 2 &amp;&amp; &quot;Invalid condition&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 2 &amp;&amp; \&quot;Invalid condition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 498, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#114Cond" title='Cond' data-ref="114Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid condition"</q>);</td></tr>
<tr><th id="499">499</th><td>  <a class="local col4 ref" href="#114Cond" title='Cond' data-ref="114Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#114Cond" title='Cond' data-ref="114Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ^ <a class="local col4 ref" href="#114Cond" title='Cond' data-ref="114Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="500">500</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="501">501</th><td>}</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::SystemZInstrInfo::insertBranch' data-ref="_ZNK4llvm16SystemZInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="115MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="115MBB">MBB</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="116TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="116TBB">TBB</dfn>,</td></tr>
<tr><th id="505">505</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="117FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="117FBB">FBB</dfn>,</td></tr>
<tr><th id="506">506</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="118Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="118Cond">Cond</dfn>,</td></tr>
<tr><th id="507">507</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="119DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="119DL">DL</dfn>,</td></tr>
<tr><th id="508">508</th><td>                                        <em>int</em> *<dfn class="local col0 decl" id="120BytesAdded" title='BytesAdded' data-type='int *' data-ref="120BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="509">509</th><td>  <i>// In this function we output 32-bit branches, which should always</i></td></tr>
<tr><th id="510">510</th><td><i>  // have enough range.  They can be shortened and relaxed by later code</i></td></tr>
<tr><th id="511">511</th><td><i>  // in the pipeline, if desired.</i></td></tr>
<tr><th id="512">512</th><td><i></i></td></tr>
<tr><th id="513">513</th><td><i>  // Shouldn't be a fall through.</i></td></tr>
<tr><th id="514">514</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB &amp;&amp; &quot;insertBranch must not be told to insert a fallthrough&quot;) ? void (0) : __assert_fail (&quot;TBB &amp;&amp; \&quot;insertBranch must not be told to insert a fallthrough\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 514, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#116TBB" title='TBB' data-ref="116TBB">TBB</a> &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Cond.size() == 2 || Cond.size() == 0) &amp;&amp; &quot;SystemZ branch conditions have one component!&quot;) ? void (0) : __assert_fail (&quot;(Cond.size() == 2 || Cond.size() == 0) &amp;&amp; \&quot;SystemZ branch conditions have one component!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 516, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> || <a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="516">516</th><td>         <q>"SystemZ branch conditions have one component!"</q>);</td></tr>
<tr><th id="517">517</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!BytesAdded &amp;&amp; &quot;code size not handled&quot;) ? void (0) : __assert_fail (&quot;!BytesAdded &amp;&amp; \&quot;code size not handled\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 517, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#120BytesAdded" title='BytesAdded' data-ref="120BytesAdded">BytesAdded</a> &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="520">520</th><td>    <i>// Unconditional branch?</i></td></tr>
<tr><th id="521">521</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FBB &amp;&amp; &quot;Unconditional branch with multiple successors!&quot;) ? void (0) : __assert_fail (&quot;!FBB &amp;&amp; \&quot;Unconditional branch with multiple successors!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 521, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#117FBB" title='FBB' data-ref="117FBB">FBB</a> &amp;&amp; <q>"Unconditional branch with multiple successors!"</q>);</td></tr>
<tr><th id="522">522</th><td>    BuildMI(&amp;MBB, DL, get(SystemZ::<span class='error' title="no member named &apos;J&apos; in namespace &apos;llvm::SystemZ&apos;">J</span>)).addMBB(TBB);</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <i>// Conditional branch.</i></td></tr>
<tr><th id="527">527</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121Count" title='Count' data-type='unsigned int' data-ref="121Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="528">528</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122CCValid" title='CCValid' data-type='unsigned int' data-ref="122CCValid">CCValid</dfn> = <a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="529">529</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123CCMask" title='CCMask' data-type='unsigned int' data-ref="123CCMask">CCMask</dfn> = <a class="local col8 ref" href="#118Cond" title='Cond' data-ref="118Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="530">530</th><td>  BuildMI(&amp;MBB, DL, get(SystemZ::<span class='error' title="no member named &apos;BRC&apos; in namespace &apos;llvm::SystemZ&apos;">BRC</span>))</td></tr>
<tr><th id="531">531</th><td>    .addImm(CCValid).addImm(CCMask).addMBB(TBB);</td></tr>
<tr><th id="532">532</th><td>  ++<a class="local col1 ref" href="#121Count" title='Count' data-ref="121Count">Count</a>;</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (<a class="local col7 ref" href="#117FBB" title='FBB' data-ref="117FBB">FBB</a>) {</td></tr>
<tr><th id="535">535</th><td>    <i>// Two-way Conditional branch. Insert the second branch.</i></td></tr>
<tr><th id="536">536</th><td>    BuildMI(&amp;MBB, DL, get(SystemZ::<span class='error' title="no member named &apos;J&apos; in namespace &apos;llvm::SystemZ&apos;">J</span>)).addMBB(FBB);</td></tr>
<tr><th id="537">537</th><td>    ++<a class="local col1 ref" href="#121Count" title='Count' data-ref="121Count">Count</a>;</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td>  <b>return</b> <a class="local col1 ref" href="#121Count" title='Count' data-ref="121Count">Count</a>;</td></tr>
<tr><th id="540">540</th><td>}</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::SystemZInstrInfo::analyzeCompare' data-ref="_ZNK4llvm16SystemZInstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="124MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="125SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="125SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="543">543</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col6 decl" id="126SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="126SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="127Mask" title='Mask' data-type='int &amp;' data-ref="127Mask">Mask</dfn>,</td></tr>
<tr><th id="544">544</th><td>                                      <em>int</em> &amp;<dfn class="local col8 decl" id="128Value" title='Value' data-type='int &amp;' data-ref="128Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="545">545</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.isCompare() &amp;&amp; &quot;Caller should have checked for a comparison&quot;) ? void (0) : __assert_fail (&quot;MI.isCompare() &amp;&amp; \&quot;Caller should have checked for a comparison\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 545, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE" title='llvm::MachineInstr::isCompare' data-ref="_ZNK4llvm12MachineInstr9isCompareENS0_9QueryTypeE">isCompare</a>() &amp;&amp; <q>"Caller should have checked for a comparison"</q>);</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() == <var>2</var> &amp;&amp; <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>      <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="549">549</th><td>    <a class="local col5 ref" href="#125SrcReg" title='SrcReg' data-ref="125SrcReg">SrcReg</a> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="550">550</th><td>    <a class="local col6 ref" href="#126SrcReg2" title='SrcReg2' data-ref="126SrcReg2">SrcReg2</a> = <var>0</var>;</td></tr>
<tr><th id="551">551</th><td>    <a class="local col8 ref" href="#128Value" title='Value' data-ref="128Value">Value</a> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="552">552</th><td>    <a class="local col7 ref" href="#127Mask" title='Mask' data-ref="127Mask">Mask</a> = ~<var>0</var>;</td></tr>
<tr><th id="553">553</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="557">557</th><td>}</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::SystemZInstrInfo::canInsertSelect' data-ref="_ZNK4llvm16SystemZInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="129MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="129MBB">MBB</dfn>,</td></tr>
<tr><th id="560">560</th><td>                                       <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="130Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="130Pred">Pred</dfn>,</td></tr>
<tr><th id="561">561</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="131TrueReg" title='TrueReg' data-type='unsigned int' data-ref="131TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="132FalseReg" title='FalseReg' data-type='unsigned int' data-ref="132FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="562">562</th><td>                                       <em>int</em> &amp;<dfn class="local col3 decl" id="133CondCycles" title='CondCycles' data-type='int &amp;' data-ref="133CondCycles">CondCycles</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="134TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="134TrueCycles">TrueCycles</dfn>,</td></tr>
<tr><th id="563">563</th><td>                                       <em>int</em> &amp;<dfn class="local col5 decl" id="135FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="135FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="564">564</th><td>  <i>// Not all subtargets have LOCR instructions.</i></td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (!<a class="member" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo::STI" title='llvm::SystemZInstrInfo::STI' data-ref="llvm::SystemZInstrInfo::STI">STI</a>.<a class="ref" href="SystemZSubtarget.h.html#_ZNK4llvm16SystemZSubtarget18hasLoadStoreOnCondEv" title='llvm::SystemZSubtarget::hasLoadStoreOnCond' data-ref="_ZNK4llvm16SystemZSubtarget18hasLoadStoreOnCondEv">hasLoadStoreOnCond</a>())</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (<a class="local col0 ref" href="#130Pred" title='Pred' data-ref="130Pred">Pred</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>2</var>)</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <i>// Check register classes.</i></td></tr>
<tr><th id="571">571</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="136MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="136MRI">MRI</dfn> = <a class="local col9 ref" href="#129MBB" title='MBB' data-ref="129MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="572">572</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="137RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="137RC">RC</dfn> =</td></tr>
<tr><th id="573">573</th><td>    RI.<span class='error' title="no member named &apos;getCommonSubClass&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getCommonSubClass</span>(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));</td></tr>
<tr><th id="574">574</th><td>  <b>if</b> (!<a class="local col7 ref" href="#137RC" title='RC' data-ref="137RC">RC</a>)</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>  <i>// We have LOCR instructions for 32 and 64 bit general purpose registers.</i></td></tr>
<tr><th id="578">578</th><td>  <b>if</b> ((STI.hasLoadStoreOnCond2() &amp;&amp;</td></tr>
<tr><th id="579">579</th><td>       SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>.hasSubClassEq(RC)) ||</td></tr>
<tr><th id="580">580</th><td>      SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="581">581</th><td>      SystemZ::<span class='error' title="no member named &apos;GR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR64BitRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="582">582</th><td>    <a class="local col3 ref" href="#133CondCycles" title='CondCycles' data-ref="133CondCycles">CondCycles</a> = <var>2</var>;</td></tr>
<tr><th id="583">583</th><td>    <a class="local col4 ref" href="#134TrueCycles" title='TrueCycles' data-ref="134TrueCycles">TrueCycles</a> = <var>2</var>;</td></tr>
<tr><th id="584">584</th><td>    <a class="local col5 ref" href="#135FalseCycles" title='FalseCycles' data-ref="135FalseCycles">FalseCycles</a> = <var>2</var>;</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i>// Can't do anything else.</i></td></tr>
<tr><th id="589">589</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="590">590</th><td>}</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef13934244" title='llvm::SystemZInstrInfo::insertSelect' data-ref="_ZNK4llvm16SystemZInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef13934244">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="138MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="138MBB">MBB</dfn>,</td></tr>
<tr><th id="593">593</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="139I" title='I' data-type='MachineBasicBlock::iterator' data-ref="139I">I</dfn>,</td></tr>
<tr><th id="594">594</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="140DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="140DL">DL</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="141DstReg" title='DstReg' data-type='unsigned int' data-ref="141DstReg">DstReg</dfn>,</td></tr>
<tr><th id="595">595</th><td>                                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="142Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="142Pred">Pred</dfn>,</td></tr>
<tr><th id="596">596</th><td>                                    <em>unsigned</em> <dfn class="local col3 decl" id="143TrueReg" title='TrueReg' data-type='unsigned int' data-ref="143TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="597">597</th><td>                                    <em>unsigned</em> <dfn class="local col4 decl" id="144FalseReg" title='FalseReg' data-type='unsigned int' data-ref="144FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="598">598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="145MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="145MRI">MRI</dfn> = <a class="local col8 ref" href="#138MBB" title='MBB' data-ref="138MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="599">599</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="146RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="146RC">RC</dfn> = <a class="local col5 ref" href="#145MRI" title='MRI' data-ref="145MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#141DstReg" title='DstReg' data-ref="141DstReg">DstReg</a>);</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pred.size() == 2 &amp;&amp; &quot;Invalid condition&quot;) ? void (0) : __assert_fail (&quot;Pred.size() == 2 &amp;&amp; \&quot;Invalid condition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 601, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142Pred" title='Pred' data-ref="142Pred">Pred</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid condition"</q>);</td></tr>
<tr><th id="602">602</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="147CCValid" title='CCValid' data-type='unsigned int' data-ref="147CCValid">CCValid</dfn> = <a class="local col2 ref" href="#142Pred" title='Pred' data-ref="142Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="603">603</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="148CCMask" title='CCMask' data-type='unsigned int' data-ref="148CCMask">CCMask</dfn> = <a class="local col2 ref" href="#142Pred" title='Pred' data-ref="142Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149Opc" title='Opc' data-type='unsigned int' data-ref="149Opc">Opc</dfn>;</td></tr>
<tr><th id="606">606</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>.hasSubClassEq(RC)) {</td></tr>
<tr><th id="607">607</th><td>    <b>if</b> (<a class="member" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo::STI" title='llvm::SystemZInstrInfo::STI' data-ref="llvm::SystemZInstrInfo::STI">STI</a>.<a class="ref" href="SystemZSubtarget.h.html#_ZNK4llvm16SystemZSubtarget19hasLoadStoreOnCond2Ev" title='llvm::SystemZSubtarget::hasLoadStoreOnCond2' data-ref="_ZNK4llvm16SystemZSubtarget19hasLoadStoreOnCond2Ev">hasLoadStoreOnCond2</a>())</td></tr>
<tr><th id="608">608</th><td>      Opc = SystemZ::<span class='error' title="no member named &apos;LOCRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCRMux</span>;</td></tr>
<tr><th id="609">609</th><td>    <b>else</b> {</td></tr>
<tr><th id="610">610</th><td>      Opc = SystemZ::<span class='error' title="no member named &apos;LOCR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCR</span>;</td></tr>
<tr><th id="611">611</th><td>      MRI.constrainRegClass(DstReg, &amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>);</td></tr>
<tr><th id="612">612</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="150TReg" title='TReg' data-type='unsigned int' data-ref="150TReg">TReg</dfn> = MRI.createVirtualRegister(&amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>);</td></tr>
<tr><th id="613">613</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="151FReg" title='FReg' data-type='unsigned int' data-ref="151FReg">FReg</dfn> = MRI.createVirtualRegister(&amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>);</td></tr>
<tr><th id="614">614</th><td>      BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), TReg).addReg(TrueReg);</td></tr>
<tr><th id="615">615</th><td>      BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(TargetOpcode::COPY), FReg).addReg(FalseReg);</td></tr>
<tr><th id="616">616</th><td>      <a class="local col3 ref" href="#143TrueReg" title='TrueReg' data-ref="143TrueReg">TrueReg</a> = <a class="local col0 ref" href="#150TReg" title='TReg' data-ref="150TReg">TReg</a>;</td></tr>
<tr><th id="617">617</th><td>      <a class="local col4 ref" href="#144FalseReg" title='FalseReg' data-ref="144FalseReg">FalseReg</a> = <a class="local col1 ref" href="#151FReg" title='FReg' data-ref="151FReg">FReg</a>;</td></tr>
<tr><th id="618">618</th><td>    }</td></tr>
<tr><th id="619">619</th><td>  } <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR64BitRegClass</span>.hasSubClassEq(RC))</td></tr>
<tr><th id="620">620</th><td>    Opc = SystemZ::<span class='error' title="no member named &apos;LOCGR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCGR</span>;</td></tr>
<tr><th id="621">621</th><td>  <b>else</b></td></tr>
<tr><th id="622">622</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid register class&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 622)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid register class"</q>);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  BuildMI(MBB, I, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opc), DstReg)</td></tr>
<tr><th id="625">625</th><td>    .addReg(FalseReg).addReg(TrueReg)</td></tr>
<tr><th id="626">626</th><td>    .addImm(CCValid).addImm(CCMask);</td></tr>
<tr><th id="627">627</th><td>}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE" title='llvm::SystemZInstrInfo::FoldImmediate' data-ref="_ZNK4llvm16SystemZInstrInfo13FoldImmediateERNS_12MachineInstrES2_jPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="152UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="153DefMI">DefMI</dfn>,</td></tr>
<tr><th id="630">630</th><td>                                     <em>unsigned</em> <dfn class="local col4 decl" id="154Reg" title='Reg' data-type='unsigned int' data-ref="154Reg">Reg</dfn>,</td></tr>
<tr><th id="631">631</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="155MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="155MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="632">632</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="156DefOpc" title='DefOpc' data-type='unsigned int' data-ref="156DefOpc">DefOpc</dfn> = <a class="local col3 ref" href="#153DefMI" title='DefMI' data-ref="153DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="633">633</th><td>  <b>if</b> (DefOpc != SystemZ::<span class='error' title="no member named &apos;LHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">LHIMux</span> &amp;&amp; DefOpc != SystemZ::<span class='error' title="no member named &apos;LHI&apos; in namespace &apos;llvm::SystemZ&apos;">LHI</span> &amp;&amp;</td></tr>
<tr><th id="634">634</th><td>      DefOpc != SystemZ::<span class='error' title="no member named &apos;LGHI&apos; in namespace &apos;llvm::SystemZ&apos;">LGHI</span>)</td></tr>
<tr><th id="635">635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="636">636</th><td>  <b>if</b> (<a class="local col3 ref" href="#153DefMI" title='DefMI' data-ref="153DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>)</td></tr>
<tr><th id="637">637</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="638">638</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a> <dfn class="local col7 decl" id="157ImmVal" title='ImmVal' data-type='int32_t' data-ref="157ImmVal">ImmVal</dfn> = (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>)<a class="local col3 ref" href="#153DefMI" title='DefMI' data-ref="153DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158UseOpc" title='UseOpc' data-type='unsigned int' data-ref="158UseOpc">UseOpc</dfn> = <a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="641">641</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="159NewUseOpc" title='NewUseOpc' data-type='unsigned int' data-ref="159NewUseOpc">NewUseOpc</dfn>;</td></tr>
<tr><th id="642">642</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160UseIdx" title='UseIdx' data-type='unsigned int' data-ref="160UseIdx">UseIdx</dfn>;</td></tr>
<tr><th id="643">643</th><td>  <em>int</em> <dfn class="local col1 decl" id="161CommuteIdx" title='CommuteIdx' data-type='int' data-ref="161CommuteIdx">CommuteIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="644">644</th><td>  <b>switch</b> (<a class="local col8 ref" href="#158UseOpc" title='UseOpc' data-ref="158UseOpc">UseOpc</a>) {</td></tr>
<tr><th id="645">645</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCRMux</span>:</td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (!STI.hasLoadStoreOnCond2())</td></tr>
<tr><th id="647">647</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="648">648</th><td>    NewUseOpc = SystemZ::<span class='error' title="no member named &apos;LOCHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCHIMux</span>;</td></tr>
<tr><th id="649">649</th><td>    <b>if</b> (<a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>)</td></tr>
<tr><th id="650">650</th><td>      <a class="local col0 ref" href="#160UseIdx" title='UseIdx' data-ref="160UseIdx">UseIdx</a> = <var>2</var>;</td></tr>
<tr><th id="651">651</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>)</td></tr>
<tr><th id="652">652</th><td>      <a class="local col0 ref" href="#160UseIdx" title='UseIdx' data-ref="160UseIdx">UseIdx</a> = <var>2</var>, <a class="local col1 ref" href="#161CommuteIdx" title='CommuteIdx' data-ref="161CommuteIdx">CommuteIdx</a> = <var>1</var>;</td></tr>
<tr><th id="653">653</th><td>    <b>else</b></td></tr>
<tr><th id="654">654</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="655">655</th><td>    <b>break</b>;</td></tr>
<tr><th id="656">656</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCGR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCGR</span>:</td></tr>
<tr><th id="657">657</th><td>    <b>if</b> (!STI.hasLoadStoreOnCond2())</td></tr>
<tr><th id="658">658</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="659">659</th><td>    NewUseOpc = SystemZ::<span class='error' title="no member named &apos;LOCGHI&apos; in namespace &apos;llvm::SystemZ&apos;">LOCGHI</span>;</td></tr>
<tr><th id="660">660</th><td>    <b>if</b> (<a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>)</td></tr>
<tr><th id="661">661</th><td>      <a class="local col0 ref" href="#160UseIdx" title='UseIdx' data-ref="160UseIdx">UseIdx</a> = <var>2</var>;</td></tr>
<tr><th id="662">662</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>)</td></tr>
<tr><th id="663">663</th><td>      <a class="local col0 ref" href="#160UseIdx" title='UseIdx' data-ref="160UseIdx">UseIdx</a> = <var>2</var>, <a class="local col1 ref" href="#161CommuteIdx" title='CommuteIdx' data-ref="161CommuteIdx">CommuteIdx</a> = <var>1</var>;</td></tr>
<tr><th id="664">664</th><td>    <b>else</b></td></tr>
<tr><th id="665">665</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="666">666</th><td>    <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>  <b>default</b>:</td></tr>
<tr><th id="668">668</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="669">669</th><td>  }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <b>if</b> (<a class="local col1 ref" href="#161CommuteIdx" title='CommuteIdx' data-ref="161CommuteIdx">CommuteIdx</a> != -<var>1</var>)</td></tr>
<tr><th id="672">672</th><td>    <b>if</b> (!<span class='error' title="use of undeclared identifier &apos;commuteInstruction&apos;">commuteInstruction</span>(UseMI, <b>false</b>, CommuteIdx, UseIdx))</td></tr>
<tr><th id="673">673</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162DeleteDef" title='DeleteDef' data-type='bool' data-ref="162DeleteDef">DeleteDef</dfn> = <a class="local col5 ref" href="#155MRI" title='MRI' data-ref="155MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col4 ref" href="#154Reg" title='Reg' data-ref="154Reg">Reg</a>);</td></tr>
<tr><th id="676">676</th><td>  UseMI.setDesc(<span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewUseOpc));</td></tr>
<tr><th id="677">677</th><td>  <a class="local col2 ref" href="#152UseMI" title='UseMI' data-ref="152UseMI">UseMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#160UseIdx" title='UseIdx' data-ref="160UseIdx">UseIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col7 ref" href="#157ImmVal" title='ImmVal' data-ref="157ImmVal">ImmVal</a>);</td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (<a class="local col2 ref" href="#162DeleteDef" title='DeleteDef' data-ref="162DeleteDef">DeleteDef</a>)</td></tr>
<tr><th id="679">679</th><td>    <a class="local col3 ref" href="#153DefMI" title='DefMI' data-ref="153DefMI">DefMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="682">682</th><td>}</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::isPredicable' data-ref="_ZNK4llvm16SystemZInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="163MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="685">685</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164Opcode" title='Opcode' data-type='unsigned int' data-ref="164Opcode">Opcode</dfn> = <a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="686">686</th><td>  <b>if</b> (Opcode == SystemZ::<span class='error' title="no member named &apos;Return&apos; in namespace &apos;llvm::SystemZ&apos;">Return</span> ||</td></tr>
<tr><th id="687">687</th><td>      Opcode == SystemZ::<span class='error' title="no member named &apos;Trap&apos; in namespace &apos;llvm::SystemZ&apos;">Trap</span> ||</td></tr>
<tr><th id="688">688</th><td>      Opcode == SystemZ::<span class='error' title="no member named &apos;CallJG&apos; in namespace &apos;llvm::SystemZ&apos;">CallJG</span> ||</td></tr>
<tr><th id="689">689</th><td>      Opcode == SystemZ::<span class='error' title="no member named &apos;CallBR&apos; in namespace &apos;llvm::SystemZ&apos;">CallBR</span>)</td></tr>
<tr><th id="690">690</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="691">691</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="692">692</th><td>}</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::</td></tr>
<tr><th id="695">695</th><td><dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::SystemZInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="165MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="165MBB">MBB</dfn>,</td></tr>
<tr><th id="696">696</th><td>                    <em>unsigned</em> <dfn class="local col6 decl" id="166NumCycles" title='NumCycles' data-type='unsigned int' data-ref="166NumCycles">NumCycles</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="167ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="167ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="697">697</th><td>                    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col8 decl" id="168Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="168Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="698">698</th><td>  <i>// Avoid using conditional returns at the end of a loop (since then</i></td></tr>
<tr><th id="699">699</th><td><i>  // we'd need to emit an unconditional branch to the beginning anyway,</i></td></tr>
<tr><th id="700">700</th><td><i>  // making the loop body longer).  This doesn't apply for low-probability</i></td></tr>
<tr><th id="701">701</th><td><i>  // loops (eg. compare-and-swap retry), so just decide based on branch</i></td></tr>
<tr><th id="702">702</th><td><i>  // probability instead of looping structure.</i></td></tr>
<tr><th id="703">703</th><td><i>  // However, since Compare and Trap instructions cost the same as a regular</i></td></tr>
<tr><th id="704">704</th><td><i>  // Compare instruction, we should allow the if conversion to convert this</i></td></tr>
<tr><th id="705">705</th><td><i>  // into a Conditional Compare regardless of the branch probability.</i></td></tr>
<tr><th id="706">706</th><td>  <b>if</b> (MBB.getLastNonDebugInstr()-&gt;getOpcode() != SystemZ::<span class='error' title="no member named &apos;Trap&apos; in namespace &apos;llvm::SystemZ&apos;">Trap</span> &amp;&amp;</td></tr>
<tr><th id="707">707</th><td>      MBB.succ_empty() &amp;&amp; Probability &lt; BranchProbability(<var>1</var>, <var>8</var>))</td></tr>
<tr><th id="708">708</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="709">709</th><td>  <i>// For now only convert single instructions.</i></td></tr>
<tr><th id="710">710</th><td>  <b>return</b> <a class="local col6 ref" href="#166NumCycles" title='NumCycles' data-ref="166NumCycles">NumCycles</a> == <var>1</var>;</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::</td></tr>
<tr><th id="714">714</th><td><dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::SystemZInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm16SystemZInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169TMBB">TMBB</dfn>,</td></tr>
<tr><th id="715">715</th><td>                    <em>unsigned</em> <dfn class="local col0 decl" id="170NumCyclesT" title='NumCyclesT' data-type='unsigned int' data-ref="170NumCyclesT">NumCyclesT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="171ExtraPredCyclesT" title='ExtraPredCyclesT' data-type='unsigned int' data-ref="171ExtraPredCyclesT">ExtraPredCyclesT</dfn>,</td></tr>
<tr><th id="716">716</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="172FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="172FMBB">FMBB</dfn>,</td></tr>
<tr><th id="717">717</th><td>                    <em>unsigned</em> <dfn class="local col3 decl" id="173NumCyclesF" title='NumCyclesF' data-type='unsigned int' data-ref="173NumCyclesF">NumCyclesF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174ExtraPredCyclesF" title='ExtraPredCyclesF' data-type='unsigned int' data-ref="174ExtraPredCyclesF">ExtraPredCyclesF</dfn>,</td></tr>
<tr><th id="718">718</th><td>                    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col5 decl" id="175Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="175Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="719">719</th><td>  <i>// For now avoid converting mutually-exclusive cases.</i></td></tr>
<tr><th id="720">720</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="721">721</th><td>}</td></tr>
<tr><th id="722">722</th><td></td></tr>
<tr><th id="723">723</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::</td></tr>
<tr><th id="724">724</th><td><dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::SystemZInstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm16SystemZInstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="176MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="177NumCycles" title='NumCycles' data-type='unsigned int' data-ref="177NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="725">725</th><td>                          <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col8 decl" id="178Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="178Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="726">726</th><td>  <i>// For now only duplicate single instructions.</i></td></tr>
<tr><th id="727">727</th><td>  <b>return</b> <a class="local col7 ref" href="#177NumCycles" title='NumCycles' data-ref="177NumCycles">NumCycles</a> == <var>1</var>;</td></tr>
<tr><th id="728">728</th><td>}</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::SystemZInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm16SystemZInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(</td></tr>
<tr><th id="731">731</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="179MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="180Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="180Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="732">732</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Pred.size() == 2 &amp;&amp; &quot;Invalid condition&quot;) ? void (0) : __assert_fail (&quot;Pred.size() == 2 &amp;&amp; \&quot;Invalid condition\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 732, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#180Pred" title='Pred' data-ref="180Pred">Pred</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Invalid condition"</q>);</td></tr>
<tr><th id="733">733</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="181CCValid" title='CCValid' data-type='unsigned int' data-ref="181CCValid">CCValid</dfn> = <a class="local col0 ref" href="#180Pred" title='Pred' data-ref="180Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="734">734</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="182CCMask" title='CCMask' data-type='unsigned int' data-ref="182CCMask">CCMask</dfn> = <a class="local col0 ref" href="#180Pred" title='Pred' data-ref="180Pred">Pred</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="735">735</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CCMask &gt; 0 &amp;&amp; CCMask &lt; 15 &amp;&amp; &quot;Invalid predicate&quot;) ? void (0) : __assert_fail (&quot;CCMask &gt; 0 &amp;&amp; CCMask &lt; 15 &amp;&amp; \&quot;Invalid predicate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 735, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#182CCMask" title='CCMask' data-ref="182CCMask">CCMask</a> &gt; <var>0</var> &amp;&amp; <a class="local col2 ref" href="#182CCMask" title='CCMask' data-ref="182CCMask">CCMask</a> &lt; <var>15</var> &amp;&amp; <q>"Invalid predicate"</q>);</td></tr>
<tr><th id="736">736</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183Opcode" title='Opcode' data-type='unsigned int' data-ref="183Opcode">Opcode</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="737">737</th><td>  <b>if</b> (Opcode == SystemZ::<span class='error' title="no member named &apos;Trap&apos; in namespace &apos;llvm::SystemZ&apos;">Trap</span>) {</td></tr>
<tr><th id="738">738</th><td>    MI.setDesc(get(SystemZ::<span class='error' title="no member named &apos;CondTrap&apos; in namespace &apos;llvm::SystemZ&apos;">CondTrap</span>));</td></tr>
<tr><th id="739">739</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</td></tr>
<tr><th id="740">740</th><td>      .addImm(CCValid).addImm(CCMask)</td></tr>
<tr><th id="741">741</th><td>      .addReg(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>, RegState::Implicit);</td></tr>
<tr><th id="742">742</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="743">743</th><td>  }</td></tr>
<tr><th id="744">744</th><td>  <b>if</b> (Opcode == SystemZ::<span class='error' title="no member named &apos;Return&apos; in namespace &apos;llvm::SystemZ&apos;">Return</span>) {</td></tr>
<tr><th id="745">745</th><td>    MI.setDesc(get(SystemZ::<span class='error' title="no member named &apos;CondReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CondReturn</span>));</td></tr>
<tr><th id="746">746</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</td></tr>
<tr><th id="747">747</th><td>      .addImm(CCValid).addImm(CCMask)</td></tr>
<tr><th id="748">748</th><td>      .addReg(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>, RegState::Implicit);</td></tr>
<tr><th id="749">749</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="750">750</th><td>  }</td></tr>
<tr><th id="751">751</th><td>  <b>if</b> (Opcode == SystemZ::<span class='error' title="no member named &apos;CallJG&apos; in namespace &apos;llvm::SystemZ&apos;">CallJG</span>) {</td></tr>
<tr><th id="752">752</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="184FirstOp" title='FirstOp' data-type='llvm::MachineOperand' data-ref="184FirstOp">FirstOp</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#48" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="753">753</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="185RegMask" title='RegMask' data-type='const uint32_t *' data-ref="185RegMask">RegMask</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="754">754</th><td>    <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="755">755</th><td>    <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="756">756</th><td>    MI.setDesc(get(SystemZ::<span class='error' title="no member named &apos;CallBRCL&apos; in namespace &apos;llvm::SystemZ&apos;">CallBRCL</span>));</td></tr>
<tr><th id="757">757</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</td></tr>
<tr><th id="758">758</th><td>        .addImm(CCValid)</td></tr>
<tr><th id="759">759</th><td>        .addImm(CCMask)</td></tr>
<tr><th id="760">760</th><td>        .add(FirstOp)</td></tr>
<tr><th id="761">761</th><td>        .addRegMask(RegMask)</td></tr>
<tr><th id="762">762</th><td>        .addReg(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>, RegState::Implicit);</td></tr>
<tr><th id="763">763</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="764">764</th><td>  }</td></tr>
<tr><th id="765">765</th><td>  <b>if</b> (Opcode == SystemZ::<span class='error' title="no member named &apos;CallBR&apos; in namespace &apos;llvm::SystemZ&apos;">CallBR</span>) {</td></tr>
<tr><th id="766">766</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col6 decl" id="186RegMask" title='RegMask' data-type='const uint32_t *' data-ref="186RegMask">RegMask</dfn> = <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="767">767</th><td>    <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="768">768</th><td>    MI.setDesc(get(SystemZ::<span class='error' title="no member named &apos;CallBCR&apos; in namespace &apos;llvm::SystemZ&apos;">CallBCR</span>));</td></tr>
<tr><th id="769">769</th><td>    MachineInstrBuilder(*MI.getParent()-&gt;getParent(), MI)</td></tr>
<tr><th id="770">770</th><td>      .addImm(CCValid).addImm(CCMask)</td></tr>
<tr><th id="771">771</th><td>      .addRegMask(RegMask)</td></tr>
<tr><th id="772">772</th><td>      .addReg(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>, RegState::Implicit);</td></tr>
<tr><th id="773">773</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="774">774</th><td>  }</td></tr>
<tr><th id="775">775</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="776">776</th><td>}</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::SystemZInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="187MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="187MBB">MBB</dfn>,</td></tr>
<tr><th id="779">779</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="188MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="188MBBI">MBBI</dfn>,</td></tr>
<tr><th id="780">780</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="189DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="189DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="190DestReg" title='DestReg' data-type='unsigned int' data-ref="190DestReg">DestReg</dfn>,</td></tr>
<tr><th id="781">781</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="191SrcReg" title='SrcReg' data-type='unsigned int' data-ref="191SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="192KillSrc" title='KillSrc' data-type='bool' data-ref="192KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="782">782</th><td>  <i>// Split 128-bit GPR moves into two 64-bit moves. Add implicit uses of the</i></td></tr>
<tr><th id="783">783</th><td><i>  // super register in case one of the subregs is undefined.</i></td></tr>
<tr><th id="784">784</th><td><i>  // This handles ADDR128 too.</i></td></tr>
<tr><th id="785">785</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR128BitRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="786">786</th><td>    copyPhysReg(MBB, MBBI, DL, RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(DestReg, SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>),</td></tr>
<tr><th id="787">787</th><td>                RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(SrcReg, SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>), KillSrc);</td></tr>
<tr><th id="788">788</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#188MBBI" title='MBBI' data-ref="188MBBI">MBBI</a>))</td></tr>
<tr><th id="789">789</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>);</td></tr>
<tr><th id="790">790</th><td>    copyPhysReg(MBB, MBBI, DL, RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(DestReg, SystemZ::<span class='error' title="no member named &apos;subreg_l64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l64</span>),</td></tr>
<tr><th id="791">791</th><td>                RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(SrcReg, SystemZ::<span class='error' title="no member named &apos;subreg_l64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l64</span>), KillSrc);</td></tr>
<tr><th id="792">792</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#188MBBI" title='MBBI' data-ref="188MBBI">MBBI</a>))</td></tr>
<tr><th id="793">793</th><td>      .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg">SrcReg</a>, (<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#192KillSrc" title='KillSrc' data-ref="192KillSrc">KillSrc</a>) | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit">Implicit</a>));</td></tr>
<tr><th id="794">794</th><td>    <b>return</b>;</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>.contains(DestReg, SrcReg)) {</td></tr>
<tr><th id="798">798</th><td>    emitGRX32Move(MBB, MBBI, DL, DestReg, SrcReg, SystemZ::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::SystemZ&apos;">LR</span>, <var>32</var>, KillSrc,</td></tr>
<tr><th id="799">799</th><td>                  <b>false</b>);</td></tr>
<tr><th id="800">800</th><td>    <b>return</b>;</td></tr>
<tr><th id="801">801</th><td>  }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <i>// Move 128-bit floating-point values between VR128 and FP128.</i></td></tr>
<tr><th id="804">804</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="805">805</th><td>      SystemZ::<span class='error' title="no member named &apos;FP128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP128BitRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="806">806</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="193SrcRegHi" title='SrcRegHi' data-type='unsigned int' data-ref="193SrcRegHi">SrcRegHi</dfn> =</td></tr>
<tr><th id="807">807</th><td>      RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getMatchingSuperReg</span>(RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(SrcReg, SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>),</td></tr>
<tr><th id="808">808</th><td>                             SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>, &amp;SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>);</td></tr>
<tr><th id="809">809</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="194SrcRegLo" title='SrcRegLo' data-type='unsigned int' data-ref="194SrcRegLo">SrcRegLo</dfn> =</td></tr>
<tr><th id="810">810</th><td>      RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getMatchingSuperReg</span>(RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(SrcReg, SystemZ::<span class='error' title="no member named &apos;subreg_l64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l64</span>),</td></tr>
<tr><th id="811">811</th><td>                             SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>, &amp;SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>    BuildMI(MBB, MBBI, DL, get(SystemZ::<span class='error' title="no member named &apos;VMRHG&apos; in namespace &apos;llvm::SystemZ&apos;">VMRHG</span>), DestReg)</td></tr>
<tr><th id="814">814</th><td>      .addReg(SrcRegHi, getKillRegState(KillSrc))</td></tr>
<tr><th id="815">815</th><td>      .addReg(SrcRegLo, getKillRegState(KillSrc));</td></tr>
<tr><th id="816">816</th><td>    <b>return</b>;</td></tr>
<tr><th id="817">817</th><td>  }</td></tr>
<tr><th id="818">818</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;FP128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP128BitRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="819">819</th><td>      SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>.contains(SrcReg)) {</td></tr>
<tr><th id="820">820</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195DestRegHi" title='DestRegHi' data-type='unsigned int' data-ref="195DestRegHi">DestRegHi</dfn> =</td></tr>
<tr><th id="821">821</th><td>      RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getMatchingSuperReg</span>(RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(DestReg, SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>),</td></tr>
<tr><th id="822">822</th><td>                             SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>, &amp;SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>);</td></tr>
<tr><th id="823">823</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="196DestRegLo" title='DestRegLo' data-type='unsigned int' data-ref="196DestRegLo">DestRegLo</dfn> =</td></tr>
<tr><th id="824">824</th><td>      RI.<span class='error' title="no member named &apos;getMatchingSuperReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getMatchingSuperReg</span>(RI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SystemZRegisterInfo&apos;">getSubReg</span>(DestReg, SystemZ::<span class='error' title="no member named &apos;subreg_l64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l64</span>),</td></tr>
<tr><th id="825">825</th><td>                             SystemZ::<span class='error' title="no member named &apos;subreg_h64&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h64</span>, &amp;SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>);</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td>    <b>if</b> (<a class="local col5 ref" href="#195DestRegHi" title='DestRegHi' data-ref="195DestRegHi">DestRegHi</a> != <a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg">SrcReg</a>)</td></tr>
<tr><th id="828">828</th><td>      <a class="member" href="#_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::SystemZInstrInfo::copyPhysReg' data-ref="_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</a>(<span class='refarg'><a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#188MBBI" title='MBBI' data-ref="188MBBI">MBBI</a>, <a class="local col9 ref" href="#189DL" title='DL' data-ref="189DL">DL</a>, <a class="local col5 ref" href="#195DestRegHi" title='DestRegHi' data-ref="195DestRegHi">DestRegHi</a>, <a class="local col1 ref" href="#191SrcReg" title='SrcReg' data-ref="191SrcReg">SrcReg</a>, <b>false</b>);</td></tr>
<tr><th id="829">829</th><td>    BuildMI(MBB, MBBI, DL, get(SystemZ::<span class='error' title="no member named &apos;VREPG&apos; in namespace &apos;llvm::SystemZ&apos;">VREPG</span>), DestRegLo)</td></tr>
<tr><th id="830">830</th><td>      .addReg(SrcReg, getKillRegState(KillSrc)).addImm(<var>1</var>);</td></tr>
<tr><th id="831">831</th><td>    <b>return</b>;</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td>  <i>// Move CC value from/to a GR32.</i></td></tr>
<tr><th id="835">835</th><td>  <b>if</b> (SrcReg == SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>) {</td></tr>
<tr><th id="836">836</th><td>    <em>auto</em> <dfn class="local col7 decl" id="197MIB" title='MIB' data-type='auto' data-ref="197MIB">MIB</dfn> = BuildMI(MBB, MBBI, DL, get(SystemZ::<span class='error' title="no member named &apos;IPM&apos; in namespace &apos;llvm::SystemZ&apos;">IPM</span>), DestReg);</td></tr>
<tr><th id="837">837</th><td>    <b>if</b> (<a class="local col2 ref" href="#192KillSrc" title='KillSrc' data-ref="192KillSrc">KillSrc</a>) {</td></tr>
<tr><th id="838">838</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="198MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="198MF">MF</dfn> = <a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="839">839</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="199TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="199TRI">TRI</dfn> = <a class="local col8 ref" href="#198MF" title='MF' data-ref="198MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="840">840</th><td>      MIB-&gt;addRegisterKilled(SrcReg, TRI);</td></tr>
<tr><th id="841">841</th><td>    }</td></tr>
<tr><th id="842">842</th><td>    <b>return</b>;</td></tr>
<tr><th id="843">843</th><td>  }</td></tr>
<tr><th id="844">844</th><td>  <b>if</b> (DestReg == SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>) {</td></tr>
<tr><th id="845">845</th><td>    BuildMI(MBB, MBBI, DL, get(SystemZ::<span class='error' title="no member named &apos;TMLH&apos; in namespace &apos;llvm::SystemZ&apos;">TMLH</span>))</td></tr>
<tr><th id="846">846</th><td>      .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="847">847</th><td>      .addImm(<var>3</var> &lt;&lt; (SystemZ::IPM_CC - <var>16</var>));</td></tr>
<tr><th id="848">848</th><td>    <b>return</b>;</td></tr>
<tr><th id="849">849</th><td>  }</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>// Everything else needs only one instruction.</i></td></tr>
<tr><th id="852">852</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="200Opcode" title='Opcode' data-type='unsigned int' data-ref="200Opcode">Opcode</dfn>;</td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR64BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="854">854</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LGR&apos; in namespace &apos;llvm::SystemZ&apos;">LGR</span>;</td></tr>
<tr><th id="855">855</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;FP32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP32BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="856">856</th><td>    <i>// For z13 we prefer LDR over LER to avoid partial register dependencies.</i></td></tr>
<tr><th id="857">857</th><td>    Opcode = STI.hasVector() ? SystemZ::<span class='error' title="no member named &apos;LDR32&apos; in namespace &apos;llvm::SystemZ&apos;">LDR32</span> : SystemZ::<span class='error' title="no member named &apos;LER&apos; in namespace &apos;llvm::SystemZ&apos;">LER</span>;</td></tr>
<tr><th id="858">858</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;FP64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP64BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="859">859</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LDR&apos; in namespace &apos;llvm::SystemZ&apos;">LDR</span>;</td></tr>
<tr><th id="860">860</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;FP128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP128BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="861">861</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LXR&apos; in namespace &apos;llvm::SystemZ&apos;">LXR</span>;</td></tr>
<tr><th id="862">862</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;VR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR32BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="863">863</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;VLR32&apos; in namespace &apos;llvm::SystemZ&apos;">VLR32</span>;</td></tr>
<tr><th id="864">864</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;VR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR64BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="865">865</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;VLR64&apos; in namespace &apos;llvm::SystemZ&apos;">VLR64</span>;</td></tr>
<tr><th id="866">866</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="867">867</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;VLR&apos; in namespace &apos;llvm::SystemZ&apos;">VLR</span>;</td></tr>
<tr><th id="868">868</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;AR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">AR32BitRegClass</span>.contains(DestReg, SrcReg))</td></tr>
<tr><th id="869">869</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;CPYA&apos; in namespace &apos;llvm::SystemZ&apos;">CPYA</span>;</td></tr>
<tr><th id="870">870</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;AR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">AR32BitRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="871">871</th><td>           SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="872">872</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;SAR&apos; in namespace &apos;llvm::SystemZ&apos;">SAR</span>;</td></tr>
<tr><th id="873">873</th><td>  <b>else</b> <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>.contains(DestReg) &amp;&amp;</td></tr>
<tr><th id="874">874</th><td>           SystemZ::<span class='error' title="no member named &apos;AR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">AR32BitRegClass</span>.contains(SrcReg))</td></tr>
<tr><th id="875">875</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;EAR&apos; in namespace &apos;llvm::SystemZ&apos;">EAR</span>;</td></tr>
<tr><th id="876">876</th><td>  <b>else</b></td></tr>
<tr><th id="877">877</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Impossible reg-to-reg copy&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 877)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  BuildMI(MBB, MBBI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), DestReg)</td></tr>
<tr><th id="880">880</th><td>    .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="881">881</th><td>}</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis14978313" title='llvm::SystemZInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis14978313">storeRegToStackSlot</dfn>(</td></tr>
<tr><th id="884">884</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="201MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="201MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="202MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="202MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="203SrcReg" title='SrcReg' data-type='unsigned int' data-ref="203SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="885">885</th><td>    <em>bool</em> <dfn class="local col4 decl" id="204isKill" title='isKill' data-type='bool' data-ref="204isKill">isKill</dfn>, <em>int</em> <dfn class="local col5 decl" id="205FrameIdx" title='FrameIdx' data-type='int' data-ref="205FrameIdx">FrameIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="206RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="206RC">RC</dfn>,</td></tr>
<tr><th id="886">886</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="207TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="207TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="887">887</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="208DL" title='DL' data-type='llvm::DebugLoc' data-ref="208DL">DL</dfn> = <a class="local col2 ref" href="#202MBBI" title='MBBI' data-ref="202MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#201MBB" title='MBB' data-ref="201MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#202MBBI" title='MBBI' data-ref="202MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <i>// Callers may expect a single instruction, so keep 128-bit moves</i></td></tr>
<tr><th id="890">890</th><td><i>  // together for now and lower them after register allocation.</i></td></tr>
<tr><th id="891">891</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="209LoadOpcode" title='LoadOpcode' data-type='unsigned int' data-ref="209LoadOpcode">LoadOpcode</dfn>, <dfn class="local col0 decl" id="210StoreOpcode" title='StoreOpcode' data-type='unsigned int' data-ref="210StoreOpcode">StoreOpcode</dfn>;</td></tr>
<tr><th id="892">892</th><td>  <a class="member" href="#_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_" title='llvm::SystemZInstrInfo::getLoadStoreOpcodes' data-ref="_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_">getLoadStoreOpcodes</a>(<a class="local col6 ref" href="#206RC" title='RC' data-ref="206RC">RC</a>, <span class='refarg'><a class="local col9 ref" href="#209LoadOpcode" title='LoadOpcode' data-ref="209LoadOpcode">LoadOpcode</a></span>, <span class='refarg'><a class="local col0 ref" href="#210StoreOpcode" title='StoreOpcode' data-ref="210StoreOpcode">StoreOpcode</a></span>);</td></tr>
<tr><th id="893">893</th><td>  addFrameReference(BuildMI(MBB, MBBI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(StoreOpcode))</td></tr>
<tr><th id="894">894</th><td>                        .addReg(SrcReg, getKillRegState(isKill)),</td></tr>
<tr><th id="895">895</th><td>                    FrameIdx);</td></tr>
<tr><th id="896">896</th><td>}</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis12866048" title='llvm::SystemZInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16SystemZInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis12866048">loadRegFromStackSlot</dfn>(</td></tr>
<tr><th id="899">899</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="211MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="211MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="212MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="212MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="213DestReg" title='DestReg' data-type='unsigned int' data-ref="213DestReg">DestReg</dfn>,</td></tr>
<tr><th id="900">900</th><td>    <em>int</em> <dfn class="local col4 decl" id="214FrameIdx" title='FrameIdx' data-type='int' data-ref="214FrameIdx">FrameIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="215RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="215RC">RC</dfn>,</td></tr>
<tr><th id="901">901</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="216TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="216TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="902">902</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="217DL" title='DL' data-type='llvm::DebugLoc' data-ref="217DL">DL</dfn> = <a class="local col2 ref" href="#212MBBI" title='MBBI' data-ref="212MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#211MBB" title='MBB' data-ref="211MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#212MBBI" title='MBBI' data-ref="212MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td>  <i>// Callers may expect a single instruction, so keep 128-bit moves</i></td></tr>
<tr><th id="905">905</th><td><i>  // together for now and lower them after register allocation.</i></td></tr>
<tr><th id="906">906</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="218LoadOpcode" title='LoadOpcode' data-type='unsigned int' data-ref="218LoadOpcode">LoadOpcode</dfn>, <dfn class="local col9 decl" id="219StoreOpcode" title='StoreOpcode' data-type='unsigned int' data-ref="219StoreOpcode">StoreOpcode</dfn>;</td></tr>
<tr><th id="907">907</th><td>  <a class="member" href="#_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_" title='llvm::SystemZInstrInfo::getLoadStoreOpcodes' data-ref="_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_">getLoadStoreOpcodes</a>(<a class="local col5 ref" href="#215RC" title='RC' data-ref="215RC">RC</a>, <span class='refarg'><a class="local col8 ref" href="#218LoadOpcode" title='LoadOpcode' data-ref="218LoadOpcode">LoadOpcode</a></span>, <span class='refarg'><a class="local col9 ref" href="#219StoreOpcode" title='StoreOpcode' data-ref="219StoreOpcode">StoreOpcode</a></span>);</td></tr>
<tr><th id="908">908</th><td>  addFrameReference(BuildMI(MBB, MBBI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoadOpcode), DestReg),</td></tr>
<tr><th id="909">909</th><td>                    FrameIdx);</td></tr>
<tr><th id="910">910</th><td>}</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><i  data-doc="_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj">// Return true if MI is a simple load or store with a 12-bit displacement</i></td></tr>
<tr><th id="913">913</th><td><i  data-doc="_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj">// and no index.  Flag is SimpleBDXLoad for loads and SimpleBDXStore for stores.</i></td></tr>
<tr><th id="914">914</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj" title='isSimpleBD12Move' data-type='bool isSimpleBD12Move(const llvm::MachineInstr * MI, unsigned int Flag)' data-ref="_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj">isSimpleBD12Move</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="220MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="220MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221Flag" title='Flag' data-type='unsigned int' data-ref="221Flag">Flag</dfn>) {</td></tr>
<tr><th id="915">915</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="222MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="222MCID">MCID</dfn> = <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="916">916</th><td>  <b>return</b> ((<a class="local col2 ref" href="#222MCID" title='MCID' data-ref="222MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <a class="local col1 ref" href="#221Flag" title='Flag' data-ref="221Flag">Flag</a>) &amp;&amp;</td></tr>
<tr><th id="917">917</th><td>          <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &amp;&amp;</td></tr>
<tr><th id="918">918</th><td>          <a class="local col0 ref" href="#220MI" title='MI' data-ref="220MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>);</td></tr>
<tr><th id="919">919</th><td>}</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><b>namespace</b> {</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::LogicOp" title='(anonymous namespace)::LogicOp' data-ref="(anonymousnamespace)::LogicOp">LogicOp</dfn> {</td></tr>
<tr><th id="924">924</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17LogicOpC1Ev" title='(anonymous namespace)::LogicOp::LogicOp' data-type='void (anonymous namespace)::LogicOp::LogicOp()' data-ref="_ZN12_GLOBAL__N_17LogicOpC1Ev">LogicOp</dfn>() = <b>default</b>;</td></tr>
<tr><th id="925">925</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17LogicOpC1Ejjj" title='(anonymous namespace)::LogicOp::LogicOp' data-type='void (anonymous namespace)::LogicOp::LogicOp(unsigned int regSize, unsigned int immLSB, unsigned int immSize)' data-ref="_ZN12_GLOBAL__N_17LogicOpC1Ejjj">LogicOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="223regSize" title='regSize' data-type='unsigned int' data-ref="223regSize">regSize</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="224immLSB" title='immLSB' data-type='unsigned int' data-ref="224immLSB">immLSB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="225immSize" title='immSize' data-type='unsigned int' data-ref="225immSize">immSize</dfn>)</td></tr>
<tr><th id="926">926</th><td>    : <a class="tu member" href="#(anonymousnamespace)::LogicOp::RegSize" title='(anonymous namespace)::LogicOp::RegSize' data-use='w' data-ref="(anonymousnamespace)::LogicOp::RegSize">RegSize</a>(<a class="local col3 ref" href="#223regSize" title='regSize' data-ref="223regSize">regSize</a>), <a class="tu member" href="#(anonymousnamespace)::LogicOp::ImmLSB" title='(anonymous namespace)::LogicOp::ImmLSB' data-use='w' data-ref="(anonymousnamespace)::LogicOp::ImmLSB">ImmLSB</a>(<a class="local col4 ref" href="#224immLSB" title='immLSB' data-ref="224immLSB">immLSB</a>), <a class="tu member" href="#(anonymousnamespace)::LogicOp::ImmSize" title='(anonymous namespace)::LogicOp::ImmSize' data-use='w' data-ref="(anonymousnamespace)::LogicOp::ImmSize">ImmSize</a>(<a class="local col5 ref" href="#225immSize" title='immSize' data-ref="225immSize">immSize</a>) {}</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td>  <b>explicit</b> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_17LogicOpcvbEv" title='(anonymous namespace)::LogicOp::operator bool' data-type='bool (anonymous namespace)::LogicOp::operator bool() const' data-ref="_ZNK12_GLOBAL__N_17LogicOpcvbEv"><b>operator</b> <em>bool</em></dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::LogicOp::RegSize" title='(anonymous namespace)::LogicOp::RegSize' data-use='r' data-ref="(anonymousnamespace)::LogicOp::RegSize">RegSize</a>; }</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::LogicOp::RegSize" title='(anonymous namespace)::LogicOp::RegSize' data-type='unsigned int' data-ref="(anonymousnamespace)::LogicOp::RegSize">RegSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="931">931</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::LogicOp::ImmLSB" title='(anonymous namespace)::LogicOp::ImmLSB' data-type='unsigned int' data-ref="(anonymousnamespace)::LogicOp::ImmLSB">ImmLSB</dfn> = <var>0</var>;</td></tr>
<tr><th id="932">932</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::LogicOp::ImmSize" title='(anonymous namespace)::LogicOp::ImmSize' data-type='unsigned int' data-ref="(anonymousnamespace)::LogicOp::ImmSize">ImmSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="933">933</th><td>};</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td><em>static</em> <a class="tu type" href="#(anonymousnamespace)::LogicOp" title='(anonymous namespace)::LogicOp' data-ref="(anonymousnamespace)::LogicOp">LogicOp</a> <dfn class="tu decl def" id="_ZL21interpretAndImmediatej" title='interpretAndImmediate' data-type='(anonymous namespace)::LogicOp interpretAndImmediate(unsigned int Opcode)' data-ref="_ZL21interpretAndImmediatej">interpretAndImmediate</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="226Opcode" title='Opcode' data-type='unsigned int' data-ref="226Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="938">938</th><td>  <b>switch</b> (<a class="local col6 ref" href="#226Opcode" title='Opcode' data-ref="226Opcode">Opcode</a>) {</td></tr>
<tr><th id="939">939</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NILMux&apos; in namespace &apos;llvm::SystemZ&apos;">NILMux</span>: <b>return</b> LogicOp(<var>32</var>,  <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="940">940</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIHMux&apos; in namespace &apos;llvm::SystemZ&apos;">NIHMux</span>: <b>return</b> LogicOp(<var>32</var>, <var>16</var>, <var>16</var>);</td></tr>
<tr><th id="941">941</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NILL64&apos; in namespace &apos;llvm::SystemZ&apos;">NILL64</span>: <b>return</b> LogicOp(<var>64</var>,  <var>0</var>, <var>16</var>);</td></tr>
<tr><th id="942">942</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NILH64&apos; in namespace &apos;llvm::SystemZ&apos;">NILH64</span>: <b>return</b> LogicOp(<var>64</var>, <var>16</var>, <var>16</var>);</td></tr>
<tr><th id="943">943</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIHL64&apos; in namespace &apos;llvm::SystemZ&apos;">NIHL64</span>: <b>return</b> LogicOp(<var>64</var>, <var>32</var>, <var>16</var>);</td></tr>
<tr><th id="944">944</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIHH64&apos; in namespace &apos;llvm::SystemZ&apos;">NIHH64</span>: <b>return</b> LogicOp(<var>64</var>, <var>48</var>, <var>16</var>);</td></tr>
<tr><th id="945">945</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIFMux&apos; in namespace &apos;llvm::SystemZ&apos;">NIFMux</span>: <b>return</b> LogicOp(<var>32</var>,  <var>0</var>, <var>32</var>);</td></tr>
<tr><th id="946">946</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NILF64&apos; in namespace &apos;llvm::SystemZ&apos;">NILF64</span>: <b>return</b> LogicOp(<var>64</var>,  <var>0</var>, <var>32</var>);</td></tr>
<tr><th id="947">947</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIHF64&apos; in namespace &apos;llvm::SystemZ&apos;">NIHF64</span>: <b>return</b> LogicOp(<var>64</var>, <var>32</var>, <var>32</var>);</td></tr>
<tr><th id="948">948</th><td>  <b>default</b>:              <b>return</b> <a class="tu type" href="#(anonymousnamespace)::LogicOp" title='(anonymous namespace)::LogicOp' data-ref="(anonymousnamespace)::LogicOp">LogicOp</a><a class="tu ref" href="#_ZN12_GLOBAL__N_17LogicOpC1Ev" title='(anonymous namespace)::LogicOp::LogicOp' data-use='c' data-ref="_ZN12_GLOBAL__N_17LogicOpC1Ev">(</a>);</td></tr>
<tr><th id="949">949</th><td>  }</td></tr>
<tr><th id="950">950</th><td>}</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14transferDeadCCPN4llvm12MachineInstrES1_" title='transferDeadCC' data-type='void transferDeadCC(llvm::MachineInstr * OldMI, llvm::MachineInstr * NewMI)' data-ref="_ZL14transferDeadCCPN4llvm12MachineInstrES1_">transferDeadCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="227OldMI" title='OldMI' data-type='llvm::MachineInstr *' data-ref="227OldMI">OldMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="228NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="228NewMI">NewMI</dfn>) {</td></tr>
<tr><th id="953">953</th><td>  <b>if</b> (OldMI-&gt;registerDefIsDead(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>)) {</td></tr>
<tr><th id="954">954</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="229CCDef" title='CCDef' data-type='llvm::MachineOperand *' data-ref="229CCDef">CCDef</dfn> = NewMI-&gt;findRegisterDefOperand(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>);</td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (<a class="local col9 ref" href="#229CCDef" title='CCDef' data-ref="229CCDef">CCDef</a> != <b>nullptr</b>)</td></tr>
<tr><th id="956">956</th><td>      <a class="local col9 ref" href="#229CCDef" title='CCDef' data-ref="229CCDef">CCDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td>}</td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN14927464" title='llvm::SystemZInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm16SystemZInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERN14927464">convertToThreeAddress</dfn>(</td></tr>
<tr><th id="961">961</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="230MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="230MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="231MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="231MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col2 decl" id="232LV" title='LV' data-type='llvm::LiveVariables *' data-ref="232LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="962">962</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="233MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="233MBB">MBB</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i>// Try to convert an AND into an RISBG-type instruction.</i></td></tr>
<tr><th id="965">965</th><td><i>  // TODO: It might be beneficial to select RISBG and shorten to AND instead.</i></td></tr>
<tr><th id="966">966</th><td>  <b>if</b> (<a class="tu type" href="#(anonymousnamespace)::LogicOp" title='(anonymous namespace)::LogicOp' data-ref="(anonymousnamespace)::LogicOp">LogicOp</a> <a class="tu ref fake" href="#_ZNK12_GLOBAL__N_17LogicOpcvbEv" title='(anonymous namespace)::LogicOp::operator bool' data-use='c' data-ref="_ZNK12_GLOBAL__N_17LogicOpcvbEv"></a><dfn class="local col4 decl" id="234And" title='And' data-type='(anonymous namespace)::LogicOp' data-ref="234And"><a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a></dfn> = <a class="tu ref" href="#_ZL21interpretAndImmediatej" title='interpretAndImmediate' data-use='c' data-ref="_ZL21interpretAndImmediatej">interpretAndImmediate</a>(<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="967">967</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="235Imm" title='Imm' data-type='uint64_t' data-ref="235Imm">Imm</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;&lt; <a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a>.<a class="tu ref" href="#(anonymousnamespace)::LogicOp::ImmLSB" title='(anonymous namespace)::LogicOp::ImmLSB' data-use='r' data-ref="(anonymousnamespace)::LogicOp::ImmLSB">ImmLSB</a>;</td></tr>
<tr><th id="968">968</th><td>    <i>// AND IMMEDIATE leaves the other bits of the register unchanged.</i></td></tr>
<tr><th id="969">969</th><td>    <a class="local col5 ref" href="#235Imm" title='Imm' data-ref="235Imm">Imm</a> |= <a class="tu ref" href="#_ZL7allOnesj" title='allOnes' data-use='c' data-ref="_ZL7allOnesj">allOnes</a>(<a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a>.<a class="tu ref" href="#(anonymousnamespace)::LogicOp::RegSize" title='(anonymous namespace)::LogicOp::RegSize' data-use='r' data-ref="(anonymousnamespace)::LogicOp::RegSize">RegSize</a>) &amp; ~(<a class="tu ref" href="#_ZL7allOnesj" title='allOnes' data-use='c' data-ref="_ZL7allOnesj">allOnes</a>(<a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a>.<a class="tu ref" href="#(anonymousnamespace)::LogicOp::ImmSize" title='(anonymous namespace)::LogicOp::ImmSize' data-use='r' data-ref="(anonymousnamespace)::LogicOp::ImmSize">ImmSize</a>) &lt;&lt; <a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a>.<a class="tu ref" href="#(anonymousnamespace)::LogicOp::ImmLSB" title='(anonymous namespace)::LogicOp::ImmLSB' data-use='r' data-ref="(anonymousnamespace)::LogicOp::ImmLSB">ImmLSB</a>);</td></tr>
<tr><th id="970">970</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="236Start" title='Start' data-type='unsigned int' data-ref="236Start">Start</dfn>, <dfn class="local col7 decl" id="237End" title='End' data-type='unsigned int' data-ref="237End">End</dfn>;</td></tr>
<tr><th id="971">971</th><td>    <b>if</b> (<a class="member" href="#_ZNK4llvm16SystemZInstrInfo11isRxSBGMaskEmjRjS1_" title='llvm::SystemZInstrInfo::isRxSBGMask' data-ref="_ZNK4llvm16SystemZInstrInfo11isRxSBGMaskEmjRjS1_">isRxSBGMask</a>(<a class="local col5 ref" href="#235Imm" title='Imm' data-ref="235Imm">Imm</a>, <a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a>.<a class="tu ref" href="#(anonymousnamespace)::LogicOp::RegSize" title='(anonymous namespace)::LogicOp::RegSize' data-use='r' data-ref="(anonymousnamespace)::LogicOp::RegSize">RegSize</a>, <span class='refarg'><a class="local col6 ref" href="#236Start" title='Start' data-ref="236Start">Start</a></span>, <span class='refarg'><a class="local col7 ref" href="#237End" title='End' data-ref="237End">End</a></span>)) {</td></tr>
<tr><th id="972">972</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="238NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="238NewOpcode">NewOpcode</dfn>;</td></tr>
<tr><th id="973">973</th><td>      <b>if</b> (<a class="local col4 ref" href="#234And" title='And' data-ref="234And">And</a>.<a class="tu ref" href="#(anonymousnamespace)::LogicOp::RegSize" title='(anonymous namespace)::LogicOp::RegSize' data-use='r' data-ref="(anonymousnamespace)::LogicOp::RegSize">RegSize</a> == <var>64</var>) {</td></tr>
<tr><th id="974">974</th><td>        NewOpcode = SystemZ::<span class='error' title="no member named &apos;RISBG&apos; in namespace &apos;llvm::SystemZ&apos;">RISBG</span>;</td></tr>
<tr><th id="975">975</th><td>        <i>// Prefer RISBGN if available, since it does not clobber CC.</i></td></tr>
<tr><th id="976">976</th><td>        <b>if</b> (STI.hasMiscellaneousExtensions())</td></tr>
<tr><th id="977">977</th><td>          NewOpcode = SystemZ::<span class='error' title="no member named &apos;RISBGN&apos; in namespace &apos;llvm::SystemZ&apos;">RISBGN</span>;</td></tr>
<tr><th id="978">978</th><td>      } <b>else</b> {</td></tr>
<tr><th id="979">979</th><td>        NewOpcode = SystemZ::<span class='error' title="no member named &apos;RISBMux&apos; in namespace &apos;llvm::SystemZ&apos;">RISBMux</span>;</td></tr>
<tr><th id="980">980</th><td>        <a class="local col6 ref" href="#236Start" title='Start' data-ref="236Start">Start</a> &amp;= <var>31</var>;</td></tr>
<tr><th id="981">981</th><td>        <a class="local col7 ref" href="#237End" title='End' data-ref="237End">End</a> &amp;= <var>31</var>;</td></tr>
<tr><th id="982">982</th><td>      }</td></tr>
<tr><th id="983">983</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="239Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="239Dest">Dest</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="984">984</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="240Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="240Src">Src</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="985">985</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="241MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="241MIB">MIB</dfn> =</td></tr>
<tr><th id="986">986</th><td>          BuildMI(*MBB, MI, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(NewOpcode))</td></tr>
<tr><th id="987">987</th><td>              .add(Dest)</td></tr>
<tr><th id="988">988</th><td>              .addReg(<var>0</var>)</td></tr>
<tr><th id="989">989</th><td>              .addReg(Src.getReg(), getKillRegState(Src.isKill()),</td></tr>
<tr><th id="990">990</th><td>                      Src.getSubReg())</td></tr>
<tr><th id="991">991</th><td>              .addImm(Start)</td></tr>
<tr><th id="992">992</th><td>              .addImm(End + <var>128</var>)</td></tr>
<tr><th id="993">993</th><td>              .addImm(<var>0</var>);</td></tr>
<tr><th id="994">994</th><td>      <b>if</b> (<a class="local col2 ref" href="#232LV" title='LV' data-ref="232LV">LV</a>) {</td></tr>
<tr><th id="995">995</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="242NumOps" title='NumOps' data-type='unsigned int' data-ref="242NumOps">NumOps</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="996">996</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="243I" title='I' data-type='unsigned int' data-ref="243I">I</dfn> = <var>1</var>; <a class="local col3 ref" href="#243I" title='I' data-ref="243I">I</a> &lt; <a class="local col2 ref" href="#242NumOps" title='NumOps' data-ref="242NumOps">NumOps</a>; ++<a class="local col3 ref" href="#243I" title='I' data-ref="243I">I</a>) {</td></tr>
<tr><th id="997">997</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="244Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="244Op">Op</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243I" title='I' data-ref="243I">I</a>);</td></tr>
<tr><th id="998">998</th><td>          <b>if</b> (<a class="local col4 ref" href="#244Op" title='Op' data-ref="244Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#244Op" title='Op' data-ref="244Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="999">999</th><td>            <a class="local col2 ref" href="#232LV" title='LV' data-ref="232LV">LV</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionEjRNS_12MachineInstrES2_">replaceKillInstruction</a>(<a class="local col4 ref" href="#244Op" title='Op' data-ref="244Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a></span>, <span class='refarg'>*<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#241MIB" title='MIB' data-ref="241MIB">MIB</a></span>);</td></tr>
<tr><th id="1000">1000</th><td>        }</td></tr>
<tr><th id="1001">1001</th><td>      }</td></tr>
<tr><th id="1002">1002</th><td>      <a class="tu ref" href="#_ZL14transferDeadCCPN4llvm12MachineInstrES1_" title='transferDeadCC' data-use='c' data-ref="_ZL14transferDeadCCPN4llvm12MachineInstrES1_">transferDeadCC</a>(&amp;<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI">MI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#241MIB" title='MIB' data-ref="241MIB">MIB</a>);</td></tr>
<tr><th id="1003">1003</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#241MIB" title='MIB' data-ref="241MIB">MIB</a>;</td></tr>
<tr><th id="1004">1004</th><td>    }</td></tr>
<tr><th id="1005">1005</th><td>  }</td></tr>
<tr><th id="1006">1006</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1007">1007</th><td>}</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259" title='llvm::SystemZInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi15416259">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="1010">1010</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="245MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="245MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="246MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="246MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="247Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="247Ops">Ops</dfn>,</td></tr>
<tr><th id="1011">1011</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="248InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="248InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col9 decl" id="249FrameIndex" title='FrameIndex' data-type='int' data-ref="249FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="1012">1012</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col0 decl" id="250LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="250LIS">LIS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col1 decl" id="251VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="251VRM">VRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="1013">1013</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="252TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="252TRI">TRI</dfn> = <a class="local col5 ref" href="#245MF" title='MF' data-ref="245MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1014">1014</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="253MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="253MFI">MFI</dfn> = <a class="local col5 ref" href="#245MF" title='MF' data-ref="245MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1015">1015</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254Size" title='Size' data-type='unsigned int' data-ref="254Size">Size</dfn> = <a class="local col3 ref" href="#253MFI" title='MFI' data-ref="253MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col9 ref" href="#249FrameIndex" title='FrameIndex' data-ref="249FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="1016">1016</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="255Opcode" title='Opcode' data-type='unsigned int' data-ref="255Opcode">Opcode</dfn> = <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <b>if</b> (<a class="local col7 ref" href="#247Ops" title='Ops' data-ref="247Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <a class="local col7 ref" href="#247Ops" title='Ops' data-ref="247Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> &amp;&amp; <a class="local col7 ref" href="#247Ops" title='Ops' data-ref="247Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> == <var>1</var>) {</td></tr>
<tr><th id="1019">1019</th><td>    <b>if</b> (LIS != <b>nullptr</b> &amp;&amp; (Opcode == SystemZ::<span class='error' title="no member named &apos;LA&apos; in namespace &apos;llvm::SystemZ&apos;">LA</span> || Opcode == SystemZ::<span class='error' title="no member named &apos;LAY&apos; in namespace &apos;llvm::SystemZ&apos;">LAY</span>) &amp;&amp;</td></tr>
<tr><th id="1020">1020</th><td>        isInt&lt;<var>8</var>&gt;(MI.getOperand(<var>2</var>).getImm()) &amp;&amp; !MI.getOperand(<var>3</var>).getReg()) {</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>      <i>// Check CC liveness, since new instruction introduces a dead</i></td></tr>
<tr><th id="1023">1023</th><td><i>      // def of CC.</i></td></tr>
<tr><th id="1024">1024</th><td>      <a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col6 decl" id="256CCUnit" title='CCUnit' data-type='llvm::MCRegUnitIterator' data-ref="256CCUnit">CCUnit</dfn>(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>, TRI);</td></tr>
<tr><th id="1025">1025</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="257CCLiveRange" title='CCLiveRange' data-type='llvm::LiveRange &amp;' data-ref="257CCLiveRange">CCLiveRange</dfn> = <a class="local col0 ref" href="#250LIS" title='LIS' data-ref="250LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#256CCUnit" title='CCUnit' data-ref="256CCUnit">CCUnit</a>);</td></tr>
<tr><th id="1026">1026</th><td>      <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#256CCUnit" title='CCUnit' data-ref="256CCUnit">CCUnit</a>;</td></tr>
<tr><th id="1027">1027</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!CCUnit.isValid() &amp;&amp; &quot;CC only has one reg unit.&quot;) ? void (0) : __assert_fail (&quot;!CCUnit.isValid() &amp;&amp; \&quot;CC only has one reg unit.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1027, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#256CCUnit" title='CCUnit' data-ref="256CCUnit">CCUnit</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>() &amp;&amp; <q>"CC only has one reg unit."</q>);</td></tr>
<tr><th id="1028">1028</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="258MISlot" title='MISlot' data-type='llvm::SlotIndex' data-ref="258MISlot">MISlot</dfn> =</td></tr>
<tr><th id="1029">1029</th><td>          <a class="local col0 ref" href="#250LIS" title='LIS' data-ref="250LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getSlotIndexesEv" title='llvm::LiveIntervals::getSlotIndexes' data-ref="_ZNK4llvm13LiveIntervals14getSlotIndexesEv">getSlotIndexes</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes19getInstructionIndexERKNS_12MachineInstrE" title='llvm::SlotIndexes::getInstructionIndex' data-ref="_ZNK4llvm11SlotIndexes19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>).<a class="ref" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1030">1030</th><td>      <b>if</b> (!<a class="local col7 ref" href="#257CCLiveRange" title='CCLiveRange' data-ref="257CCLiveRange">CCLiveRange</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#258MISlot" title='MISlot' data-ref="258MISlot">MISlot</a>)) {</td></tr>
<tr><th id="1031">1031</th><td>        <i>// LA(Y) %reg, CONST(%reg) -&gt; AGSI %mem, CONST</i></td></tr>
<tr><th id="1032">1032</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="259BuiltMI" title='BuiltMI' data-type='llvm::MachineInstr *' data-ref="259BuiltMI">BuiltMI</dfn> = BuildMI(*InsertPt-&gt;getParent(), InsertPt,</td></tr>
<tr><th id="1033">1033</th><td>                                        MI.getDebugLoc(), get(SystemZ::<span class='error' title="no member named &apos;AGSI&apos; in namespace &apos;llvm::SystemZ&apos;">AGSI</span>))</td></tr>
<tr><th id="1034">1034</th><td>                                    .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1035">1035</th><td>                                    .addImm(<var>0</var>)</td></tr>
<tr><th id="1036">1036</th><td>                                    .addImm(MI.getOperand(<var>2</var>).getImm());</td></tr>
<tr><th id="1037">1037</th><td>        BuiltMI-&gt;findRegisterDefOperand(SystemZ::<span class='error' title="no member named &apos;CC&apos; in namespace &apos;llvm::SystemZ&apos;">CC</span>)-&gt;setIsDead(<b>true</b>);</td></tr>
<tr><th id="1038">1038</th><td>        <a class="local col7 ref" href="#257CCLiveRange" title='CCLiveRange' data-ref="257CCLiveRange">CCLiveRange</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE" title='llvm::LiveRange::createDeadDef' data-ref="_ZN4llvm9LiveRange13createDeadDefENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEE">createDeadDef</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#258MISlot" title='MISlot' data-ref="258MISlot">MISlot</a>, <span class='refarg'><a class="local col0 ref" href="#250LIS" title='LIS' data-ref="250LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1039">1039</th><td>        <b>return</b> <a class="local col9 ref" href="#259BuiltMI" title='BuiltMI' data-ref="259BuiltMI">BuiltMI</a>;</td></tr>
<tr><th id="1040">1040</th><td>      }</td></tr>
<tr><th id="1041">1041</th><td>    }</td></tr>
<tr><th id="1042">1042</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1043">1043</th><td>  }</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <i>// All other cases require a single operand.</i></td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (<a class="local col7 ref" href="#247Ops" title='Ops' data-ref="247Ops">Ops</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="1047">1047</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260OpNum" title='OpNum' data-type='unsigned int' data-ref="260OpNum">OpNum</dfn> = <a class="local col7 ref" href="#247Ops" title='Ops' data-ref="247Ops">Ops</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1050">1050</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Size * 8 == TRI-&gt;getRegSizeInBits(*MF.getRegInfo() .getRegClass(MI.getOperand(OpNum).getReg())) &amp;&amp; &quot;Invalid size combination&quot;) ? void (0) : __assert_fail (&quot;Size * 8 == TRI-&gt;getRegSizeInBits(*MF.getRegInfo() .getRegClass(MI.getOperand(OpNum).getReg())) &amp;&amp; \&quot;Invalid size combination\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1053, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#254Size" title='Size' data-ref="254Size">Size</a> * <var>8</var> ==</td></tr>
<tr><th id="1051">1051</th><td>           <a class="local col2 ref" href="#252TRI" title='TRI' data-ref="252TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col5 ref" href="#245MF" title='MF' data-ref="245MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>()</td></tr>
<tr><th id="1052">1052</th><td>                               .<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) &amp;&amp;</td></tr>
<tr><th id="1053">1053</th><td>         <q>"Invalid size combination"</q>);</td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> ((Opcode == SystemZ::<span class='error' title="no member named &apos;AHI&apos; in namespace &apos;llvm::SystemZ&apos;">AHI</span> || Opcode == SystemZ::<span class='error' title="no member named &apos;AGHI&apos; in namespace &apos;llvm::SystemZ&apos;">AGHI</span>) &amp;&amp; OpNum == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1056">1056</th><td>      isInt&lt;<var>8</var>&gt;(MI.getOperand(<var>2</var>).getImm())) {</td></tr>
<tr><th id="1057">1057</th><td>    <i>// A(G)HI %reg, CONST -&gt; A(G)SI %mem, CONST</i></td></tr>
<tr><th id="1058">1058</th><td>    Opcode = (Opcode == SystemZ::<span class='error' title="no member named &apos;AHI&apos; in namespace &apos;llvm::SystemZ&apos;">AHI</span> ? SystemZ::<span class='error' title="no member named &apos;ASI&apos; in namespace &apos;llvm::SystemZ&apos;">ASI</span> : SystemZ::<span class='error' title="no member named &apos;AGSI&apos; in namespace &apos;llvm::SystemZ&apos;">AGSI</span>);</td></tr>
<tr><th id="1059">1059</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="261BuiltMI" title='BuiltMI' data-type='llvm::MachineInstr *' data-ref="261BuiltMI">BuiltMI</dfn> =</td></tr>
<tr><th id="1060">1060</th><td>        BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1061">1061</th><td>            .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1062">1062</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1063">1063</th><td>            .addImm(MI.getOperand(<var>2</var>).getImm());</td></tr>
<tr><th id="1064">1064</th><td>    <a class="tu ref" href="#_ZL14transferDeadCCPN4llvm12MachineInstrES1_" title='transferDeadCC' data-use='c' data-ref="_ZL14transferDeadCCPN4llvm12MachineInstrES1_">transferDeadCC</a>(&amp;<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>, <a class="local col1 ref" href="#261BuiltMI" title='BuiltMI' data-ref="261BuiltMI">BuiltMI</a>);</td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <a class="local col1 ref" href="#261BuiltMI" title='BuiltMI' data-ref="261BuiltMI">BuiltMI</a>;</td></tr>
<tr><th id="1066">1066</th><td>  }</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>  <b>if</b> ((Opcode == SystemZ::<span class='error' title="no member named &apos;ALFI&apos; in namespace &apos;llvm::SystemZ&apos;">ALFI</span> &amp;&amp; OpNum == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1069">1069</th><td>       isInt&lt;<var>8</var>&gt;((int32_t)MI.getOperand(<var>2</var>).getImm())) ||</td></tr>
<tr><th id="1070">1070</th><td>      (Opcode == SystemZ::<span class='error' title="no member named &apos;ALGFI&apos; in namespace &apos;llvm::SystemZ&apos;">ALGFI</span> &amp;&amp; OpNum == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1071">1071</th><td>       isInt&lt;<var>8</var>&gt;((int64_t)MI.getOperand(<var>2</var>).getImm()))) {</td></tr>
<tr><th id="1072">1072</th><td>    <i>// AL(G)FI %reg, CONST -&gt; AL(G)SI %mem, CONST</i></td></tr>
<tr><th id="1073">1073</th><td>    Opcode = (Opcode == SystemZ::<span class='error' title="no member named &apos;ALFI&apos; in namespace &apos;llvm::SystemZ&apos;">ALFI</span> ? SystemZ::<span class='error' title="no member named &apos;ALSI&apos; in namespace &apos;llvm::SystemZ&apos;">ALSI</span> : SystemZ::<span class='error' title="no member named &apos;ALGSI&apos; in namespace &apos;llvm::SystemZ&apos;">ALGSI</span>);</td></tr>
<tr><th id="1074">1074</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="262BuiltMI" title='BuiltMI' data-type='llvm::MachineInstr *' data-ref="262BuiltMI">BuiltMI</dfn> =</td></tr>
<tr><th id="1075">1075</th><td>        BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1076">1076</th><td>            .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1077">1077</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1078">1078</th><td>            .addImm((int8_t)MI.getOperand(<var>2</var>).getImm());</td></tr>
<tr><th id="1079">1079</th><td>    <a class="tu ref" href="#_ZL14transferDeadCCPN4llvm12MachineInstrES1_" title='transferDeadCC' data-use='c' data-ref="_ZL14transferDeadCCPN4llvm12MachineInstrES1_">transferDeadCC</a>(&amp;<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>, <a class="local col2 ref" href="#262BuiltMI" title='BuiltMI' data-ref="262BuiltMI">BuiltMI</a>);</td></tr>
<tr><th id="1080">1080</th><td>    <b>return</b> <a class="local col2 ref" href="#262BuiltMI" title='BuiltMI' data-ref="262BuiltMI">BuiltMI</a>;</td></tr>
<tr><th id="1081">1081</th><td>  }</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>  <b>if</b> ((Opcode == SystemZ::<span class='error' title="no member named &apos;SLFI&apos; in namespace &apos;llvm::SystemZ&apos;">SLFI</span> &amp;&amp; OpNum == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1084">1084</th><td>       isInt&lt;<var>8</var>&gt;((int32_t)-MI.getOperand(<var>2</var>).getImm())) ||</td></tr>
<tr><th id="1085">1085</th><td>      (Opcode == SystemZ::<span class='error' title="no member named &apos;SLGFI&apos; in namespace &apos;llvm::SystemZ&apos;">SLGFI</span> &amp;&amp; OpNum == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1086">1086</th><td>       isInt&lt;<var>8</var>&gt;((int64_t)-MI.getOperand(<var>2</var>).getImm()))) {</td></tr>
<tr><th id="1087">1087</th><td>    <i>// SL(G)FI %reg, CONST -&gt; AL(G)SI %mem, -CONST</i></td></tr>
<tr><th id="1088">1088</th><td>    Opcode = (Opcode == SystemZ::<span class='error' title="no member named &apos;SLFI&apos; in namespace &apos;llvm::SystemZ&apos;">SLFI</span> ? SystemZ::<span class='error' title="no member named &apos;ALSI&apos; in namespace &apos;llvm::SystemZ&apos;">ALSI</span> : SystemZ::<span class='error' title="no member named &apos;ALGSI&apos; in namespace &apos;llvm::SystemZ&apos;">ALGSI</span>);</td></tr>
<tr><th id="1089">1089</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="263BuiltMI" title='BuiltMI' data-type='llvm::MachineInstr *' data-ref="263BuiltMI">BuiltMI</dfn> =</td></tr>
<tr><th id="1090">1090</th><td>        BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode))</td></tr>
<tr><th id="1091">1091</th><td>            .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1092">1092</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1093">1093</th><td>            .addImm((int8_t)-MI.getOperand(<var>2</var>).getImm());</td></tr>
<tr><th id="1094">1094</th><td>    <a class="tu ref" href="#_ZL14transferDeadCCPN4llvm12MachineInstrES1_" title='transferDeadCC' data-use='c' data-ref="_ZL14transferDeadCCPN4llvm12MachineInstrES1_">transferDeadCC</a>(&amp;<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>, <a class="local col3 ref" href="#263BuiltMI" title='BuiltMI' data-ref="263BuiltMI">BuiltMI</a>);</td></tr>
<tr><th id="1095">1095</th><td>    <b>return</b> <a class="local col3 ref" href="#263BuiltMI" title='BuiltMI' data-ref="263BuiltMI">BuiltMI</a>;</td></tr>
<tr><th id="1096">1096</th><td>  }</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>  <b>if</b> (Opcode == SystemZ::<span class='error' title="no member named &apos;LGDR&apos; in namespace &apos;llvm::SystemZ&apos;">LGDR</span> || Opcode == SystemZ::<span class='error' title="no member named &apos;LDGR&apos; in namespace &apos;llvm::SystemZ&apos;">LDGR</span>) {</td></tr>
<tr><th id="1099">1099</th><td>    <em>bool</em> <dfn class="local col4 decl" id="264Op0IsGPR" title='Op0IsGPR' data-type='bool' data-ref="264Op0IsGPR">Op0IsGPR</dfn> = (Opcode == SystemZ::<span class='error' title="no member named &apos;LGDR&apos; in namespace &apos;llvm::SystemZ&apos;">LGDR</span>);</td></tr>
<tr><th id="1100">1100</th><td>    <em>bool</em> <dfn class="local col5 decl" id="265Op1IsGPR" title='Op1IsGPR' data-type='bool' data-ref="265Op1IsGPR">Op1IsGPR</dfn> = (Opcode == SystemZ::<span class='error' title="no member named &apos;LDGR&apos; in namespace &apos;llvm::SystemZ&apos;">LDGR</span>);</td></tr>
<tr><th id="1101">1101</th><td>    <i>// If we're spilling the destination of an LDGR or LGDR, store the</i></td></tr>
<tr><th id="1102">1102</th><td><i>    // source register instead.</i></td></tr>
<tr><th id="1103">1103</th><td>    <b>if</b> (<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <var>0</var>) {</td></tr>
<tr><th id="1104">1104</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="266StoreOpcode" title='StoreOpcode' data-type='unsigned int' data-ref="266StoreOpcode">StoreOpcode</dfn> = Op1IsGPR ? SystemZ::<span class='error' title="no member named &apos;STG&apos; in namespace &apos;llvm::SystemZ&apos;">STG</span> : SystemZ::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::SystemZ&apos;">STD</span>;</td></tr>
<tr><th id="1105">1105</th><td>      <b>return</b> BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</td></tr>
<tr><th id="1106">1106</th><td>                     <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(StoreOpcode))</td></tr>
<tr><th id="1107">1107</th><td>          .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1108">1108</th><td>          .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1109">1109</th><td>          .addImm(<var>0</var>)</td></tr>
<tr><th id="1110">1110</th><td>          .addReg(<var>0</var>);</td></tr>
<tr><th id="1111">1111</th><td>    }</td></tr>
<tr><th id="1112">1112</th><td>    <i>// If we're spilling the source of an LDGR or LGDR, load the</i></td></tr>
<tr><th id="1113">1113</th><td><i>    // destination register instead.</i></td></tr>
<tr><th id="1114">1114</th><td>    <b>if</b> (<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <var>1</var>) {</td></tr>
<tr><th id="1115">1115</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="267LoadOpcode" title='LoadOpcode' data-type='unsigned int' data-ref="267LoadOpcode">LoadOpcode</dfn> = Op0IsGPR ? SystemZ::<span class='error' title="no member named &apos;LG&apos; in namespace &apos;llvm::SystemZ&apos;">LG</span> : SystemZ::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::SystemZ&apos;">LD</span>;</td></tr>
<tr><th id="1116">1116</th><td>      <b>return</b> BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</td></tr>
<tr><th id="1117">1117</th><td>                     <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(LoadOpcode))</td></tr>
<tr><th id="1118">1118</th><td>        .add(MI.getOperand(<var>0</var>))</td></tr>
<tr><th id="1119">1119</th><td>        .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1120">1120</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1121">1121</th><td>        .addReg(<var>0</var>);</td></tr>
<tr><th id="1122">1122</th><td>    }</td></tr>
<tr><th id="1123">1123</th><td>  }</td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td>  <i>// Look for cases where the source of a simple store or the destination</i></td></tr>
<tr><th id="1126">1126</th><td><i>  // of a simple load is being spilled.  Try to use MVC instead.</i></td></tr>
<tr><th id="1127">1127</th><td><i>  //</i></td></tr>
<tr><th id="1128">1128</th><td><i>  // Although MVC is in practice a fast choice in these cases, it is still</i></td></tr>
<tr><th id="1129">1129</th><td><i>  // logically a bytewise copy.  This means that we cannot use it if the</i></td></tr>
<tr><th id="1130">1130</th><td><i>  // load or store is volatile.  We also wouldn't be able to use MVC if</i></td></tr>
<tr><th id="1131">1131</th><td><i>  // the two memories partially overlap, but that case cannot occur here,</i></td></tr>
<tr><th id="1132">1132</th><td><i>  // because we know that one of the memories is a full frame index.</i></td></tr>
<tr><th id="1133">1133</th><td><i>  //</i></td></tr>
<tr><th id="1134">1134</th><td><i>  // For performance reasons, we also want to avoid using MVC if the addresses</i></td></tr>
<tr><th id="1135">1135</th><td><i>  // might be equal.  We don't worry about that case here, because spill slot</i></td></tr>
<tr><th id="1136">1136</th><td><i>  // coloring happens later, and because we have special code to remove</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // MVCs that turn out to be redundant.</i></td></tr>
<tr><th id="1138">1138</th><td>  <b>if</b> (<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <var>0</var> &amp;&amp; <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()) {</td></tr>
<tr><th id="1139">1139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="268MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="268MMO">MMO</dfn> = *<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1140">1140</th><td>    <b>if</b> (<a class="local col8 ref" href="#268MMO" title='MMO' data-ref="268MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() == <a class="local col4 ref" href="#254Size" title='Size' data-ref="254Size">Size</a> &amp;&amp; !<a class="local col8 ref" href="#268MMO" title='MMO' data-ref="268MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() &amp;&amp; !<a class="local col8 ref" href="#268MMO" title='MMO' data-ref="268MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="1141">1141</th><td>      <i>// Handle conversion of loads.</i></td></tr>
<tr><th id="1142">1142</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj" title='isSimpleBD12Move' data-use='c' data-ref="_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj">isSimpleBD12Move</a>(&amp;<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>, <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::SimpleBDXLoad" title='llvm::SystemZII::SimpleBDXLoad' data-ref="llvm::SystemZII::SimpleBDXLoad">SimpleBDXLoad</a>)) {</td></tr>
<tr><th id="1143">1143</th><td>        <b>return</b> BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</td></tr>
<tr><th id="1144">1144</th><td>                       get(SystemZ::<span class='error' title="no member named &apos;MVC&apos; in namespace &apos;llvm::SystemZ&apos;">MVC</span>))</td></tr>
<tr><th id="1145">1145</th><td>            .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1146">1146</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1147">1147</th><td>            .addImm(Size)</td></tr>
<tr><th id="1148">1148</th><td>            .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1149">1149</th><td>            .addImm(MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="1150">1150</th><td>            .addMemOperand(MMO);</td></tr>
<tr><th id="1151">1151</th><td>      }</td></tr>
<tr><th id="1152">1152</th><td>      <i>// Handle conversion of stores.</i></td></tr>
<tr><th id="1153">1153</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj" title='isSimpleBD12Move' data-use='c' data-ref="_ZL16isSimpleBD12MovePKN4llvm12MachineInstrEj">isSimpleBD12Move</a>(&amp;<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>, <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::SimpleBDXStore" title='llvm::SystemZII::SimpleBDXStore' data-ref="llvm::SystemZII::SimpleBDXStore">SimpleBDXStore</a>)) {</td></tr>
<tr><th id="1154">1154</th><td>        <b>return</b> BuildMI(*InsertPt-&gt;getParent(), InsertPt, MI.getDebugLoc(),</td></tr>
<tr><th id="1155">1155</th><td>                       get(SystemZ::<span class='error' title="no member named &apos;MVC&apos; in namespace &apos;llvm::SystemZ&apos;">MVC</span>))</td></tr>
<tr><th id="1156">1156</th><td>            .add(MI.getOperand(<var>1</var>))</td></tr>
<tr><th id="1157">1157</th><td>            .addImm(MI.getOperand(<var>2</var>).getImm())</td></tr>
<tr><th id="1158">1158</th><td>            .addImm(Size)</td></tr>
<tr><th id="1159">1159</th><td>            .addFrameIndex(FrameIndex)</td></tr>
<tr><th id="1160">1160</th><td>            .addImm(<var>0</var>)</td></tr>
<tr><th id="1161">1161</th><td>            .addMemOperand(MMO);</td></tr>
<tr><th id="1162">1162</th><td>      }</td></tr>
<tr><th id="1163">1163</th><td>    }</td></tr>
<tr><th id="1164">1164</th><td>  }</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <i>// If the spilled operand is the final one or the instruction is</i></td></tr>
<tr><th id="1167">1167</th><td><i>  // commutable, try to change &lt;INSN&gt;R into &lt;INSN&gt;.</i></td></tr>
<tr><th id="1168">1168</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="269NumOps" title='NumOps' data-type='unsigned int' data-ref="269NumOps">NumOps</dfn> = <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>();</td></tr>
<tr><th id="1169">1169</th><td>  <em>int</em> <dfn class="local col0 decl" id="270MemOpcode" title='MemOpcode' data-type='int' data-ref="270MemOpcode">MemOpcode</dfn> = SystemZ::<span class='error' title="no member named &apos;getMemOpcode&apos; in namespace &apos;llvm::SystemZ&apos;">getMemOpcode</span>(Opcode);</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <i>// See if this is a 3-address instruction that is convertible to 2-address</i></td></tr>
<tr><th id="1172">1172</th><td><i>  // and suitable for folding below.  Only try this with virtual registers</i></td></tr>
<tr><th id="1173">1173</th><td><i>  // and a provided VRM (during regalloc).</i></td></tr>
<tr><th id="1174">1174</th><td>  <em>bool</em> <dfn class="local col1 decl" id="271NeedsCommute" title='NeedsCommute' data-type='bool' data-ref="271NeedsCommute">NeedsCommute</dfn> = <b>false</b>;</td></tr>
<tr><th id="1175">1175</th><td>  <b>if</b> (<span class="namespace">SystemZ::</span><a class="ref" href="SystemZInstrInfo.h.html#_ZN4llvm7SystemZ19getTwoOperandOpcodeEt" title='llvm::SystemZ::getTwoOperandOpcode' data-ref="_ZN4llvm7SystemZ19getTwoOperandOpcodeEt">getTwoOperandOpcode</a>(<a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode">Opcode</a>) != -<var>1</var> &amp;&amp; <a class="local col0 ref" href="#270MemOpcode" title='MemOpcode' data-ref="270MemOpcode">MemOpcode</a> != -<var>1</var>) {</td></tr>
<tr><th id="1176">1176</th><td>    <b>if</b> (<a class="local col1 ref" href="#251VRM" title='VRM' data-ref="251VRM">VRM</a> == <b>nullptr</b>)</td></tr>
<tr><th id="1177">1177</th><td>      <a class="local col0 ref" href="#270MemOpcode" title='MemOpcode' data-ref="270MemOpcode">MemOpcode</a> = -<var>1</var>;</td></tr>
<tr><th id="1178">1178</th><td>    <b>else</b> {</td></tr>
<tr><th id="1179">1179</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumOps == 3 &amp;&amp; &quot;Expected two source registers.&quot;) ? void (0) : __assert_fail (&quot;NumOps == 3 &amp;&amp; \&quot;Expected two source registers.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1179, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#269NumOps" title='NumOps' data-ref="269NumOps">NumOps</a> == <var>3</var> &amp;&amp; <q>"Expected two source registers."</q>);</td></tr>
<tr><th id="1180">1180</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="272DstReg" title='DstReg' data-type='unsigned int' data-ref="272DstReg">DstReg</dfn> = <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1181">1181</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="273DstPhys" title='DstPhys' data-type='unsigned int' data-ref="273DstPhys">DstPhys</dfn> =</td></tr>
<tr><th id="1182">1182</th><td>        (<a class="local col2 ref" href="#252TRI" title='TRI' data-ref="252TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#272DstReg" title='DstReg' data-ref="272DstReg">DstReg</a>) ? <a class="local col1 ref" href="#251VRM" title='VRM' data-ref="251VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col2 ref" href="#272DstReg" title='DstReg' data-ref="272DstReg">DstReg</a>) : <a class="local col2 ref" href="#272DstReg" title='DstReg' data-ref="272DstReg">DstReg</a>);</td></tr>
<tr><th id="1183">1183</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="274SrcReg" title='SrcReg' data-type='unsigned int' data-ref="274SrcReg">SrcReg</dfn> = (<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <var>2</var> ? <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()</td></tr>
<tr><th id="1184">1184</th><td>                                    : ((<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <var>1</var> &amp;&amp; <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="1185">1185</th><td>                                           ? <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()</td></tr>
<tr><th id="1186">1186</th><td>                                           : <var>0</var>));</td></tr>
<tr><th id="1187">1187</th><td>      <b>if</b> (DstPhys &amp;&amp; !SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>.contains(DstPhys) &amp;&amp; SrcReg &amp;&amp;</td></tr>
<tr><th id="1188">1188</th><td>          TRI-&gt;isVirtualRegister(SrcReg) &amp;&amp; DstPhys == VRM-&gt;getPhys(SrcReg))</td></tr>
<tr><th id="1189">1189</th><td>        <a class="local col1 ref" href="#271NeedsCommute" title='NeedsCommute' data-ref="271NeedsCommute">NeedsCommute</a> = (<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <var>1</var>);</td></tr>
<tr><th id="1190">1190</th><td>      <b>else</b></td></tr>
<tr><th id="1191">1191</th><td>        <a class="local col0 ref" href="#270MemOpcode" title='MemOpcode' data-ref="270MemOpcode">MemOpcode</a> = -<var>1</var>;</td></tr>
<tr><th id="1192">1192</th><td>    }</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <b>if</b> (<a class="local col0 ref" href="#270MemOpcode" title='MemOpcode' data-ref="270MemOpcode">MemOpcode</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="1196">1196</th><td>    <b>if</b> ((<a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a> == <a class="local col9 ref" href="#269NumOps" title='NumOps' data-ref="269NumOps">NumOps</a> - <var>1</var>) || <a class="local col1 ref" href="#271NeedsCommute" title='NeedsCommute' data-ref="271NeedsCommute">NeedsCommute</a>) {</td></tr>
<tr><th id="1197">1197</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="275MemDesc" title='MemDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="275MemDesc">MemDesc</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MemOpcode);</td></tr>
<tr><th id="1198">1198</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="276AccessBytes" title='AccessBytes' data-type='uint64_t' data-ref="276AccessBytes">AccessBytes</dfn> = <span class="namespace">SystemZII::</span><a class="ref" href="SystemZInstrInfo.h.html#_ZN4llvm9SystemZIIL13getAccessSizeEj" title='llvm::SystemZII::getAccessSize' data-ref="_ZN4llvm9SystemZIIL13getAccessSizeEj">getAccessSize</a>(<a class="local col5 ref" href="#275MemDesc" title='MemDesc' data-ref="275MemDesc">MemDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>);</td></tr>
<tr><th id="1199">1199</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AccessBytes != 0 &amp;&amp; &quot;Size of access should be known&quot;) ? void (0) : __assert_fail (&quot;AccessBytes != 0 &amp;&amp; \&quot;Size of access should be known\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1199, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#276AccessBytes" title='AccessBytes' data-ref="276AccessBytes">AccessBytes</a> != <var>0</var> &amp;&amp; <q>"Size of access should be known"</q>);</td></tr>
<tr><th id="1200">1200</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AccessBytes &lt;= Size &amp;&amp; &quot;Access outside the frame index&quot;) ? void (0) : __assert_fail (&quot;AccessBytes &lt;= Size &amp;&amp; \&quot;Access outside the frame index\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1200, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#276AccessBytes" title='AccessBytes' data-ref="276AccessBytes">AccessBytes</a> &lt;= <a class="local col4 ref" href="#254Size" title='Size' data-ref="254Size">Size</a> &amp;&amp; <q>"Access outside the frame index"</q>);</td></tr>
<tr><th id="1201">1201</th><td>      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="277Offset" title='Offset' data-type='uint64_t' data-ref="277Offset">Offset</dfn> = <a class="local col4 ref" href="#254Size" title='Size' data-ref="254Size">Size</a> - <a class="local col6 ref" href="#276AccessBytes" title='AccessBytes' data-ref="276AccessBytes">AccessBytes</a>;</td></tr>
<tr><th id="1202">1202</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="278MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="278MIB">MIB</dfn> = BuildMI(*InsertPt-&gt;getParent(), InsertPt,</td></tr>
<tr><th id="1203">1203</th><td>                                        MI.getDebugLoc(), <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(MemOpcode));</td></tr>
<tr><th id="1204">1204</th><td>      <a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1205">1205</th><td>      <b>if</b> (<a class="local col1 ref" href="#271NeedsCommute" title='NeedsCommute' data-ref="271NeedsCommute">NeedsCommute</a>)</td></tr>
<tr><th id="1206">1206</th><td>        <a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1207">1207</th><td>      <b>else</b></td></tr>
<tr><th id="1208">1208</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="279I" title='I' data-type='unsigned int' data-ref="279I">I</dfn> = <var>1</var>; <a class="local col9 ref" href="#279I" title='I' data-ref="279I">I</a> &lt; <a class="local col0 ref" href="#260OpNum" title='OpNum' data-ref="260OpNum">OpNum</a>; ++<a class="local col9 ref" href="#279I" title='I' data-ref="279I">I</a>)</td></tr>
<tr><th id="1209">1209</th><td>          <a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#279I" title='I' data-ref="279I">I</a>));</td></tr>
<tr><th id="1210">1210</th><td>      <a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#249FrameIndex" title='FrameIndex' data-ref="249FrameIndex">FrameIndex</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#277Offset" title='Offset' data-ref="277Offset">Offset</a>);</td></tr>
<tr><th id="1211">1211</th><td>      <b>if</b> (<a class="local col5 ref" href="#275MemDesc" title='MemDesc' data-ref="275MemDesc">MemDesc</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::HasIndex" title='llvm::SystemZII::HasIndex' data-ref="llvm::SystemZII::HasIndex">HasIndex</a>)</td></tr>
<tr><th id="1212">1212</th><td>        <a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<var>0</var>);</td></tr>
<tr><th id="1213">1213</th><td>      <a class="tu ref" href="#_ZL14transferDeadCCPN4llvm12MachineInstrES1_" title='transferDeadCC' data-use='c' data-ref="_ZL14transferDeadCCPN4llvm12MachineInstrES1_">transferDeadCC</a>(&amp;<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI">MI</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>);</td></tr>
<tr><th id="1214">1214</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#278MIB" title='MIB' data-ref="278MIB">MIB</a>;</td></tr>
<tr><th id="1215">1215</th><td>    }</td></tr>
<tr><th id="1216">1216</th><td>  }</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1219">1219</th><td>}</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES12865589" title='llvm::SystemZInstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16SystemZInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES12865589">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="1222">1222</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="280MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="280MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="281MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="282Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="282Ops">Ops</dfn>,</td></tr>
<tr><th id="1223">1223</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="283InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="283InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="284LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="284LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="1224">1224</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col5 decl" id="285LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="285LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1225">1225</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1226">1226</th><td>}</td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::SystemZInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16SystemZInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="286MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="286MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1229">1229</th><td>  <b>switch</b> (<a class="local col6 ref" href="#286MI" title='MI' data-ref="286MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1230">1230</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;L128&apos; in namespace &apos;llvm::SystemZ&apos;">L128</span>:</td></tr>
<tr><th id="1231">1231</th><td>    splitMove(MI, SystemZ::<span class='error' title="no member named &apos;LG&apos; in namespace &apos;llvm::SystemZ&apos;">LG</span>);</td></tr>
<tr><th id="1232">1232</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;ST128&apos; in namespace &apos;llvm::SystemZ&apos;">ST128</span>:</td></tr>
<tr><th id="1235">1235</th><td>    splitMove(MI, SystemZ::<span class='error' title="no member named &apos;STG&apos; in namespace &apos;llvm::SystemZ&apos;">STG</span>);</td></tr>
<tr><th id="1236">1236</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LX&apos; in namespace &apos;llvm::SystemZ&apos;">LX</span>:</td></tr>
<tr><th id="1239">1239</th><td>    splitMove(MI, SystemZ::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::SystemZ&apos;">LD</span>);</td></tr>
<tr><th id="1240">1240</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1241">1241</th><td></td></tr>
<tr><th id="1242">1242</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;STX&apos; in namespace &apos;llvm::SystemZ&apos;">STX</span>:</td></tr>
<tr><th id="1243">1243</th><td>    splitMove(MI, SystemZ::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::SystemZ&apos;">STD</span>);</td></tr>
<tr><th id="1244">1244</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LBMux&apos; in namespace &apos;llvm::SystemZ&apos;">LBMux</span>:</td></tr>
<tr><th id="1247">1247</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LB&apos; in namespace &apos;llvm::SystemZ&apos;">LB</span>, SystemZ::<span class='error' title="no member named &apos;LBH&apos; in namespace &apos;llvm::SystemZ&apos;">LBH</span>);</td></tr>
<tr><th id="1248">1248</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LHMux&apos; in namespace &apos;llvm::SystemZ&apos;">LHMux</span>:</td></tr>
<tr><th id="1251">1251</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LH&apos; in namespace &apos;llvm::SystemZ&apos;">LH</span>, SystemZ::<span class='error' title="no member named &apos;LHH&apos; in namespace &apos;llvm::SystemZ&apos;">LHH</span>);</td></tr>
<tr><th id="1252">1252</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LLCRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LLCRMux</span>:</td></tr>
<tr><th id="1255">1255</th><td>    expandZExtPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LLCR&apos; in namespace &apos;llvm::SystemZ&apos;">LLCR</span>, <var>8</var>);</td></tr>
<tr><th id="1256">1256</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LLHRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LLHRMux</span>:</td></tr>
<tr><th id="1259">1259</th><td>    expandZExtPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LLHR&apos; in namespace &apos;llvm::SystemZ&apos;">LLHR</span>, <var>16</var>);</td></tr>
<tr><th id="1260">1260</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LLCMux&apos; in namespace &apos;llvm::SystemZ&apos;">LLCMux</span>:</td></tr>
<tr><th id="1263">1263</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LLC&apos; in namespace &apos;llvm::SystemZ&apos;">LLC</span>, SystemZ::<span class='error' title="no member named &apos;LLCH&apos; in namespace &apos;llvm::SystemZ&apos;">LLCH</span>);</td></tr>
<tr><th id="1264">1264</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LLHMux&apos; in namespace &apos;llvm::SystemZ&apos;">LLHMux</span>:</td></tr>
<tr><th id="1267">1267</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LLH&apos; in namespace &apos;llvm::SystemZ&apos;">LLH</span>, SystemZ::<span class='error' title="no member named &apos;LLHH&apos; in namespace &apos;llvm::SystemZ&apos;">LLHH</span>);</td></tr>
<tr><th id="1268">1268</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LMux&apos; in namespace &apos;llvm::SystemZ&apos;">LMux</span>:</td></tr>
<tr><th id="1271">1271</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;L&apos; in namespace &apos;llvm::SystemZ&apos;">L</span>, SystemZ::<span class='error' title="no member named &apos;LFH&apos; in namespace &apos;llvm::SystemZ&apos;">LFH</span>);</td></tr>
<tr><th id="1272">1272</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCMux</span>:</td></tr>
<tr><th id="1275">1275</th><td>    expandLOCPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LOC&apos; in namespace &apos;llvm::SystemZ&apos;">LOC</span>, SystemZ::<span class='error' title="no member named &apos;LOCFH&apos; in namespace &apos;llvm::SystemZ&apos;">LOCFH</span>);</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCHIMux</span>:</td></tr>
<tr><th id="1279">1279</th><td>    expandLOCPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LOCHI&apos; in namespace &apos;llvm::SystemZ&apos;">LOCHI</span>, SystemZ::<span class='error' title="no member named &apos;LOCHHI&apos; in namespace &apos;llvm::SystemZ&apos;">LOCHHI</span>);</td></tr>
<tr><th id="1280">1280</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LOCRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCRMux</span>:</td></tr>
<tr><th id="1283">1283</th><td>    expandLOCRPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LOCR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCR</span>, SystemZ::<span class='error' title="no member named &apos;LOCFHR&apos; in namespace &apos;llvm::SystemZ&apos;">LOCFHR</span>);</td></tr>
<tr><th id="1284">1284</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;STCMux&apos; in namespace &apos;llvm::SystemZ&apos;">STCMux</span>:</td></tr>
<tr><th id="1287">1287</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;STC&apos; in namespace &apos;llvm::SystemZ&apos;">STC</span>, SystemZ::<span class='error' title="no member named &apos;STCH&apos; in namespace &apos;llvm::SystemZ&apos;">STCH</span>);</td></tr>
<tr><th id="1288">1288</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;STHMux&apos; in namespace &apos;llvm::SystemZ&apos;">STHMux</span>:</td></tr>
<tr><th id="1291">1291</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;STH&apos; in namespace &apos;llvm::SystemZ&apos;">STH</span>, SystemZ::<span class='error' title="no member named &apos;STHH&apos; in namespace &apos;llvm::SystemZ&apos;">STHH</span>);</td></tr>
<tr><th id="1292">1292</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;STMux&apos; in namespace &apos;llvm::SystemZ&apos;">STMux</span>:</td></tr>
<tr><th id="1295">1295</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;ST&apos; in namespace &apos;llvm::SystemZ&apos;">ST</span>, SystemZ::<span class='error' title="no member named &apos;STFH&apos; in namespace &apos;llvm::SystemZ&apos;">STFH</span>);</td></tr>
<tr><th id="1296">1296</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;STOCMux&apos; in namespace &apos;llvm::SystemZ&apos;">STOCMux</span>:</td></tr>
<tr><th id="1299">1299</th><td>    expandLOCPseudo(MI, SystemZ::<span class='error' title="no member named &apos;STOC&apos; in namespace &apos;llvm::SystemZ&apos;">STOC</span>, SystemZ::<span class='error' title="no member named &apos;STOCFH&apos; in namespace &apos;llvm::SystemZ&apos;">STOCFH</span>);</td></tr>
<tr><th id="1300">1300</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">LHIMux</span>:</td></tr>
<tr><th id="1303">1303</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;LHI&apos; in namespace &apos;llvm::SystemZ&apos;">LHI</span>, SystemZ::<span class='error' title="no member named &apos;IIHF&apos; in namespace &apos;llvm::SystemZ&apos;">IIHF</span>, <b>true</b>);</td></tr>
<tr><th id="1304">1304</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;IIFMux&apos; in namespace &apos;llvm::SystemZ&apos;">IIFMux</span>:</td></tr>
<tr><th id="1307">1307</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;IILF&apos; in namespace &apos;llvm::SystemZ&apos;">IILF</span>, SystemZ::<span class='error' title="no member named &apos;IIHF&apos; in namespace &apos;llvm::SystemZ&apos;">IIHF</span>, <b>false</b>);</td></tr>
<tr><th id="1308">1308</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;IILMux&apos; in namespace &apos;llvm::SystemZ&apos;">IILMux</span>:</td></tr>
<tr><th id="1311">1311</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;IILL&apos; in namespace &apos;llvm::SystemZ&apos;">IILL</span>, SystemZ::<span class='error' title="no member named &apos;IIHL&apos; in namespace &apos;llvm::SystemZ&apos;">IIHL</span>, <b>false</b>);</td></tr>
<tr><th id="1312">1312</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;IIHMux&apos; in namespace &apos;llvm::SystemZ&apos;">IIHMux</span>:</td></tr>
<tr><th id="1315">1315</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;IILH&apos; in namespace &apos;llvm::SystemZ&apos;">IILH</span>, SystemZ::<span class='error' title="no member named &apos;IIHH&apos; in namespace &apos;llvm::SystemZ&apos;">IIHH</span>, <b>false</b>);</td></tr>
<tr><th id="1316">1316</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIFMux&apos; in namespace &apos;llvm::SystemZ&apos;">NIFMux</span>:</td></tr>
<tr><th id="1319">1319</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;NILF&apos; in namespace &apos;llvm::SystemZ&apos;">NILF</span>, SystemZ::<span class='error' title="no member named &apos;NIHF&apos; in namespace &apos;llvm::SystemZ&apos;">NIHF</span>, <b>false</b>);</td></tr>
<tr><th id="1320">1320</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NILMux&apos; in namespace &apos;llvm::SystemZ&apos;">NILMux</span>:</td></tr>
<tr><th id="1323">1323</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;NILL&apos; in namespace &apos;llvm::SystemZ&apos;">NILL</span>, SystemZ::<span class='error' title="no member named &apos;NIHL&apos; in namespace &apos;llvm::SystemZ&apos;">NIHL</span>, <b>false</b>);</td></tr>
<tr><th id="1324">1324</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;NIHMux&apos; in namespace &apos;llvm::SystemZ&apos;">NIHMux</span>:</td></tr>
<tr><th id="1327">1327</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;NILH&apos; in namespace &apos;llvm::SystemZ&apos;">NILH</span>, SystemZ::<span class='error' title="no member named &apos;NIHH&apos; in namespace &apos;llvm::SystemZ&apos;">NIHH</span>, <b>false</b>);</td></tr>
<tr><th id="1328">1328</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;OIFMux&apos; in namespace &apos;llvm::SystemZ&apos;">OIFMux</span>:</td></tr>
<tr><th id="1331">1331</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;OILF&apos; in namespace &apos;llvm::SystemZ&apos;">OILF</span>, SystemZ::<span class='error' title="no member named &apos;OIHF&apos; in namespace &apos;llvm::SystemZ&apos;">OIHF</span>, <b>false</b>);</td></tr>
<tr><th id="1332">1332</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;OILMux&apos; in namespace &apos;llvm::SystemZ&apos;">OILMux</span>:</td></tr>
<tr><th id="1335">1335</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;OILL&apos; in namespace &apos;llvm::SystemZ&apos;">OILL</span>, SystemZ::<span class='error' title="no member named &apos;OIHL&apos; in namespace &apos;llvm::SystemZ&apos;">OIHL</span>, <b>false</b>);</td></tr>
<tr><th id="1336">1336</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;OIHMux&apos; in namespace &apos;llvm::SystemZ&apos;">OIHMux</span>:</td></tr>
<tr><th id="1339">1339</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;OILH&apos; in namespace &apos;llvm::SystemZ&apos;">OILH</span>, SystemZ::<span class='error' title="no member named &apos;OIHH&apos; in namespace &apos;llvm::SystemZ&apos;">OIHH</span>, <b>false</b>);</td></tr>
<tr><th id="1340">1340</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;XIFMux&apos; in namespace &apos;llvm::SystemZ&apos;">XIFMux</span>:</td></tr>
<tr><th id="1343">1343</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;XILF&apos; in namespace &apos;llvm::SystemZ&apos;">XILF</span>, SystemZ::<span class='error' title="no member named &apos;XIHF&apos; in namespace &apos;llvm::SystemZ&apos;">XIHF</span>, <b>false</b>);</td></tr>
<tr><th id="1344">1344</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;TMLMux&apos; in namespace &apos;llvm::SystemZ&apos;">TMLMux</span>:</td></tr>
<tr><th id="1347">1347</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;TMLL&apos; in namespace &apos;llvm::SystemZ&apos;">TMLL</span>, SystemZ::<span class='error' title="no member named &apos;TMHL&apos; in namespace &apos;llvm::SystemZ&apos;">TMHL</span>, <b>false</b>);</td></tr>
<tr><th id="1348">1348</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;TMHMux&apos; in namespace &apos;llvm::SystemZ&apos;">TMHMux</span>:</td></tr>
<tr><th id="1351">1351</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;TMLH&apos; in namespace &apos;llvm::SystemZ&apos;">TMLH</span>, SystemZ::<span class='error' title="no member named &apos;TMHH&apos; in namespace &apos;llvm::SystemZ&apos;">TMHH</span>, <b>false</b>);</td></tr>
<tr><th id="1352">1352</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;AHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">AHIMux</span>:</td></tr>
<tr><th id="1355">1355</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;AHI&apos; in namespace &apos;llvm::SystemZ&apos;">AHI</span>, SystemZ::<span class='error' title="no member named &apos;AIH&apos; in namespace &apos;llvm::SystemZ&apos;">AIH</span>, <b>false</b>);</td></tr>
<tr><th id="1356">1356</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;AHIMuxK&apos; in namespace &apos;llvm::SystemZ&apos;">AHIMuxK</span>:</td></tr>
<tr><th id="1359">1359</th><td>    expandRIEPseudo(MI, SystemZ::<span class='error' title="no member named &apos;AHI&apos; in namespace &apos;llvm::SystemZ&apos;">AHI</span>, SystemZ::<span class='error' title="no member named &apos;AHIK&apos; in namespace &apos;llvm::SystemZ&apos;">AHIK</span>, SystemZ::<span class='error' title="no member named &apos;AIH&apos; in namespace &apos;llvm::SystemZ&apos;">AIH</span>);</td></tr>
<tr><th id="1360">1360</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;AFIMux&apos; in namespace &apos;llvm::SystemZ&apos;">AFIMux</span>:</td></tr>
<tr><th id="1363">1363</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;AFI&apos; in namespace &apos;llvm::SystemZ&apos;">AFI</span>, SystemZ::<span class='error' title="no member named &apos;AIH&apos; in namespace &apos;llvm::SystemZ&apos;">AIH</span>, <b>false</b>);</td></tr>
<tr><th id="1364">1364</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">CHIMux</span>:</td></tr>
<tr><th id="1367">1367</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;CHI&apos; in namespace &apos;llvm::SystemZ&apos;">CHI</span>, SystemZ::<span class='error' title="no member named &apos;CIH&apos; in namespace &apos;llvm::SystemZ&apos;">CIH</span>, <b>false</b>);</td></tr>
<tr><th id="1368">1368</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CFIMux&apos; in namespace &apos;llvm::SystemZ&apos;">CFIMux</span>:</td></tr>
<tr><th id="1371">1371</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;CFI&apos; in namespace &apos;llvm::SystemZ&apos;">CFI</span>, SystemZ::<span class='error' title="no member named &apos;CIH&apos; in namespace &apos;llvm::SystemZ&apos;">CIH</span>, <b>false</b>);</td></tr>
<tr><th id="1372">1372</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLFIMux&apos; in namespace &apos;llvm::SystemZ&apos;">CLFIMux</span>:</td></tr>
<tr><th id="1375">1375</th><td>    expandRIPseudo(MI, SystemZ::<span class='error' title="no member named &apos;CLFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLFI</span>, SystemZ::<span class='error' title="no member named &apos;CLIH&apos; in namespace &apos;llvm::SystemZ&apos;">CLIH</span>, <b>false</b>);</td></tr>
<tr><th id="1376">1376</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CMux&apos; in namespace &apos;llvm::SystemZ&apos;">CMux</span>:</td></tr>
<tr><th id="1379">1379</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;C&apos; in namespace &apos;llvm::SystemZ&apos;">C</span>, SystemZ::<span class='error' title="no member named &apos;CHF&apos; in namespace &apos;llvm::SystemZ&apos;">CHF</span>);</td></tr>
<tr><th id="1380">1380</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1381">1381</th><td></td></tr>
<tr><th id="1382">1382</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLMux&apos; in namespace &apos;llvm::SystemZ&apos;">CLMux</span>:</td></tr>
<tr><th id="1383">1383</th><td>    expandRXYPseudo(MI, SystemZ::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::SystemZ&apos;">CL</span>, SystemZ::<span class='error' title="no member named &apos;CLHF&apos; in namespace &apos;llvm::SystemZ&apos;">CLHF</span>);</td></tr>
<tr><th id="1384">1384</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;RISBMux&apos; in namespace &apos;llvm::SystemZ&apos;">RISBMux</span>: {</td></tr>
<tr><th id="1387">1387</th><td>    <em>bool</em> DestIsHigh = isHighReg(MI.getOperand(<var>0</var>).getReg());</td></tr>
<tr><th id="1388">1388</th><td>    <em>bool</em> SrcIsHigh = isHighReg(MI.getOperand(<var>2</var>).getReg());</td></tr>
<tr><th id="1389">1389</th><td>    <b>if</b> (SrcIsHigh == DestIsHigh)</td></tr>
<tr><th id="1390">1390</th><td>      MI.setDesc(get(DestIsHigh ? SystemZ::<span class='error' title="no member named &apos;RISBHH&apos; in namespace &apos;llvm::SystemZ&apos;">RISBHH</span> : SystemZ::<span class='error' title="no member named &apos;RISBLL&apos; in namespace &apos;llvm::SystemZ&apos;">RISBLL</span>));</td></tr>
<tr><th id="1391">1391</th><td>    <b>else</b> {</td></tr>
<tr><th id="1392">1392</th><td>      MI.setDesc(get(DestIsHigh ? SystemZ::<span class='error' title="no member named &apos;RISBHL&apos; in namespace &apos;llvm::SystemZ&apos;">RISBHL</span> : SystemZ::<span class='error' title="no member named &apos;RISBLH&apos; in namespace &apos;llvm::SystemZ&apos;">RISBLH</span>));</td></tr>
<tr><th id="1393">1393</th><td>      MI.getOperand(<var>5</var>).setImm(MI.getOperand(<var>5</var>).getImm() ^ <var>32</var>);</td></tr>
<tr><th id="1394">1394</th><td>    }</td></tr>
<tr><th id="1395">1395</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1396">1396</th><td>  }</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;ADJDYNALLOC&apos; in namespace &apos;llvm::SystemZ&apos;">ADJDYNALLOC</span>:</td></tr>
<tr><th id="1399">1399</th><td>    splitAdjDynAlloc(MI);</td></tr>
<tr><th id="1400">1400</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>:</td></tr>
<tr><th id="1403">1403</th><td>    <a class="member" href="#_ZNK4llvm16SystemZInstrInfo20expandLoadStackGuardEPNS_12MachineInstrE" title='llvm::SystemZInstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm16SystemZInstrInfo20expandLoadStackGuardEPNS_12MachineInstrE">expandLoadStackGuard</a>(&amp;<a class="local col6 ref" href="#286MI" title='MI' data-ref="286MI">MI</a>);</td></tr>
<tr><th id="1404">1404</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <b>default</b>:</td></tr>
<tr><th id="1407">1407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1408">1408</th><td>  }</td></tr>
<tr><th id="1409">1409</th><td>}</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16SystemZInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="287MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="287MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1412">1412</th><td>  <b>if</b> (<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>()) {</td></tr>
<tr><th id="1413">1413</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="288MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="288MF">MF</dfn> = <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1414">1414</th><td>    <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="289AsmStr" title='AsmStr' data-type='const char *' data-ref="289AsmStr">AsmStr</dfn> = <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="1415">1415</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;getInlineAsmLength&apos;">getInlineAsmLength</span>(AsmStr, *MF-&gt;getTarget().getMCAsmInfo());</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td>  <b>return</b> <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="1418">1418</th><td>}</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><span class="namespace">SystemZII::</span><a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZII::Branch" title='llvm::SystemZII::Branch' data-ref="llvm::SystemZII::Branch">Branch</a></td></tr>
<tr><th id="1421">1421</th><td><a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getBranchInfo' data-ref="_ZNK4llvm16SystemZInstrInfo13getBranchInfoERKNS_12MachineInstrE">getBranchInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="290MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="290MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1422">1422</th><td>  <b>switch</b> (<a class="local col0 ref" href="#290MI" title='MI' data-ref="290MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1423">1423</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BR&apos; in namespace &apos;llvm::SystemZ&apos;">BR</span>:</td></tr>
<tr><th id="1424">1424</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BI&apos; in namespace &apos;llvm::SystemZ&apos;">BI</span>:</td></tr>
<tr><th id="1425">1425</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;J&apos; in namespace &apos;llvm::SystemZ&apos;">J</span>:</td></tr>
<tr><th id="1426">1426</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;JG&apos; in namespace &apos;llvm::SystemZ&apos;">JG</span>:</td></tr>
<tr><th id="1427">1427</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchNormal, SystemZ::CCMASK_ANY,</td></tr>
<tr><th id="1428">1428</th><td>                             SystemZ::CCMASK_ANY, &amp;MI.getOperand(<var>0</var>));</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BRC&apos; in namespace &apos;llvm::SystemZ&apos;">BRC</span>:</td></tr>
<tr><th id="1431">1431</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BRCL&apos; in namespace &apos;llvm::SystemZ&apos;">BRCL</span>:</td></tr>
<tr><th id="1432">1432</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchNormal, MI.getOperand(<var>0</var>).getImm(),</td></tr>
<tr><th id="1433">1433</th><td>                             MI.getOperand(<var>1</var>).getImm(), &amp;MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BRCT&apos; in namespace &apos;llvm::SystemZ&apos;">BRCT</span>:</td></tr>
<tr><th id="1436">1436</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BRCTH&apos; in namespace &apos;llvm::SystemZ&apos;">BRCTH</span>:</td></tr>
<tr><th id="1437">1437</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchCT, SystemZ::CCMASK_ICMP,</td></tr>
<tr><th id="1438">1438</th><td>                             SystemZ::CCMASK_CMP_NE, &amp;MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;BRCTG&apos; in namespace &apos;llvm::SystemZ&apos;">BRCTG</span>:</td></tr>
<tr><th id="1441">1441</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchCTG, SystemZ::CCMASK_ICMP,</td></tr>
<tr><th id="1442">1442</th><td>                             SystemZ::CCMASK_CMP_NE, &amp;MI.getOperand(<var>2</var>));</td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CIJ</span>:</td></tr>
<tr><th id="1445">1445</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CRJ</span>:</td></tr>
<tr><th id="1446">1446</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchC, SystemZ::CCMASK_ICMP,</td></tr>
<tr><th id="1447">1447</th><td>                             MI.getOperand(<var>2</var>).getImm(), &amp;MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLIJ</span>:</td></tr>
<tr><th id="1450">1450</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLRJ</span>:</td></tr>
<tr><th id="1451">1451</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchCL, SystemZ::CCMASK_ICMP,</td></tr>
<tr><th id="1452">1452</th><td>                             MI.getOperand(<var>2</var>).getImm(), &amp;MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CGIJ</span>:</td></tr>
<tr><th id="1455">1455</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CGRJ</span>:</td></tr>
<tr><th id="1456">1456</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchCG, SystemZ::CCMASK_ICMP,</td></tr>
<tr><th id="1457">1457</th><td>                             MI.getOperand(<var>2</var>).getImm(), &amp;MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLGIJ</span>:</td></tr>
<tr><th id="1460">1460</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLGRJ</span>:</td></tr>
<tr><th id="1461">1461</th><td>    <b>return</b> SystemZII::Branch(SystemZII::BranchCLG, SystemZ::CCMASK_ICMP,</td></tr>
<tr><th id="1462">1462</th><td>                             MI.getOperand(<var>2</var>).getImm(), &amp;MI.getOperand(<var>3</var>));</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td>  <b>default</b>:</td></tr>
<tr><th id="1465">1465</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unrecognized branch opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1465)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unrecognized branch opcode"</q>);</td></tr>
<tr><th id="1466">1466</th><td>  }</td></tr>
<tr><th id="1467">1467</th><td>}</td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_" title='llvm::SystemZInstrInfo::getLoadStoreOpcodes' data-ref="_ZNK4llvm16SystemZInstrInfo19getLoadStoreOpcodesEPKNS_19TargetRegisterClassERjS4_">getLoadStoreOpcodes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="291RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="291RC">RC</dfn>,</td></tr>
<tr><th id="1470">1470</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col2 decl" id="292LoadOpcode" title='LoadOpcode' data-type='unsigned int &amp;' data-ref="292LoadOpcode">LoadOpcode</dfn>,</td></tr>
<tr><th id="1471">1471</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col3 decl" id="293StoreOpcode" title='StoreOpcode' data-type='unsigned int &amp;' data-ref="293StoreOpcode">StoreOpcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="1472">1472</th><td>  <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span> || RC == &amp;SystemZ::<span class='error' title="no member named &apos;ADDR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">ADDR32BitRegClass</span>) {</td></tr>
<tr><th id="1473">1473</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;L&apos; in namespace &apos;llvm::SystemZ&apos;">L</span>;</td></tr>
<tr><th id="1474">1474</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;ST&apos; in namespace &apos;llvm::SystemZ&apos;">ST</span>;</td></tr>
<tr><th id="1475">1475</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>) {</td></tr>
<tr><th id="1476">1476</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;LFH&apos; in namespace &apos;llvm::SystemZ&apos;">LFH</span>;</td></tr>
<tr><th id="1477">1477</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;STFH&apos; in namespace &apos;llvm::SystemZ&apos;">STFH</span>;</td></tr>
<tr><th id="1478">1478</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>) {</td></tr>
<tr><th id="1479">1479</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;LMux&apos; in namespace &apos;llvm::SystemZ&apos;">LMux</span>;</td></tr>
<tr><th id="1480">1480</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;STMux&apos; in namespace &apos;llvm::SystemZ&apos;">STMux</span>;</td></tr>
<tr><th id="1481">1481</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;GR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR64BitRegClass</span> ||</td></tr>
<tr><th id="1482">1482</th><td>             RC == &amp;SystemZ::<span class='error' title="no member named &apos;ADDR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">ADDR64BitRegClass</span>) {</td></tr>
<tr><th id="1483">1483</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;LG&apos; in namespace &apos;llvm::SystemZ&apos;">LG</span>;</td></tr>
<tr><th id="1484">1484</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;STG&apos; in namespace &apos;llvm::SystemZ&apos;">STG</span>;</td></tr>
<tr><th id="1485">1485</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;GR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR128BitRegClass</span> ||</td></tr>
<tr><th id="1486">1486</th><td>             RC == &amp;SystemZ::<span class='error' title="no member named &apos;ADDR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">ADDR128BitRegClass</span>) {</td></tr>
<tr><th id="1487">1487</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;L128&apos; in namespace &apos;llvm::SystemZ&apos;">L128</span>;</td></tr>
<tr><th id="1488">1488</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;ST128&apos; in namespace &apos;llvm::SystemZ&apos;">ST128</span>;</td></tr>
<tr><th id="1489">1489</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;FP32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP32BitRegClass</span>) {</td></tr>
<tr><th id="1490">1490</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;LE&apos; in namespace &apos;llvm::SystemZ&apos;">LE</span>;</td></tr>
<tr><th id="1491">1491</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;STE&apos; in namespace &apos;llvm::SystemZ&apos;">STE</span>;</td></tr>
<tr><th id="1492">1492</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;FP64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP64BitRegClass</span>) {</td></tr>
<tr><th id="1493">1493</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;LD&apos; in namespace &apos;llvm::SystemZ&apos;">LD</span>;</td></tr>
<tr><th id="1494">1494</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;STD&apos; in namespace &apos;llvm::SystemZ&apos;">STD</span>;</td></tr>
<tr><th id="1495">1495</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;FP128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">FP128BitRegClass</span>) {</td></tr>
<tr><th id="1496">1496</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;LX&apos; in namespace &apos;llvm::SystemZ&apos;">LX</span>;</td></tr>
<tr><th id="1497">1497</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;STX&apos; in namespace &apos;llvm::SystemZ&apos;">STX</span>;</td></tr>
<tr><th id="1498">1498</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;VR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR32BitRegClass</span>) {</td></tr>
<tr><th id="1499">1499</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;VL32&apos; in namespace &apos;llvm::SystemZ&apos;">VL32</span>;</td></tr>
<tr><th id="1500">1500</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;VST32&apos; in namespace &apos;llvm::SystemZ&apos;">VST32</span>;</td></tr>
<tr><th id="1501">1501</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;VR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR64BitRegClass</span>) {</td></tr>
<tr><th id="1502">1502</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;VL64&apos; in namespace &apos;llvm::SystemZ&apos;">VL64</span>;</td></tr>
<tr><th id="1503">1503</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;VST64&apos; in namespace &apos;llvm::SystemZ&apos;">VST64</span>;</td></tr>
<tr><th id="1504">1504</th><td>  } <b>else</b> <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;VF128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VF128BitRegClass</span> ||</td></tr>
<tr><th id="1505">1505</th><td>             RC == &amp;SystemZ::<span class='error' title="no member named &apos;VR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">VR128BitRegClass</span>) {</td></tr>
<tr><th id="1506">1506</th><td>    LoadOpcode = SystemZ::<span class='error' title="no member named &apos;VL&apos; in namespace &apos;llvm::SystemZ&apos;">VL</span>;</td></tr>
<tr><th id="1507">1507</th><td>    StoreOpcode = SystemZ::<span class='error' title="no member named &apos;VST&apos; in namespace &apos;llvm::SystemZ&apos;">VST</span>;</td></tr>
<tr><th id="1508">1508</th><td>  } <b>else</b></td></tr>
<tr><th id="1509">1509</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported regclass to load or store&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1509)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported regclass to load or store"</q>);</td></tr>
<tr><th id="1510">1510</th><td>}</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl" title='llvm::SystemZInstrInfo::getOpcodeForOffset' data-ref="_ZNK4llvm16SystemZInstrInfo18getOpcodeForOffsetEjl">getOpcodeForOffset</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="294Opcode" title='Opcode' data-type='unsigned int' data-ref="294Opcode">Opcode</dfn>,</td></tr>
<tr><th id="1513">1513</th><td>                                              <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="295Offset" title='Offset' data-type='int64_t' data-ref="295Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="1514">1514</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="296MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="296MCID">MCID</dfn> = <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode);</td></tr>
<tr><th id="1515">1515</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="297Offset2" title='Offset2' data-type='int64_t' data-ref="297Offset2">Offset2</dfn> = (<a class="local col6 ref" href="#296MCID" title='MCID' data-ref="296MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::Is128Bit" title='llvm::SystemZII::Is128Bit' data-ref="llvm::SystemZII::Is128Bit">Is128Bit</a> ? <a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset">Offset</a> + <var>8</var> : <a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset">Offset</a>);</td></tr>
<tr><th id="1516">1516</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset">Offset</a>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col7 ref" href="#297Offset2" title='Offset2' data-ref="297Offset2">Offset2</a>)) {</td></tr>
<tr><th id="1517">1517</th><td>    <i>// Get the instruction to use for unsigned 12-bit displacements.</i></td></tr>
<tr><th id="1518">1518</th><td>    <em>int</em> <dfn class="local col8 decl" id="298Disp12Opcode" title='Disp12Opcode' data-type='int' data-ref="298Disp12Opcode">Disp12Opcode</dfn> = SystemZ::<span class='error' title="no member named &apos;getDisp12Opcode&apos; in namespace &apos;llvm::SystemZ&apos;">getDisp12Opcode</span>(Opcode);</td></tr>
<tr><th id="1519">1519</th><td>    <b>if</b> (<a class="local col8 ref" href="#298Disp12Opcode" title='Disp12Opcode' data-ref="298Disp12Opcode">Disp12Opcode</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="1520">1520</th><td>      <b>return</b> <a class="local col8 ref" href="#298Disp12Opcode" title='Disp12Opcode' data-ref="298Disp12Opcode">Disp12Opcode</a>;</td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td>    <i>// All address-related instructions can use unsigned 12-bit</i></td></tr>
<tr><th id="1523">1523</th><td><i>    // displacements.</i></td></tr>
<tr><th id="1524">1524</th><td>    <b>return</b> <a class="local col4 ref" href="#294Opcode" title='Opcode' data-ref="294Opcode">Opcode</a>;</td></tr>
<tr><th id="1525">1525</th><td>  }</td></tr>
<tr><th id="1526">1526</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>20</var>&gt;(<a class="local col5 ref" href="#295Offset" title='Offset' data-ref="295Offset">Offset</a>) &amp;&amp; <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>20</var>&gt;(<a class="local col7 ref" href="#297Offset2" title='Offset2' data-ref="297Offset2">Offset2</a>)) {</td></tr>
<tr><th id="1527">1527</th><td>    <i>// Get the instruction to use for signed 20-bit displacements.</i></td></tr>
<tr><th id="1528">1528</th><td>    <em>int</em> <dfn class="local col9 decl" id="299Disp20Opcode" title='Disp20Opcode' data-type='int' data-ref="299Disp20Opcode">Disp20Opcode</dfn> = SystemZ::<span class='error' title="no member named &apos;getDisp20Opcode&apos; in namespace &apos;llvm::SystemZ&apos;">getDisp20Opcode</span>(Opcode);</td></tr>
<tr><th id="1529">1529</th><td>    <b>if</b> (<a class="local col9 ref" href="#299Disp20Opcode" title='Disp20Opcode' data-ref="299Disp20Opcode">Disp20Opcode</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="1530">1530</th><td>      <b>return</b> <a class="local col9 ref" href="#299Disp20Opcode" title='Disp20Opcode' data-ref="299Disp20Opcode">Disp20Opcode</a>;</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>    <i>// Check whether Opcode allows signed 20-bit displacements.</i></td></tr>
<tr><th id="1533">1533</th><td>    <b>if</b> (<a class="local col6 ref" href="#296MCID" title='MCID' data-ref="296MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::Has20BitOffset" title='llvm::SystemZII::Has20BitOffset' data-ref="llvm::SystemZII::Has20BitOffset">Has20BitOffset</a>)</td></tr>
<tr><th id="1534">1534</th><td>      <b>return</b> <a class="local col4 ref" href="#294Opcode" title='Opcode' data-ref="294Opcode">Opcode</a>;</td></tr>
<tr><th id="1535">1535</th><td>  }</td></tr>
<tr><th id="1536">1536</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1537">1537</th><td>}</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo14getLoadAndTestEj" title='llvm::SystemZInstrInfo::getLoadAndTest' data-ref="_ZNK4llvm16SystemZInstrInfo14getLoadAndTestEj">getLoadAndTest</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="300Opcode" title='Opcode' data-type='unsigned int' data-ref="300Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="1540">1540</th><td>  <b>switch</b> (<a class="local col0 ref" href="#300Opcode" title='Opcode' data-ref="300Opcode">Opcode</a>) {</td></tr>
<tr><th id="1541">1541</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;L&apos; in namespace &apos;llvm::SystemZ&apos;">L</span>:      <b>return</b> SystemZ::<span class='error' title="no member named &apos;LT&apos; in namespace &apos;llvm::SystemZ&apos;">LT</span>;</td></tr>
<tr><th id="1542">1542</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LY&apos; in namespace &apos;llvm::SystemZ&apos;">LY</span>:     <b>return</b> SystemZ::<span class='error' title="no member named &apos;LT&apos; in namespace &apos;llvm::SystemZ&apos;">LT</span>;</td></tr>
<tr><th id="1543">1543</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LG&apos; in namespace &apos;llvm::SystemZ&apos;">LG</span>:     <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTG&apos; in namespace &apos;llvm::SystemZ&apos;">LTG</span>;</td></tr>
<tr><th id="1544">1544</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LGF&apos; in namespace &apos;llvm::SystemZ&apos;">LGF</span>:    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTGF&apos; in namespace &apos;llvm::SystemZ&apos;">LTGF</span>;</td></tr>
<tr><th id="1545">1545</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::SystemZ&apos;">LR</span>:     <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTR&apos; in namespace &apos;llvm::SystemZ&apos;">LTR</span>;</td></tr>
<tr><th id="1546">1546</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LGFR&apos; in namespace &apos;llvm::SystemZ&apos;">LGFR</span>:   <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTGFR&apos; in namespace &apos;llvm::SystemZ&apos;">LTGFR</span>;</td></tr>
<tr><th id="1547">1547</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LGR&apos; in namespace &apos;llvm::SystemZ&apos;">LGR</span>:    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTGR&apos; in namespace &apos;llvm::SystemZ&apos;">LTGR</span>;</td></tr>
<tr><th id="1548">1548</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LER&apos; in namespace &apos;llvm::SystemZ&apos;">LER</span>:    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTEBR&apos; in namespace &apos;llvm::SystemZ&apos;">LTEBR</span>;</td></tr>
<tr><th id="1549">1549</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LDR&apos; in namespace &apos;llvm::SystemZ&apos;">LDR</span>:    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTDBR&apos; in namespace &apos;llvm::SystemZ&apos;">LTDBR</span>;</td></tr>
<tr><th id="1550">1550</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LXR&apos; in namespace &apos;llvm::SystemZ&apos;">LXR</span>:    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LTXBR&apos; in namespace &apos;llvm::SystemZ&apos;">LTXBR</span>;</td></tr>
<tr><th id="1551">1551</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LCDFR&apos; in namespace &apos;llvm::SystemZ&apos;">LCDFR</span>:  <b>return</b> SystemZ::<span class='error' title="no member named &apos;LCDBR&apos; in namespace &apos;llvm::SystemZ&apos;">LCDBR</span>;</td></tr>
<tr><th id="1552">1552</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LPDFR&apos; in namespace &apos;llvm::SystemZ&apos;">LPDFR</span>:  <b>return</b> SystemZ::<span class='error' title="no member named &apos;LPDBR&apos; in namespace &apos;llvm::SystemZ&apos;">LPDBR</span>;</td></tr>
<tr><th id="1553">1553</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LNDFR&apos; in namespace &apos;llvm::SystemZ&apos;">LNDFR</span>:  <b>return</b> SystemZ::<span class='error' title="no member named &apos;LNDBR&apos; in namespace &apos;llvm::SystemZ&apos;">LNDBR</span>;</td></tr>
<tr><th id="1554">1554</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LCDFR_32&apos; in namespace &apos;llvm::SystemZ&apos;">LCDFR_32</span>:  <b>return</b> SystemZ::<span class='error' title="no member named &apos;LCEBR&apos; in namespace &apos;llvm::SystemZ&apos;">LCEBR</span>;</td></tr>
<tr><th id="1555">1555</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LPDFR_32&apos; in namespace &apos;llvm::SystemZ&apos;">LPDFR_32</span>:  <b>return</b> SystemZ::<span class='error' title="no member named &apos;LPEBR&apos; in namespace &apos;llvm::SystemZ&apos;">LPEBR</span>;</td></tr>
<tr><th id="1556">1556</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LNDFR_32&apos; in namespace &apos;llvm::SystemZ&apos;">LNDFR_32</span>:  <b>return</b> SystemZ::<span class='error' title="no member named &apos;LNEBR&apos; in namespace &apos;llvm::SystemZ&apos;">LNEBR</span>;</td></tr>
<tr><th id="1557">1557</th><td>  <i>// On zEC12 we prefer to use RISBGN.  But if there is a chance to</i></td></tr>
<tr><th id="1558">1558</th><td><i>  // actually use the condition code, we may turn it back into RISGB.</i></td></tr>
<tr><th id="1559">1559</th><td><i>  // Note that RISBG is not really a "load-and-test" instruction,</i></td></tr>
<tr><th id="1560">1560</th><td><i>  // but sets the same condition code values, so is OK to use here.</i></td></tr>
<tr><th id="1561">1561</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;RISBGN&apos; in namespace &apos;llvm::SystemZ&apos;">RISBGN</span>: <b>return</b> SystemZ::<span class='error' title="no member named &apos;RISBG&apos; in namespace &apos;llvm::SystemZ&apos;">RISBG</span>;</td></tr>
<tr><th id="1562">1562</th><td>  <b>default</b>:              <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1563">1563</th><td>  }</td></tr>
<tr><th id="1564">1564</th><td>}</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td><i  data-doc="_ZL14isStringOfOnesmRjS_">// Return true if Mask matches the regexp 0*1+0*, given that zero masks</i></td></tr>
<tr><th id="1567">1567</th><td><i  data-doc="_ZL14isStringOfOnesmRjS_">// have already been filtered out.  Store the first set bit in LSB and</i></td></tr>
<tr><th id="1568">1568</th><td><i  data-doc="_ZL14isStringOfOnesmRjS_">// the number of set bits in Length if so.</i></td></tr>
<tr><th id="1569">1569</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14isStringOfOnesmRjS_" title='isStringOfOnes' data-type='bool isStringOfOnes(uint64_t Mask, unsigned int &amp; LSB, unsigned int &amp; Length)' data-ref="_ZL14isStringOfOnesmRjS_">isStringOfOnes</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="301Mask" title='Mask' data-type='uint64_t' data-ref="301Mask">Mask</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="302LSB" title='LSB' data-type='unsigned int &amp;' data-ref="302LSB">LSB</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="303Length" title='Length' data-type='unsigned int &amp;' data-ref="303Length">Length</dfn>) {</td></tr>
<tr><th id="1570">1570</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="304First" title='First' data-type='unsigned int' data-ref="304First">First</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" title='llvm::findFirstSet' data-ref="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE">findFirstSet</a>(<a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a>);</td></tr>
<tr><th id="1571">1571</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="305Top" title='Top' data-type='uint64_t' data-ref="305Top">Top</dfn> = (<a class="local col1 ref" href="#301Mask" title='Mask' data-ref="301Mask">Mask</a> &gt;&gt; <a class="local col4 ref" href="#304First" title='First' data-ref="304First">First</a>) + <var>1</var>;</td></tr>
<tr><th id="1572">1572</th><td>  <b>if</b> ((<a class="local col5 ref" href="#305Top" title='Top' data-ref="305Top">Top</a> &amp; -<a class="local col5 ref" href="#305Top" title='Top' data-ref="305Top">Top</a>) == <a class="local col5 ref" href="#305Top" title='Top' data-ref="305Top">Top</a>) {</td></tr>
<tr><th id="1573">1573</th><td>    <a class="local col2 ref" href="#302LSB" title='LSB' data-ref="302LSB">LSB</a> = <a class="local col4 ref" href="#304First" title='First' data-ref="304First">First</a>;</td></tr>
<tr><th id="1574">1574</th><td>    <a class="local col3 ref" href="#303Length" title='Length' data-ref="303Length">Length</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" title='llvm::findFirstSet' data-ref="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE">findFirstSet</a>(<a class="local col5 ref" href="#305Top" title='Top' data-ref="305Top">Top</a>);</td></tr>
<tr><th id="1575">1575</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1576">1576</th><td>  }</td></tr>
<tr><th id="1577">1577</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1578">1578</th><td>}</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo11isRxSBGMaskEmjRjS1_" title='llvm::SystemZInstrInfo::isRxSBGMask' data-ref="_ZNK4llvm16SystemZInstrInfo11isRxSBGMaskEmjRjS1_">isRxSBGMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="306Mask" title='Mask' data-type='uint64_t' data-ref="306Mask">Mask</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="307BitSize" title='BitSize' data-type='unsigned int' data-ref="307BitSize">BitSize</dfn>,</td></tr>
<tr><th id="1581">1581</th><td>                                   <em>unsigned</em> &amp;<dfn class="local col8 decl" id="308Start" title='Start' data-type='unsigned int &amp;' data-ref="308Start">Start</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="309End" title='End' data-type='unsigned int &amp;' data-ref="309End">End</dfn>) <em>const</em> {</td></tr>
<tr><th id="1582">1582</th><td>  <i>// Reject trivial all-zero masks.</i></td></tr>
<tr><th id="1583">1583</th><td>  <a class="local col6 ref" href="#306Mask" title='Mask' data-ref="306Mask">Mask</a> &amp;= <a class="tu ref" href="#_ZL7allOnesj" title='allOnes' data-use='c' data-ref="_ZL7allOnesj">allOnes</a>(<a class="local col7 ref" href="#307BitSize" title='BitSize' data-ref="307BitSize">BitSize</a>);</td></tr>
<tr><th id="1584">1584</th><td>  <b>if</b> (<a class="local col6 ref" href="#306Mask" title='Mask' data-ref="306Mask">Mask</a> == <var>0</var>)</td></tr>
<tr><th id="1585">1585</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <i>// Handle the 1+0+ or 0+1+0* cases.  Start then specifies the index of</i></td></tr>
<tr><th id="1588">1588</th><td><i>  // the msb and End specifies the index of the lsb.</i></td></tr>
<tr><th id="1589">1589</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="310LSB" title='LSB' data-type='unsigned int' data-ref="310LSB">LSB</dfn>, <dfn class="local col1 decl" id="311Length" title='Length' data-type='unsigned int' data-ref="311Length">Length</dfn>;</td></tr>
<tr><th id="1590">1590</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14isStringOfOnesmRjS_" title='isStringOfOnes' data-use='c' data-ref="_ZL14isStringOfOnesmRjS_">isStringOfOnes</a>(<a class="local col6 ref" href="#306Mask" title='Mask' data-ref="306Mask">Mask</a>, <span class='refarg'><a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a></span>, <span class='refarg'><a class="local col1 ref" href="#311Length" title='Length' data-ref="311Length">Length</a></span>)) {</td></tr>
<tr><th id="1591">1591</th><td>    <a class="local col8 ref" href="#308Start" title='Start' data-ref="308Start">Start</a> = <var>63</var> - (<a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a> + <a class="local col1 ref" href="#311Length" title='Length' data-ref="311Length">Length</a> - <var>1</var>);</td></tr>
<tr><th id="1592">1592</th><td>    <a class="local col9 ref" href="#309End" title='End' data-ref="309End">End</a> = <var>63</var> - <a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a>;</td></tr>
<tr><th id="1593">1593</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1594">1594</th><td>  }</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <i>// Handle the wrap-around 1+0+1+ cases.  Start then specifies the msb</i></td></tr>
<tr><th id="1597">1597</th><td><i>  // of the low 1s and End specifies the lsb of the high 1s.</i></td></tr>
<tr><th id="1598">1598</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14isStringOfOnesmRjS_" title='isStringOfOnes' data-use='c' data-ref="_ZL14isStringOfOnesmRjS_">isStringOfOnes</a>(<a class="local col6 ref" href="#306Mask" title='Mask' data-ref="306Mask">Mask</a> ^ <a class="tu ref" href="#_ZL7allOnesj" title='allOnes' data-use='c' data-ref="_ZL7allOnesj">allOnes</a>(<a class="local col7 ref" href="#307BitSize" title='BitSize' data-ref="307BitSize">BitSize</a>), <span class='refarg'><a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a></span>, <span class='refarg'><a class="local col1 ref" href="#311Length" title='Length' data-ref="311Length">Length</a></span>)) {</td></tr>
<tr><th id="1599">1599</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LSB &gt; 0 &amp;&amp; &quot;Bottom bit must be set&quot;) ? void (0) : __assert_fail (&quot;LSB &gt; 0 &amp;&amp; \&quot;Bottom bit must be set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1599, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a> &gt; <var>0</var> &amp;&amp; <q>"Bottom bit must be set"</q>);</td></tr>
<tr><th id="1600">1600</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LSB + Length &lt; BitSize &amp;&amp; &quot;Top bit must be set&quot;) ? void (0) : __assert_fail (&quot;LSB + Length &lt; BitSize &amp;&amp; \&quot;Top bit must be set\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1600, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a> + <a class="local col1 ref" href="#311Length" title='Length' data-ref="311Length">Length</a> &lt; <a class="local col7 ref" href="#307BitSize" title='BitSize' data-ref="307BitSize">BitSize</a> &amp;&amp; <q>"Top bit must be set"</q>);</td></tr>
<tr><th id="1601">1601</th><td>    <a class="local col8 ref" href="#308Start" title='Start' data-ref="308Start">Start</a> = <var>63</var> - (<a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a> - <var>1</var>);</td></tr>
<tr><th id="1602">1602</th><td>    <a class="local col9 ref" href="#309End" title='End' data-ref="309End">End</a> = <var>63</var> - (<a class="local col0 ref" href="#310LSB" title='LSB' data-ref="310LSB">LSB</a> + <a class="local col1 ref" href="#311Length" title='Length' data-ref="311Length">Length</a>);</td></tr>
<tr><th id="1603">1603</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1604">1604</th><td>  }</td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1607">1607</th><td>}</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo15getFusedCompareEjNS_9SystemZII16FusedCompareTypeEPKNS_12MachineInstrE" title='llvm::SystemZInstrInfo::getFusedCompare' data-ref="_ZNK4llvm16SystemZInstrInfo15getFusedCompareEjNS_9SystemZII16FusedCompareTypeEPKNS_12MachineInstrE">getFusedCompare</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="312Opcode" title='Opcode' data-type='unsigned int' data-ref="312Opcode">Opcode</dfn>,</td></tr>
<tr><th id="1610">1610</th><td>                                           <span class="namespace">SystemZII::</span><a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZII::FusedCompareType" title='llvm::SystemZII::FusedCompareType' data-ref="llvm::SystemZII::FusedCompareType">FusedCompareType</a> <dfn class="local col3 decl" id="313Type" title='Type' data-type='SystemZII::FusedCompareType' data-ref="313Type">Type</dfn>,</td></tr>
<tr><th id="1611">1611</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="314MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="314MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1612">1612</th><td>  <b>switch</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a>) {</td></tr>
<tr><th id="1613">1613</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CHI&apos; in namespace &apos;llvm::SystemZ&apos;">CHI</span>:</td></tr>
<tr><th id="1614">1614</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGHI&apos; in namespace &apos;llvm::SystemZ&apos;">CGHI</span>:</td></tr>
<tr><th id="1615">1615</th><td>    <b>if</b> (!(MI &amp;&amp; isInt&lt;<var>8</var>&gt;(MI-&gt;getOperand(<var>1</var>).getImm())))</td></tr>
<tr><th id="1616">1616</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1617">1617</th><td>    <b>break</b>;</td></tr>
<tr><th id="1618">1618</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLFI</span>:</td></tr>
<tr><th id="1619">1619</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLGFI</span>:</td></tr>
<tr><th id="1620">1620</th><td>    <b>if</b> (!(MI &amp;&amp; isUInt&lt;<var>8</var>&gt;(MI-&gt;getOperand(<var>1</var>).getImm())))</td></tr>
<tr><th id="1621">1621</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1622">1622</th><td>    <b>break</b>;</td></tr>
<tr><th id="1623">1623</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::SystemZ&apos;">CL</span>:</td></tr>
<tr><th id="1624">1624</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLG&apos; in namespace &apos;llvm::SystemZ&apos;">CLG</span>:</td></tr>
<tr><th id="1625">1625</th><td>    <b>if</b> (!STI.hasMiscellaneousExtensions())</td></tr>
<tr><th id="1626">1626</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1627">1627</th><td>    <b>if</b> (!(<a class="local col4 ref" href="#314MI" title='MI' data-ref="314MI">MI</a> &amp;&amp; <a class="local col4 ref" href="#314MI" title='MI' data-ref="314MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>))</td></tr>
<tr><th id="1628">1628</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1629">1629</th><td>    <b>break</b>;</td></tr>
<tr><th id="1630">1630</th><td>  }</td></tr>
<tr><th id="1631">1631</th><td>  <b>switch</b> (<a class="local col3 ref" href="#313Type" title='Type' data-ref="313Type">Type</a>) {</td></tr>
<tr><th id="1632">1632</th><td>  <b>case</b> <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::FusedCompareType::CompareAndBranch" title='llvm::SystemZII::FusedCompareType::CompareAndBranch' data-ref="llvm::SystemZII::FusedCompareType::CompareAndBranch">CompareAndBranch</a>:</td></tr>
<tr><th id="1633">1633</th><td>    <b>switch</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a>) {</td></tr>
<tr><th id="1634">1634</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CR&apos; in namespace &apos;llvm::SystemZ&apos;">CR</span>:</td></tr>
<tr><th id="1635">1635</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CRJ</span>;</td></tr>
<tr><th id="1636">1636</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGR&apos; in namespace &apos;llvm::SystemZ&apos;">CGR</span>:</td></tr>
<tr><th id="1637">1637</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CGRJ</span>;</td></tr>
<tr><th id="1638">1638</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CHI&apos; in namespace &apos;llvm::SystemZ&apos;">CHI</span>:</td></tr>
<tr><th id="1639">1639</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CIJ</span>;</td></tr>
<tr><th id="1640">1640</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGHI&apos; in namespace &apos;llvm::SystemZ&apos;">CGHI</span>:</td></tr>
<tr><th id="1641">1641</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CGIJ</span>;</td></tr>
<tr><th id="1642">1642</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLR&apos; in namespace &apos;llvm::SystemZ&apos;">CLR</span>:</td></tr>
<tr><th id="1643">1643</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLRJ</span>;</td></tr>
<tr><th id="1644">1644</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGR&apos; in namespace &apos;llvm::SystemZ&apos;">CLGR</span>:</td></tr>
<tr><th id="1645">1645</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGRJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLGRJ</span>;</td></tr>
<tr><th id="1646">1646</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLFI</span>:</td></tr>
<tr><th id="1647">1647</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLIJ</span>;</td></tr>
<tr><th id="1648">1648</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLGFI</span>:</td></tr>
<tr><th id="1649">1649</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGIJ&apos; in namespace &apos;llvm::SystemZ&apos;">CLGIJ</span>;</td></tr>
<tr><th id="1650">1650</th><td>    <b>default</b>:</td></tr>
<tr><th id="1651">1651</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1652">1652</th><td>    }</td></tr>
<tr><th id="1653">1653</th><td>  <b>case</b> <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::FusedCompareType::CompareAndReturn" title='llvm::SystemZII::FusedCompareType::CompareAndReturn' data-ref="llvm::SystemZII::FusedCompareType::CompareAndReturn">CompareAndReturn</a>:</td></tr>
<tr><th id="1654">1654</th><td>    <b>switch</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a>) {</td></tr>
<tr><th id="1655">1655</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CR&apos; in namespace &apos;llvm::SystemZ&apos;">CR</span>:</td></tr>
<tr><th id="1656">1656</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CRBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CRBReturn</span>;</td></tr>
<tr><th id="1657">1657</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGR&apos; in namespace &apos;llvm::SystemZ&apos;">CGR</span>:</td></tr>
<tr><th id="1658">1658</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGRBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CGRBReturn</span>;</td></tr>
<tr><th id="1659">1659</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CHI&apos; in namespace &apos;llvm::SystemZ&apos;">CHI</span>:</td></tr>
<tr><th id="1660">1660</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CIBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CIBReturn</span>;</td></tr>
<tr><th id="1661">1661</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGHI&apos; in namespace &apos;llvm::SystemZ&apos;">CGHI</span>:</td></tr>
<tr><th id="1662">1662</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGIBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CGIBReturn</span>;</td></tr>
<tr><th id="1663">1663</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLR&apos; in namespace &apos;llvm::SystemZ&apos;">CLR</span>:</td></tr>
<tr><th id="1664">1664</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLRBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CLRBReturn</span>;</td></tr>
<tr><th id="1665">1665</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGR&apos; in namespace &apos;llvm::SystemZ&apos;">CLGR</span>:</td></tr>
<tr><th id="1666">1666</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGRBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CLGRBReturn</span>;</td></tr>
<tr><th id="1667">1667</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLFI</span>:</td></tr>
<tr><th id="1668">1668</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLIBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CLIBReturn</span>;</td></tr>
<tr><th id="1669">1669</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLGFI</span>:</td></tr>
<tr><th id="1670">1670</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGIBReturn&apos; in namespace &apos;llvm::SystemZ&apos;">CLGIBReturn</span>;</td></tr>
<tr><th id="1671">1671</th><td>    <b>default</b>:</td></tr>
<tr><th id="1672">1672</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1673">1673</th><td>    }</td></tr>
<tr><th id="1674">1674</th><td>  <b>case</b> <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::FusedCompareType::CompareAndSibcall" title='llvm::SystemZII::FusedCompareType::CompareAndSibcall' data-ref="llvm::SystemZII::FusedCompareType::CompareAndSibcall">CompareAndSibcall</a>:</td></tr>
<tr><th id="1675">1675</th><td>    <b>switch</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a>) {</td></tr>
<tr><th id="1676">1676</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CR&apos; in namespace &apos;llvm::SystemZ&apos;">CR</span>:</td></tr>
<tr><th id="1677">1677</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CRBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CRBCall</span>;</td></tr>
<tr><th id="1678">1678</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGR&apos; in namespace &apos;llvm::SystemZ&apos;">CGR</span>:</td></tr>
<tr><th id="1679">1679</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGRBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CGRBCall</span>;</td></tr>
<tr><th id="1680">1680</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CHI&apos; in namespace &apos;llvm::SystemZ&apos;">CHI</span>:</td></tr>
<tr><th id="1681">1681</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CIBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CIBCall</span>;</td></tr>
<tr><th id="1682">1682</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGHI&apos; in namespace &apos;llvm::SystemZ&apos;">CGHI</span>:</td></tr>
<tr><th id="1683">1683</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGIBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CGIBCall</span>;</td></tr>
<tr><th id="1684">1684</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLR&apos; in namespace &apos;llvm::SystemZ&apos;">CLR</span>:</td></tr>
<tr><th id="1685">1685</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLRBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CLRBCall</span>;</td></tr>
<tr><th id="1686">1686</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGR&apos; in namespace &apos;llvm::SystemZ&apos;">CLGR</span>:</td></tr>
<tr><th id="1687">1687</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGRBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CLGRBCall</span>;</td></tr>
<tr><th id="1688">1688</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLFI</span>:</td></tr>
<tr><th id="1689">1689</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLIBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CLIBCall</span>;</td></tr>
<tr><th id="1690">1690</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLGFI</span>:</td></tr>
<tr><th id="1691">1691</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGIBCall&apos; in namespace &apos;llvm::SystemZ&apos;">CLGIBCall</span>;</td></tr>
<tr><th id="1692">1692</th><td>    <b>default</b>:</td></tr>
<tr><th id="1693">1693</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1694">1694</th><td>    }</td></tr>
<tr><th id="1695">1695</th><td>  <b>case</b> <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::FusedCompareType::CompareAndTrap" title='llvm::SystemZII::FusedCompareType::CompareAndTrap' data-ref="llvm::SystemZII::FusedCompareType::CompareAndTrap">CompareAndTrap</a>:</td></tr>
<tr><th id="1696">1696</th><td>    <b>switch</b> (<a class="local col2 ref" href="#312Opcode" title='Opcode' data-ref="312Opcode">Opcode</a>) {</td></tr>
<tr><th id="1697">1697</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CR&apos; in namespace &apos;llvm::SystemZ&apos;">CR</span>:</td></tr>
<tr><th id="1698">1698</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CRT&apos; in namespace &apos;llvm::SystemZ&apos;">CRT</span>;</td></tr>
<tr><th id="1699">1699</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGR&apos; in namespace &apos;llvm::SystemZ&apos;">CGR</span>:</td></tr>
<tr><th id="1700">1700</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGRT&apos; in namespace &apos;llvm::SystemZ&apos;">CGRT</span>;</td></tr>
<tr><th id="1701">1701</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CHI&apos; in namespace &apos;llvm::SystemZ&apos;">CHI</span>:</td></tr>
<tr><th id="1702">1702</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CIT&apos; in namespace &apos;llvm::SystemZ&apos;">CIT</span>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CGHI&apos; in namespace &apos;llvm::SystemZ&apos;">CGHI</span>:</td></tr>
<tr><th id="1704">1704</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CGIT&apos; in namespace &apos;llvm::SystemZ&apos;">CGIT</span>;</td></tr>
<tr><th id="1705">1705</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLR&apos; in namespace &apos;llvm::SystemZ&apos;">CLR</span>:</td></tr>
<tr><th id="1706">1706</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLRT&apos; in namespace &apos;llvm::SystemZ&apos;">CLRT</span>;</td></tr>
<tr><th id="1707">1707</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGR&apos; in namespace &apos;llvm::SystemZ&apos;">CLGR</span>:</td></tr>
<tr><th id="1708">1708</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGRT&apos; in namespace &apos;llvm::SystemZ&apos;">CLGRT</span>;</td></tr>
<tr><th id="1709">1709</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLFI</span>:</td></tr>
<tr><th id="1710">1710</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLFIT&apos; in namespace &apos;llvm::SystemZ&apos;">CLFIT</span>;</td></tr>
<tr><th id="1711">1711</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLGFI&apos; in namespace &apos;llvm::SystemZ&apos;">CLGFI</span>:</td></tr>
<tr><th id="1712">1712</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGIT&apos; in namespace &apos;llvm::SystemZ&apos;">CLGIT</span>;</td></tr>
<tr><th id="1713">1713</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CL&apos; in namespace &apos;llvm::SystemZ&apos;">CL</span>:</td></tr>
<tr><th id="1714">1714</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLT&apos; in namespace &apos;llvm::SystemZ&apos;">CLT</span>;</td></tr>
<tr><th id="1715">1715</th><td>    <b>case</b> SystemZ::<span class='error' title="no member named &apos;CLG&apos; in namespace &apos;llvm::SystemZ&apos;">CLG</span>:</td></tr>
<tr><th id="1716">1716</th><td>      <b>return</b> SystemZ::<span class='error' title="no member named &apos;CLGT&apos; in namespace &apos;llvm::SystemZ&apos;">CLGT</span>;</td></tr>
<tr><th id="1717">1717</th><td>    <b>default</b>:</td></tr>
<tr><th id="1718">1718</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1719">1719</th><td>    }</td></tr>
<tr><th id="1720">1720</th><td>  }</td></tr>
<tr><th id="1721">1721</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1722">1722</th><td>}</td></tr>
<tr><th id="1723">1723</th><td></td></tr>
<tr><th id="1724">1724</th><td><em>unsigned</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo14getLoadAndTrapEj" title='llvm::SystemZInstrInfo::getLoadAndTrap' data-ref="_ZNK4llvm16SystemZInstrInfo14getLoadAndTrapEj">getLoadAndTrap</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="315Opcode" title='Opcode' data-type='unsigned int' data-ref="315Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="1725">1725</th><td>  <b>if</b> (!<a class="member" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo::STI" title='llvm::SystemZInstrInfo::STI' data-ref="llvm::SystemZInstrInfo::STI">STI</a>.<a class="ref" href="SystemZSubtarget.h.html#_ZNK4llvm16SystemZSubtarget14hasLoadAndTrapEv" title='llvm::SystemZSubtarget::hasLoadAndTrap' data-ref="_ZNK4llvm16SystemZSubtarget14hasLoadAndTrapEv">hasLoadAndTrap</a>())</td></tr>
<tr><th id="1726">1726</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1727">1727</th><td>  <b>switch</b> (<a class="local col5 ref" href="#315Opcode" title='Opcode' data-ref="315Opcode">Opcode</a>) {</td></tr>
<tr><th id="1728">1728</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;L&apos; in namespace &apos;llvm::SystemZ&apos;">L</span>:</td></tr>
<tr><th id="1729">1729</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LY&apos; in namespace &apos;llvm::SystemZ&apos;">LY</span>:</td></tr>
<tr><th id="1730">1730</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LAT&apos; in namespace &apos;llvm::SystemZ&apos;">LAT</span>;</td></tr>
<tr><th id="1731">1731</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LG&apos; in namespace &apos;llvm::SystemZ&apos;">LG</span>:</td></tr>
<tr><th id="1732">1732</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LGAT&apos; in namespace &apos;llvm::SystemZ&apos;">LGAT</span>;</td></tr>
<tr><th id="1733">1733</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LFH&apos; in namespace &apos;llvm::SystemZ&apos;">LFH</span>:</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LFHAT&apos; in namespace &apos;llvm::SystemZ&apos;">LFHAT</span>;</td></tr>
<tr><th id="1735">1735</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LLGF&apos; in namespace &apos;llvm::SystemZ&apos;">LLGF</span>:</td></tr>
<tr><th id="1736">1736</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LLGFAT&apos; in namespace &apos;llvm::SystemZ&apos;">LLGFAT</span>;</td></tr>
<tr><th id="1737">1737</th><td>  <b>case</b> SystemZ::<span class='error' title="no member named &apos;LLGT&apos; in namespace &apos;llvm::SystemZ&apos;">LLGT</span>:</td></tr>
<tr><th id="1738">1738</th><td>    <b>return</b> SystemZ::<span class='error' title="no member named &apos;LLGTAT&apos; in namespace &apos;llvm::SystemZ&apos;">LLGTAT</span>;</td></tr>
<tr><th id="1739">1739</th><td>  }</td></tr>
<tr><th id="1740">1740</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1741">1741</th><td>}</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td><em>void</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::SystemZInstrInfo::loadImmediate' data-ref="_ZNK4llvm16SystemZInstrInfo13loadImmediateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">loadImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="316MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="316MBB">MBB</dfn>,</td></tr>
<tr><th id="1744">1744</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="317MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="317MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1745">1745</th><td>                                     <em>unsigned</em> <dfn class="local col8 decl" id="318Reg" title='Reg' data-type='unsigned int' data-ref="318Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="319Value" title='Value' data-type='uint64_t' data-ref="319Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="1746">1746</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="320DL" title='DL' data-type='llvm::DebugLoc' data-ref="320DL">DL</dfn> = <a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI">MBBI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#316MBB" title='MBB' data-ref="316MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#317MBBI" title='MBBI' data-ref="317MBBI">MBBI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="1747">1747</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="321Opcode" title='Opcode' data-type='unsigned int' data-ref="321Opcode">Opcode</dfn>;</td></tr>
<tr><th id="1748">1748</th><td>  <b>if</b> (<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#319Value" title='Value' data-ref="319Value">Value</a>))</td></tr>
<tr><th id="1749">1749</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LGHI&apos; in namespace &apos;llvm::SystemZ&apos;">LGHI</span>;</td></tr>
<tr><th id="1750">1750</th><td>  <b>else</b> <b>if</b> (<span class="namespace">SystemZ::</span><a class="ref" href="SystemZ.h.html#_ZN4llvm7SystemZL7isImmLLEm" title='llvm::SystemZ::isImmLL' data-ref="_ZN4llvm7SystemZL7isImmLLEm">isImmLL</a>(<a class="local col9 ref" href="#319Value" title='Value' data-ref="319Value">Value</a>))</td></tr>
<tr><th id="1751">1751</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LLILL&apos; in namespace &apos;llvm::SystemZ&apos;">LLILL</span>;</td></tr>
<tr><th id="1752">1752</th><td>  <b>else</b> <b>if</b> (<span class="namespace">SystemZ::</span><a class="ref" href="SystemZ.h.html#_ZN4llvm7SystemZL7isImmLHEm" title='llvm::SystemZ::isImmLH' data-ref="_ZN4llvm7SystemZL7isImmLHEm">isImmLH</a>(<a class="local col9 ref" href="#319Value" title='Value' data-ref="319Value">Value</a>)) {</td></tr>
<tr><th id="1753">1753</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LLILH&apos; in namespace &apos;llvm::SystemZ&apos;">LLILH</span>;</td></tr>
<tr><th id="1754">1754</th><td>    <a class="local col9 ref" href="#319Value" title='Value' data-ref="319Value">Value</a> &gt;&gt;= <var>16</var>;</td></tr>
<tr><th id="1755">1755</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1756">1756</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isInt&lt;32&gt;(Value) &amp;&amp; &quot;Huge values not handled yet&quot;) ? void (0) : __assert_fail (&quot;isInt&lt;32&gt;(Value) &amp;&amp; \&quot;Huge values not handled yet\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp&quot;, 1756, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(<a class="local col9 ref" href="#319Value" title='Value' data-ref="319Value">Value</a>) &amp;&amp; <q>"Huge values not handled yet"</q>);</td></tr>
<tr><th id="1757">1757</th><td>    Opcode = SystemZ::<span class='error' title="no member named &apos;LGFI&apos; in namespace &apos;llvm::SystemZ&apos;">LGFI</span>;</td></tr>
<tr><th id="1758">1758</th><td>  }</td></tr>
<tr><th id="1759">1759</th><td>  BuildMI(MBB, MBBI, DL, <span class='error' title="use of undeclared identifier &apos;get&apos;">get</span>(Opcode), Reg).addImm(Value);</td></tr>
<tr><th id="1760">1760</th><td>}</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td><em>bool</em> <a class="type" href="SystemZInstrInfo.h.html#llvm::SystemZInstrInfo" title='llvm::SystemZInstrInfo' data-ref="llvm::SystemZInstrInfo">SystemZInstrInfo</a>::</td></tr>
<tr><th id="1763">1763</th><td><dfn class="decl def" id="_ZNK4llvm16SystemZInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::SystemZInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16SystemZInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="322MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="322MIa">MIa</dfn>,</td></tr>
<tr><th id="1764">1764</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="323MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="323MIb">MIb</dfn>,</td></tr>
<tr><th id="1765">1765</th><td>                                <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col4 decl" id="324AA" title='AA' data-type='AliasAnalysis *' data-ref="324AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td>  <b>if</b> (!<a class="local col2 ref" href="#322MIa" title='MIa' data-ref="322MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() || !<a class="local col3 ref" href="#323MIb" title='MIb' data-ref="323MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="1768">1768</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>  <i>// If mem-operands show that the same address Value is used by both</i></td></tr>
<tr><th id="1771">1771</th><td><i>  // instructions, check for non-overlapping offsets and widths. Not</i></td></tr>
<tr><th id="1772">1772</th><td><i>  // sure if a register based analysis would be an improvement...</i></td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="325MMOa" title='MMOa' data-type='llvm::MachineMemOperand *' data-ref="325MMOa">MMOa</dfn> = *<a class="local col2 ref" href="#322MIa" title='MIa' data-ref="322MIa">MIa</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1775">1775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="326MMOb" title='MMOb' data-type='llvm::MachineMemOperand *' data-ref="326MMOb">MMOb</dfn> = *<a class="local col3 ref" href="#323MIb" title='MIb' data-ref="323MIb">MIb</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1776">1776</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="327VALa" title='VALa' data-type='const llvm::Value *' data-ref="327VALa">VALa</dfn> = <a class="local col5 ref" href="#325MMOa" title='MMOa' data-ref="325MMOa">MMOa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="1777">1777</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col8 decl" id="328VALb" title='VALb' data-type='const llvm::Value *' data-ref="328VALb">VALb</dfn> = <a class="local col6 ref" href="#326MMOb" title='MMOb' data-ref="326MMOb">MMOb</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="1778">1778</th><td>  <em>bool</em> <dfn class="local col9 decl" id="329SameVal" title='SameVal' data-type='bool' data-ref="329SameVal">SameVal</dfn> = (<a class="local col7 ref" href="#327VALa" title='VALa' data-ref="327VALa">VALa</a> &amp;&amp; <a class="local col8 ref" href="#328VALb" title='VALb' data-ref="328VALb">VALb</a> &amp;&amp; (<a class="local col7 ref" href="#327VALa" title='VALa' data-ref="327VALa">VALa</a> == <a class="local col8 ref" href="#328VALb" title='VALb' data-ref="328VALb">VALb</a>));</td></tr>
<tr><th id="1779">1779</th><td>  <b>if</b> (!<a class="local col9 ref" href="#329SameVal" title='SameVal' data-ref="329SameVal">SameVal</a>) {</td></tr>
<tr><th id="1780">1780</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col0 decl" id="330PSVa" title='PSVa' data-type='const llvm::PseudoSourceValue *' data-ref="330PSVa">PSVa</dfn> = <a class="local col5 ref" href="#325MMOa" title='MMOa' data-ref="325MMOa">MMOa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>();</td></tr>
<tr><th id="1781">1781</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col1 decl" id="331PSVb" title='PSVb' data-type='const llvm::PseudoSourceValue *' data-ref="331PSVb">PSVb</dfn> = <a class="local col6 ref" href="#326MMOb" title='MMOb' data-ref="326MMOb">MMOb</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>();</td></tr>
<tr><th id="1782">1782</th><td>    <b>if</b> (<a class="local col0 ref" href="#330PSVa" title='PSVa' data-ref="330PSVa">PSVa</a> &amp;&amp; <a class="local col1 ref" href="#331PSVb" title='PSVb' data-ref="331PSVb">PSVb</a> &amp;&amp; (<a class="local col0 ref" href="#330PSVa" title='PSVa' data-ref="330PSVa">PSVa</a> == <a class="local col1 ref" href="#331PSVb" title='PSVb' data-ref="331PSVb">PSVb</a>))</td></tr>
<tr><th id="1783">1783</th><td>      <a class="local col9 ref" href="#329SameVal" title='SameVal' data-ref="329SameVal">SameVal</a> = <b>true</b>;</td></tr>
<tr><th id="1784">1784</th><td>  }</td></tr>
<tr><th id="1785">1785</th><td>  <b>if</b> (<a class="local col9 ref" href="#329SameVal" title='SameVal' data-ref="329SameVal">SameVal</a>) {</td></tr>
<tr><th id="1786">1786</th><td>    <em>int</em> <dfn class="local col2 decl" id="332OffsetA" title='OffsetA' data-type='int' data-ref="332OffsetA">OffsetA</dfn> = <a class="local col5 ref" href="#325MMOa" title='MMOa' data-ref="325MMOa">MMOa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getOffsetEv" title='llvm::MachineMemOperand::getOffset' data-ref="_ZNK4llvm17MachineMemOperand9getOffsetEv">getOffset</a>(), <dfn class="local col3 decl" id="333OffsetB" title='OffsetB' data-type='int' data-ref="333OffsetB">OffsetB</dfn> = <a class="local col6 ref" href="#326MMOb" title='MMOb' data-ref="326MMOb">MMOb</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand9getOffsetEv" title='llvm::MachineMemOperand::getOffset' data-ref="_ZNK4llvm17MachineMemOperand9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="1787">1787</th><td>    <em>int</em> <dfn class="local col4 decl" id="334WidthA" title='WidthA' data-type='int' data-ref="334WidthA">WidthA</dfn> = <a class="local col5 ref" href="#325MMOa" title='MMOa' data-ref="325MMOa">MMOa</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>(), <dfn class="local col5 decl" id="335WidthB" title='WidthB' data-type='int' data-ref="335WidthB">WidthB</dfn> = <a class="local col6 ref" href="#326MMOb" title='MMOb' data-ref="326MMOb">MMOb</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="1788">1788</th><td>    <em>int</em> <dfn class="local col6 decl" id="336LowOffset" title='LowOffset' data-type='int' data-ref="336LowOffset">LowOffset</dfn> = <a class="local col2 ref" href="#332OffsetA" title='OffsetA' data-ref="332OffsetA">OffsetA</a> &lt; <a class="local col3 ref" href="#333OffsetB" title='OffsetB' data-ref="333OffsetB">OffsetB</a> ? <a class="local col2 ref" href="#332OffsetA" title='OffsetA' data-ref="332OffsetA">OffsetA</a> : <a class="local col3 ref" href="#333OffsetB" title='OffsetB' data-ref="333OffsetB">OffsetB</a>;</td></tr>
<tr><th id="1789">1789</th><td>    <em>int</em> <dfn class="local col7 decl" id="337HighOffset" title='HighOffset' data-type='int' data-ref="337HighOffset">HighOffset</dfn> = <a class="local col2 ref" href="#332OffsetA" title='OffsetA' data-ref="332OffsetA">OffsetA</a> &lt; <a class="local col3 ref" href="#333OffsetB" title='OffsetB' data-ref="333OffsetB">OffsetB</a> ? <a class="local col3 ref" href="#333OffsetB" title='OffsetB' data-ref="333OffsetB">OffsetB</a> : <a class="local col2 ref" href="#332OffsetA" title='OffsetA' data-ref="332OffsetA">OffsetA</a>;</td></tr>
<tr><th id="1790">1790</th><td>    <em>int</em> <dfn class="local col8 decl" id="338LowWidth" title='LowWidth' data-type='int' data-ref="338LowWidth">LowWidth</dfn> = (<a class="local col6 ref" href="#336LowOffset" title='LowOffset' data-ref="336LowOffset">LowOffset</a> == <a class="local col2 ref" href="#332OffsetA" title='OffsetA' data-ref="332OffsetA">OffsetA</a>) ? <a class="local col4 ref" href="#334WidthA" title='WidthA' data-ref="334WidthA">WidthA</a> : <a class="local col5 ref" href="#335WidthB" title='WidthB' data-ref="335WidthB">WidthB</a>;</td></tr>
<tr><th id="1791">1791</th><td>    <b>if</b> (<a class="local col6 ref" href="#336LowOffset" title='LowOffset' data-ref="336LowOffset">LowOffset</a> + <a class="local col8 ref" href="#338LowWidth" title='LowWidth' data-ref="338LowWidth">LowWidth</a> &lt;= <a class="local col7 ref" href="#337HighOffset" title='HighOffset' data-ref="337HighOffset">HighOffset</a>)</td></tr>
<tr><th id="1792">1792</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1793">1793</th><td>  }</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1796">1796</th><td>}</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
