Flow report for top
Mon Oct 07 18:09:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Mon Oct 07 18:08:09 2019           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEBA6U23I7                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3,790 / 41,910 ( 9 % )                          ;
; Total registers                 ; 7260                                            ;
; Total pins                      ; 115 / 314 ( 37 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 162,128 / 5,662,720 ( 3 % )                     ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
; Total DSP Blocks                ; 2 / 112 ( 2 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/07/2019 17:40:25 ;
; Main task         ; Compilation         ;
; Revision Name     ; top                 ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                        ;
+-------------------------------------------------+----------------------------------------------------------------------+---------------+------------------------------------+-------------------------------------------+
; Assignment Name                                 ; Value                                                                ; Default Value ; Entity Name                        ; Section Id                                ;
+-------------------------------------------------+----------------------------------------------------------------------+---------------+------------------------------------+-------------------------------------------+
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES ; Off                                                                  ; Auto          ; --                                 ; --                                        ;
; AUTO_PARALLEL_SYNTHESIS                         ; Off                                                                  ; On            ; --                                 ; --                                        ;
; COMPILER_SIGNATURE_ID                           ; 103984915588497.157045022514704                                      ; --            ; --                                 ; --                                        ;
; DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES     ; On                                                                   ; Auto          ; --                                 ; --                                        ;
; FITTER_EFFORT                                   ; Standard Fit                                                         ; Auto Fit      ; --                                 ; --                                        ;
; FIT_ONLY_ONE_ATTEMPT                            ; -- (Not supported for targeted family)                               ; Off           ; --                                 ; --                                        ;
; FLOW_DISABLE_ASSEMBLER                          ; On                                                                   ; Off           ; --                                 ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/system.pre.h                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_ISW_FILE                                    ; system/synthesis/submodules/hps.pre.xml                              ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; HPS_PARTITION                                   ; On                                                                   ; --            ; system_acl_iface_hps_hps_io_border ; --                                        ;
; INCREMENTAL_COMPILATION_EXPORT_FILE             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; --                                        ;
; MAX_CORE_JUNCTION_TEMP                          ; 85                                                                   ; --            ; --                                 ; --                                        ;
; MIN_CORE_JUNCTION_TEMP                          ; 0                                                                    ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/../../system.qsys                                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/alt_types.pre.h                ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/emif.pre.xml                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sdram_io.pre.h                 ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer.pre.c                ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer.pre.h                ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_auto.pre.h           ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/sequencer_defines.pre.h        ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/system.pre.h                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/tclrpt.pre.c                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/sequencer/tclrpt.pre.h                   ; --            ; --                                 ; --                                        ;
; MISC_FILE                                       ; system/synthesis/submodules/hps.pre.xml                              ; --            ; --                                 ; --                                        ;
; OPTIMIZATION_TECHNIQUE                          ; Speed                                                                ; Balanced      ; --                                 ; --                                        ;
; PARTITION_COLOR                                 ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_FITTER_PRESERVATION_LEVEL             ; -- (Not supported for targeted family)                               ; --            ; --                                 ; Top                                       ;
; PARTITION_IGNORE_SOURCE_FILE_CHANGES            ; On                                                                   ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_IMPORT_FILE                           ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_LAST_IMPORTED_FILE                    ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                               ; --            ; --                                 ; acl_iface_partition                       ;
; PARTITION_NETLIST_TYPE                          ; -- (Not supported for targeted family)                               ; --            ; --                                 ; Top                                       ;
; PARTITION_TYPE                                  ; -- (Not supported for targeted family)                               ; --            ; --                                 ; system_acl_iface_hps_hps_io_border:border ;
; PLACEMENT_EFFORT_MULTIPLIER                     ; 4.0                                                                  ; 1.0           ; --                                 ; --                                        ;
; POST_FLOW_SCRIPT_FILE                           ; quartus_cdb:scripts/post_flow.tcl                                    ; --            ; --                                 ; --                                        ;
; POST_MODULE_SCRIPT_FILE                         ; quartus_cdb:scripts/post_module.tcl                                  ; --            ; --                                 ; --                                        ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                ; MAXIMUM                                                              ; Normal        ; --                                 ; --                                        ;
; SEARCH_PATH                                     ; iface                                                                ; --            ; --                                 ; --                                        ;
; SEARCH_PATH                                     ; C:/intelFPGA/18.1/hld/ip                                             ; --            ; --                                 ; --                                        ;
; SYNTHESIS_ONLY_QIP                              ; On                                                                   ; --            ; --                                 ; --                                        ;
; VERILOG_CONSTANT_LOOP_LIMIT                     ; 10000                                                                ; 5000          ; --                                 ; --                                        ;
; VERILOG_INPUT_VERSION                           ; SystemVerilog_2005                                                   ; Verilog_2001  ; --                                 ; --                                        ;
+-------------------------------------------------+----------------------------------------------------------------------+---------------+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:02:20     ; 1.6                     ; 5502 MB             ; 00:03:21                           ;
; Partition Merge      ; 00:00:33     ; 1.0                     ; 5031 MB             ; 00:00:30                           ;
; Fitter               ; 00:04:40     ; 1.3                     ; 7653 MB             ; 00:08:16                           ;
; Timing Analyzer      ; 00:01:19     ; 1.4                     ; 6147 MB             ; 00:01:31                           ;
; MIF/HEX Update       ; 00:00:18     ; 1.0                     ; 5012 MB             ; 00:00:19                           ;
; Assembler            ; 00:00:26     ; 1.0                     ; 4984 MB             ; 00:00:24                           ;
; Timing Analyzer      ; 00:00:49     ; 1.1                     ; 5413 MB             ; 00:00:50                           ;
; Total                ; 00:10:25     ; --                      ; --                  ; 00:15:11                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
; MIF/HEX Update       ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-Q5O68GH  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top -c top
quartus_cdb --read_settings_files=on --write_settings_files=off top -c top --merge=on
quartus_fit --read_settings_files=off --write_settings_files=off top -c top
quartus_sta top -c top
quartus_cdb top -c top --update_mif
quartus_asm --read_settings_files=on --write_settings_files=off top -c top
quartus_sta top -c top --report_script=C:/intelFPGA/18.1/hld/ip/board/bsp/failing_clocks.tcl



