Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 16 07:47:42 2019
| Host         : DESKTOP-7LO5JPI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file init_control_sets_placed.rpt
| Design       : init
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |              21 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              92 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                     |                                     |                2 |              2 |
|  new_clk_BUFG  |                                     |                                     |                4 |              5 |
|  new_clk_BUFG  | nolabel_line155/SEXTPC[8]_i_1_n_0   |                                     |                2 |              5 |
|  new_clk_BUFG  | nolabel_line155/SEXTPC[8]_i_1_n_0   | nolabel_line155/SEXTPC[4]_i_1_n_0   |                2 |              5 |
|  new_clk_BUFG  |                                     | nolabel_line155/SR1[2]_i_1_n_0      |                2 |              6 |
|  new_clk_BUFG  | nolabel_line155/p_0_out             |                                     |                6 |              6 |
|  new_clk_BUFG  | nolabel_line155/GateMAR[6]_i_1_n_0  | nolabel_line155/IR[15]_i_1_n_0      |                3 |              7 |
| ~new_clk_BUFG  | nolabel_line155/fetchreg/clear      |                                     |                2 |             10 |
|  new_clk_BUFG  | nolabel_line155/GateMDR[15]_i_2_n_0 | nolabel_line155/GateMDR[15]_i_1_n_0 |                7 |             13 |
|  new_clk_BUFG  | nolabel_line155/IR[15]_i_2_n_0      | nolabel_line155/IR[15]_i_1_n_0      |                6 |             16 |
|  new_clk_BUFG  | nolabel_line155/SR2MUX[15]_i_1_n_0  | nolabel_line155/IR[15]_i_1_n_0      |                5 |             16 |
|  new_clk_BUFG  | nolabel_line155/pc[0]_i_1_n_0       | nolabel_line155/IR[15]_i_1_n_0      |                4 |             16 |
| ~new_clk_BUFG  |                                     | nolabel_line155/fetchreg/clear      |                5 |             17 |
|  new_clk_BUFG  | nolabel_line155/newreg[15]_i_1_n_0  | nolabel_line155/IR[15]_i_1_n_0      |               11 |             19 |
| ~new_clk_BUFG  | nolabel_line155/WE_reg_n_0          |                                     |                8 |             32 |
| ~new_clk_BUFG  | nolabel_line155/LDREG               |                                     |                9 |             72 |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+


