// Seed: 364641894
module module_0 (
    input wor id_0
);
  assign id_2 = 1;
  assign id_2 = 1'b0;
  supply0 id_3;
  wire id_4;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(1), .id_1(id_9), .id_2(1), .id_3(id_4)
  );
  wire id_11;
  wire id_12;
  assign id_3 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  tri   id_5,
    input  uwire id_6,
    output tri1  id_7,
    input  wire  id_8,
    input  wand  id_9,
    input  tri   id_10,
    input  tri   id_11,
    input  wire  id_12,
    input  uwire id_13,
    input  wor   id_14,
    input  wor   id_15,
    input  tri   id_16
);
  assign id_7 = id_10 & 1;
  module_0(
      id_6
  );
endmodule
