
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126349                       # Number of seconds simulated
sim_ticks                                126349100136                       # Number of ticks simulated
final_tick                               1267984435767                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97904                       # Simulator instruction rate (inst/s)
host_op_rate                                   127442                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5395332                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894552                       # Number of bytes of host memory used
host_seconds                                 23418.23                       # Real time elapsed on the host
sim_insts                                  2292726358                       # Number of instructions simulated
sim_ops                                    2984474245                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2170368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3500160                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5673984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       902528                       # Number of bytes written to this memory
system.physmem.bytes_written::total            902528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16956                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27345                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44328                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7051                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7051                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17177550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27702295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44907198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14183                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7143130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7143130                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7143130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17177550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27702295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52050327                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151679593                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22311498                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19553647                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740327                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11070357                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10777105                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553387                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117689590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124015003                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22311498                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12330492                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25236975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5696756                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2140666                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13412622                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149013487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123776512     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270502      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330326      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945996      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567702      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865466      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843905      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663092      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10749986      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149013487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147096                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.817612                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116728768                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3293427                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25025095                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25119                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3941070                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398079                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139979300                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3941070                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117200255                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1631044                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       797015                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24567090                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       877006                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138998219                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89599                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       541640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184588458                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630686377                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630686377                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35692247                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2732150                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23148789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82816                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000694                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137395269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129072605                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104124                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22848294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48991950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149013487                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866181                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477650                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95274217     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21905972     14.70%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10989442      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7195278      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505874      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878828      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1745337      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436055      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82484      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149013487                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324153     59.69%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138212     25.45%     85.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80659     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101891888     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081953      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21629110     16.76%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459733      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129072605                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.850956                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543024                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004207                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407805841                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160263728                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126147575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129615629                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242118                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4218718                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139891                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3941070                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1097142                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52781                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137415131                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23148789                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493246                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          229                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037029                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875870                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127686452                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21294561                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386149                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25754092                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19668221                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459531                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.841817                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126261242                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126147575                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72859590                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172989399                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.831671                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421180                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23804497                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745091                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145072417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102869035     70.91%     70.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386245     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11832976      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647496      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013945      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070661      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453439      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901775      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1896845      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145072417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1896845                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280591658                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278773349                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43278                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2666106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.516796                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.516796                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659285                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659285                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590679289                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165727643                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146799718                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151679593                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24782375                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20082860                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2147847                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10011986                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9514224                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2649182                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95413                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108022557                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136387358                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24782375                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12163406                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29800285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6983144                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3663002                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12606447                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1733552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146273594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.553003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116473309     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2792531      1.91%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2136171      1.46%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5252614      3.59%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1191968      0.81%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1693819      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1278743      0.87%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          806600      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14647839     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146273594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.163386                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.899181                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106749028                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5322356                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29339467                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119230                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4743508                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4277627                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44253                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164561850                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83997                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4743508                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107655718                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1462219                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2306954                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28541670                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1563520                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162856959                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        23482                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        287295                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       637895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       181121                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    228785293                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    758532090                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    758532090                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180535145                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48250143                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39385                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21899                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5288394                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15738014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7665492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133196                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1705932                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         159998949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39370                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148584555                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200606                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29245520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63448901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4402                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146273594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015799                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84047036     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26139057     17.87%     75.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12225473      8.36%     83.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8959684      6.13%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7967546      5.45%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3163397      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3128799      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       485279      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157323      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146273594                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         595398     68.61%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122538     14.12%     82.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149829     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124716124     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2233374      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17484      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14025892      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7591681      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148584555                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.979595                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             867765                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005840                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444511075                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189284320                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144850935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149452320                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366605                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3857941                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          482                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       236112                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4743508                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         878109                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96985                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160038319                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        54146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15738014                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7665492                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21886                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          482                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1227475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2392615                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145914369                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13479515                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2670186                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21069404                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20727326                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7589889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.961991                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145040500                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144850935                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86896935                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240734291                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.954980                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360966                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105760553                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129882179                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30158021                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2150839                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141530086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.917700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88262615     62.36%     62.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24924702     17.61%     79.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10978197      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5755014      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4587436      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1647519      1.16%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1400963      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1046196      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2927444      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141530086                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105760553                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129882179                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19309452                       # Number of memory references committed
system.switch_cpus1.commit.loads             11880072                       # Number of loads committed
system.switch_cpus1.commit.membars              17484                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18661233                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117028483                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2643926                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2927444                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           298642842                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          324824172                       # The number of ROB writes
system.switch_cpus1.timesIdled                  77319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5405999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105760553                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129882179                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105760553                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.434179                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.434179                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.697263                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.697263                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657928851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201773313                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153912189                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34968                       # number of misc regfile writes
system.l20.replacements                         16973                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172589                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21069                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.191609                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           65.997395                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.317677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3137.808296                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           889.876632                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016113                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.766066                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217255                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32568                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32568                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8179                       # number of Writeback hits
system.l20.Writeback_hits::total                 8179                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32568                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32568                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32568                       # number of overall hits
system.l20.overall_hits::total                  32568                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16956                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16970                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16956                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16970                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16956                       # number of overall misses
system.l20.overall_misses::total                16970                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3342199                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4047432466                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4050774665                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3342199                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4047432466                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4050774665                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3342199                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4047432466                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4050774665                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49524                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49538                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8179                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8179                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49524                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49538                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49524                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49538                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342379                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.342565                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342379                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.342565                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342379                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.342565                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 238702.079854                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 238702.101650                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 238702.079854                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 238702.101650                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 238702.079854                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 238702.101650                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2649                       # number of writebacks
system.l20.writebacks::total                     2649                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16956                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16970                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16956                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16970                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16956                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16970                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3030220444                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3032722002                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3030220444                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3032722002                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3030220444                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3032722002                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342379                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.342565                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342379                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.342565                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342379                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.342565                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178710.807030                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 178710.783854                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 178710.807030                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 178710.783854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 178710.807030                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 178710.783854                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27358                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          355516                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31454                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.302728                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.128384                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.282944                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2687.034344                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1369.554328                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009065                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000557                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656014                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.334364                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        50046                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50046                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13643                       # number of Writeback hits
system.l21.Writeback_hits::total                13643                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        50046                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50046                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        50046                       # number of overall hits
system.l21.overall_hits::total                  50046                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27345                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27358                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27345                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27358                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27345                       # number of overall misses
system.l21.overall_misses::total                27358                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3525968                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   7585790890                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     7589316858                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3525968                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   7585790890                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      7589316858                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3525968                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   7585790890                       # number of overall miss cycles
system.l21.overall_miss_latency::total     7589316858                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77391                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77404                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13643                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13643                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77391                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77404                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77391                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77404                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353336                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.353444                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353336                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353444                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353336                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353444                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 271228.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 277410.528067                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 277407.590394                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 271228.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 277410.528067                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 277407.590394                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 271228.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 277410.528067                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 277407.590394                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4402                       # number of writebacks
system.l21.writebacks::total                     4402                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27345                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27358                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27345                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27358                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27345                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27358                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2742220                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5943150319                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5945892539                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2742220                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5943150319                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5945892539                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2742220                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5943150319                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5945892539                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353336                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.353444                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353336                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353444                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353336                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353444                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       210940                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 217339.561858                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 217336.520908                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       210940                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 217339.561858                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 217336.520908                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       210940                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 217339.561858                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 217336.520908                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.982478                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013444719                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873280.441774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.982478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022408                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13412605                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13412605                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13412605                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13412605                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13412605                       # number of overall hits
system.cpu0.icache.overall_hits::total       13412605                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4288815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4288815                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4288815                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4288815                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4288815                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4288815                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13412622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13412622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13412622                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13412622                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13412622                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13412622                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 252283.235294                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 252283.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 252283.235294                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3458399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3458399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3458399                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247028.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49524                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245041849                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49780                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4922.495962                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.322237                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.677763                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825477                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174523                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19259078                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19259078                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23592570                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23592570                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23592570                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23592570                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       189679                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       189679                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       189679                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        189679                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       189679                       # number of overall misses
system.cpu0.dcache.overall_misses::total       189679                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28021315134                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28021315134                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28021315134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28021315134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28021315134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28021315134                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19448757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19448757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23782249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23782249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23782249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23782249                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009753                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007976                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007976                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007976                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007976                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 147730.192241                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 147730.192241                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 147730.192241                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 147730.192241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 147730.192241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 147730.192241                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8179                       # number of writebacks
system.cpu0.dcache.writebacks::total             8179                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       140155                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       140155                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140155                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140155                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49524                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49524                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6310531067                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6310531067                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6310531067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6310531067                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6310531067                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6310531067                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 127423.694916                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127423.694916                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 127423.694916                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 127423.694916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 127423.694916                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 127423.694916                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996975                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099579842                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216894.842742                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996975                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12606428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12606428                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12606428                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12606428                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12606428                       # number of overall hits
system.cpu1.icache.overall_hits::total       12606428                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4830287                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4830287                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4830287                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4830287                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4830287                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4830287                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12606447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12606447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12606447                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12606447                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12606447                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12606447                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 254225.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 254225.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 254225.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 254225.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 254225.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 254225.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3633868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3633868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3633868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3633868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3633868                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3633868                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 279528.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 279528.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 279528.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 279528.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 279528.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 279528.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77391                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193779434                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77647                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2495.646116                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.239560                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.760440                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899373                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100627                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10145222                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10145222                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7394412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7394412                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21632                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21632                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17484                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17484                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17539634                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17539634                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17539634                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17539634                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188493                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188493                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188493                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188493                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188493                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188493                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  28078361933                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  28078361933                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28078361933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28078361933                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28078361933                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28078361933                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10333715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10333715                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7394412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7394412                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17484                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17728127                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17728127                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17728127                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17728127                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018241                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010632                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010632                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010632                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010632                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148962.358989                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148962.358989                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148962.358989                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148962.358989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148962.358989                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148962.358989                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13643                       # number of writebacks
system.cpu1.dcache.writebacks::total            13643                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111102                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111102                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       111102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       111102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       111102                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       111102                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77391                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77391                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77391                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77391                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77391                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77391                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11079983948                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11079983948                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11079983948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11079983948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11079983948                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11079983948                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007489                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004365                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004365                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004365                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004365                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143168.894936                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 143168.894936                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 143168.894936                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 143168.894936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 143168.894936                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 143168.894936                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
