# Verilog
This repository contains my daily Verilog practice codes as part of a personal streak focused on strengthening my RTL design and simulation skills.
