
Motorsteuergeraet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000650c  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000668  08006704  08006704  00016704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d6c  08006d6c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006d6c  08006d6c  00016d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d74  08006d74  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d74  08006d74  00016d74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d78  08006d78  00016d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006d7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  2000000c  08006d88  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000020c  08006d88  0002020c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001caeb  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d10  00000000  00000000  0003cb25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00040838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe0  00000000  00000000  000419c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002caed  00000000  00000000  000429a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a6e  00000000  00000000  0006f48d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001084ff  00000000  00000000  00088efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001913fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004624  00000000  00000000  00191450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	080066ec 	.word	0x080066ec

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	080066ec 	.word	0x080066ec

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b96e 	b.w	800053c <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468c      	mov	ip, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	f040 8083 	bne.w	800038e <__udivmoddi4+0x116>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d947      	bls.n	800031e <__udivmoddi4+0xa6>
 800028e:	fab2 f282 	clz	r2, r2
 8000292:	b142      	cbz	r2, 80002a6 <__udivmoddi4+0x2e>
 8000294:	f1c2 0020 	rsb	r0, r2, #32
 8000298:	fa24 f000 	lsr.w	r0, r4, r0
 800029c:	4091      	lsls	r1, r2
 800029e:	4097      	lsls	r7, r2
 80002a0:	ea40 0c01 	orr.w	ip, r0, r1
 80002a4:	4094      	lsls	r4, r2
 80002a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	fbbc f6f8 	udiv	r6, ip, r8
 80002b0:	fa1f fe87 	uxth.w	lr, r7
 80002b4:	fb08 c116 	mls	r1, r8, r6, ip
 80002b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002bc:	fb06 f10e 	mul.w	r1, r6, lr
 80002c0:	4299      	cmp	r1, r3
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x60>
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ca:	f080 8119 	bcs.w	8000500 <__udivmoddi4+0x288>
 80002ce:	4299      	cmp	r1, r3
 80002d0:	f240 8116 	bls.w	8000500 <__udivmoddi4+0x288>
 80002d4:	3e02      	subs	r6, #2
 80002d6:	443b      	add	r3, r7
 80002d8:	1a5b      	subs	r3, r3, r1
 80002da:	b2a4      	uxth	r4, r4
 80002dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e0:	fb08 3310 	mls	r3, r8, r0, r3
 80002e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x8c>
 80002f0:	193c      	adds	r4, r7, r4
 80002f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f6:	f080 8105 	bcs.w	8000504 <__udivmoddi4+0x28c>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f240 8102 	bls.w	8000504 <__udivmoddi4+0x28c>
 8000300:	3802      	subs	r0, #2
 8000302:	443c      	add	r4, r7
 8000304:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000308:	eba4 040e 	sub.w	r4, r4, lr
 800030c:	2600      	movs	r6, #0
 800030e:	b11d      	cbz	r5, 8000318 <__udivmoddi4+0xa0>
 8000310:	40d4      	lsrs	r4, r2
 8000312:	2300      	movs	r3, #0
 8000314:	e9c5 4300 	strd	r4, r3, [r5]
 8000318:	4631      	mov	r1, r6
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	b902      	cbnz	r2, 8000322 <__udivmoddi4+0xaa>
 8000320:	deff      	udf	#255	; 0xff
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	2a00      	cmp	r2, #0
 8000328:	d150      	bne.n	80003cc <__udivmoddi4+0x154>
 800032a:	1bcb      	subs	r3, r1, r7
 800032c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000330:	fa1f f887 	uxth.w	r8, r7
 8000334:	2601      	movs	r6, #1
 8000336:	fbb3 fcfe 	udiv	ip, r3, lr
 800033a:	0c21      	lsrs	r1, r4, #16
 800033c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000340:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000344:	fb08 f30c 	mul.w	r3, r8, ip
 8000348:	428b      	cmp	r3, r1
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0xe4>
 800034c:	1879      	adds	r1, r7, r1
 800034e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0xe2>
 8000354:	428b      	cmp	r3, r1
 8000356:	f200 80e9 	bhi.w	800052c <__udivmoddi4+0x2b4>
 800035a:	4684      	mov	ip, r0
 800035c:	1ac9      	subs	r1, r1, r3
 800035e:	b2a3      	uxth	r3, r4
 8000360:	fbb1 f0fe 	udiv	r0, r1, lr
 8000364:	fb0e 1110 	mls	r1, lr, r0, r1
 8000368:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800036c:	fb08 f800 	mul.w	r8, r8, r0
 8000370:	45a0      	cmp	r8, r4
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x10c>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x10a>
 800037c:	45a0      	cmp	r8, r4
 800037e:	f200 80d9 	bhi.w	8000534 <__udivmoddi4+0x2bc>
 8000382:	4618      	mov	r0, r3
 8000384:	eba4 0408 	sub.w	r4, r4, r8
 8000388:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800038c:	e7bf      	b.n	800030e <__udivmoddi4+0x96>
 800038e:	428b      	cmp	r3, r1
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x12e>
 8000392:	2d00      	cmp	r5, #0
 8000394:	f000 80b1 	beq.w	80004fa <__udivmoddi4+0x282>
 8000398:	2600      	movs	r6, #0
 800039a:	e9c5 0100 	strd	r0, r1, [r5]
 800039e:	4630      	mov	r0, r6
 80003a0:	4631      	mov	r1, r6
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f683 	clz	r6, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d14a      	bne.n	8000444 <__udivmoddi4+0x1cc>
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0x140>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 80b8 	bhi.w	8000528 <__udivmoddi4+0x2b0>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb61 0103 	sbc.w	r1, r1, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	468c      	mov	ip, r1
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0a8      	beq.n	8000318 <__udivmoddi4+0xa0>
 80003c6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ca:	e7a5      	b.n	8000318 <__udivmoddi4+0xa0>
 80003cc:	f1c2 0320 	rsb	r3, r2, #32
 80003d0:	fa20 f603 	lsr.w	r6, r0, r3
 80003d4:	4097      	lsls	r7, r2
 80003d6:	fa01 f002 	lsl.w	r0, r1, r2
 80003da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003de:	40d9      	lsrs	r1, r3
 80003e0:	4330      	orrs	r0, r6
 80003e2:	0c03      	lsrs	r3, r0, #16
 80003e4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e8:	fa1f f887 	uxth.w	r8, r7
 80003ec:	fb0e 1116 	mls	r1, lr, r6, r1
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f108 	mul.w	r1, r6, r8
 80003f8:	4299      	cmp	r1, r3
 80003fa:	fa04 f402 	lsl.w	r4, r4, r2
 80003fe:	d909      	bls.n	8000414 <__udivmoddi4+0x19c>
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	f106 3cff 	add.w	ip, r6, #4294967295
 8000406:	f080 808d 	bcs.w	8000524 <__udivmoddi4+0x2ac>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 808a 	bls.w	8000524 <__udivmoddi4+0x2ac>
 8000410:	3e02      	subs	r6, #2
 8000412:	443b      	add	r3, r7
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b281      	uxth	r1, r0
 8000418:	fbb3 f0fe 	udiv	r0, r3, lr
 800041c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000420:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000424:	fb00 f308 	mul.w	r3, r0, r8
 8000428:	428b      	cmp	r3, r1
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x1c4>
 800042c:	1879      	adds	r1, r7, r1
 800042e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000432:	d273      	bcs.n	800051c <__udivmoddi4+0x2a4>
 8000434:	428b      	cmp	r3, r1
 8000436:	d971      	bls.n	800051c <__udivmoddi4+0x2a4>
 8000438:	3802      	subs	r0, #2
 800043a:	4439      	add	r1, r7
 800043c:	1acb      	subs	r3, r1, r3
 800043e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000442:	e778      	b.n	8000336 <__udivmoddi4+0xbe>
 8000444:	f1c6 0c20 	rsb	ip, r6, #32
 8000448:	fa03 f406 	lsl.w	r4, r3, r6
 800044c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000450:	431c      	orrs	r4, r3
 8000452:	fa20 f70c 	lsr.w	r7, r0, ip
 8000456:	fa01 f306 	lsl.w	r3, r1, r6
 800045a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800045e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000462:	431f      	orrs	r7, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	fbb1 f9fe 	udiv	r9, r1, lr
 800046a:	fa1f f884 	uxth.w	r8, r4
 800046e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000472:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000476:	fb09 fa08 	mul.w	sl, r9, r8
 800047a:	458a      	cmp	sl, r1
 800047c:	fa02 f206 	lsl.w	r2, r2, r6
 8000480:	fa00 f306 	lsl.w	r3, r0, r6
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x220>
 8000486:	1861      	adds	r1, r4, r1
 8000488:	f109 30ff 	add.w	r0, r9, #4294967295
 800048c:	d248      	bcs.n	8000520 <__udivmoddi4+0x2a8>
 800048e:	458a      	cmp	sl, r1
 8000490:	d946      	bls.n	8000520 <__udivmoddi4+0x2a8>
 8000492:	f1a9 0902 	sub.w	r9, r9, #2
 8000496:	4421      	add	r1, r4
 8000498:	eba1 010a 	sub.w	r1, r1, sl
 800049c:	b2bf      	uxth	r7, r7
 800049e:	fbb1 f0fe 	udiv	r0, r1, lr
 80004a2:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004aa:	fb00 f808 	mul.w	r8, r0, r8
 80004ae:	45b8      	cmp	r8, r7
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x24a>
 80004b2:	19e7      	adds	r7, r4, r7
 80004b4:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b8:	d22e      	bcs.n	8000518 <__udivmoddi4+0x2a0>
 80004ba:	45b8      	cmp	r8, r7
 80004bc:	d92c      	bls.n	8000518 <__udivmoddi4+0x2a0>
 80004be:	3802      	subs	r0, #2
 80004c0:	4427      	add	r7, r4
 80004c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c6:	eba7 0708 	sub.w	r7, r7, r8
 80004ca:	fba0 8902 	umull	r8, r9, r0, r2
 80004ce:	454f      	cmp	r7, r9
 80004d0:	46c6      	mov	lr, r8
 80004d2:	4649      	mov	r1, r9
 80004d4:	d31a      	bcc.n	800050c <__udivmoddi4+0x294>
 80004d6:	d017      	beq.n	8000508 <__udivmoddi4+0x290>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x27a>
 80004da:	ebb3 020e 	subs.w	r2, r3, lr
 80004de:	eb67 0701 	sbc.w	r7, r7, r1
 80004e2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004e6:	40f2      	lsrs	r2, r6
 80004e8:	ea4c 0202 	orr.w	r2, ip, r2
 80004ec:	40f7      	lsrs	r7, r6
 80004ee:	e9c5 2700 	strd	r2, r7, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e70b      	b.n	8000318 <__udivmoddi4+0xa0>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e9      	b.n	80002d8 <__udivmoddi4+0x60>
 8000504:	4618      	mov	r0, r3
 8000506:	e6fd      	b.n	8000304 <__udivmoddi4+0x8c>
 8000508:	4543      	cmp	r3, r8
 800050a:	d2e5      	bcs.n	80004d8 <__udivmoddi4+0x260>
 800050c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000510:	eb69 0104 	sbc.w	r1, r9, r4
 8000514:	3801      	subs	r0, #1
 8000516:	e7df      	b.n	80004d8 <__udivmoddi4+0x260>
 8000518:	4608      	mov	r0, r1
 800051a:	e7d2      	b.n	80004c2 <__udivmoddi4+0x24a>
 800051c:	4660      	mov	r0, ip
 800051e:	e78d      	b.n	800043c <__udivmoddi4+0x1c4>
 8000520:	4681      	mov	r9, r0
 8000522:	e7b9      	b.n	8000498 <__udivmoddi4+0x220>
 8000524:	4666      	mov	r6, ip
 8000526:	e775      	b.n	8000414 <__udivmoddi4+0x19c>
 8000528:	4630      	mov	r0, r6
 800052a:	e74a      	b.n	80003c2 <__udivmoddi4+0x14a>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	4439      	add	r1, r7
 8000532:	e713      	b.n	800035c <__udivmoddi4+0xe4>
 8000534:	3802      	subs	r0, #2
 8000536:	443c      	add	r4, r7
 8000538:	e724      	b.n	8000384 <__udivmoddi4+0x10c>
 800053a:	bf00      	nop

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <BAMOCAN_ID>:
//----------------------------------------------------------------------

// Ermittle Register nach Empfang Bamocar CAN-ID
//----------------------------------------------------------------------
void BAMOCAN_ID(uint8_t* data)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
	uint8_t Reg = data[0];
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	73fb      	strb	r3, [r7, #15]
	uint16_t speed = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	81bb      	strh	r3, [r7, #12]

	// Waehlen welches Register gesendet wurde
	switch (Reg)
 8000552:	7bfb      	ldrb	r3, [r7, #15]
 8000554:	2b30      	cmp	r3, #48	; 0x30
 8000556:	d112      	bne.n	800057e <BAMOCAN_ID+0x3e>
	{
		// Register fuer aktuelle Drehzahl, speed = n
		case BAMOCAR_REG_SPEED_ACT:
			speed = ((data[2]<<8) + data[1]);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	3302      	adds	r3, #2
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	b29b      	uxth	r3, r3
 8000560:	021b      	lsls	r3, r3, #8
 8000562:	b29a      	uxth	r2, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	3301      	adds	r3, #1
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	b29b      	uxth	r3, r3
 800056c:	4413      	add	r3, r2
 800056e:	81bb      	strh	r3, [r7, #12]
			motor1.Drehzahl = speed;
 8000570:	4a07      	ldr	r2, [pc, #28]	; (8000590 <BAMOCAN_ID+0x50>)
 8000572:	89bb      	ldrh	r3, [r7, #12]
 8000574:	8053      	strh	r3, [r2, #2]
// Uart Ausgabe
#ifdef DEBUG_BAMOCAR
			ITM_SendString("Aktuelle Drehzahl\n");
 8000576:	4807      	ldr	r0, [pc, #28]	; (8000594 <BAMOCAN_ID+0x54>)
 8000578:	f000 fbba 	bl	8000cf0 <ITM_SendString>
#endif
			break;
 800057c:	e004      	b.n	8000588 <BAMOCAN_ID+0x48>

		// Default Mitteilung falls Auwertung fuer Register noch nicht definiert ist
		default:
			uartTransmit("Bamocar Register nicht definiert\n", 33);
 800057e:	2121      	movs	r1, #33	; 0x21
 8000580:	4805      	ldr	r0, [pc, #20]	; (8000598 <BAMOCAN_ID+0x58>)
 8000582:	f000 f80b 	bl	800059c <uartTransmit>
			break;
 8000586:	bf00      	nop
	}
}
 8000588:	bf00      	nop
 800058a:	3710      	adds	r7, #16
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000034 	.word	0x20000034
 8000594:	08006704 	.word	0x08006704
 8000598:	08006718 	.word	0x08006718

0800059c <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	b29a      	uxth	r2, r3
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	4803      	ldr	r0, [pc, #12]	; (80005c0 <uartTransmit+0x24>)
 80005b2:	f005 fb85 	bl	8005cc0 <HAL_UART_Transmit>
}
 80005b6:	bf00      	nop
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000184 	.word	0x20000184

080005c4 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	6039      	str	r1, [r7, #0]
	char str[11];

	utoa(number, str, base);
 80005ce:	683a      	ldr	r2, [r7, #0]
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	4619      	mov	r1, r3
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f006 f886 	bl	80066e8 <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 80005dc:	f107 030c 	add.w	r3, r7, #12
 80005e0:	4618      	mov	r0, r3
 80005e2:	f7ff fe29 	bl	8000238 <strlen>
 80005e6:	4603      	mov	r3, r0
 80005e8:	b29a      	uxth	r2, r3
 80005ea:	f107 010c 	add.w	r1, r7, #12
 80005ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f2:	4803      	ldr	r0, [pc, #12]	; (8000600 <uartTransmitNumber+0x3c>)
 80005f4:	f005 fb64 	bl	8005cc0 <HAL_UART_Transmit>
}
 80005f8:	bf00      	nop
 80005fa:	3718      	adds	r7, #24
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000184 	.word	0x20000184

08000604 <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 800060a:	2113      	movs	r1, #19
 800060c:	483d      	ldr	r0, [pc, #244]	; (8000704 <collectHardwareInfo+0x100>)
 800060e:	f7ff ffc5 	bl	800059c <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 8000612:	f002 f8e9 	bl	80027e8 <HAL_GetDEVID>
 8000616:	4603      	mov	r3, r0
 8000618:	210a      	movs	r1, #10
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff ffd2 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8000620:	2115      	movs	r1, #21
 8000622:	4839      	ldr	r0, [pc, #228]	; (8000708 <collectHardwareInfo+0x104>)
 8000624:	f7ff ffba 	bl	800059c <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 8000628:	f002 f8d2 	bl	80027d0 <HAL_GetREVID>
 800062c:	4603      	mov	r3, r0
 800062e:	f242 0201 	movw	r2, #8193	; 0x2001
 8000632:	4293      	cmp	r3, r2
 8000634:	d016      	beq.n	8000664 <collectHardwareInfo+0x60>
 8000636:	f242 0201 	movw	r2, #8193	; 0x2001
 800063a:	4293      	cmp	r3, r2
 800063c:	d817      	bhi.n	800066e <collectHardwareInfo+0x6a>
 800063e:	f241 0201 	movw	r2, #4097	; 0x1001
 8000642:	4293      	cmp	r3, r2
 8000644:	d004      	beq.n	8000650 <collectHardwareInfo+0x4c>
 8000646:	f241 0203 	movw	r2, #4099	; 0x1003
 800064a:	4293      	cmp	r3, r2
 800064c:	d005      	beq.n	800065a <collectHardwareInfo+0x56>
 800064e:	e00e      	b.n	800066e <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 8000650:	2101      	movs	r1, #1
 8000652:	482e      	ldr	r0, [pc, #184]	; (800070c <collectHardwareInfo+0x108>)
 8000654:	f7ff ffa2 	bl	800059c <uartTransmit>
			break;
 8000658:	e011      	b.n	800067e <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 800065a:	2101      	movs	r1, #1
 800065c:	482c      	ldr	r0, [pc, #176]	; (8000710 <collectHardwareInfo+0x10c>)
 800065e:	f7ff ff9d 	bl	800059c <uartTransmit>
			break;
 8000662:	e00c      	b.n	800067e <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 8000664:	2101      	movs	r1, #1
 8000666:	482b      	ldr	r0, [pc, #172]	; (8000714 <collectHardwareInfo+0x110>)
 8000668:	f7ff ff98 	bl	800059c <uartTransmit>
			break;
 800066c:	e007      	b.n	800067e <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 800066e:	f002 f8af 	bl	80027d0 <HAL_GetREVID>
 8000672:	4603      	mov	r3, r0
 8000674:	210a      	movs	r1, #10
 8000676:	4618      	mov	r0, r3
 8000678:	f7ff ffa4 	bl	80005c4 <uartTransmitNumber>
			break;
 800067c:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 800067e:	2113      	movs	r1, #19
 8000680:	4825      	ldr	r0, [pc, #148]	; (8000718 <collectHardwareInfo+0x114>)
 8000682:	f7ff ff8b 	bl	800059c <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 8000686:	f004 fa57 	bl	8004b38 <HAL_RCC_GetSysClockFreq>
 800068a:	6078      	str	r0, [r7, #4]
		frequency = frequency/1000000;
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a23      	ldr	r2, [pc, #140]	; (800071c <collectHardwareInfo+0x118>)
 8000690:	fba2 2303 	umull	r2, r3, r2, r3
 8000694:	0c9b      	lsrs	r3, r3, #18
 8000696:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 8000698:	210a      	movs	r1, #10
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f7ff ff92 	bl	80005c4 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 80006a0:	2104      	movs	r1, #4
 80006a2:	481f      	ldr	r0, [pc, #124]	; (8000720 <collectHardwareInfo+0x11c>)
 80006a4:	f7ff ff7a 	bl	800059c <uartTransmit>


	uartTransmit("\n", 1);
 80006a8:	2101      	movs	r1, #1
 80006aa:	481e      	ldr	r0, [pc, #120]	; (8000724 <collectHardwareInfo+0x120>)
 80006ac:	f7ff ff76 	bl	800059c <uartTransmit>
	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 80006b0:	210f      	movs	r1, #15
 80006b2:	481d      	ldr	r0, [pc, #116]	; (8000728 <collectHardwareInfo+0x124>)
 80006b4:	f7ff ff72 	bl	800059c <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 80006b8:	f002 f8a4 	bl	8002804 <HAL_GetUIDw0>
 80006bc:	4603      	mov	r3, r0
 80006be:	2110      	movs	r1, #16
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff ff7f 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(" ", 1);
 80006c6:	2101      	movs	r1, #1
 80006c8:	4818      	ldr	r0, [pc, #96]	; (800072c <collectHardwareInfo+0x128>)
 80006ca:	f7ff ff67 	bl	800059c <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 80006ce:	f002 f8a5 	bl	800281c <HAL_GetUIDw1>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2110      	movs	r1, #16
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff ff74 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(" ", 1);
 80006dc:	2101      	movs	r1, #1
 80006de:	4813      	ldr	r0, [pc, #76]	; (800072c <collectHardwareInfo+0x128>)
 80006e0:	f7ff ff5c 	bl	800059c <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 80006e4:	f002 f8a6 	bl	8002834 <HAL_GetUIDw2>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2110      	movs	r1, #16
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff ff69 	bl	80005c4 <uartTransmitNumber>

	uartTransmit("\n", 1);
 80006f2:	2101      	movs	r1, #1
 80006f4:	480b      	ldr	r0, [pc, #44]	; (8000724 <collectHardwareInfo+0x120>)
 80006f6:	f7ff ff51 	bl	800059c <uartTransmit>
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	0800673c 	.word	0x0800673c
 8000708:	08006750 	.word	0x08006750
 800070c:	08006768 	.word	0x08006768
 8000710:	0800676c 	.word	0x0800676c
 8000714:	08006770 	.word	0x08006770
 8000718:	08006774 	.word	0x08006774
 800071c:	431bde83 	.word	0x431bde83
 8000720:	08006788 	.word	0x08006788
 8000724:	08006790 	.word	0x08006790
 8000728:	08006794 	.word	0x08006794
 800072c:	080067a4 	.word	0x080067a4

08000730 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 8000734:	210f      	movs	r1, #15
 8000736:	4826      	ldr	r0, [pc, #152]	; (80007d0 <collectSoftwareInfo+0xa0>)
 8000738:	f7ff ff30 	bl	800059c <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 800073c:	2108      	movs	r1, #8
 800073e:	4825      	ldr	r0, [pc, #148]	; (80007d4 <collectSoftwareInfo+0xa4>)
 8000740:	f7ff ff2c 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 8000744:	210f      	movs	r1, #15
 8000746:	4824      	ldr	r0, [pc, #144]	; (80007d8 <collectSoftwareInfo+0xa8>)
 8000748:	f7ff ff28 	bl	800059c <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 800074c:	2106      	movs	r1, #6
 800074e:	4823      	ldr	r0, [pc, #140]	; (80007dc <collectSoftwareInfo+0xac>)
 8000750:	f7ff ff24 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 8000754:	210d      	movs	r1, #13
 8000756:	4822      	ldr	r0, [pc, #136]	; (80007e0 <collectSoftwareInfo+0xb0>)
 8000758:	f7ff ff20 	bl	800059c <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 800075c:	2129      	movs	r1, #41	; 0x29
 800075e:	4821      	ldr	r0, [pc, #132]	; (80007e4 <collectSoftwareInfo+0xb4>)
 8000760:	f7ff ff1c 	bl	800059c <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000764:	2101      	movs	r1, #1
 8000766:	4820      	ldr	r0, [pc, #128]	; (80007e8 <collectSoftwareInfo+0xb8>)
 8000768:	f7ff ff18 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 800076c:	2115      	movs	r1, #21
 800076e:	481f      	ldr	r0, [pc, #124]	; (80007ec <collectSoftwareInfo+0xbc>)
 8000770:	f7ff ff14 	bl	800059c <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 8000774:	2105      	movs	r1, #5
 8000776:	481e      	ldr	r0, [pc, #120]	; (80007f0 <collectSoftwareInfo+0xc0>)
 8000778:	f7ff ff10 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 800077c:	2114      	movs	r1, #20
 800077e:	481d      	ldr	r0, [pc, #116]	; (80007f4 <collectSoftwareInfo+0xc4>)
 8000780:	f7ff ff0c 	bl	800059c <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 8000784:	2108      	movs	r1, #8
 8000786:	481c      	ldr	r0, [pc, #112]	; (80007f8 <collectSoftwareInfo+0xc8>)
 8000788:	f7ff ff08 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 800078c:	2115      	movs	r1, #21
 800078e:	481b      	ldr	r0, [pc, #108]	; (80007fc <collectSoftwareInfo+0xcc>)
 8000790:	f7ff ff04 	bl	800059c <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 8000794:	2111      	movs	r1, #17
 8000796:	481a      	ldr	r0, [pc, #104]	; (8000800 <collectSoftwareInfo+0xd0>)
 8000798:	f7ff ff00 	bl	800059c <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 800079c:	2101      	movs	r1, #1
 800079e:	4812      	ldr	r0, [pc, #72]	; (80007e8 <collectSoftwareInfo+0xb8>)
 80007a0:	f7ff fefc 	bl	800059c <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 80007a4:	210f      	movs	r1, #15
 80007a6:	4817      	ldr	r0, [pc, #92]	; (8000804 <collectSoftwareInfo+0xd4>)
 80007a8:	f7ff fef8 	bl	800059c <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 80007ac:	210b      	movs	r1, #11
 80007ae:	4816      	ldr	r0, [pc, #88]	; (8000808 <collectSoftwareInfo+0xd8>)
 80007b0:	f7ff fef4 	bl	800059c <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 80007b4:	210f      	movs	r1, #15
 80007b6:	4815      	ldr	r0, [pc, #84]	; (800080c <collectSoftwareInfo+0xdc>)
 80007b8:	f7ff fef0 	bl	800059c <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 80007bc:	2109      	movs	r1, #9
 80007be:	4814      	ldr	r0, [pc, #80]	; (8000810 <collectSoftwareInfo+0xe0>)
 80007c0:	f7ff feec 	bl	800059c <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80007c4:	2101      	movs	r1, #1
 80007c6:	4808      	ldr	r0, [pc, #32]	; (80007e8 <collectSoftwareInfo+0xb8>)
 80007c8:	f7ff fee8 	bl	800059c <uartTransmit>
}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	080067a8 	.word	0x080067a8
 80007d4:	080067b8 	.word	0x080067b8
 80007d8:	080067c0 	.word	0x080067c0
 80007dc:	080067d0 	.word	0x080067d0
 80007e0:	080067d8 	.word	0x080067d8
 80007e4:	080067e8 	.word	0x080067e8
 80007e8:	08006790 	.word	0x08006790
 80007ec:	08006814 	.word	0x08006814
 80007f0:	0800682c 	.word	0x0800682c
 80007f4:	08006834 	.word	0x08006834
 80007f8:	08006848 	.word	0x08006848
 80007fc:	08006850 	.word	0x08006850
 8000800:	08006868 	.word	0x08006868
 8000804:	0800687c 	.word	0x0800687c
 8000808:	0800688c 	.word	0x0800688c
 800080c:	08006898 	.word	0x08006898
 8000810:	080068a8 	.word	0x080068a8

08000814 <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8000818:	2112      	movs	r1, #18
 800081a:	4824      	ldr	r0, [pc, #144]	; (80008ac <collectMiddlewareInfo+0x98>)
 800081c:	f7ff febe 	bl	800059c <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 8000820:	210a      	movs	r1, #10
 8000822:	2005      	movs	r0, #5
 8000824:	f7ff fece 	bl	80005c4 <uartTransmitNumber>
	uartTransmit(".", 1);
 8000828:	2101      	movs	r1, #1
 800082a:	4821      	ldr	r0, [pc, #132]	; (80008b0 <collectMiddlewareInfo+0x9c>)
 800082c:	f7ff feb6 	bl	800059c <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 8000830:	210a      	movs	r1, #10
 8000832:	2001      	movs	r0, #1
 8000834:	f7ff fec6 	bl	80005c4 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8000838:	2110      	movs	r1, #16
 800083a:	481e      	ldr	r0, [pc, #120]	; (80008b4 <collectMiddlewareInfo+0xa0>)
 800083c:	f7ff feae 	bl	800059c <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 8000840:	f001 ffbc 	bl	80027bc <HAL_GetHalVersion>
 8000844:	4603      	mov	r3, r0
 8000846:	0e1b      	lsrs	r3, r3, #24
 8000848:	b2db      	uxtb	r3, r3
 800084a:	210a      	movs	r1, #10
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff feb9 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000852:	2101      	movs	r1, #1
 8000854:	4816      	ldr	r0, [pc, #88]	; (80008b0 <collectMiddlewareInfo+0x9c>)
 8000856:	f7ff fea1 	bl	800059c <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 800085a:	f001 ffaf 	bl	80027bc <HAL_GetHalVersion>
 800085e:	4603      	mov	r3, r0
 8000860:	0c1b      	lsrs	r3, r3, #16
 8000862:	b2db      	uxtb	r3, r3
 8000864:	210a      	movs	r1, #10
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff feac 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 800086c:	2101      	movs	r1, #1
 800086e:	4810      	ldr	r0, [pc, #64]	; (80008b0 <collectMiddlewareInfo+0x9c>)
 8000870:	f7ff fe94 	bl	800059c <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 8000874:	f001 ffa2 	bl	80027bc <HAL_GetHalVersion>
 8000878:	4603      	mov	r3, r0
 800087a:	0a1b      	lsrs	r3, r3, #8
 800087c:	b2db      	uxtb	r3, r3
 800087e:	210a      	movs	r1, #10
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fe9f 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000886:	2101      	movs	r1, #1
 8000888:	4809      	ldr	r0, [pc, #36]	; (80008b0 <collectMiddlewareInfo+0x9c>)
 800088a:	f7ff fe87 	bl	800059c <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 800088e:	f001 ff95 	bl	80027bc <HAL_GetHalVersion>
 8000892:	4603      	mov	r3, r0
 8000894:	b2db      	uxtb	r3, r3
 8000896:	210a      	movs	r1, #10
 8000898:	4618      	mov	r0, r3
 800089a:	f7ff fe93 	bl	80005c4 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 800089e:	2101      	movs	r1, #1
 80008a0:	4805      	ldr	r0, [pc, #20]	; (80008b8 <collectMiddlewareInfo+0xa4>)
 80008a2:	f7ff fe7b 	bl	800059c <uartTransmit>
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	080068b4 	.word	0x080068b4
 80008b0:	080068c8 	.word	0x080068c8
 80008b4:	080068cc 	.word	0x080068cc
 80008b8:	08006790 	.word	0x08006790

080008bc <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 80008c0:	2114      	movs	r1, #20
 80008c2:	4814      	ldr	r0, [pc, #80]	; (8000914 <collectGitcounts+0x58>)
 80008c4:	f7ff fe6a 	bl	800059c <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 80008c8:	2103      	movs	r1, #3
 80008ca:	4813      	ldr	r0, [pc, #76]	; (8000918 <collectGitcounts+0x5c>)
 80008cc:	f7ff fe66 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 80008d0:	2116      	movs	r1, #22
 80008d2:	4812      	ldr	r0, [pc, #72]	; (800091c <collectGitcounts+0x60>)
 80008d4:	f7ff fe62 	bl	800059c <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 80008d8:	2103      	movs	r1, #3
 80008da:	4811      	ldr	r0, [pc, #68]	; (8000920 <collectGitcounts+0x64>)
 80008dc:	f7ff fe5e 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 80008e0:	211c      	movs	r1, #28
 80008e2:	4810      	ldr	r0, [pc, #64]	; (8000924 <collectGitcounts+0x68>)
 80008e4:	f7ff fe5a 	bl	800059c <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 80008e8:	2103      	movs	r1, #3
 80008ea:	480f      	ldr	r0, [pc, #60]	; (8000928 <collectGitcounts+0x6c>)
 80008ec:	f7ff fe56 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 80008f0:	2115      	movs	r1, #21
 80008f2:	480e      	ldr	r0, [pc, #56]	; (800092c <collectGitcounts+0x70>)
 80008f4:	f7ff fe52 	bl	800059c <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 80008f8:	2102      	movs	r1, #2
 80008fa:	480d      	ldr	r0, [pc, #52]	; (8000930 <collectGitcounts+0x74>)
 80008fc:	f7ff fe4e 	bl	800059c <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8000900:	2114      	movs	r1, #20
 8000902:	480c      	ldr	r0, [pc, #48]	; (8000934 <collectGitcounts+0x78>)
 8000904:	f7ff fe4a 	bl	800059c <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 8000908:	2102      	movs	r1, #2
 800090a:	480b      	ldr	r0, [pc, #44]	; (8000938 <collectGitcounts+0x7c>)
 800090c:	f7ff fe46 	bl	800059c <uartTransmit>
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	080068dc 	.word	0x080068dc
 8000918:	080068f0 	.word	0x080068f0
 800091c:	080068f4 	.word	0x080068f4
 8000920:	0800690c 	.word	0x0800690c
 8000924:	08006910 	.word	0x08006910
 8000928:	0800692c 	.word	0x0800692c
 800092c:	08006814 	.word	0x08006814
 8000930:	08006930 	.word	0x08006930
 8000934:	08006834 	.word	0x08006834
 8000938:	08006934 	.word	0x08006934

0800093c <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8000940:	2111      	movs	r1, #17
 8000942:	480e      	ldr	r0, [pc, #56]	; (800097c <collectSystemInfo+0x40>)
 8000944:	f7ff fe2a 	bl	800059c <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8000948:	f7ff fe5c 	bl	8000604 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 800094c:	2111      	movs	r1, #17
 800094e:	480c      	ldr	r0, [pc, #48]	; (8000980 <collectSystemInfo+0x44>)
 8000950:	f7ff fe24 	bl	800059c <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8000954:	f7ff feec 	bl	8000730 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8000958:	2113      	movs	r1, #19
 800095a:	480a      	ldr	r0, [pc, #40]	; (8000984 <collectSystemInfo+0x48>)
 800095c:	f7ff fe1e 	bl	800059c <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 8000960:	f7ff ff58 	bl	8000814 <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8000964:	2113      	movs	r1, #19
 8000966:	4808      	ldr	r0, [pc, #32]	; (8000988 <collectSystemInfo+0x4c>)
 8000968:	f7ff fe18 	bl	800059c <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 800096c:	f7ff ffa6 	bl	80008bc <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 8000970:	2103      	movs	r1, #3
 8000972:	4806      	ldr	r0, [pc, #24]	; (800098c <collectSystemInfo+0x50>)
 8000974:	f7ff fe12 	bl	800059c <uartTransmit>
}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}
 800097c:	08006938 	.word	0x08006938
 8000980:	0800694c 	.word	0x0800694c
 8000984:	08006960 	.word	0x08006960
 8000988:	08006974 	.word	0x08006974
 800098c:	08006988 	.word	0x08006988

08000990 <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 8000996:	2300      	movs	r3, #0
 8000998:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 800099a:	4b25      	ldr	r3, [pc, #148]	; (8000a30 <readResetSource+0xa0>)
 800099c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800099e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d002      	beq.n	80009ac <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	3301      	adds	r3, #1
 80009aa:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 80009ac:	4b20      	ldr	r3, [pc, #128]	; (8000a30 <readResetSource+0xa0>)
 80009ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d002      	beq.n	80009be <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	3302      	adds	r3, #2
 80009bc:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 80009be:	4b1c      	ldr	r3, [pc, #112]	; (8000a30 <readResetSource+0xa0>)
 80009c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	da02      	bge.n	80009cc <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	3304      	adds	r3, #4
 80009ca:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 80009cc:	4b18      	ldr	r3, [pc, #96]	; (8000a30 <readResetSource+0xa0>)
 80009ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d002      	beq.n	80009de <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	3308      	adds	r3, #8
 80009dc:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 80009de:	4b14      	ldr	r3, [pc, #80]	; (8000a30 <readResetSource+0xa0>)
 80009e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d002      	beq.n	80009f0 <readResetSource+0x60>
	{
		reset_flags += PORST1;
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	3310      	adds	r3, #16
 80009ee:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 80009f0:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <readResetSource+0xa0>)
 80009f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d002      	beq.n	8000a02 <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 80009fc:	79fb      	ldrb	r3, [r7, #7]
 80009fe:	3320      	adds	r3, #32
 8000a00:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 8000a02:	4b0b      	ldr	r3, [pc, #44]	; (8000a30 <readResetSource+0xa0>)
 8000a04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000a06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d002      	beq.n	8000a14 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	3340      	adds	r3, #64	; 0x40
 8000a12:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8000a14:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <readResetSource+0xa0>)
 8000a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000a18:	4a05      	ldr	r2, [pc, #20]	; (8000a30 <readResetSource+0xa0>)
 8000a1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000a1e:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 8000a20:	79fb      	ldrb	r3, [r7, #7]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800

08000a34 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 8000a3e:	2106      	movs	r1, #6
 8000a40:	482a      	ldr	r0, [pc, #168]	; (8000aec <printResetSource+0xb8>)
 8000a42:	f7ff fdab 	bl	800059c <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d104      	bne.n	8000a56 <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 8000a4c:	210f      	movs	r1, #15
 8000a4e:	4828      	ldr	r0, [pc, #160]	; (8000af0 <printResetSource+0xbc>)
 8000a50:	f7ff fda4 	bl	800059c <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 8000a54:	e046      	b.n	8000ae4 <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d003      	beq.n	8000a68 <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 8000a60:	2118      	movs	r1, #24
 8000a62:	4824      	ldr	r0, [pc, #144]	; (8000af4 <printResetSource+0xc0>)
 8000a64:	f7ff fd9a 	bl	800059c <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 8000a68:	79fb      	ldrb	r3, [r7, #7]
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d003      	beq.n	8000a7a <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 8000a72:	2116      	movs	r1, #22
 8000a74:	4820      	ldr	r0, [pc, #128]	; (8000af8 <printResetSource+0xc4>)
 8000a76:	f7ff fd91 	bl	800059c <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	f003 0304 	and.w	r3, r3, #4
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d003      	beq.n	8000a8c <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 8000a84:	210a      	movs	r1, #10
 8000a86:	481d      	ldr	r0, [pc, #116]	; (8000afc <printResetSource+0xc8>)
 8000a88:	f7ff fd88 	bl	800059c <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 8000a8c:	79fb      	ldrb	r3, [r7, #7]
 8000a8e:	f003 0308 	and.w	r3, r3, #8
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d003      	beq.n	8000a9e <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 8000a96:	2110      	movs	r1, #16
 8000a98:	4819      	ldr	r0, [pc, #100]	; (8000b00 <printResetSource+0xcc>)
 8000a9a:	f7ff fd7f 	bl	800059c <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	f003 0310 	and.w	r3, r3, #16
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d003      	beq.n	8000ab0 <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 8000aa8:	210f      	movs	r1, #15
 8000aaa:	4816      	ldr	r0, [pc, #88]	; (8000b04 <printResetSource+0xd0>)
 8000aac:	f7ff fd76 	bl	800059c <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
 8000ab2:	f003 0320 	and.w	r3, r3, #32
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d003      	beq.n	8000ac2 <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 8000aba:	210f      	movs	r1, #15
 8000abc:	4812      	ldr	r0, [pc, #72]	; (8000b08 <printResetSource+0xd4>)
 8000abe:	f7ff fd6d 	bl	800059c <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d003      	beq.n	8000ad4 <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 8000acc:	210a      	movs	r1, #10
 8000ace:	480f      	ldr	r0, [pc, #60]	; (8000b0c <printResetSource+0xd8>)
 8000ad0:	f7ff fd64 	bl	800059c <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 8000ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	da03      	bge.n	8000ae4 <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 8000adc:	2105      	movs	r1, #5
 8000ade:	480c      	ldr	r0, [pc, #48]	; (8000b10 <printResetSource+0xdc>)
 8000ae0:	f7ff fd5c 	bl	800059c <uartTransmit>
}
 8000ae4:	bf00      	nop
 8000ae6:	3708      	adds	r7, #8
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	0800698c 	.word	0x0800698c
 8000af0:	08006994 	.word	0x08006994
 8000af4:	080069a4 	.word	0x080069a4
 8000af8:	080069c0 	.word	0x080069c0
 8000afc:	080069d8 	.word	0x080069d8
 8000b00:	080069e4 	.word	0x080069e4
 8000b04:	080069f8 	.word	0x080069f8
 8000b08:	08006a08 	.word	0x08006a08
 8000b0c:	08006a18 	.word	0x08006a18
 8000b10:	08006a24 	.word	0x08006a24

08000b14 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b20:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000b24:	f003 0301 	and.w	r3, r3, #1
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d013      	beq.n	8000b54 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b30:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000b34:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d00b      	beq.n	8000b54 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b3c:	e000      	b.n	8000b40 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b3e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b40:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d0f9      	beq.n	8000b3e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b4a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	b2d2      	uxtb	r2, r2
 8000b52:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b54:	687b      	ldr	r3, [r7, #4]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	370c      	adds	r7, #12
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
	...

08000b64 <ADC_Gaspedal>:
//----------------------------------------------------------------------

// Gaspedal einlesen
//----------------------------------------------------------------------
uint16_t ADC_Gaspedal(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC von Gaspedal einlesen\n");
 8000b6a:	481d      	ldr	r0, [pc, #116]	; (8000be0 <ADC_Gaspedal+0x7c>)
 8000b6c:	f000 f8c0 	bl	8000cf0 <ITM_SendString>
#endif

	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000b74:	1d3b      	adds	r3, r7, #4
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_6;
 8000b80:	2306      	movs	r3, #6
 8000b82:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8000b84:	2301      	movs	r3, #1
 8000b86:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4814      	ldr	r0, [pc, #80]	; (8000be4 <ADC_Gaspedal+0x80>)
 8000b92:	f002 f839 	bl	8002c08 <HAL_ADC_ConfigChannel>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <ADC_Gaspedal+0x3c>
	{
		Error_Handler();
 8000b9c:	f001 fba6 	bl	80022ec <Error_Handler>
	}

	// ADC Starten und Wert einlesen
	HAL_ADC_Start(&hadc1);
 8000ba0:	4810      	ldr	r0, [pc, #64]	; (8000be4 <ADC_Gaspedal+0x80>)
 8000ba2:	f001 fe97 	bl	80028d4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1000);
 8000ba6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000baa:	480e      	ldr	r0, [pc, #56]	; (8000be4 <ADC_Gaspedal+0x80>)
 8000bac:	f001 ff94 	bl	8002ad8 <HAL_ADC_PollForConversion>
	ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000bb0:	480c      	ldr	r0, [pc, #48]	; (8000be4 <ADC_Gaspedal+0x80>)
 8000bb2:	f002 f81c 	bl	8002bee <HAL_ADC_GetValue>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	82fb      	strh	r3, [r7, #22]
	HAL_ADC_Stop(&hadc1);
 8000bba:	480a      	ldr	r0, [pc, #40]	; (8000be4 <ADC_Gaspedal+0x80>)
 8000bbc:	f001 ff58 	bl	8002a70 <HAL_ADC_Stop>

#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC-Wert Gaspedal:\t");
 8000bc0:	4809      	ldr	r0, [pc, #36]	; (8000be8 <ADC_Gaspedal+0x84>)
 8000bc2:	f000 f895 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(ADC_Data);
 8000bc6:	8afb      	ldrh	r3, [r7, #22]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f000 f8a7 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 8000bce:	200a      	movs	r0, #10
 8000bd0:	f7ff ffa0 	bl	8000b14 <ITM_SendChar>
#endif

	//ADC Wert zurueck geben
	return ADC_Data;
 8000bd4:	8afb      	ldrh	r3, [r7, #22]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	08006a2c 	.word	0x08006a2c
 8000be4:	20000058 	.word	0x20000058
 8000be8:	08006a48 	.word	0x08006a48

08000bec <ITM_SendChar>:
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bf4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000bf8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d013      	beq.n	8000c2c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000c04:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c08:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000c0c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d00b      	beq.n	8000c2c <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8000c14:	e000      	b.n	8000c18 <ITM_SendChar+0x2c>
      __NOP();
 8000c16:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000c18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d0f9      	beq.n	8000c16 <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000c22:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000c26:	687a      	ldr	r2, [r7, #4]
 8000c28:	b2d2      	uxtb	r2, r2
 8000c2a:	701a      	strb	r2, [r3, #0]
  return (ch);
 8000c2c:	687b      	ldr	r3, [r7, #4]
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <hal_error>:
//----------------------------------------------------------------------

// Hal Error auswerten und ausgeben
//----------------------------------------------------------------------
void hal_error(uint8_t status)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	b083      	sub	sp, #12
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	4603      	mov	r3, r0
 8000c42:	71fb      	strb	r3, [r7, #7]
	}
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
		uartTransmit("HAL TIMEOUT\n", 12);
	}
#endif
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <software_error>:
//----------------------------------------------------------------------

// Diagnose Funktion falls ein Fehler auftritt
//----------------------------------------------------------------------
void software_error(uint8_t errorcode)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c5a:	b672      	cpsid	i
}
 8000c5c:	bf00      	nop
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8000c5e:	4a1e      	ldr	r2, [pc, #120]	; (8000cd8 <software_error+0x88>)
 8000c60:	7853      	ldrb	r3, [r2, #1]
 8000c62:	f043 0308 	orr.w	r3, r3, #8
 8000c66:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8000c68:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <software_error+0x88>)
 8000c6a:	785b      	ldrb	r3, [r3, #1]
 8000c6c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	461a      	mov	r2, r3
 8000c74:	2104      	movs	r1, #4
 8000c76:	4819      	ldr	r0, [pc, #100]	; (8000cdc <software_error+0x8c>)
 8000c78:	f003 fb5a 	bl	8004330 <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8000c7c:	4a16      	ldr	r2, [pc, #88]	; (8000cd8 <software_error+0x88>)
 8000c7e:	7853      	ldrb	r3, [r2, #1]
 8000c80:	f36f 1304 	bfc	r3, #4, #1
 8000c84:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// OK LED ausschalten
 8000c86:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <software_error+0x88>)
 8000c88:	785b      	ldrb	r3, [r3, #1]
 8000c8a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	461a      	mov	r2, r3
 8000c92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c96:	4811      	ldr	r0, [pc, #68]	; (8000cdc <software_error+0x8c>)
 8000c98:	f003 fb4a 	bl	8004330 <HAL_GPIO_WritePin>

	// Schalte SDC_Motor aus
	system_out.MotorSDC = 0;												// Zuruecksetzen Variable
 8000c9c:	4a10      	ldr	r2, [pc, #64]	; (8000ce0 <software_error+0x90>)
 8000c9e:	7813      	ldrb	r3, [r2, #0]
 8000ca0:	f36f 1345 	bfc	r3, #5, #1
 8000ca4:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);// SDC oeffnen
 8000ca6:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <software_error+0x90>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cb6:	480b      	ldr	r0, [pc, #44]	; (8000ce4 <software_error+0x94>)
 8000cb8:	f003 fb3a 	bl	8004330 <HAL_GPIO_WritePin>
#ifdef DEBUG																// Serielle Kommunukation nur waehrend Debugging
#define SOFTERRORMESSAGE			"\nError Handler ausgeloest\n"			// Ausgabe das Fehler aufgetreten ist
	uartTransmit(SOFTERRORMESSAGE,sizeof(SOFTERRORMESSAGE));
 8000cbc:	211b      	movs	r1, #27
 8000cbe:	480a      	ldr	r0, [pc, #40]	; (8000ce8 <software_error+0x98>)
 8000cc0:	f7ff fc6c 	bl	800059c <uartTransmit>

#define ERRORCODE					"Error Code:\t"							// Ausgabe des Fehlers anhand von Fehlercode
	uartTransmit(ERRORCODE,sizeof(ERRORCODE));
 8000cc4:	210d      	movs	r1, #13
 8000cc6:	4809      	ldr	r0, [pc, #36]	; (8000cec <software_error+0x9c>)
 8000cc8:	f7ff fc68 	bl	800059c <uartTransmit>
	uartTransmitNumber(errorcode, 10);										// Fehlercode ausgeben
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	210a      	movs	r1, #10
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fc77 	bl	80005c4 <uartTransmitNumber>
#endif
	while (1);																// Endlosschleife
 8000cd6:	e7fe      	b.n	8000cd6 <software_error+0x86>
 8000cd8:	20000050 	.word	0x20000050
 8000cdc:	40020400 	.word	0x40020400
 8000ce0:	20000040 	.word	0x20000040
 8000ce4:	40021000 	.word	0x40021000
 8000ce8:	08006a94 	.word	0x08006a94
 8000cec:	08006ab0 	.word	0x08006ab0

08000cf0 <ITM_SendString>:
// Nachricht SWO ITM Data Console
// Core Clock := Maximalfrequenz ; HCLK fuer Serial Wire Viewer
// Im String #GRN# oder #RED# oder #ORG# erscheint die Nachricht in einer Farbe
//----------------------------------------------------------------------
void ITM_SendString(char *text)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
#ifdef DEBUG
	// So lange *text != '\0', also ungleich dem "String-Endezeichen(Terminator)"
	while(*text)															// Starte Pointerschleife
 8000cf8:	e007      	b.n	8000d0a <ITM_SendString+0x1a>
	{
		ITM_SendChar(*text);												// Sende ITM Zeichen
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	781b      	ldrb	r3, [r3, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ff74 	bl	8000bec <ITM_SendChar>
		text++;																// Pointer hochzaehlen
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	3301      	adds	r3, #1
 8000d08:	607b      	str	r3, [r7, #4]
	while(*text)															// Starte Pointerschleife
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1f3      	bne.n	8000cfa <ITM_SendString+0xa>
	}
#endif
}
 8000d12:	bf00      	nop
 8000d14:	bf00      	nop
 8000d16:	3708      	adds	r7, #8
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <ITM_SendNumber>:
//----------------------------------------------------------------------

// Debug Nummer ueber SWO senden
//----------------------------------------------------------------------
void ITM_SendNumber(long number)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08c      	sub	sp, #48	; 0x30
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
#ifdef DEBUG
	// Variablen definieren
	unsigned char buf[8 * sizeof(long)];
	unsigned int i = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Wenn Nummer 0 ist
	if(number == 0)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d103      	bne.n	8000d36 <ITM_SendNumber+0x1a>
	{
		ITM_SendChar('0');													// Sende 0
 8000d2e:	2030      	movs	r0, #48	; 0x30
 8000d30:	f7ff ff5c 	bl	8000bec <ITM_SendChar>
 8000d34:	e03b      	b.n	8000dae <ITM_SendNumber+0x92>
		return;																// Beende Funktion
	}

	// Wenn Zahl negativ ist
	if(number < 0)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	da23      	bge.n	8000d84 <ITM_SendNumber+0x68>
	{
		ITM_SendChar('-');													// Vorzeichen senden
 8000d3c:	202d      	movs	r0, #45	; 0x2d
 8000d3e:	f7ff ff55 	bl	8000bec <ITM_SendChar>
		number = number * -1;												// Nummer invertieren
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	425b      	negs	r3, r3
 8000d46:	607b      	str	r3, [r7, #4]
	}

	// Berechne Ziffern bis Zahl 0 ist
	while(number > 0)
 8000d48:	e01c      	b.n	8000d84 <ITM_SendNumber+0x68>
	{
		// Ziffern in Puffer schreiben
		buf[i++] = number % 10;												// Rest berechnen
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	4b19      	ldr	r3, [pc, #100]	; (8000db4 <ITM_SendNumber+0x98>)
 8000d4e:	fb83 1302 	smull	r1, r3, r3, r2
 8000d52:	1099      	asrs	r1, r3, #2
 8000d54:	17d3      	asrs	r3, r2, #31
 8000d56:	1ac9      	subs	r1, r1, r3
 8000d58:	460b      	mov	r3, r1
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	440b      	add	r3, r1
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	1ad1      	subs	r1, r2, r3
 8000d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d64:	1c5a      	adds	r2, r3, #1
 8000d66:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000d68:	b2ca      	uxtb	r2, r1
 8000d6a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000d6e:	440b      	add	r3, r1
 8000d70:	f803 2c24 	strb.w	r2, [r3, #-36]
		number = number / 10;												// Dividiere durch 10
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	4a0f      	ldr	r2, [pc, #60]	; (8000db4 <ITM_SendNumber+0x98>)
 8000d78:	fb82 1203 	smull	r1, r2, r2, r3
 8000d7c:	1092      	asrs	r2, r2, #2
 8000d7e:	17db      	asrs	r3, r3, #31
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	607b      	str	r3, [r7, #4]
	while(number > 0)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	dcdf      	bgt.n	8000d4a <ITM_SendNumber+0x2e>
	}

	// Sende Zeichen
	for(; i > 0; i--)
 8000d8a:	e00d      	b.n	8000da8 <ITM_SendNumber+0x8c>
	{
		ITM_SendChar('0' + buf[i-1]);
 8000d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d8e:	3b01      	subs	r3, #1
 8000d90:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000d94:	4413      	add	r3, r2
 8000d96:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000d9a:	3330      	adds	r3, #48	; 0x30
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ff25 	bl	8000bec <ITM_SendChar>
	for(; i > 0; i--)
 8000da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000da4:	3b01      	subs	r3, #1
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d1ee      	bne.n	8000d8c <ITM_SendNumber+0x70>
	}
#endif
}
 8000dae:	3730      	adds	r7, #48	; 0x30
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	66666667 	.word	0x66666667

08000db8 <ITM_SendChar>:
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000dc0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dc4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000dc8:	f003 0301 	and.w	r3, r3, #1
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d013      	beq.n	8000df8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000dd0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000dd4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000dd8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00b      	beq.n	8000df8 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8000de0:	e000      	b.n	8000de4 <ITM_SendChar+0x2c>
      __NOP();
 8000de2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000de4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f9      	beq.n	8000de2 <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000dee:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	b2d2      	uxtb	r2, r2
 8000df6:	701a      	strb	r2, [r3, #0]
  return (ch);
 8000df8:	687b      	ldr	r3, [r7, #4]
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
	...

08000e08 <readall_inputs>:
//----------------------------------------------------------------------

// Lese alle Eingaenge
//----------------------------------------------------------------------
void readall_inputs(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
#ifdef DEBUG_INPUT
	ITM_SendString("Lese Inputs ein\n");
 8000e0c:	48cf      	ldr	r0, [pc, #828]	; (800114c <readall_inputs+0x344>)
 8000e0e:	f7ff ff6f 	bl	8000cf0 <ITM_SendString>
#endif

	// Systemeingaenge einlesen
	system_in.Kickdown = HAL_GPIO_ReadPin(KICKDOWN_GPIO_Port, KICKDOWN_Pin);					// Eingang Gaspedal getreten
 8000e12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e16:	48ce      	ldr	r0, [pc, #824]	; (8001150 <readall_inputs+0x348>)
 8000e18:	f003 fa72 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	b2d9      	uxtb	r1, r3
 8000e24:	4acb      	ldr	r2, [pc, #812]	; (8001154 <readall_inputs+0x34c>)
 8000e26:	7813      	ldrb	r3, [r2, #0]
 8000e28:	f361 0300 	bfi	r3, r1, #0, #1
 8000e2c:	7013      	strb	r3, [r2, #0]
	system_in.Leerlauf = HAL_GPIO_ReadPin(LEERLAUF_GPIO_Port, LEERLAUF_Pin);					// Eingang Gaspedal nicht getreten
 8000e2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e32:	48c7      	ldr	r0, [pc, #796]	; (8001150 <readall_inputs+0x348>)
 8000e34:	f003 fa64 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	b2d9      	uxtb	r1, r3
 8000e40:	4ac4      	ldr	r2, [pc, #784]	; (8001154 <readall_inputs+0x34c>)
 8000e42:	7813      	ldrb	r3, [r2, #0]
 8000e44:	f361 0341 	bfi	r3, r1, #1, #1
 8000e48:	7013      	strb	r3, [r2, #0]
	system_in.BremseNO = HAL_GPIO_ReadPin(BREMSE_NO_GPIO_Port, BREMSE_NO_Pin);					// Eingang Bremse nicht getreten
 8000e4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e4e:	48c0      	ldr	r0, [pc, #768]	; (8001150 <readall_inputs+0x348>)
 8000e50:	f003 fa56 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e54:	4603      	mov	r3, r0
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	b2d9      	uxtb	r1, r3
 8000e5c:	4abd      	ldr	r2, [pc, #756]	; (8001154 <readall_inputs+0x34c>)
 8000e5e:	7813      	ldrb	r3, [r2, #0]
 8000e60:	f361 0382 	bfi	r3, r1, #2, #1
 8000e64:	7013      	strb	r3, [r2, #0]
	system_in.BremseNC = HAL_GPIO_ReadPin(BREMSE_NC_GPIO_Port, BREMSE_NC_Pin);					// Eingang Bremse getreten
 8000e66:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e6a:	48b9      	ldr	r0, [pc, #740]	; (8001150 <readall_inputs+0x348>)
 8000e6c:	f003 fa48 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e70:	4603      	mov	r3, r0
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	b2d9      	uxtb	r1, r3
 8000e78:	4ab6      	ldr	r2, [pc, #728]	; (8001154 <readall_inputs+0x34c>)
 8000e7a:	7813      	ldrb	r3, [r2, #0]
 8000e7c:	f361 03c3 	bfi	r3, r1, #3, #1
 8000e80:	7013      	strb	r3, [r2, #0]
	system_in.Kupplung = HAL_GPIO_ReadPin(KUPPLUNG_NO_GPIO_Port, KUPPLUNG_NO_Pin);				// Eingang Kupplung nicht getreten
 8000e82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e86:	48b2      	ldr	r0, [pc, #712]	; (8001150 <readall_inputs+0x348>)
 8000e88:	f003 fa3a 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	b2d9      	uxtb	r1, r3
 8000e94:	4aaf      	ldr	r2, [pc, #700]	; (8001154 <readall_inputs+0x34c>)
 8000e96:	7813      	ldrb	r3, [r2, #0]
 8000e98:	f361 1304 	bfi	r3, r1, #4, #1
 8000e9c:	7013      	strb	r3, [r2, #0]
	system_in.Recuperation = HAL_GPIO_ReadPin(RECUPERATION_GPIO_Port, RECUPERATION_Pin);		// Eingang Recuperation
 8000e9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ea2:	48ad      	ldr	r0, [pc, #692]	; (8001158 <readall_inputs+0x350>)
 8000ea4:	f003 fa2c 	bl	8004300 <HAL_GPIO_ReadPin>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	b2d9      	uxtb	r1, r3
 8000eb0:	4aa8      	ldr	r2, [pc, #672]	; (8001154 <readall_inputs+0x34c>)
 8000eb2:	7813      	ldrb	r3, [r2, #0]
 8000eb4:	f361 1345 	bfi	r3, r1, #5, #1
 8000eb8:	7013      	strb	r3, [r2, #0]
	system_in.ECON = HAL_GPIO_ReadPin(ECON_GPIO_Port, ECON_Pin);								// Eingang Klima
 8000eba:	2102      	movs	r1, #2
 8000ebc:	48a6      	ldr	r0, [pc, #664]	; (8001158 <readall_inputs+0x350>)
 8000ebe:	f003 fa1f 	bl	8004300 <HAL_GPIO_ReadPin>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	b2d9      	uxtb	r1, r3
 8000eca:	4aa2      	ldr	r2, [pc, #648]	; (8001154 <readall_inputs+0x34c>)
 8000ecc:	7813      	ldrb	r3, [r2, #0]
 8000ece:	f361 1386 	bfi	r3, r1, #6, #1
 8000ed2:	7013      	strb	r3, [r2, #0]
	system_in.Anlasser = HAL_GPIO_ReadPin(ANLASSER_GPIO_Port, ANLASSER_Pin);					// Eingang Zuendschloss, Motor starten
 8000ed4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ed8:	48a0      	ldr	r0, [pc, #640]	; (800115c <readall_inputs+0x354>)
 8000eda:	f003 fa11 	bl	8004300 <HAL_GPIO_ReadPin>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	b2d9      	uxtb	r1, r3
 8000ee6:	4a9b      	ldr	r2, [pc, #620]	; (8001154 <readall_inputs+0x34c>)
 8000ee8:	7813      	ldrb	r3, [r2, #0]
 8000eea:	f361 13c7 	bfi	r3, r1, #7, #1
 8000eee:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 8000ef0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef4:	489a      	ldr	r0, [pc, #616]	; (8001160 <readall_inputs+0x358>)
 8000ef6:	f003 fa03 	bl	8004300 <HAL_GPIO_ReadPin>
 8000efa:	4603      	mov	r3, r0
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	b2d9      	uxtb	r1, r3
 8000f02:	4a94      	ldr	r2, [pc, #592]	; (8001154 <readall_inputs+0x34c>)
 8000f04:	7853      	ldrb	r3, [r2, #1]
 8000f06:	f361 0300 	bfi	r3, r1, #0, #1
 8000f0a:	7053      	strb	r3, [r2, #1]
	system_in.DCDC_Inst = HAL_GPIO_ReadPin(DCDC_INSTRUCTION_GPIO_Port, DCDC_INSTRUCTION_Pin);	// DCDC Wandler funktioniert einwandfrei
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	4895      	ldr	r0, [pc, #596]	; (8001164 <readall_inputs+0x35c>)
 8000f10:	f003 f9f6 	bl	8004300 <HAL_GPIO_ReadPin>
 8000f14:	4603      	mov	r3, r0
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	b2d9      	uxtb	r1, r3
 8000f1c:	4a8d      	ldr	r2, [pc, #564]	; (8001154 <readall_inputs+0x34c>)
 8000f1e:	7853      	ldrb	r3, [r2, #1]
 8000f20:	f361 0341 	bfi	r3, r1, #1, #1
 8000f24:	7053      	strb	r3, [r2, #1]
	system_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 8000f26:	2101      	movs	r1, #1
 8000f28:	488b      	ldr	r0, [pc, #556]	; (8001158 <readall_inputs+0x350>)
 8000f2a:	f003 f9e9 	bl	8004300 <HAL_GPIO_ReadPin>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	b2d9      	uxtb	r1, r3
 8000f36:	4a87      	ldr	r2, [pc, #540]	; (8001154 <readall_inputs+0x34c>)
 8000f38:	7853      	ldrb	r3, [r2, #1]
 8000f3a:	f361 0382 	bfi	r3, r1, #2, #1
 8000f3e:	7053      	strb	r3, [r2, #1]
	system_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 8000f40:	2140      	movs	r1, #64	; 0x40
 8000f42:	4883      	ldr	r0, [pc, #524]	; (8001150 <readall_inputs+0x348>)
 8000f44:	f003 f9dc 	bl	8004300 <HAL_GPIO_ReadPin>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	b2d9      	uxtb	r1, r3
 8000f50:	4a80      	ldr	r2, [pc, #512]	; (8001154 <readall_inputs+0x34c>)
 8000f52:	7853      	ldrb	r3, [r2, #1]
 8000f54:	f361 03c3 	bfi	r3, r1, #3, #1
 8000f58:	7053      	strb	r3, [r2, #1]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	4882      	ldr	r0, [pc, #520]	; (8001168 <readall_inputs+0x360>)
 8000f5e:	f003 f9cf 	bl	8004300 <HAL_GPIO_ReadPin>
 8000f62:	4603      	mov	r3, r0
 8000f64:	f003 0301 	and.w	r3, r3, #1
 8000f68:	b2d9      	uxtb	r1, r3
 8000f6a:	4a7a      	ldr	r2, [pc, #488]	; (8001154 <readall_inputs+0x34c>)
 8000f6c:	7853      	ldrb	r3, [r2, #1]
 8000f6e:	f361 1304 	bfi	r3, r1, #4, #1
 8000f72:	7053      	strb	r3, [r2, #1]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 8000f74:	2104      	movs	r1, #4
 8000f76:	487c      	ldr	r0, [pc, #496]	; (8001168 <readall_inputs+0x360>)
 8000f78:	f003 f9c2 	bl	8004300 <HAL_GPIO_ReadPin>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	b2d9      	uxtb	r1, r3
 8000f84:	4a73      	ldr	r2, [pc, #460]	; (8001154 <readall_inputs+0x34c>)
 8000f86:	7853      	ldrb	r3, [r2, #1]
 8000f88:	f361 1345 	bfi	r3, r1, #5, #1
 8000f8c:	7053      	strb	r3, [r2, #1]
//	system_in.Bremsdruck_NO = HAL_GPIO_ReadPin(Bremsdruck_NO_GPIO_Port, Bremsdruck_NO_Pin);		// Bremsdruck nicht zu hoch
//	system_in.Bremsdruck_NC = HAL_GPIO_ReadPin(Bremsdruck_NC_GPIO_Port, Bremsdruck_NC_Pin);		// Bremsdruck zu hoch

	// SDC-Eingaenge einlesen
	sdc_in.EmergencyRun = HAL_GPIO_ReadPin(EMERGENCY_RUN_GPIO_Port, EMERGENCY_RUN_Pin);			// Emergency Run, Akku
 8000f8e:	2102      	movs	r1, #2
 8000f90:	4875      	ldr	r0, [pc, #468]	; (8001168 <readall_inputs+0x360>)
 8000f92:	f003 f9b5 	bl	8004300 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	f003 0301 	and.w	r3, r3, #1
 8000f9c:	b2d9      	uxtb	r1, r3
 8000f9e:	4a73      	ldr	r2, [pc, #460]	; (800116c <readall_inputs+0x364>)
 8000fa0:	7813      	ldrb	r3, [r2, #0]
 8000fa2:	f361 0300 	bfi	r3, r1, #0, #1
 8000fa6:	7013      	strb	r3, [r2, #0]
	sdc_in.SDC0 = HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin);						// Shutdown-Circuit, OK
 8000fa8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fac:	4868      	ldr	r0, [pc, #416]	; (8001150 <readall_inputs+0x348>)
 8000fae:	f003 f9a7 	bl	8004300 <HAL_GPIO_ReadPin>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	b2d9      	uxtb	r1, r3
 8000fba:	4a6c      	ldr	r2, [pc, #432]	; (800116c <readall_inputs+0x364>)
 8000fbc:	7813      	ldrb	r3, [r2, #0]
 8000fbe:	f361 0341 	bfi	r3, r1, #1, #1
 8000fc2:	7013      	strb	r3, [r2, #0]
	sdc_in.Akku1SDC = HAL_GPIO_ReadPin(SENSE_SDC_AKKU_GPIO_Port, SENSE_SDC_AKKU_Pin);			// Shutdown-Circuit Akku, OK
 8000fc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fc8:	4861      	ldr	r0, [pc, #388]	; (8001150 <readall_inputs+0x348>)
 8000fca:	f003 f999 	bl	8004300 <HAL_GPIO_ReadPin>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	b2d9      	uxtb	r1, r3
 8000fd6:	4a65      	ldr	r2, [pc, #404]	; (800116c <readall_inputs+0x364>)
 8000fd8:	7813      	ldrb	r3, [r2, #0]
 8000fda:	f361 0382 	bfi	r3, r1, #2, #1
 8000fde:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 8000fe0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe4:	485d      	ldr	r0, [pc, #372]	; (800115c <readall_inputs+0x354>)
 8000fe6:	f003 f98b 	bl	8004300 <HAL_GPIO_ReadPin>
 8000fea:	4603      	mov	r3, r0
 8000fec:	f003 0301 	and.w	r3, r3, #1
 8000ff0:	b2d9      	uxtb	r1, r3
 8000ff2:	4a5e      	ldr	r2, [pc, #376]	; (800116c <readall_inputs+0x364>)
 8000ff4:	7813      	ldrb	r3, [r2, #0]
 8000ff6:	f361 03c3 	bfi	r3, r1, #3, #1
 8000ffa:	7013      	strb	r3, [r2, #0]
	sdc_in.DCDC_Fault = HAL_GPIO_ReadPin(DCDC_FAULT_GPIO_Port, DCDC_FAULT_Pin);					// DCDC Wandler funktioniert nicht richtig
 8000ffc:	2102      	movs	r1, #2
 8000ffe:	4859      	ldr	r0, [pc, #356]	; (8001164 <readall_inputs+0x35c>)
 8001000:	f003 f97e 	bl	8004300 <HAL_GPIO_ReadPin>
 8001004:	4603      	mov	r3, r0
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	b2d9      	uxtb	r1, r3
 800100c:	4a57      	ldr	r2, [pc, #348]	; (800116c <readall_inputs+0x364>)
 800100e:	7813      	ldrb	r3, [r2, #0]
 8001010:	f361 1304 	bfi	r3, r1, #4, #1
 8001014:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.ASR1 = HAL_GPIO_ReadPin(ASR_IN1_GPIO_Port, ASR_IN1_Pin);							// ASR Eingang Mittelkonsole
 8001016:	2110      	movs	r1, #16
 8001018:	4852      	ldr	r0, [pc, #328]	; (8001164 <readall_inputs+0x35c>)
 800101a:	f003 f971 	bl	8004300 <HAL_GPIO_ReadPin>
 800101e:	4603      	mov	r3, r0
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	b2d9      	uxtb	r1, r3
 8001026:	4a52      	ldr	r2, [pc, #328]	; (8001170 <readall_inputs+0x368>)
 8001028:	7813      	ldrb	r3, [r2, #0]
 800102a:	f361 0300 	bfi	r3, r1, #0, #1
 800102e:	7013      	strb	r3, [r2, #0]
	komfort_in.ASR2 = HAL_GPIO_ReadPin(ASR_IN2_GPIO_Port, ASR_IN2_Pin);							// ASR Eingang Mittelkonsole
 8001030:	2110      	movs	r1, #16
 8001032:	484b      	ldr	r0, [pc, #300]	; (8001160 <readall_inputs+0x358>)
 8001034:	f003 f964 	bl	8004300 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	b2d9      	uxtb	r1, r3
 8001040:	4a4b      	ldr	r2, [pc, #300]	; (8001170 <readall_inputs+0x368>)
 8001042:	7813      	ldrb	r3, [r2, #0]
 8001044:	f361 0341 	bfi	r3, r1, #1, #1
 8001048:	7013      	strb	r3, [r2, #0]
	komfort_in.ECO = HAL_GPIO_ReadPin(ECO_GPIO_Port, ECO_Pin);									// ECO Eingang Mittelkonsole
 800104a:	2108      	movs	r1, #8
 800104c:	4840      	ldr	r0, [pc, #256]	; (8001150 <readall_inputs+0x348>)
 800104e:	f003 f957 	bl	8004300 <HAL_GPIO_ReadPin>
 8001052:	4603      	mov	r3, r0
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	b2d9      	uxtb	r1, r3
 800105a:	4a45      	ldr	r2, [pc, #276]	; (8001170 <readall_inputs+0x368>)
 800105c:	7813      	ldrb	r3, [r2, #0]
 800105e:	f361 0382 	bfi	r3, r1, #2, #1
 8001062:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Rst_In = HAL_GPIO_ReadPin(BC_RESET_IN_GPIO_Port, BC_RESET_IN_Pin);			// Boardcomputer Reset Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 8001064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001068:	483e      	ldr	r0, [pc, #248]	; (8001164 <readall_inputs+0x35c>)
 800106a:	f003 f949 	bl	8004300 <HAL_GPIO_ReadPin>
 800106e:	4603      	mov	r3, r0
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	b2d9      	uxtb	r1, r3
 8001076:	4a3e      	ldr	r2, [pc, #248]	; (8001170 <readall_inputs+0x368>)
 8001078:	7813      	ldrb	r3, [r2, #0]
 800107a:	f361 03c3 	bfi	r3, r1, #3, #1
 800107e:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Up_In = HAL_GPIO_ReadPin(BC_UP_IN_GPIO_Port, BC_UP_IN_Pin);					// Boardcomputer Rauf Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 8001080:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001084:	4838      	ldr	r0, [pc, #224]	; (8001168 <readall_inputs+0x360>)
 8001086:	f003 f93b 	bl	8004300 <HAL_GPIO_ReadPin>
 800108a:	4603      	mov	r3, r0
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	b2d9      	uxtb	r1, r3
 8001092:	4a37      	ldr	r2, [pc, #220]	; (8001170 <readall_inputs+0x368>)
 8001094:	7813      	ldrb	r3, [r2, #0]
 8001096:	f361 1304 	bfi	r3, r1, #4, #1
 800109a:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Down_In = HAL_GPIO_ReadPin(BC_DOWN_IN_GPIO_Port, BC_DOWN_IN_Pin);				// Boardcomputer Runter Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 800109c:	2110      	movs	r1, #16
 800109e:	482c      	ldr	r0, [pc, #176]	; (8001150 <readall_inputs+0x348>)
 80010a0:	f003 f92e 	bl	8004300 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	b2d9      	uxtb	r1, r3
 80010ac:	4a30      	ldr	r2, [pc, #192]	; (8001170 <readall_inputs+0x368>)
 80010ae:	7813      	ldrb	r3, [r2, #0]
 80010b0:	f361 1345 	bfi	r3, r1, #5, #1
 80010b4:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn1 = HAL_GPIO_ReadPin(BAMOCAR_IN1_GPIO_Port, BAMOCAR_IN1_Pin);				// Eingang Bamocar 1
 80010b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ba:	4829      	ldr	r0, [pc, #164]	; (8001160 <readall_inputs+0x358>)
 80010bc:	f003 f920 	bl	8004300 <HAL_GPIO_ReadPin>
 80010c0:	4603      	mov	r3, r0
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	b2d9      	uxtb	r1, r3
 80010c8:	4a29      	ldr	r2, [pc, #164]	; (8001170 <readall_inputs+0x368>)
 80010ca:	7813      	ldrb	r3, [r2, #0]
 80010cc:	f361 1386 	bfi	r3, r1, #6, #1
 80010d0:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn2 = HAL_GPIO_ReadPin(BAMOCAR_IN2_GPIO_Port, BAMOCAR_IN2_Pin);				// Eingang Bamocar 2
 80010d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d6:	4822      	ldr	r0, [pc, #136]	; (8001160 <readall_inputs+0x358>)
 80010d8:	f003 f912 	bl	8004300 <HAL_GPIO_ReadPin>
 80010dc:	4603      	mov	r3, r0
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	b2d9      	uxtb	r1, r3
 80010e4:	4a22      	ldr	r2, [pc, #136]	; (8001170 <readall_inputs+0x368>)
 80010e6:	7813      	ldrb	r3, [r2, #0]
 80010e8:	f361 13c7 	bfi	r3, r1, #7, #1
 80010ec:	7013      	strb	r3, [r2, #0]
	komfort_in.Enter = HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);							// Encoder Taster Enter Eingang Mittelconsole
 80010ee:	2180      	movs	r1, #128	; 0x80
 80010f0:	4820      	ldr	r0, [pc, #128]	; (8001174 <readall_inputs+0x36c>)
 80010f2:	f003 f905 	bl	8004300 <HAL_GPIO_ReadPin>
 80010f6:	4603      	mov	r3, r0
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	b2d9      	uxtb	r1, r3
 80010fe:	4a1c      	ldr	r2, [pc, #112]	; (8001170 <readall_inputs+0x368>)
 8001100:	7853      	ldrb	r3, [r2, #1]
 8001102:	f361 0300 	bfi	r3, r1, #0, #1
 8001106:	7053      	strb	r3, [r2, #1]
	komfort_in.OutA = HAL_GPIO_ReadPin(OUTA_GPIO_Port, OUTA_Pin);								// Encoder OUTA Eingang Mittelconsole
 8001108:	f44f 7100 	mov.w	r1, #512	; 0x200
 800110c:	4816      	ldr	r0, [pc, #88]	; (8001168 <readall_inputs+0x360>)
 800110e:	f003 f8f7 	bl	8004300 <HAL_GPIO_ReadPin>
 8001112:	4603      	mov	r3, r0
 8001114:	f003 0301 	and.w	r3, r3, #1
 8001118:	b2d9      	uxtb	r1, r3
 800111a:	4a15      	ldr	r2, [pc, #84]	; (8001170 <readall_inputs+0x368>)
 800111c:	7853      	ldrb	r3, [r2, #1]
 800111e:	f361 0341 	bfi	r3, r1, #1, #1
 8001122:	7053      	strb	r3, [r2, #1]
	komfort_in.OutB = HAL_GPIO_ReadPin(OUTB_GPIO_Port, OUTB_Pin);								// Encoder OUTB Eingang Mittelconsole
 8001124:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001128:	480f      	ldr	r0, [pc, #60]	; (8001168 <readall_inputs+0x360>)
 800112a:	f003 f8e9 	bl	8004300 <HAL_GPIO_ReadPin>
 800112e:	4603      	mov	r3, r0
 8001130:	f003 0301 	and.w	r3, r3, #1
 8001134:	b2d9      	uxtb	r1, r3
 8001136:	4a0e      	ldr	r2, [pc, #56]	; (8001170 <readall_inputs+0x368>)
 8001138:	7853      	ldrb	r3, [r2, #1]
 800113a:	f361 0382 	bfi	r3, r1, #2, #1
 800113e:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA1 = HAL_GPIO_ReadPin(GRA1_GPIO_Port, GRA1_Pin);								// Tempomat 1 Eingang
 8001140:	2120      	movs	r1, #32
 8001142:	4808      	ldr	r0, [pc, #32]	; (8001164 <readall_inputs+0x35c>)
 8001144:	f003 f8dc 	bl	8004300 <HAL_GPIO_ReadPin>
 8001148:	4603      	mov	r3, r0
 800114a:	e015      	b.n	8001178 <readall_inputs+0x370>
 800114c:	08006ac0 	.word	0x08006ac0
 8001150:	40021000 	.word	0x40021000
 8001154:	20000044 	.word	0x20000044
 8001158:	40021400 	.word	0x40021400
 800115c:	40020400 	.word	0x40020400
 8001160:	40020c00 	.word	0x40020c00
 8001164:	40021800 	.word	0x40021800
 8001168:	40020000 	.word	0x40020000
 800116c:	20000054 	.word	0x20000054
 8001170:	2000004c 	.word	0x2000004c
 8001174:	40020800 	.word	0x40020800
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	b2d9      	uxtb	r1, r3
 800117e:	4a30      	ldr	r2, [pc, #192]	; (8001240 <readall_inputs+0x438>)
 8001180:	7853      	ldrb	r3, [r2, #1]
 8001182:	f361 03c3 	bfi	r3, r1, #3, #1
 8001186:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA2 = HAL_GPIO_ReadPin(GRA2_GPIO_Port, GRA2_Pin);								// Tempomat 2 Eingang
 8001188:	2140      	movs	r1, #64	; 0x40
 800118a:	482e      	ldr	r0, [pc, #184]	; (8001244 <readall_inputs+0x43c>)
 800118c:	f003 f8b8 	bl	8004300 <HAL_GPIO_ReadPin>
 8001190:	4603      	mov	r3, r0
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	b2d9      	uxtb	r1, r3
 8001198:	4a29      	ldr	r2, [pc, #164]	; (8001240 <readall_inputs+0x438>)
 800119a:	7853      	ldrb	r3, [r2, #1]
 800119c:	f361 1304 	bfi	r3, r1, #4, #1
 80011a0:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA3 = HAL_GPIO_ReadPin(GRA3_GPIO_Port, GRA3_Pin);								// Tempomat 3 Eingang
 80011a2:	2180      	movs	r1, #128	; 0x80
 80011a4:	4827      	ldr	r0, [pc, #156]	; (8001244 <readall_inputs+0x43c>)
 80011a6:	f003 f8ab 	bl	8004300 <HAL_GPIO_ReadPin>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	b2d9      	uxtb	r1, r3
 80011b2:	4a23      	ldr	r2, [pc, #140]	; (8001240 <readall_inputs+0x438>)
 80011b4:	7853      	ldrb	r3, [r2, #1]
 80011b6:	f361 1345 	bfi	r3, r1, #5, #1
 80011ba:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA4 = HAL_GPIO_ReadPin(GRA4_GPIO_Port, GRA4_Pin);								// Tempomat 4 Eingang
 80011bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011c0:	4820      	ldr	r0, [pc, #128]	; (8001244 <readall_inputs+0x43c>)
 80011c2:	f003 f89d 	bl	8004300 <HAL_GPIO_ReadPin>
 80011c6:	4603      	mov	r3, r0
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	b2d9      	uxtb	r1, r3
 80011ce:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <readall_inputs+0x438>)
 80011d0:	7853      	ldrb	r3, [r2, #1]
 80011d2:	f361 1386 	bfi	r3, r1, #6, #1
 80011d6:	7053      	strb	r3, [r2, #1]
	komfort_in.Durchfluss = HAL_GPIO_ReadPin(DURCHFLUSS_GPIO_Port, DURCHFLUSS_Pin);				// Durchflusssensor Eingang
 80011d8:	2120      	movs	r1, #32
 80011da:	481b      	ldr	r0, [pc, #108]	; (8001248 <readall_inputs+0x440>)
 80011dc:	f003 f890 	bl	8004300 <HAL_GPIO_ReadPin>
 80011e0:	4603      	mov	r3, r0
 80011e2:	f003 0301 	and.w	r3, r3, #1
 80011e6:	b2d9      	uxtb	r1, r3
 80011e8:	4a15      	ldr	r2, [pc, #84]	; (8001240 <readall_inputs+0x438>)
 80011ea:	7853      	ldrb	r3, [r2, #1]
 80011ec:	f361 13c7 	bfi	r3, r1, #7, #1
 80011f0:	7053      	strb	r3, [r2, #1]

#ifdef DEBUG_INPUT
	ITM_SendString("Eingaenge gelesen.\n");
 80011f2:	4816      	ldr	r0, [pc, #88]	; (800124c <readall_inputs+0x444>)
 80011f4:	f7ff fd7c 	bl	8000cf0 <ITM_SendString>
	ITM_SendString("system_in:\t");
 80011f8:	4815      	ldr	r0, [pc, #84]	; (8001250 <readall_inputs+0x448>)
 80011fa:	f7ff fd79 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(system_in.systeminput);
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <readall_inputs+0x44c>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fd8a 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 8001208:	200a      	movs	r0, #10
 800120a:	f7ff fdd5 	bl	8000db8 <ITM_SendChar>
	ITM_SendString("sdc_in:\t");
 800120e:	4812      	ldr	r0, [pc, #72]	; (8001258 <readall_inputs+0x450>)
 8001210:	f7ff fd6e 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(sdc_in.sdcinput);
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <readall_inputs+0x454>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff fd7f 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 800121e:	200a      	movs	r0, #10
 8001220:	f7ff fdca 	bl	8000db8 <ITM_SendChar>
	ITM_SendString("komfort_in:\t");
 8001224:	480e      	ldr	r0, [pc, #56]	; (8001260 <readall_inputs+0x458>)
 8001226:	f7ff fd63 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(komfort_in.komfortinput);
 800122a:	4b05      	ldr	r3, [pc, #20]	; (8001240 <readall_inputs+0x438>)
 800122c:	881b      	ldrh	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fd74 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 8001234:	200a      	movs	r0, #10
 8001236:	f7ff fdbf 	bl	8000db8 <ITM_SendChar>
#endif
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	2000004c 	.word	0x2000004c
 8001244:	40021800 	.word	0x40021800
 8001248:	40021000 	.word	0x40021000
 800124c:	08006ad4 	.word	0x08006ad4
 8001250:	08006ae8 	.word	0x08006ae8
 8001254:	20000044 	.word	0x20000044
 8001258:	08006af4 	.word	0x08006af4
 800125c:	20000054 	.word	0x20000054
 8001260:	08006b00 	.word	0x08006b00

08001264 <millis>:
//----------------------------------------------------------------------
#include "millis.h"
//----------------------------------------------------------------------

uint32_t millis(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8001268:	f001 fa78 	bl	800275c <HAL_GetTick>
 800126c:	4603      	mov	r3, r0
}
 800126e:	4618      	mov	r0, r3
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <testPCB_Leds>:
//----------------------------------------------------------------------

// Teste Platinen LEDs
//----------------------------------------------------------------------
void testPCB_Leds(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);							// Teste Green LED, an
 8001278:	2201      	movs	r2, #1
 800127a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800127e:	481b      	ldr	r0, [pc, #108]	; (80012ec <testPCB_Leds+0x78>)
 8001280:	f003 f856 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 8001284:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001288:	f001 fa74 	bl	8002774 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);							// Teste Green LED, aus
 800128c:	2200      	movs	r2, #0
 800128e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001292:	4816      	ldr	r0, [pc, #88]	; (80012ec <testPCB_Leds+0x78>)
 8001294:	f003 f84c 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 8001298:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800129c:	f001 fa6a 	bl	8002774 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);								// Teste Blue LED, an
 80012a0:	2201      	movs	r2, #1
 80012a2:	2180      	movs	r1, #128	; 0x80
 80012a4:	4811      	ldr	r0, [pc, #68]	; (80012ec <testPCB_Leds+0x78>)
 80012a6:	f003 f843 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 80012aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ae:	f001 fa61 	bl	8002774 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);							// Teste Blue LED, aus
 80012b2:	2200      	movs	r2, #0
 80012b4:	2180      	movs	r1, #128	; 0x80
 80012b6:	480d      	ldr	r0, [pc, #52]	; (80012ec <testPCB_Leds+0x78>)
 80012b8:	f003 f83a 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 80012bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012c0:	f001 fa58 	bl	8002774 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);								// Teste Red LED, an
 80012c4:	2201      	movs	r2, #1
 80012c6:	2104      	movs	r1, #4
 80012c8:	4808      	ldr	r0, [pc, #32]	; (80012ec <testPCB_Leds+0x78>)
 80012ca:	f003 f831 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_Delay(1000);																				// Warte 1s
 80012ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d2:	f001 fa4f 	bl	8002774 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);								// Teste Red LED, aus
 80012d6:	2200      	movs	r2, #0
 80012d8:	2104      	movs	r1, #4
 80012da:	4804      	ldr	r0, [pc, #16]	; (80012ec <testPCB_Leds+0x78>)
 80012dc:	f003 f828 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_Delay(500);																					// Warte 0.5s
 80012e0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012e4:	f001 fa46 	bl	8002774 <HAL_Delay>
}
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40020400 	.word	0x40020400

080012f0 <pwm_oelstand>:
//----------------------------------------------------------------------

// PWM fuer Oelstandsensor am Kombiinstrument
//----------------------------------------------------------------------
void pwm_oelstand(uint16_t time)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	80fb      	strh	r3, [r7, #6]
	// Auswahl wie viele Sekunden vergangen
	switch (time)																					// Zeit wird uebergeben
 80012fa:	88fb      	ldrh	r3, [r7, #6]
 80012fc:	2b4b      	cmp	r3, #75	; 0x4b
 80012fe:	d01c      	beq.n	800133a <pwm_oelstand+0x4a>
 8001300:	2b4b      	cmp	r3, #75	; 0x4b
 8001302:	dc20      	bgt.n	8001346 <pwm_oelstand+0x56>
 8001304:	2b2d      	cmp	r3, #45	; 0x2d
 8001306:	d012      	beq.n	800132e <pwm_oelstand+0x3e>
 8001308:	2b2d      	cmp	r3, #45	; 0x2d
 800130a:	dc1c      	bgt.n	8001346 <pwm_oelstand+0x56>
 800130c:	2b00      	cmp	r3, #0
 800130e:	d002      	beq.n	8001316 <pwm_oelstand+0x26>
 8001310:	2b0f      	cmp	r3, #15
 8001312:	d006      	beq.n	8001322 <pwm_oelstand+0x32>
			break;
		case 75: // 5x15 ms = 75 ms
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
			break;
		default:
			break;
 8001314:	e017      	b.n	8001346 <pwm_oelstand+0x56>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 0ms Oelstandsensor Ausgang low
 8001316:	2200      	movs	r2, #0
 8001318:	2180      	movs	r1, #128	; 0x80
 800131a:	480d      	ldr	r0, [pc, #52]	; (8001350 <pwm_oelstand+0x60>)
 800131c:	f003 f808 	bl	8004330 <HAL_GPIO_WritePin>
			break;
 8001320:	e012      	b.n	8001348 <pwm_oelstand+0x58>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 15ms Oelstandsensor Ausgang high
 8001322:	2201      	movs	r2, #1
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	480a      	ldr	r0, [pc, #40]	; (8001350 <pwm_oelstand+0x60>)
 8001328:	f003 f802 	bl	8004330 <HAL_GPIO_WritePin>
			break;
 800132c:	e00c      	b.n	8001348 <pwm_oelstand+0x58>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 45ms Oelstandsensor Ausgang low
 800132e:	2200      	movs	r2, #0
 8001330:	2180      	movs	r1, #128	; 0x80
 8001332:	4807      	ldr	r0, [pc, #28]	; (8001350 <pwm_oelstand+0x60>)
 8001334:	f002 fffc 	bl	8004330 <HAL_GPIO_WritePin>
			break;
 8001338:	e006      	b.n	8001348 <pwm_oelstand+0x58>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
 800133a:	2201      	movs	r2, #1
 800133c:	2180      	movs	r1, #128	; 0x80
 800133e:	4804      	ldr	r0, [pc, #16]	; (8001350 <pwm_oelstand+0x60>)
 8001340:	f002 fff6 	bl	8004330 <HAL_GPIO_WritePin>
			break;
 8001344:	e000      	b.n	8001348 <pwm_oelstand+0x58>
			break;
 8001346:	bf00      	nop
	}
	// Nach 405ms wird das ganze wiederholt
}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40020c00 	.word	0x40020c00

08001354 <cockpit_default>:
//----------------------------------------------------------------------

// Setze Cockpit auf default, alle Fehler OK
//----------------------------------------------------------------------
void cockpit_default(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	leuchten_out.Ruechwarn = 1;																		// Ruecklichtwarnung setzen
 8001358:	4a18      	ldr	r2, [pc, #96]	; (80013bc <cockpit_default+0x68>)
 800135a:	7813      	ldrb	r3, [r2, #0]
 800135c:	f043 0310 	orr.w	r3, r3, #16
 8001360:	7013      	strb	r3, [r2, #0]
	leuchten_out.Wischwarn = 1;																		// Wischwasserwarnung setzen
 8001362:	4a16      	ldr	r2, [pc, #88]	; (80013bc <cockpit_default+0x68>)
 8001364:	7813      	ldrb	r3, [r2, #0]
 8001366:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800136a:	7013      	strb	r3, [r2, #0]
	leuchten_out.Bremswarn = 1;																		// Bremslichtwarnung setzen
 800136c:	4a13      	ldr	r2, [pc, #76]	; (80013bc <cockpit_default+0x68>)
 800136e:	7813      	ldrb	r3, [r2, #0]
 8001370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001374:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, leuchten_out.Ruechwarn);			// Fehlermeldung fuer Ruecklichtwarnung einschalten
 8001376:	4b11      	ldr	r3, [pc, #68]	; (80013bc <cockpit_default+0x68>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800137e:	b2db      	uxtb	r3, r3
 8001380:	461a      	mov	r2, r3
 8001382:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001386:	480e      	ldr	r0, [pc, #56]	; (80013c0 <cockpit_default+0x6c>)
 8001388:	f002 ffd2 	bl	8004330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WISCHWARNUNG_GPIO_Port, WISCHWARNUNG_Pin, leuchten_out.Wischwarn);			// Fehlermeldung fuer Wischwasserwarnung einschalten
 800138c:	4b0b      	ldr	r3, [pc, #44]	; (80013bc <cockpit_default+0x68>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001394:	b2db      	uxtb	r3, r3
 8001396:	461a      	mov	r2, r3
 8001398:	f44f 7100 	mov.w	r1, #512	; 0x200
 800139c:	4809      	ldr	r0, [pc, #36]	; (80013c4 <cockpit_default+0x70>)
 800139e:	f002 ffc7 	bl	8004330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BREMSWARNUNG_GPIO_Port, BREMSWARNUNG_Pin, leuchten_out.Bremswarn);			// Fehlermeldung fuer Bremslichtwarnung einschalten
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <cockpit_default+0x68>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	461a      	mov	r2, r3
 80013ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b2:	4804      	ldr	r0, [pc, #16]	; (80013c4 <cockpit_default+0x70>)
 80013b4:	f002 ffbc 	bl	8004330 <HAL_GPIO_WritePin>
}
 80013b8:	bf00      	nop
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000050 	.word	0x20000050
 80013c0:	40020000 	.word	0x40020000
 80013c4:	40021800 	.word	0x40021800

080013c8 <testSDC>:
//----------------------------------------------------------------------

// Testen der Spannung am Shutdown-Circuit, Signal 1 = offen, Signal = 0 geschlossen
//----------------------------------------------------------------------
void testSDC(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_SET);					// Einschalten von Shutdown-Circuit zum testen
 80013cc:	2201      	movs	r2, #1
 80013ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013d2:	480e      	ldr	r0, [pc, #56]	; (800140c <testSDC+0x44>)
 80013d4:	f002 ffac 	bl	8004330 <HAL_GPIO_WritePin>
	HAL_Delay(100);																					// Wartezeit zum setzen
 80013d8:	2064      	movs	r0, #100	; 0x64
 80013da:	f001 f9cb 	bl	8002774 <HAL_Delay>
	if (HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin) == 1)								// Einlesen von SDC0 Eingang
 80013de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013e2:	480a      	ldr	r0, [pc, #40]	; (800140c <testSDC+0x44>)
 80013e4:	f002 ff8c 	bl	8004300 <HAL_GPIO_ReadPin>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d102      	bne.n	80013f4 <testSDC+0x2c>
	{
		software_error(ERROR_SDC_SPANNUNG);															// Sollte Sicherung kaputt oder Kurzschluss, dann Fehlerausgeben
 80013ee:	2003      	movs	r0, #3
 80013f0:	f7ff fc2e 	bl	8000c50 <software_error>
	}
	HAL_Delay(100);																					// Wartezeit zum setzen
 80013f4:	2064      	movs	r0, #100	; 0x64
 80013f6:	f001 f9bd 	bl	8002774 <HAL_Delay>
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_RESET);					// Auschalten von Shutdown-Circuit
 80013fa:	2200      	movs	r2, #0
 80013fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001400:	4802      	ldr	r0, [pc, #8]	; (800140c <testSDC+0x44>)
 8001402:	f002 ff95 	bl	8004330 <HAL_GPIO_WritePin>
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40021000 	.word	0x40021000

08001410 <ITM_SendChar>:
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001418:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800141c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	2b00      	cmp	r3, #0
 8001426:	d013      	beq.n	8001450 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001428:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800142c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001430:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001434:	2b00      	cmp	r3, #0
 8001436:	d00b      	beq.n	8001450 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8001438:	e000      	b.n	800143c <ITM_SendChar+0x2c>
      __NOP();
 800143a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800143c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d0f9      	beq.n	800143a <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001446:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	b2d2      	uxtb	r2, r2
 800144e:	701a      	strb	r2, [r3, #0]
  return (ch);
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
	...

08001460 <readPedals>:
//----------------------------------------------------------------------

// Gaspedal auswerten
//----------------------------------------------------------------------
uint16_t readPedals(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
	// Variablen anlegen
	uint16_t ADC_Gas = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	80fb      	strh	r3, [r7, #6]
	uint8_t tmpBrake = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	717b      	strb	r3, [r7, #5]

#ifdef DEBUG_PEDALE
	ITM_SendString("Zustand von Bremse ausgeben\n");
 800146e:	4856      	ldr	r0, [pc, #344]	; (80015c8 <readPedals+0x168>)
 8001470:	f7ff fc3e 	bl	8000cf0 <ITM_SendString>
	ITM_SendString("Bremse darf nicht bei beiden Eingaengen 1 sein.\n");
 8001474:	4855      	ldr	r0, [pc, #340]	; (80015cc <readPedals+0x16c>)
 8001476:	f7ff fc3b 	bl	8000cf0 <ITM_SendString>
	ITM_SendString("BremseNO:\t");
 800147a:	4855      	ldr	r0, [pc, #340]	; (80015d0 <readPedals+0x170>)
 800147c:	f7ff fc38 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(system_in.BremseNO);
 8001480:	4b54      	ldr	r3, [pc, #336]	; (80015d4 <readPedals+0x174>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001488:	b2db      	uxtb	r3, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fc46 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 8001490:	200a      	movs	r0, #10
 8001492:	f7ff ffbd 	bl	8001410 <ITM_SendChar>
	ITM_SendString("BremseNC:\t");
 8001496:	4850      	ldr	r0, [pc, #320]	; (80015d8 <readPedals+0x178>)
 8001498:	f7ff fc2a 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(system_in.BremseNC);
 800149c:	4b4d      	ldr	r3, [pc, #308]	; (80015d4 <readPedals+0x174>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fc38 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 80014ac:	200a      	movs	r0, #10
 80014ae:	f7ff ffaf 	bl	8001410 <ITM_SendChar>
		// Bremse invalide
		software_error(ERROR_BREMSPEDAL);
	}*/

#ifdef DEBUG_PEDALE
	ITM_SendString("Zustand von Kupplung ausgeben, Kupplung:\t");
 80014b2:	484a      	ldr	r0, [pc, #296]	; (80015dc <readPedals+0x17c>)
 80014b4:	f7ff fc1c 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(system_in.Kupplung);
 80014b8:	4b46      	ldr	r3, [pc, #280]	; (80015d4 <readPedals+0x174>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fc2a 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 80014c8:	200a      	movs	r0, #10
 80014ca:	f7ff ffa1 	bl	8001410 <ITM_SendChar>
#endif

	// Kupplung pruefen
	if (system_in.Kupplung == 1)
 80014ce:	4b41      	ldr	r3, [pc, #260]	; (80015d4 <readPedals+0x174>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <readPedals+0x84>
	{
		tmpBrake |= 0x02;
 80014dc:	797b      	ldrb	r3, [r7, #5]
 80014de:	f043 0302 	orr.w	r3, r3, #2
 80014e2:	717b      	strb	r3, [r7, #5]
	}

#ifdef DEBUG_PEDALE
	ITM_SendString("Zustand Pedale ausgeben, tmpBrake:\t");
 80014e4:	483e      	ldr	r0, [pc, #248]	; (80015e0 <readPedals+0x180>)
 80014e6:	f7ff fc03 	bl	8000cf0 <ITM_SendString>
	ITM_SendNumber(tmpBrake);
 80014ea:	797b      	ldrb	r3, [r7, #5]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fc15 	bl	8000d1c <ITM_SendNumber>
	ITM_SendChar('\n');
 80014f2:	200a      	movs	r0, #10
 80014f4:	f7ff ff8c 	bl	8001410 <ITM_SendChar>
#endif

	// Gaspedal einlesen
	ADC_Gas = ADC_Gaspedal();
 80014f8:	f7ff fb34 	bl	8000b64 <ADC_Gaspedal>
 80014fc:	4603      	mov	r3, r0
 80014fe:	80fb      	strh	r3, [r7, #6]

	// Wenn Bremse oder Kupplung nicht getreten ist, Gaspedal auswerten, KL15 muss an sein
	if (tmpBrake == 0 && (system_in.KL15 != 1))
 8001500:	797b      	ldrb	r3, [r7, #5]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d157      	bne.n	80015b6 <readPedals+0x156>
 8001506:	4b33      	ldr	r3, [pc, #204]	; (80015d4 <readPedals+0x174>)
 8001508:	785b      	ldrb	r3, [r3, #1]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	d150      	bne.n	80015b6 <readPedals+0x156>
	{
		// Wenn Leerlauf und Kickdown aktiv Plausibilitaetsfehler
		if ((system_in.Leerlauf == 1) && (system_in.Kickdown == 1))
 8001514:	4b2f      	ldr	r3, [pc, #188]	; (80015d4 <readPedals+0x174>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00e      	beq.n	8001540 <readPedals+0xe0>
 8001522:	4b2c      	ldr	r3, [pc, #176]	; (80015d4 <readPedals+0x174>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b00      	cmp	r3, #0
 800152e:	d007      	beq.n	8001540 <readPedals+0xe0>
		{
			// Fehlermeldung auf Uart ausgeben
#define TROTTLE_INVALID				"Error_Gaspedal_1 Plausibilitaetsfehler: Kickdown und Leerlauf"
			uartTransmit(TROTTLE_INVALID, sizeof(TROTTLE_INVALID));
 8001530:	213e      	movs	r1, #62	; 0x3e
 8001532:	482c      	ldr	r0, [pc, #176]	; (80015e4 <readPedals+0x184>)
 8001534:	f7ff f832 	bl	800059c <uartTransmit>
			// Gaspedal invalide
			software_error(ERROR_GASPEDAL);
 8001538:	2001      	movs	r0, #1
 800153a:	f7ff fb89 	bl	8000c50 <software_error>
 800153e:	e039      	b.n	80015b4 <readPedals+0x154>
		}
		// Threshold Wert vergleichen / Threshold Wert >= THRESHOLD und Leerlauf aktiv
		else if ((system_in.Leerlauf == 1) && (ADC_Gas >= GAS_THRESHOLD))
 8001540:	4b24      	ldr	r3, [pc, #144]	; (80015d4 <readPedals+0x174>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	b2db      	uxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d008      	beq.n	8001560 <readPedals+0x100>
 800154e:	88fb      	ldrh	r3, [r7, #6]
 8001550:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001554:	d304      	bcc.n	8001560 <readPedals+0x100>
		{
			// Wenn Wert groesser THRESHOLD ist, dann THRESHOLD vom ADC-Wert abziehen
			ADC_Gas -= GAS_THRESHOLD;
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800155c:	80fb      	strh	r3, [r7, #6]
 800155e:	e029      	b.n	80015b4 <readPedals+0x154>
		}
		// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Leerlauf aktiv
		else if ((system_in.Leerlauf == 1) && (ADC_Gas < GAS_THRESHOLD))
 8001560:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <readPedals+0x174>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d006      	beq.n	800157c <readPedals+0x11c>
 800156e:	88fb      	ldrh	r3, [r7, #6]
 8001570:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001574:	d202      	bcs.n	800157c <readPedals+0x11c>
		{
			// Wenn der Wert kleine als THRESHOLD ist, dann ADC ignorieren, alle Werte sind 0
			ADC_Gas = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	80fb      	strh	r3, [r7, #6]
 800157a:	e01b      	b.n	80015b4 <readPedals+0x154>
		}
		// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Kickdown aktiv
		else if ((system_in.Kickdown == 1) && (ADC_Gas < (GAS_MAX_ADC - GAS_THRESHOLD)))
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <readPedals+0x174>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	f003 0301 	and.w	r3, r3, #1
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d004      	beq.n	8001594 <readPedals+0x134>
 800158a:	88fb      	ldrh	r3, [r7, #6]
 800158c:	f640 62d2 	movw	r2, #3794	; 0xed2
 8001590:	4293      	cmp	r3, r2
 8001592:	d90f      	bls.n	80015b4 <readPedals+0x154>
		{
			// Wenn Wert kleiner THRESHOLD ist

		}
		// Threshold Wert vergleichen / Threshold Wert > THRESHOLD und Kickdown aktiv
		else if ((system_in.Kickdown == 1) && (ADC_Gas >= (GAS_MAX_ADC - GAS_THRESHOLD)))
 8001594:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <readPedals+0x174>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00c      	beq.n	80015bc <readPedals+0x15c>
 80015a2:	88fb      	ldrh	r3, [r7, #6]
 80015a4:	f640 62d2 	movw	r2, #3794	; 0xed2
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d907      	bls.n	80015bc <readPedals+0x15c>
		{
			// Wenn Wert gleich THRESHOLD ist
			ADC_Gas = 4095;
 80015ac:	f640 73ff 	movw	r3, #4095	; 0xfff
 80015b0:	80fb      	strh	r3, [r7, #6]
		if ((system_in.Leerlauf == 1) && (system_in.Kickdown == 1))
 80015b2:	e003      	b.n	80015bc <readPedals+0x15c>
 80015b4:	e002      	b.n	80015bc <readPedals+0x15c>
	}
	// Wenn tmpBrake != 0
	else
	{
		// Wenn Kupplung oder Bremse getreten
		ADC_Gas = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	80fb      	strh	r3, [r7, #6]
 80015ba:	e000      	b.n	80015be <readPedals+0x15e>
		if ((system_in.Leerlauf == 1) && (system_in.Kickdown == 1))
 80015bc:	bf00      	nop
	}

	return ADC_Gas;
 80015be:	88fb      	ldrh	r3, [r7, #6]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	08006b10 	.word	0x08006b10
 80015cc:	08006b30 	.word	0x08006b30
 80015d0:	08006b64 	.word	0x08006b64
 80015d4:	20000044 	.word	0x20000044
 80015d8:	08006b70 	.word	0x08006b70
 80015dc:	08006b7c 	.word	0x08006b7c
 80015e0:	08006ba8 	.word	0x08006ba8
 80015e4:	08006bcc 	.word	0x08006bcc

080015e8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015ee:	463b      	mov	r3, r7
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015fa:	4b64      	ldr	r3, [pc, #400]	; (800178c <MX_ADC1_Init+0x1a4>)
 80015fc:	4a64      	ldr	r2, [pc, #400]	; (8001790 <MX_ADC1_Init+0x1a8>)
 80015fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001600:	4b62      	ldr	r3, [pc, #392]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001602:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001606:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001608:	4b60      	ldr	r3, [pc, #384]	; (800178c <MX_ADC1_Init+0x1a4>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800160e:	4b5f      	ldr	r3, [pc, #380]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001610:	2201      	movs	r2, #1
 8001612:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001614:	4b5d      	ldr	r3, [pc, #372]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001616:	2200      	movs	r2, #0
 8001618:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800161a:	4b5c      	ldr	r3, [pc, #368]	; (800178c <MX_ADC1_Init+0x1a4>)
 800161c:	2200      	movs	r2, #0
 800161e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001622:	4b5a      	ldr	r3, [pc, #360]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001624:	2200      	movs	r2, #0
 8001626:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001628:	4b58      	ldr	r3, [pc, #352]	; (800178c <MX_ADC1_Init+0x1a4>)
 800162a:	4a5a      	ldr	r2, [pc, #360]	; (8001794 <MX_ADC1_Init+0x1ac>)
 800162c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800162e:	4b57      	ldr	r3, [pc, #348]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001630:	2200      	movs	r2, #0
 8001632:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 10;
 8001634:	4b55      	ldr	r3, [pc, #340]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001636:	220a      	movs	r2, #10
 8001638:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800163a:	4b54      	ldr	r3, [pc, #336]	; (800178c <MX_ADC1_Init+0x1a4>)
 800163c:	2200      	movs	r2, #0
 800163e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001642:	4b52      	ldr	r3, [pc, #328]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001644:	2201      	movs	r2, #1
 8001646:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001648:	4850      	ldr	r0, [pc, #320]	; (800178c <MX_ADC1_Init+0x1a4>)
 800164a:	f001 f8ff 	bl	800284c <HAL_ADC_Init>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001654:	f000 fe4a 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001658:	230e      	movs	r3, #14
 800165a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800165c:	2301      	movs	r3, #1
 800165e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001660:	2301      	movs	r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001664:	463b      	mov	r3, r7
 8001666:	4619      	mov	r1, r3
 8001668:	4848      	ldr	r0, [pc, #288]	; (800178c <MX_ADC1_Init+0x1a4>)
 800166a:	f001 facd 	bl	8002c08 <HAL_ADC_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001674:	f000 fe3a 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001678:	2306      	movs	r3, #6
 800167a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800167c:	2302      	movs	r3, #2
 800167e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001680:	463b      	mov	r3, r7
 8001682:	4619      	mov	r1, r3
 8001684:	4841      	ldr	r0, [pc, #260]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001686:	f001 fabf 	bl	8002c08 <HAL_ADC_ConfigChannel>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001690:	f000 fe2c 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001694:	2304      	movs	r3, #4
 8001696:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001698:	2303      	movs	r3, #3
 800169a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800169c:	2302      	movs	r3, #2
 800169e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016a0:	463b      	mov	r3, r7
 80016a2:	4619      	mov	r1, r3
 80016a4:	4839      	ldr	r0, [pc, #228]	; (800178c <MX_ADC1_Init+0x1a4>)
 80016a6:	f001 faaf 	bl	8002c08 <HAL_ADC_ConfigChannel>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 80016b0:	f000 fe1c 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80016b4:	2305      	movs	r3, #5
 80016b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80016b8:	2304      	movs	r3, #4
 80016ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016bc:	463b      	mov	r3, r7
 80016be:	4619      	mov	r1, r3
 80016c0:	4832      	ldr	r0, [pc, #200]	; (800178c <MX_ADC1_Init+0x1a4>)
 80016c2:	f001 faa1 	bl	8002c08 <HAL_ADC_ConfigChannel>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 80016cc:	f000 fe0e 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80016d0:	230f      	movs	r3, #15
 80016d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80016d4:	2305      	movs	r3, #5
 80016d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80016d8:	2301      	movs	r3, #1
 80016da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016dc:	463b      	mov	r3, r7
 80016de:	4619      	mov	r1, r3
 80016e0:	482a      	ldr	r0, [pc, #168]	; (800178c <MX_ADC1_Init+0x1a4>)
 80016e2:	f001 fa91 	bl	8002c08 <HAL_ADC_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 80016ec:	f000 fdfe 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80016f0:	2303      	movs	r3, #3
 80016f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80016f4:	2306      	movs	r3, #6
 80016f6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80016f8:	2303      	movs	r3, #3
 80016fa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016fc:	463b      	mov	r3, r7
 80016fe:	4619      	mov	r1, r3
 8001700:	4822      	ldr	r0, [pc, #136]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001702:	f001 fa81 	bl	8002c08 <HAL_ADC_ConfigChannel>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 800170c:	f000 fdee 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001710:	2307      	movs	r3, #7
 8001712:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001714:	2307      	movs	r3, #7
 8001716:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001718:	463b      	mov	r3, r7
 800171a:	4619      	mov	r1, r3
 800171c:	481b      	ldr	r0, [pc, #108]	; (800178c <MX_ADC1_Init+0x1a4>)
 800171e:	f001 fa73 	bl	8002c08 <HAL_ADC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 8001728:	f000 fde0 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800172c:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <MX_ADC1_Init+0x1b0>)
 800172e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001730:	2308      	movs	r3, #8
 8001732:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	4619      	mov	r1, r3
 8001738:	4814      	ldr	r0, [pc, #80]	; (800178c <MX_ADC1_Init+0x1a4>)
 800173a:	f001 fa65 	bl	8002c08 <HAL_ADC_ConfigChannel>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 8001744:	f000 fdd2 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001748:	2308      	movs	r3, #8
 800174a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800174c:	2309      	movs	r3, #9
 800174e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001750:	2301      	movs	r3, #1
 8001752:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001754:	463b      	mov	r3, r7
 8001756:	4619      	mov	r1, r3
 8001758:	480c      	ldr	r0, [pc, #48]	; (800178c <MX_ADC1_Init+0x1a4>)
 800175a:	f001 fa55 	bl	8002c08 <HAL_ADC_ConfigChannel>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_ADC1_Init+0x180>
  {
    Error_Handler();
 8001764:	f000 fdc2 	bl	80022ec <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001768:	2309      	movs	r3, #9
 800176a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800176c:	230a      	movs	r3, #10
 800176e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001770:	463b      	mov	r3, r7
 8001772:	4619      	mov	r1, r3
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <MX_ADC1_Init+0x1a4>)
 8001776:	f001 fa47 	bl	8002c08 <HAL_ADC_ConfigChannel>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_ADC1_Init+0x19c>
  {
    Error_Handler();
 8001780:	f000 fdb4 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001784:	bf00      	nop
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20000058 	.word	0x20000058
 8001790:	40012000 	.word	0x40012000
 8001794:	0f000001 	.word	0x0f000001
 8001798:	10000012 	.word	0x10000012

0800179c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08c      	sub	sp, #48	; 0x30
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 031c 	add.w	r3, r7, #28
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a2d      	ldr	r2, [pc, #180]	; (8001870 <HAL_ADC_MspInit+0xd4>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d153      	bne.n	8001866 <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017be:	4b2d      	ldr	r3, [pc, #180]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c2:	4a2c      	ldr	r2, [pc, #176]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c8:	6453      	str	r3, [r2, #68]	; 0x44
 80017ca:	4b2a      	ldr	r3, [pc, #168]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017d2:	61bb      	str	r3, [r7, #24]
 80017d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	4b27      	ldr	r3, [pc, #156]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a26      	ldr	r2, [pc, #152]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b24      	ldr	r3, [pc, #144]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ee:	4b21      	ldr	r3, [pc, #132]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	4a20      	ldr	r2, [pc, #128]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	6313      	str	r3, [r2, #48]	; 0x30
 80017fa:	4b1e      	ldr	r3, [pc, #120]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4a1a      	ldr	r2, [pc, #104]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_ADC_MspInit+0xd8>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60fb      	str	r3, [r7, #12]
 800181c:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = SENSE_KL15_Pin|SENSE_KUEHLWASSER_Pin|SENSE_KLIMA_FLAP_Pin|SENSE_GAS_Pin
 800181e:	23f8      	movs	r3, #248	; 0xf8
 8001820:	61fb      	str	r3, [r7, #28]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001822:	2303      	movs	r3, #3
 8001824:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	4811      	ldr	r0, [pc, #68]	; (8001878 <HAL_ADC_MspInit+0xdc>)
 8001832:	f002 fbb9 	bl	8003fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_DRUCK_Pin|SENSE_DRUCK_TEMP_Pin;
 8001836:	2330      	movs	r3, #48	; 0x30
 8001838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800183a:	2303      	movs	r3, #3
 800183c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	4619      	mov	r1, r3
 8001848:	480c      	ldr	r0, [pc, #48]	; (800187c <HAL_ADC_MspInit+0xe0>)
 800184a:	f002 fbad 	bl	8003fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_RETURN_Pin|SENSE_INFO_Pin;
 800184e:	2303      	movs	r3, #3
 8001850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001852:	2303      	movs	r3, #3
 8001854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800185a:	f107 031c 	add.w	r3, r7, #28
 800185e:	4619      	mov	r1, r3
 8001860:	4807      	ldr	r0, [pc, #28]	; (8001880 <HAL_ADC_MspInit+0xe4>)
 8001862:	f002 fba1 	bl	8003fa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001866:	bf00      	nop
 8001868:	3730      	adds	r7, #48	; 0x30
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40012000 	.word	0x40012000
 8001874:	40023800 	.word	0x40023800
 8001878:	40020000 	.word	0x40020000
 800187c:	40020800 	.word	0x40020800
 8001880:	40020400 	.word	0x40020400

08001884 <MX_CAN3_Init>:

CAN_HandleTypeDef hcan3;

/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8001888:	4b17      	ldr	r3, [pc, #92]	; (80018e8 <MX_CAN3_Init+0x64>)
 800188a:	4a18      	ldr	r2, [pc, #96]	; (80018ec <MX_CAN3_Init+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 800188e:	4b16      	ldr	r3, [pc, #88]	; (80018e8 <MX_CAN3_Init+0x64>)
 8001890:	2206      	movs	r2, #6
 8001892:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8001894:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <MX_CAN3_Init+0x64>)
 8001896:	2200      	movs	r2, #0
 8001898:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800189a:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <MX_CAN3_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018a2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80018a6:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 80018a8:	4b0f      	ldr	r3, [pc, #60]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018aa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018ae:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 80018b0:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 80018b6:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 80018bc:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018be:	2200      	movs	r2, #0
 80018c0:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 80018c2:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 80018c8:	4b07      	ldr	r3, [pc, #28]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 80018ce:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 80018d4:	4804      	ldr	r0, [pc, #16]	; (80018e8 <MX_CAN3_Init+0x64>)
 80018d6:	f001 fbe7 	bl	80030a8 <HAL_CAN_Init>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 80018e0:	f000 fd04 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	200000a0 	.word	0x200000a0
 80018ec:	40003400 	.word	0x40003400

080018f0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	; 0x30
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 031c 	add.w	r3, r7, #28
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN3)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a27      	ldr	r2, [pc, #156]	; (80019ac <HAL_CAN_MspInit+0xbc>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d148      	bne.n	80019a4 <HAL_CAN_MspInit+0xb4>
  {
  /* USER CODE BEGIN CAN3_MspInit 0 */

  /* USER CODE END CAN3_MspInit 0 */
    /* CAN3 clock enable */
    __HAL_RCC_CAN3_CLK_ENABLE();
 8001912:	4b27      	ldr	r3, [pc, #156]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	4a26      	ldr	r2, [pc, #152]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001918:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800191c:	6413      	str	r3, [r2, #64]	; 0x40
 800191e:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001922:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001926:	61bb      	str	r3, [r7, #24]
 8001928:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN2_CLK_ENABLE();
 800192a:	4b21      	ldr	r3, [pc, #132]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192e:	4a20      	ldr	r2, [pc, #128]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001930:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001934:	6413      	str	r3, [r2, #64]	; 0x40
 8001936:	4b1e      	ldr	r3, [pc, #120]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001942:	4b1b      	ldr	r3, [pc, #108]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	4a1a      	ldr	r2, [pc, #104]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001948:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800194c:	6413      	str	r3, [r2, #64]	; 0x40
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <HAL_CAN_MspInit+0xc0>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
    /**CAN3 GPIO Configuration
    PA8     ------> CAN3_RX
    PA15     ------> CAN3_TX
    */
    GPIO_InitStruct.Pin = ACAN_RX_Pin|ACAN_TX_Pin;
 8001972:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8001984:	230b      	movs	r3, #11
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	4809      	ldr	r0, [pc, #36]	; (80019b4 <HAL_CAN_MspInit+0xc4>)
 8001990:	f002 fb0a 	bl	8003fa8 <HAL_GPIO_Init>

    /* CAN3 interrupt Init */
    HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 8001994:	2200      	movs	r2, #0
 8001996:	2100      	movs	r1, #0
 8001998:	2069      	movs	r0, #105	; 0x69
 800199a:	f002 face 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 800199e:	2069      	movs	r0, #105	; 0x69
 80019a0:	f002 fae7 	bl	8003f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 80019a4:	bf00      	nop
 80019a6:	3730      	adds	r7, #48	; 0x30
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40003400 	.word	0x40003400
 80019b0:	40023800 	.word	0x40023800
 80019b4:	40020000 	.word	0x40020000

080019b8 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08e      	sub	sp, #56	; 0x38
 80019bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ce:	4bb6      	ldr	r3, [pc, #728]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	4ab5      	ldr	r2, [pc, #724]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 80019d4:	f043 0310 	orr.w	r3, r3, #16
 80019d8:	6313      	str	r3, [r2, #48]	; 0x30
 80019da:	4bb3      	ldr	r3, [pc, #716]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	f003 0310 	and.w	r3, r3, #16
 80019e2:	623b      	str	r3, [r7, #32]
 80019e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e6:	4bb0      	ldr	r3, [pc, #704]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	4aaf      	ldr	r2, [pc, #700]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 80019ec:	f043 0304 	orr.w	r3, r3, #4
 80019f0:	6313      	str	r3, [r2, #48]	; 0x30
 80019f2:	4bad      	ldr	r3, [pc, #692]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f6:	f003 0304 	and.w	r3, r3, #4
 80019fa:	61fb      	str	r3, [r7, #28]
 80019fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019fe:	4baa      	ldr	r3, [pc, #680]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a02:	4aa9      	ldr	r2, [pc, #676]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a04:	f043 0320 	orr.w	r3, r3, #32
 8001a08:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0a:	4ba7      	ldr	r3, [pc, #668]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	f003 0320 	and.w	r3, r3, #32
 8001a12:	61bb      	str	r3, [r7, #24]
 8001a14:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a16:	4ba4      	ldr	r3, [pc, #656]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4aa3      	ldr	r2, [pc, #652]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4ba1      	ldr	r3, [pc, #644]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a2e:	4b9e      	ldr	r3, [pc, #632]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a9d      	ldr	r2, [pc, #628]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b9b      	ldr	r3, [pc, #620]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a46:	4b98      	ldr	r3, [pc, #608]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	4a97      	ldr	r2, [pc, #604]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a4c:	f043 0302 	orr.w	r3, r3, #2
 8001a50:	6313      	str	r3, [r2, #48]	; 0x30
 8001a52:	4b95      	ldr	r3, [pc, #596]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a5e:	4b92      	ldr	r3, [pc, #584]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a91      	ldr	r2, [pc, #580]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b8f      	ldr	r3, [pc, #572]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a76:	4b8c      	ldr	r3, [pc, #560]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a8b      	ldr	r2, [pc, #556]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a7c:	f043 0308 	orr.w	r3, r3, #8
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b89      	ldr	r3, [pc, #548]	; (8001ca8 <MX_GPIO_Init+0x2f0>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0308 	and.w	r3, r3, #8
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f248 0187 	movw	r1, #32903	; 0x8087
 8001a94:	4885      	ldr	r0, [pc, #532]	; (8001cac <MX_GPIO_Init+0x2f4>)
 8001a96:	f002 fc4b 	bl	8004330 <HAL_GPIO_WritePin>
                          |DIGITAL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, POWER_ON_Pin|WS2812_Pin, GPIO_PIN_RESET);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f242 0108 	movw	r1, #8200	; 0x2008
 8001aa0:	4883      	ldr	r0, [pc, #524]	; (8001cb0 <MX_GPIO_Init+0x2f8>)
 8001aa2:	f002 fc45 	bl	8004330 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f24f 013c 	movw	r1, #61500	; 0xf03c
 8001aac:	4881      	ldr	r0, [pc, #516]	; (8001cb4 <MX_GPIO_Init+0x2fc>)
 8001aae:	f002 fc3f 	bl	8004330 <HAL_GPIO_WritePin>
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f647 0194 	movw	r1, #30868	; 0x7894
 8001ab8:	487f      	ldr	r0, [pc, #508]	; (8001cb8 <MX_GPIO_Init+0x300>)
 8001aba:	f002 fc39 	bl	8004330 <HAL_GPIO_WritePin>
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f64e 2188 	movw	r1, #60040	; 0xea88
 8001ac4:	487d      	ldr	r0, [pc, #500]	; (8001cbc <MX_GPIO_Init+0x304>)
 8001ac6:	f002 fc33 	bl	8004330 <HAL_GPIO_WritePin>
                          |RESERVE_OUT_Pin|LADELEUCHTE_Pin|OELSTAND_TEMP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 8001aca:	2200      	movs	r2, #0
 8001acc:	f64e 610c 	movw	r1, #60940	; 0xee0c
 8001ad0:	487b      	ldr	r0, [pc, #492]	; (8001cc0 <MX_GPIO_Init+0x308>)
 8001ad2:	f002 fc2d 	bl	8004330 <HAL_GPIO_WritePin>
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, GPIO_PIN_RESET);
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001adc:	4879      	ldr	r0, [pc, #484]	; (8001cc4 <MX_GPIO_Init+0x30c>)
 8001ade:	f002 fc27 	bl	8004330 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 8001ae2:	f248 0387 	movw	r3, #32903	; 0x8087
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
                          |DIGITAL2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af0:	2300      	movs	r3, #0
 8001af2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001af4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af8:	4619      	mov	r1, r3
 8001afa:	486c      	ldr	r0, [pc, #432]	; (8001cac <MX_GPIO_Init+0x2f4>)
 8001afc:	f002 fa54 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ECO_Pin|BC_DOWN_IN_Pin|DURCHFLUSS_Pin|BUTTON2_Pin
 8001b00:	f647 7378 	movw	r3, #32632	; 0x7f78
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
                          |KICKDOWN_Pin|LEERLAUF_Pin|KUPPLUNG_NO_Pin|BREMSE_NC_Pin
                          |BREMSE_NO_Pin|SENSE_SDC_AKKU_Pin|SENSE_SDC_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b06:	2300      	movs	r3, #0
 8001b08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b12:	4619      	mov	r1, r3
 8001b14:	4865      	ldr	r0, [pc, #404]	; (8001cac <MX_GPIO_Init+0x2f4>)
 8001b16:	f002 fa47 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8001b1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b20:	2301      	movs	r3, #1
 8001b22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8001b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b30:	4619      	mov	r1, r3
 8001b32:	485f      	ldr	r0, [pc, #380]	; (8001cb0 <MX_GPIO_Init+0x2f8>)
 8001b34:	f002 fa38 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001b38:	f64d 7347 	movw	r3, #57159	; 0xdf47
 8001b3c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|SD_SW_Pin|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4858      	ldr	r0, [pc, #352]	; (8001cb0 <MX_GPIO_Init+0x2f8>)
 8001b4e:	f002 fa2b 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|ECON_Pin|RECUPERATION_Pin;
 8001b52:	f640 0303 	movw	r3, #2051	; 0x803
 8001b56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b64:	4619      	mov	r1, r3
 8001b66:	4853      	ldr	r0, [pc, #332]	; (8001cb4 <MX_GPIO_Init+0x2fc>)
 8001b68:	f002 fa1e 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 8001b6c:	f24f 033c 	movw	r3, #61500	; 0xf03c
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b72:	2301      	movs	r3, #1
 8001b74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b82:	4619      	mov	r1, r3
 8001b84:	484b      	ldr	r0, [pc, #300]	; (8001cb4 <MX_GPIO_Init+0x2fc>)
 8001b86:	f002 fa0f 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PF10 */
  GPIO_InitStruct.Pin = SPI5_CS_Pin|SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin
 8001b8a:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8001b8e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b90:	2303      	movs	r3, #3
 8001b92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b94:	2300      	movs	r3, #0
 8001b96:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4845      	ldr	r0, [pc, #276]	; (8001cb4 <MX_GPIO_Init+0x2fc>)
 8001ba0:	f002 fa02 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WS2812_Pin;
 8001ba4:	2308      	movs	r3, #8
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WS2812_GPIO_Port, &GPIO_InitStruct);
 8001bb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb8:	4619      	mov	r1, r3
 8001bba:	483d      	ldr	r0, [pc, #244]	; (8001cb0 <MX_GPIO_Init+0x2f8>)
 8001bbc:	f002 f9f4 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|EMERGENCY_RUN_Pin|HW_WAKE_Pin|OUTA_Pin
 8001bc0:	f640 6307 	movw	r3, #3591	; 0xe07
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUTB_Pin|BC_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	483b      	ldr	r0, [pc, #236]	; (8001cc4 <MX_GPIO_Init+0x30c>)
 8001bd6:	f002 f9e7 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 8001bda:	f647 0394 	movw	r3, #30868	; 0x7894
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be0:	2301      	movs	r3, #1
 8001be2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be8:	2300      	movs	r3, #0
 8001bea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	4831      	ldr	r0, [pc, #196]	; (8001cb8 <MX_GPIO_Init+0x300>)
 8001bf4:	f002 f9d8 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = DCDC_INSTRUCTION_Pin|DCDC_FAULT_Pin|ASR_IN1_Pin|GRA1_Pin
 8001bf8:	f241 13f3 	movw	r3, #4595	; 0x11f3
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
                          |GRA2_Pin|GRA3_Pin|GRA4_Pin|BC_RESET_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	482c      	ldr	r0, [pc, #176]	; (8001cc0 <MX_GPIO_Init+0x308>)
 8001c0e:	f002 f9cb 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SENSE_SDC_BTB_Pin|ANLASSER_Pin;
 8001c12:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c24:	4619      	mov	r1, r3
 8001c26:	4824      	ldr	r0, [pc, #144]	; (8001cb8 <MX_GPIO_Init+0x300>)
 8001c28:	f002 f9be 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = KL15_Pin|BAMOCAR_IN2_Pin|BAMOCAR_IN1_Pin|ASR_IN2_Pin;
 8001c2c:	f241 5310 	movw	r3, #5392	; 0x1510
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c32:	2300      	movs	r3, #0
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3e:	4619      	mov	r1, r3
 8001c40:	481e      	ldr	r0, [pc, #120]	; (8001cbc <MX_GPIO_Init+0x304>)
 8001c42:	f002 f9b1 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 8001c46:	f64e 2388 	movw	r3, #60040	; 0xea88
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
                          |RESERVE_OUT_Pin|LADELEUCHTE_Pin|OELSTAND_TEMP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c54:	2300      	movs	r3, #0
 8001c56:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4817      	ldr	r0, [pc, #92]	; (8001cbc <MX_GPIO_Init+0x304>)
 8001c60:	f002 f9a2 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 8001c64:	f64e 630c 	movw	r3, #60940	; 0xee0c
 8001c68:	627b      	str	r3, [r7, #36]	; 0x24
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	2300      	movs	r3, #0
 8001c74:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4810      	ldr	r0, [pc, #64]	; (8001cc0 <MX_GPIO_Init+0x308>)
 8001c7e:	f002 f993 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENTER_Pin;
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENTER_GPIO_Port, &GPIO_InitStruct);
 8001c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c92:	4619      	mov	r1, r3
 8001c94:	4806      	ldr	r0, [pc, #24]	; (8001cb0 <MX_GPIO_Init+0x2f8>)
 8001c96:	f002 f987 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUECKWARNUNG_Pin;
 8001c9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	e00f      	b.n	8001cc8 <MX_GPIO_Init+0x310>
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	40020800 	.word	0x40020800
 8001cb4:	40021400 	.word	0x40021400
 8001cb8:	40020400 	.word	0x40020400
 8001cbc:	40020c00 	.word	0x40020c00
 8001cc0:	40021800 	.word	0x40021800
 8001cc4:	40020000 	.word	0x40020000
 8001cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RUECKWARNUNG_GPIO_Port, &GPIO_InitStruct);
 8001cce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480f      	ldr	r0, [pc, #60]	; (8001d14 <MX_GPIO_Init+0x35c>)
 8001cd6:	f002 f967 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = CAN1_TX_Pin|CAN1_RX_Pin|SD_CMD_Pin;
 8001cda:	2307      	movs	r3, #7
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cea:	4619      	mov	r1, r3
 8001cec:	480a      	ldr	r0, [pc, #40]	; (8001d18 <MX_GPIO_Init+0x360>)
 8001cee:	f002 f95b 	bl	8003fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CAN2_TX_Pin|CAN2_RX_Pin|I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001cf2:	f44f 7358 	mov.w	r3, #864	; 0x360
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d04:	4619      	mov	r1, r3
 8001d06:	4805      	ldr	r0, [pc, #20]	; (8001d1c <MX_GPIO_Init+0x364>)
 8001d08:	f002 f94e 	bl	8003fa8 <HAL_GPIO_Init>

}
 8001d0c:	bf00      	nop
 8001d0e:	3738      	adds	r7, #56	; 0x38
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40020000 	.word	0x40020000
 8001d18:	40020c00 	.word	0x40020c00
 8001d1c:	40020400 	.word	0x40020400

08001d20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d20:	b5b0      	push	{r4, r5, r7, lr}
 8001d22:	b0ae      	sub	sp, #184	; 0xb8
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d26:	f000 fcc8 	bl	80026ba <HAL_Init>

  /* USER CODE BEGIN Init */

	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[5], InData[5], status, task_start;
	uint16_t count = 0, adc_gas;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
	uint32_t lastcan = 0, lastsendcan = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d36:	2300      	movs	r3, #0
 8001d38:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	CAN_FilterTypeDef sFilterConfig;

  	// Erstelle Can-Nachrichten
    // Sendenachricht erstellen
	CAN_TxHeaderTypeDef TxMessage = {0x123, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8001d3c:	4bcd      	ldr	r3, [pc, #820]	; (8002074 <main+0x354>)
 8001d3e:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001d42:	461d      	mov	r5, r3
 8001d44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d48:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d4c:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Ausgaenge erstellen
	CAN_TxHeaderTypeDef TxOutput = {MOTOR_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 5, DISABLE};
 8001d50:	4bc9      	ldr	r3, [pc, #804]	; (8002078 <main+0x358>)
 8001d52:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001d56:	461d      	mov	r5, r3
 8001d58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d5c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d60:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Eingaenge erstellen
	CAN_TxHeaderTypeDef TxInput = {MOTOR_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 5, DISABLE};
 8001d64:	4bc5      	ldr	r3, [pc, #788]	; (800207c <main+0x35c>)
 8001d66:	f107 041c 	add.w	r4, r7, #28
 8001d6a:	461d      	mov	r5, r3
 8001d6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d70:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d74:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet Motor1 erstellen
	CAN_TxHeaderTypeDef TxMotor1 = {MOTOR_CAN_DREHZAHL, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8001d78:	4bc1      	ldr	r3, [pc, #772]	; (8002080 <main+0x360>)
 8001d7a:	1d3c      	adds	r4, r7, #4
 8001d7c:	461d      	mov	r5, r3
 8001d7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d82:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d86:	e884 0003 	stmia.w	r4, {r0, r1}

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d8a:	f000 fa11 	bl	80021b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d8e:	f7ff fe13 	bl	80019b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001d92:	f000 fbdb 	bl	800254c <MX_USART2_UART_Init>
  MX_CAN3_Init();
 8001d96:	f7ff fd75 	bl	8001884 <MX_CAN3_Init>
  MX_ADC1_Init();
 8001d9a:	f7ff fc25 	bl	80015e8 <MX_ADC1_Init>
  MX_TIM14_Init();
 8001d9e:	f000 fb6f 	bl	8002480 <MX_TIM14_Init>
  MX_TIM6_Init();
 8001da2:	f000 fb37 	bl	8002414 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  	// Schreibe Resetquelle auf die Konsole
#ifdef DEBUG
	printResetSource(readResetSource());
 8001da6:	f7fe fdf3 	bl	8000990 <readResetSource>
 8001daa:	4603      	mov	r3, r0
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7fe fe41 	bl	8000a34 <printResetSource>

  	// Teste serielle Schnittstelle
  	#define TEST_STRING_UART	"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
  	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 8001db2:	213a      	movs	r1, #58	; 0x3a
 8001db4:	48b3      	ldr	r0, [pc, #716]	; (8002084 <main+0x364>)
 8001db6:	f7fe fbf1 	bl	800059c <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 8001dba:	f7fe fdbf 	bl	800093c <collectSystemInfo>
#endif

	// Leds Testen
  	testPCB_Leds();
 8001dbe:	f7ff fa59 	bl	8001274 <testPCB_Leds>

  	// Testen der Versorgungsspannung am Shutdown-Circuit
  	testSDC();
 8001dc2:	f7ff fb01 	bl	80013c8 <testSDC>
  	sdc_in.SDC12V = 1;																	// SDC Spannungsversorgung OK
 8001dc6:	4ab0      	ldr	r2, [pc, #704]	; (8002088 <main+0x368>)
 8001dc8:	7813      	ldrb	r3, [r2, #0]
 8001dca:	f043 0320 	orr.w	r3, r3, #32
 8001dce:	7013      	strb	r3, [r2, #0]

  	// Alle Fehler Cockpit loeschen
  	cockpit_default();
 8001dd0:	f7ff fac0 	bl	8001354 <cockpit_default>

  	// Lese alle Eingaenge
  	readall_inputs();
 8001dd4:	f7ff f818 	bl	8000e08 <readall_inputs>

  	// Starte CAN Bus
  	if((status = HAL_CAN_Start(&hcan3)) != HAL_OK)
 8001dd8:	48ac      	ldr	r0, [pc, #688]	; (800208c <main+0x36c>)
 8001dda:	f001 fb4d 	bl	8003478 <HAL_CAN_Start>
 8001dde:	4603      	mov	r3, r0
 8001de0:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
 8001de4:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d006      	beq.n	8001dfa <main+0xda>
  	{
  		/* Start Error */
  		hal_error(status);
 8001dec:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe ff22 	bl	8000c3a <hal_error>
  		Error_Handler();
 8001df6:	f000 fa79 	bl	80022ec <Error_Handler>
  	}
  	uartTransmit("CAN START\n", 10);
 8001dfa:	210a      	movs	r1, #10
 8001dfc:	48a4      	ldr	r0, [pc, #656]	; (8002090 <main+0x370>)
 8001dfe:	f7fe fbcd 	bl	800059c <uartTransmit>

  	// Aktiviere Interrupts für CAN Bus
  	if((status = HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_MSG_PENDING)) != HAL_OK)
 8001e02:	2102      	movs	r1, #2
 8001e04:	48a1      	ldr	r0, [pc, #644]	; (800208c <main+0x36c>)
 8001e06:	f001 fd68 	bl	80038da <HAL_CAN_ActivateNotification>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
 8001e10:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d006      	beq.n	8001e26 <main+0x106>
  	{
  		// Notification Error
  		hal_error(status);
 8001e18:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe ff0c 	bl	8000c3a <hal_error>
  		Error_Handler();
 8001e22:	f000 fa63 	bl	80022ec <Error_Handler>
  	}
  	uartTransmit("Send Message\n", 13);
 8001e26:	210d      	movs	r1, #13
 8001e28:	489a      	ldr	r0, [pc, #616]	; (8002094 <main+0x374>)
 8001e2a:	f7fe fbb7 	bl	800059c <uartTransmit>

  	// Filter Bank initialisieren um Daten zu empfangen
    sFilterConfig.FilterBank = 0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	67bb      	str	r3, [r7, #120]	; 0x78
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e32:	2300      	movs	r3, #0
 8001e34:	67fb      	str	r3, [r7, #124]	; 0x7c
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001e36:	2301      	movs	r3, #1
 8001e38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    sFilterConfig.FilterIdHigh = 0x0000;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	667b      	str	r3, [r7, #100]	; 0x64
    sFilterConfig.FilterIdLow = 0x0000;
 8001e40:	2300      	movs	r3, #0
 8001e42:	66bb      	str	r3, [r7, #104]	; 0x68
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001e44:	2300      	movs	r3, #0
 8001e46:	66fb      	str	r3, [r7, #108]	; 0x6c
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	673b      	str	r3, [r7, #112]	; 0x70
    sFilterConfig.FilterFIFOAssignment = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	677b      	str	r3, [r7, #116]	; 0x74
    sFilterConfig.FilterActivation = ENABLE;
 8001e50:	2301      	movs	r3, #1
 8001e52:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

    // Filter Bank schreiben
    if((status = HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 8001e56:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	488b      	ldr	r0, [pc, #556]	; (800208c <main+0x36c>)
 8001e5e:	f001 fa1f 	bl	80032a0 <HAL_CAN_ConfigFilter>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
 8001e68:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d006      	beq.n	8001e7e <main+0x15e>
    {
    	// Filter configuration Error
  		hal_error(status);
 8001e70:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fee0 	bl	8000c3a <hal_error>
  		Error_Handler();
 8001e7a:	f000 fa37 	bl	80022ec <Error_Handler>
    }

    // Sendenachricht 0x123 mit Dummy-Daten füllen
  	for (uint8_t j = 0; j < 8; j++)
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
 8001e84:	e00f      	b.n	8001ea6 <main+0x186>
  		TxData[j] = (j + 1);
 8001e86:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8001e8a:	f897 20ab 	ldrb.w	r2, [r7, #171]	; 0xab
 8001e8e:	3201      	adds	r2, #1
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8001e96:	440b      	add	r3, r1
 8001e98:	f803 2c1c 	strb.w	r2, [r3, #-28]
  	for (uint8_t j = 0; j < 8; j++)
 8001e9c:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
 8001ea6:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 8001eaa:	2b07      	cmp	r3, #7
 8001eac:	d9eb      	bls.n	8001e86 <main+0x166>

	// Start Timer 6 mit Interrupt
	HAL_TIM_Base_Start_IT(&htim6);
 8001eae:	487a      	ldr	r0, [pc, #488]	; (8002098 <main+0x378>)
 8001eb0:	f003 fbac 	bl	800560c <HAL_TIM_Base_Start_IT>

  	uartTransmit("\nStarte While\n\n", 15);
 8001eb4:	210f      	movs	r1, #15
 8001eb6:	4879      	ldr	r0, [pc, #484]	; (800209c <main+0x37c>)
 8001eb8:	f7fe fb70 	bl	800059c <uartTransmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8001ebc:	4b78      	ldr	r3, [pc, #480]	; (80020a0 <main+0x380>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d10a      	bne.n	8001edc <main+0x1bc>
		{
			count++;																	// Zaehler count hochzaehlen
 8001ec6:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001eca:	3301      	adds	r3, #1
 8001ecc:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
			millisekunden_flag_1 = 0;													// Setze Millisekunden-Flag zurueck
 8001ed0:	4b73      	ldr	r3, [pc, #460]	; (80020a0 <main+0x380>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	701a      	strb	r2, [r3, #0]

			// Setze Flag start, nur wenn millisekunden Flag gesetzt war
			task_start = 1;																// alle Task einmal ausfuehren
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
		}

		// PWM Oelstandsensor Kombiinstrument ausgeben
		pwm_oelstand(count);
 8001edc:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff fa05 	bl	80012f0 <pwm_oelstand>

		// Task wird alle 20 Millisekunden ausgefuehrt
		if (((count % 20) == 0) && (task_start == 1))
 8001ee6:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	; 0xb4
 8001eea:	4b6e      	ldr	r3, [pc, #440]	; (80020a4 <main+0x384>)
 8001eec:	fba3 1302 	umull	r1, r3, r3, r2
 8001ef0:	0919      	lsrs	r1, r3, #4
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d111      	bne.n	8001f26 <main+0x206>
 8001f02:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d10d      	bne.n	8001f26 <main+0x206>
		{
			// Sende Nachricht Motor1
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMotor1, motor1.output, (uint32_t *)CAN_TX_MAILBOX0);
 8001f0a:	1d39      	adds	r1, r7, #4
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	4a66      	ldr	r2, [pc, #408]	; (80020a8 <main+0x388>)
 8001f10:	485e      	ldr	r0, [pc, #376]	; (800208c <main+0x36c>)
 8001f12:	f001 faf5 	bl	8003500 <HAL_CAN_AddTxMessage>
 8001f16:	4603      	mov	r3, r0
 8001f18:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
			hal_error(status);
 8001f1c:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe fe8a 	bl	8000c3a <hal_error>
		}

		// Task wird alle 100 Millisekunden ausgefuehrt
		if (((count % 100) == 0) && (task_start == 1))
 8001f26:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001f2a:	4a60      	ldr	r2, [pc, #384]	; (80020ac <main+0x38c>)
 8001f2c:	fba2 1203 	umull	r1, r2, r2, r3
 8001f30:	0952      	lsrs	r2, r2, #5
 8001f32:	2164      	movs	r1, #100	; 0x64
 8001f34:	fb01 f202 	mul.w	r2, r1, r2
 8001f38:	1a9b      	subs	r3, r3, r2
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d10a      	bne.n	8001f56 <main+0x236>
 8001f40:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d106      	bne.n	8001f56 <main+0x236>
		{
			// alle Inputs einlesen
			readall_inputs();
 8001f48:	f7fe ff5e 	bl	8000e08 <readall_inputs>

			// Pedale pruefen, ADC-Gaspedal ausgeben
			adc_gas = readPedals();
 8001f4c:	f7ff fa88 	bl	8001460 <readPedals>
 8001f50:	4603      	mov	r3, r0
 8001f52:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
		}

		// Task wird alle 200 Millisekunden ausgefuehrt
		if (((count % 200) == 0) && (task_start == 1))
 8001f56:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8001f5a:	4a54      	ldr	r2, [pc, #336]	; (80020ac <main+0x38c>)
 8001f5c:	fba2 1203 	umull	r1, r2, r2, r3
 8001f60:	0992      	lsrs	r2, r2, #6
 8001f62:	21c8      	movs	r1, #200	; 0xc8
 8001f64:	fb01 f202 	mul.w	r2, r1, r2
 8001f68:	1a9b      	subs	r3, r3, r2
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d157      	bne.n	8002020 <main+0x300>
 8001f70:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d153      	bne.n	8002020 <main+0x300>
		{
			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 8001f78:	4b4d      	ldr	r3, [pc, #308]	; (80020b0 <main+0x390>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			OutData[1] = highcurrent_out.high_out;
 8001f80:	4b4c      	ldr	r3, [pc, #304]	; (80020b4 <main+0x394>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
			OutData[2] = (leuchten_out.ledoutput >> 8);
 8001f88:	4b4b      	ldr	r3, [pc, #300]	; (80020b8 <main+0x398>)
 8001f8a:	881b      	ldrh	r3, [r3, #0]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	b29b      	uxth	r3, r3
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
			OutData[3] = leuchten_out.ledoutput;
 8001f96:	4b48      	ldr	r3, [pc, #288]	; (80020b8 <main+0x398>)
 8001f98:	881b      	ldrh	r3, [r3, #0]
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			OutData[4] = komfort_out.komfortoutput;
 8001fa0:	4b46      	ldr	r3, [pc, #280]	; (80020bc <main+0x39c>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98

			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX1);
 8001fa8:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001fac:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	4836      	ldr	r0, [pc, #216]	; (800208c <main+0x36c>)
 8001fb4:	f001 faa4 	bl	8003500 <HAL_CAN_AddTxMessage>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
			hal_error(status);
 8001fbe:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fe39 	bl	8000c3a <hal_error>

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] = (system_in.systeminput >> 8);
 8001fc8:	4b3d      	ldr	r3, [pc, #244]	; (80020c0 <main+0x3a0>)
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	0a1b      	lsrs	r3, r3, #8
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
			InData[1] = system_in.systeminput;
 8001fd6:	4b3a      	ldr	r3, [pc, #232]	; (80020c0 <main+0x3a0>)
 8001fd8:	881b      	ldrh	r3, [r3, #0]
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
			InData[2] = sdc_in.sdcinput;
 8001fe0:	4b29      	ldr	r3, [pc, #164]	; (8002088 <main+0x368>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
			InData[3] = (komfort_in.komfortinput >> 8);
 8001fe8:	4b36      	ldr	r3, [pc, #216]	; (80020c4 <main+0x3a4>)
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	0a1b      	lsrs	r3, r3, #8
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			InData[4] = komfort_in.komfortinput;
 8001ff6:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <main+0x3a4>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	f887 3090 	strb.w	r3, [r7, #144]	; 0x90

			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX2);
 8002000:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002004:	f107 011c 	add.w	r1, r7, #28
 8002008:	2304      	movs	r3, #4
 800200a:	4820      	ldr	r0, [pc, #128]	; (800208c <main+0x36c>)
 800200c:	f001 fa78 	bl	8003500 <HAL_CAN_AddTxMessage>
 8002010:	4603      	mov	r3, r0
 8002012:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
			hal_error(status);
 8002016:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 800201a:	4618      	mov	r0, r3
 800201c:	f7fe fe0d 	bl	8000c3a <hal_error>
		}

		// Task wird alle 400 Millisekunden ausgefuehrt
		if ((count == 400) && (task_start == 1))
 8002020:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8002024:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002028:	d106      	bne.n	8002038 <main+0x318>
 800202a:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 800202e:	2b01      	cmp	r3, #1
 8002030:	d102      	bne.n	8002038 <main+0x318>
		{
			count = 0;																	// Zaehler count zuruecksetzen
 8002032:	2300      	movs	r3, #0
 8002034:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
		}

		// Zuruecksetzen Flag start
		task_start = 0;																	// Verhindern das Task mehrfach in einer Millisekunde ausgefuehrt werden
 8002038:	2300      	movs	r3, #0
 800203a:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7

	  	// Task wird alle 5 Millisekunden ausgefuehrt
	  	if (millis() - lastcan >= 5)
 800203e:	f7ff f911 	bl	8001264 <millis>
 8002042:	4602      	mov	r2, r0
 8002044:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b04      	cmp	r3, #4
 800204c:	f240 8080 	bls.w	8002150 <main+0x430>
		{
			// Wenn Nachricht ueber den CAN-Bus empfangen wurden
			if (can_change == 1)
 8002050:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <main+0x3a8>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d17b      	bne.n	8002150 <main+0x430>
			{
				// Nachricht ID über UART ausgeben
				uartTransmitNumber(RxMessage.StdId, 16);
 8002058:	4b1c      	ldr	r3, [pc, #112]	; (80020cc <main+0x3ac>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2110      	movs	r1, #16
 800205e:	4618      	mov	r0, r3
 8002060:	f7fe fab0 	bl	80005c4 <uartTransmitNumber>
				uartTransmit("\t", 1);
 8002064:	2101      	movs	r1, #1
 8002066:	481a      	ldr	r0, [pc, #104]	; (80020d0 <main+0x3b0>)
 8002068:	f7fe fa98 	bl	800059c <uartTransmit>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 800206c:	2300      	movs	r3, #0
 800206e:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
 8002072:	e03c      	b.n	80020ee <main+0x3ce>
 8002074:	08006cb0 	.word	0x08006cb0
 8002078:	08006cc8 	.word	0x08006cc8
 800207c:	08006ce0 	.word	0x08006ce0
 8002080:	08006cf8 	.word	0x08006cf8
 8002084:	08006c0c 	.word	0x08006c0c
 8002088:	20000054 	.word	0x20000054
 800208c:	200000a0 	.word	0x200000a0
 8002090:	08006c48 	.word	0x08006c48
 8002094:	08006c54 	.word	0x08006c54
 8002098:	200000ec 	.word	0x200000ec
 800209c:	08006c64 	.word	0x08006c64
 80020a0:	20000029 	.word	0x20000029
 80020a4:	cccccccd 	.word	0xcccccccd
 80020a8:	20000034 	.word	0x20000034
 80020ac:	51eb851f 	.word	0x51eb851f
 80020b0:	20000040 	.word	0x20000040
 80020b4:	20000048 	.word	0x20000048
 80020b8:	20000050 	.word	0x20000050
 80020bc:	2000003c 	.word	0x2000003c
 80020c0:	20000044 	.word	0x20000044
 80020c4:	2000004c 	.word	0x2000004c
 80020c8:	20000028 	.word	0x20000028
 80020cc:	200000d0 	.word	0x200000d0
 80020d0:	08006c74 	.word	0x08006c74
				{
					uartTransmitNumber(RxData[i], 16);
 80020d4:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 80020d8:	4a2d      	ldr	r2, [pc, #180]	; (8002190 <main+0x470>)
 80020da:	5cd3      	ldrb	r3, [r2, r3]
 80020dc:	2110      	movs	r1, #16
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe fa70 	bl	80005c4 <uartTransmitNumber>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 80020e4:	f897 30aa 	ldrb.w	r3, [r7, #170]	; 0xaa
 80020e8:	3301      	adds	r3, #1
 80020ea:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
 80020ee:	f897 20aa 	ldrb.w	r2, [r7, #170]	; 0xaa
 80020f2:	4b28      	ldr	r3, [pc, #160]	; (8002194 <main+0x474>)
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d3ec      	bcc.n	80020d4 <main+0x3b4>
				}
				uartTransmit("\n", 1);
 80020fa:	2101      	movs	r1, #1
 80020fc:	4826      	ldr	r0, [pc, #152]	; (8002198 <main+0x478>)
 80020fe:	f7fe fa4d 	bl	800059c <uartTransmit>

				// Sortieren der IDs nach Geräten
				switch (RxMessage.StdId)
 8002102:	4b24      	ldr	r3, [pc, #144]	; (8002194 <main+0x474>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f240 1211 	movw	r2, #273	; 0x111
 800210a:	4293      	cmp	r3, r2
 800210c:	d007      	beq.n	800211e <main+0x3fe>
 800210e:	f240 1281 	movw	r2, #385	; 0x181
 8002112:	4293      	cmp	r3, r2
 8002114:	d108      	bne.n	8002128 <main+0x408>
				{
					case BAMOCAR_RX_ID:
						BAMOCAN_ID(&RxData[0]);
 8002116:	481e      	ldr	r0, [pc, #120]	; (8002190 <main+0x470>)
 8002118:	f7fe fa12 	bl	8000540 <BAMOCAN_ID>
						break;
 800211c:	e009      	b.n	8002132 <main+0x412>
					case 0x111:
						uartTransmit("CAN-ID Computer config\n", 23);
 800211e:	2117      	movs	r1, #23
 8002120:	481e      	ldr	r0, [pc, #120]	; (800219c <main+0x47c>)
 8002122:	f7fe fa3b 	bl	800059c <uartTransmit>
						break;
 8002126:	e004      	b.n	8002132 <main+0x412>
					default:
						uartTransmit("CAN-ID nicht verfuegbar\n", 24);
 8002128:	2118      	movs	r1, #24
 800212a:	481d      	ldr	r0, [pc, #116]	; (80021a0 <main+0x480>)
 800212c:	f7fe fa36 	bl	800059c <uartTransmit>
						break;
 8002130:	bf00      	nop
				}

				// Drehzahl ausgeben
				TxData[2] = motor1.output[2];
 8002132:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <main+0x484>)
 8002134:	789b      	ldrb	r3, [r3, #2]
 8002136:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
				TxData[3] = motor1.output[3];
 800213a:	4b1a      	ldr	r3, [pc, #104]	; (80021a4 <main+0x484>)
 800213c:	78db      	ldrb	r3, [r3, #3]
 800213e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				lastcan = millis();
 8002142:	f7ff f88f 	bl	8001264 <millis>
 8002146:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
				can_change = 0;
 800214a:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <main+0x488>)
 800214c:	2200      	movs	r2, #0
 800214e:	701a      	strb	r2, [r3, #0]
			}
		}

		// Sende CAN Nachricht auf CAN-Bus
		if (millis() - lastsendcan >= 1000)
 8002150:	f7ff f888 	bl	8001264 <millis>
 8002154:	4602      	mov	r2, r0
 8002156:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002160:	f4ff aeac 	bcc.w	8001ebc <main+0x19c>
		{
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 8002164:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 8002168:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800216c:	2301      	movs	r3, #1
 800216e:	480f      	ldr	r0, [pc, #60]	; (80021ac <main+0x48c>)
 8002170:	f001 f9c6 	bl	8003500 <HAL_CAN_AddTxMessage>
 8002174:	4603      	mov	r3, r0
 8002176:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
			hal_error(status);
 800217a:	f897 30a9 	ldrb.w	r3, [r7, #169]	; 0xa9
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fd5b 	bl	8000c3a <hal_error>
			lastsendcan = millis();
 8002184:	f7ff f86e 	bl	8001264 <millis>
 8002188:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
		if (millisekunden_flag_1 == 1)
 800218c:	e696      	b.n	8001ebc <main+0x19c>
 800218e:	bf00      	nop
 8002190:	200000c8 	.word	0x200000c8
 8002194:	200000d0 	.word	0x200000d0
 8002198:	08006c78 	.word	0x08006c78
 800219c:	08006c7c 	.word	0x08006c7c
 80021a0:	08006c94 	.word	0x08006c94
 80021a4:	20000034 	.word	0x20000034
 80021a8:	20000028 	.word	0x20000028
 80021ac:	200000a0 	.word	0x200000a0

080021b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b094      	sub	sp, #80	; 0x50
 80021b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	2234      	movs	r2, #52	; 0x34
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f004 fa48 	bl	8006654 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c4:	f107 0308 	add.w	r3, r7, #8
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021d4:	4b2c      	ldr	r3, [pc, #176]	; (8002288 <SystemClock_Config+0xd8>)
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	4a2b      	ldr	r2, [pc, #172]	; (8002288 <SystemClock_Config+0xd8>)
 80021da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021de:	6413      	str	r3, [r2, #64]	; 0x40
 80021e0:	4b29      	ldr	r3, [pc, #164]	; (8002288 <SystemClock_Config+0xd8>)
 80021e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ec:	4b27      	ldr	r3, [pc, #156]	; (800228c <SystemClock_Config+0xdc>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a26      	ldr	r2, [pc, #152]	; (800228c <SystemClock_Config+0xdc>)
 80021f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	4b24      	ldr	r3, [pc, #144]	; (800228c <SystemClock_Config+0xdc>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002200:	603b      	str	r3, [r7, #0]
 8002202:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002204:	2301      	movs	r3, #1
 8002206:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002208:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800220c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800220e:	2302      	movs	r3, #2
 8002210:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002212:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002216:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002218:	2319      	movs	r3, #25
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 800221c:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8002220:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002222:	2302      	movs	r3, #2
 8002224:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002226:	2302      	movs	r3, #2
 8002228:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800222a:	2302      	movs	r3, #2
 800222c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800222e:	f107 031c 	add.w	r3, r7, #28
 8002232:	4618      	mov	r0, r3
 8002234:	f002 f8e6 	bl	8004404 <HAL_RCC_OscConfig>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800223e:	f000 f855 	bl	80022ec <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002242:	f002 f88f 	bl	8004364 <HAL_PWREx_EnableOverDrive>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800224c:	f000 f84e 	bl	80022ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002250:	230f      	movs	r3, #15
 8002252:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002254:	2302      	movs	r3, #2
 8002256:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002258:	2300      	movs	r3, #0
 800225a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800225c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002260:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002266:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002268:	f107 0308 	add.w	r3, r7, #8
 800226c:	2107      	movs	r1, #7
 800226e:	4618      	mov	r0, r3
 8002270:	f002 fb76 	bl	8004960 <HAL_RCC_ClockConfig>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <SystemClock_Config+0xce>
  {
    Error_Handler();
 800227a:	f000 f837 	bl	80022ec <Error_Handler>
  }
}
 800227e:	bf00      	nop
 8002280:	3750      	adds	r7, #80	; 0x50
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	.word	0x40023800
 800228c:	40007000 	.word	0x40007000

08002290 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
// Interrupts
// Can-Interrupt: Nachricht wartet
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, RxData);
 8002298:	4b06      	ldr	r3, [pc, #24]	; (80022b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 800229a:	4a07      	ldr	r2, [pc, #28]	; (80022b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 800229c:	2100      	movs	r1, #0
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f001 fa09 	bl	80036b6 <HAL_CAN_GetRxMessage>
	can_change = 1;
 80022a4:	4b05      	ldr	r3, [pc, #20]	; (80022bc <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	701a      	strb	r2, [r3, #0]
}
 80022aa:	bf00      	nop
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200000c8 	.word	0x200000c8
 80022b8:	200000d0 	.word	0x200000d0
 80022bc:	20000028 	.word	0x20000028

080022c0 <HAL_TIM_PeriodElapsedCallback>:

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)																	// Wenn Timer 6 den ueberlauf ausgeloest hat
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	4a06      	ldr	r2, [pc, #24]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d102      	bne.n	80022d6 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;														// Setze Millisekunden Flag
 80022d0:	4b05      	ldr	r3, [pc, #20]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80022d2:	2201      	movs	r2, #1
 80022d4:	701a      	strb	r2, [r3, #0]
	}
	if (htim == &htim14)																// Wenn Timer 14 den ueberlauf ausgeloest hat
	{

	}
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	200000ec 	.word	0x200000ec
 80022e8:	20000029 	.word	0x20000029

080022ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80022f0:	b672      	cpsid	i
}
 80022f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 80022f4:	2201      	movs	r2, #1
 80022f6:	2104      	movs	r1, #4
 80022f8:	4803      	ldr	r0, [pc, #12]	; (8002308 <Error_Handler+0x1c>)
 80022fa:	f002 f819 	bl	8004330 <HAL_GPIO_WritePin>
#ifdef DEBUG
#define ERRORMESSAGE			"\nError Handler ausgeloest\n"
  uartTransmit(ERRORMESSAGE,sizeof(ERRORMESSAGE));
 80022fe:	211b      	movs	r1, #27
 8002300:	4802      	ldr	r0, [pc, #8]	; (800230c <Error_Handler+0x20>)
 8002302:	f7fe f94b 	bl	800059c <uartTransmit>
#endif
  while (1)
 8002306:	e7fe      	b.n	8002306 <Error_Handler+0x1a>
 8002308:	40020400 	.word	0x40020400
 800230c:	08006d10 	.word	0x08006d10

08002310 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <HAL_MspInit+0x44>)
 8002318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231a:	4a0e      	ldr	r2, [pc, #56]	; (8002354 <HAL_MspInit+0x44>)
 800231c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002320:	6413      	str	r3, [r2, #64]	; 0x40
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <HAL_MspInit+0x44>)
 8002324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <HAL_MspInit+0x44>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	4a08      	ldr	r2, [pc, #32]	; (8002354 <HAL_MspInit+0x44>)
 8002334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002338:	6453      	str	r3, [r2, #68]	; 0x44
 800233a:	4b06      	ldr	r3, [pc, #24]	; (8002354 <HAL_MspInit+0x44>)
 800233c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002342:	603b      	str	r3, [r7, #0]
 8002344:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002346:	bf00      	nop
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40023800 	.word	0x40023800

08002358 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800235c:	e7fe      	b.n	800235c <NMI_Handler+0x4>

0800235e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800235e:	b480      	push	{r7}
 8002360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002362:	e7fe      	b.n	8002362 <HardFault_Handler+0x4>

08002364 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <MemManage_Handler+0x4>

0800236a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800236a:	b480      	push	{r7}
 800236c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800236e:	e7fe      	b.n	800236e <BusFault_Handler+0x4>

08002370 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002374:	e7fe      	b.n	8002374 <UsageFault_Handler+0x4>

08002376 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr

08002392 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002392:	b480      	push	{r7}
 8002394:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023a4:	f000 f9c6 	bl	8002734 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023a8:	bf00      	nop
 80023aa:	bd80      	pop	{r7, pc}

080023ac <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80023b0:	4802      	ldr	r0, [pc, #8]	; (80023bc <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80023b2:	f003 f9a3 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000138 	.word	0x20000138

080023c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023c4:	4802      	ldr	r0, [pc, #8]	; (80023d0 <TIM6_DAC_IRQHandler+0x10>)
 80023c6:	f003 f999 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	200000ec 	.word	0x200000ec

080023d4 <CAN3_RX0_IRQHandler>:

/**
  * @brief This function handles CAN3 RX0 interrupt.
  */
void CAN3_RX0_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX0_IRQn 0 */

  /* USER CODE END CAN3_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 80023d8:	4802      	ldr	r0, [pc, #8]	; (80023e4 <CAN3_RX0_IRQHandler+0x10>)
 80023da:	f001 faa4 	bl	8003926 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX0_IRQn 1 */

  /* USER CODE END CAN3_RX0_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	200000a0 	.word	0x200000a0

080023e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <SystemInit+0x28>)
 80023ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f2:	4a07      	ldr	r2, [pc, #28]	; (8002410 <SystemInit+0x28>)
 80023f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80023f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80023fc:	4b04      	ldr	r3, [pc, #16]	; (8002410 <SystemInit+0x28>)
 80023fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002402:	609a      	str	r2, [r3, #8]
#endif
}
 8002404:	bf00      	nop
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim14;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800241a:	1d3b      	adds	r3, r7, #4
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002424:	4b14      	ldr	r3, [pc, #80]	; (8002478 <MX_TIM6_Init+0x64>)
 8002426:	4a15      	ldr	r2, [pc, #84]	; (800247c <MX_TIM6_Init+0x68>)
 8002428:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27-1;
 800242a:	4b13      	ldr	r3, [pc, #76]	; (8002478 <MX_TIM6_Init+0x64>)
 800242c:	221a      	movs	r2, #26
 800242e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002430:	4b11      	ldr	r3, [pc, #68]	; (8002478 <MX_TIM6_Init+0x64>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000-1;
 8002436:	4b10      	ldr	r3, [pc, #64]	; (8002478 <MX_TIM6_Init+0x64>)
 8002438:	f640 729f 	movw	r2, #3999	; 0xf9f
 800243c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800243e:	4b0e      	ldr	r3, [pc, #56]	; (8002478 <MX_TIM6_Init+0x64>)
 8002440:	2200      	movs	r2, #0
 8002442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002444:	480c      	ldr	r0, [pc, #48]	; (8002478 <MX_TIM6_Init+0x64>)
 8002446:	f003 f889 	bl	800555c <HAL_TIM_Base_Init>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002450:	f7ff ff4c 	bl	80022ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	4619      	mov	r1, r3
 8002460:	4805      	ldr	r0, [pc, #20]	; (8002478 <MX_TIM6_Init+0x64>)
 8002462:	f003 fb33 	bl	8005acc <HAL_TIMEx_MasterConfigSynchronization>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800246c:	f7ff ff3e 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	200000ec 	.word	0x200000ec
 800247c:	40001000 	.word	0x40001000

08002480 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002484:	4b0e      	ldr	r3, [pc, #56]	; (80024c0 <MX_TIM14_Init+0x40>)
 8002486:	4a0f      	ldr	r2, [pc, #60]	; (80024c4 <MX_TIM14_Init+0x44>)
 8002488:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 108-1;
 800248a:	4b0d      	ldr	r3, [pc, #52]	; (80024c0 <MX_TIM14_Init+0x40>)
 800248c:	226b      	movs	r2, #107	; 0x6b
 800248e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002490:	4b0b      	ldr	r3, [pc, #44]	; (80024c0 <MX_TIM14_Init+0x40>)
 8002492:	2200      	movs	r2, #0
 8002494:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 8002496:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <MX_TIM14_Init+0x40>)
 8002498:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800249c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249e:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <MX_TIM14_Init+0x40>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a4:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <MX_TIM14_Init+0x40>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80024aa:	4805      	ldr	r0, [pc, #20]	; (80024c0 <MX_TIM14_Init+0x40>)
 80024ac:	f003 f856 	bl	800555c <HAL_TIM_Base_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80024b6:	f7ff ff19 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000138 	.word	0x20000138
 80024c4:	40002000 	.word	0x40002000

080024c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a1a      	ldr	r2, [pc, #104]	; (8002540 <HAL_TIM_Base_MspInit+0x78>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d114      	bne.n	8002504 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80024da:	4b1a      	ldr	r3, [pc, #104]	; (8002544 <HAL_TIM_Base_MspInit+0x7c>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	4a19      	ldr	r2, [pc, #100]	; (8002544 <HAL_TIM_Base_MspInit+0x7c>)
 80024e0:	f043 0310 	orr.w	r3, r3, #16
 80024e4:	6413      	str	r3, [r2, #64]	; 0x40
 80024e6:	4b17      	ldr	r3, [pc, #92]	; (8002544 <HAL_TIM_Base_MspInit+0x7c>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2100      	movs	r1, #0
 80024f6:	2036      	movs	r0, #54	; 0x36
 80024f8:	f001 fd1f 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80024fc:	2036      	movs	r0, #54	; 0x36
 80024fe:	f001 fd38 	bl	8003f72 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002502:	e018      	b.n	8002536 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM14)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a0f      	ldr	r2, [pc, #60]	; (8002548 <HAL_TIM_Base_MspInit+0x80>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d113      	bne.n	8002536 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800250e:	4b0d      	ldr	r3, [pc, #52]	; (8002544 <HAL_TIM_Base_MspInit+0x7c>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	4a0c      	ldr	r2, [pc, #48]	; (8002544 <HAL_TIM_Base_MspInit+0x7c>)
 8002514:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002518:	6413      	str	r3, [r2, #64]	; 0x40
 800251a:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <HAL_TIM_Base_MspInit+0x7c>)
 800251c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002522:	60bb      	str	r3, [r7, #8]
 8002524:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002526:	2200      	movs	r2, #0
 8002528:	2100      	movs	r1, #0
 800252a:	202d      	movs	r0, #45	; 0x2d
 800252c:	f001 fd05 	bl	8003f3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002530:	202d      	movs	r0, #45	; 0x2d
 8002532:	f001 fd1e 	bl	8003f72 <HAL_NVIC_EnableIRQ>
}
 8002536:	bf00      	nop
 8002538:	3710      	adds	r7, #16
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40001000 	.word	0x40001000
 8002544:	40023800 	.word	0x40023800
 8002548:	40002000 	.word	0x40002000

0800254c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002550:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002552:	4a15      	ldr	r2, [pc, #84]	; (80025a8 <MX_USART2_UART_Init+0x5c>)
 8002554:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002556:	4b13      	ldr	r3, [pc, #76]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002558:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800255c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800255e:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002564:	4b0f      	ldr	r3, [pc, #60]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002566:	2200      	movs	r2, #0
 8002568:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800256a:	4b0e      	ldr	r3, [pc, #56]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 800256c:	2200      	movs	r2, #0
 800256e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002570:	4b0c      	ldr	r3, [pc, #48]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002572:	220c      	movs	r2, #12
 8002574:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002576:	4b0b      	ldr	r3, [pc, #44]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002578:	2200      	movs	r2, #0
 800257a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800257c:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 800257e:	2200      	movs	r2, #0
 8002580:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002582:	4b08      	ldr	r3, [pc, #32]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002584:	2200      	movs	r2, #0
 8002586:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002588:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 800258a:	2200      	movs	r2, #0
 800258c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800258e:	4805      	ldr	r0, [pc, #20]	; (80025a4 <MX_USART2_UART_Init+0x58>)
 8002590:	f003 fb48 	bl	8005c24 <HAL_UART_Init>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800259a:	f7ff fea7 	bl	80022ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800259e:	bf00      	nop
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	20000184 	.word	0x20000184
 80025a8:	40004400 	.word	0x40004400

080025ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b0ae      	sub	sp, #184	; 0xb8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025c4:	f107 0314 	add.w	r3, r7, #20
 80025c8:	2290      	movs	r2, #144	; 0x90
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f004 f841 	bl	8006654 <memset>
  if(uartHandle->Instance==USART2)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a21      	ldr	r2, [pc, #132]	; (800265c <HAL_UART_MspInit+0xb0>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d13a      	bne.n	8002652 <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80025dc:	2380      	movs	r3, #128	; 0x80
 80025de:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80025e0:	2300      	movs	r3, #0
 80025e2:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	4618      	mov	r0, r3
 80025ea:	f002 fb8f 	bl	8004d0c <HAL_RCCEx_PeriphCLKConfig>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80025f4:	f7ff fe7a 	bl	80022ec <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025f8:	4b19      	ldr	r3, [pc, #100]	; (8002660 <HAL_UART_MspInit+0xb4>)
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	4a18      	ldr	r2, [pc, #96]	; (8002660 <HAL_UART_MspInit+0xb4>)
 80025fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002602:	6413      	str	r3, [r2, #64]	; 0x40
 8002604:	4b16      	ldr	r3, [pc, #88]	; (8002660 <HAL_UART_MspInit+0xb4>)
 8002606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002610:	4b13      	ldr	r3, [pc, #76]	; (8002660 <HAL_UART_MspInit+0xb4>)
 8002612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002614:	4a12      	ldr	r2, [pc, #72]	; (8002660 <HAL_UART_MspInit+0xb4>)
 8002616:	f043 0308 	orr.w	r3, r3, #8
 800261a:	6313      	str	r3, [r2, #48]	; 0x30
 800261c:	4b10      	ldr	r3, [pc, #64]	; (8002660 <HAL_UART_MspInit+0xb4>)
 800261e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002620:	f003 0308 	and.w	r3, r3, #8
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART2TX_Pin|DEBUG_UART2RX_Pin;
 8002628:	2360      	movs	r3, #96	; 0x60
 800262a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262e:	2302      	movs	r3, #2
 8002630:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002634:	2300      	movs	r3, #0
 8002636:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800263a:	2303      	movs	r3, #3
 800263c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002640:	2307      	movs	r3, #7
 8002642:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002646:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800264a:	4619      	mov	r1, r3
 800264c:	4805      	ldr	r0, [pc, #20]	; (8002664 <HAL_UART_MspInit+0xb8>)
 800264e:	f001 fcab 	bl	8003fa8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002652:	bf00      	nop
 8002654:	37b8      	adds	r7, #184	; 0xb8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40004400 	.word	0x40004400
 8002660:	40023800 	.word	0x40023800
 8002664:	40020c00 	.word	0x40020c00

08002668 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002668:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800266c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800266e:	e003      	b.n	8002678 <LoopCopyDataInit>

08002670 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002672:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002674:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002676:	3104      	adds	r1, #4

08002678 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002678:	480b      	ldr	r0, [pc, #44]	; (80026a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800267a:	4b0c      	ldr	r3, [pc, #48]	; (80026ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800267c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800267e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002680:	d3f6      	bcc.n	8002670 <CopyDataInit>
  ldr  r2, =_sbss
 8002682:	4a0b      	ldr	r2, [pc, #44]	; (80026b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002684:	e002      	b.n	800268c <LoopFillZerobss>

08002686 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002686:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002688:	f842 3b04 	str.w	r3, [r2], #4

0800268c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800268c:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800268e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002690:	d3f9      	bcc.n	8002686 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002692:	f7ff fea9 	bl	80023e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002696:	f003 ffb9 	bl	800660c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800269a:	f7ff fb41 	bl	8001d20 <main>
  bx  lr    
 800269e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026a0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80026a4:	08006d7c 	.word	0x08006d7c
  ldr  r0, =_sdata
 80026a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026ac:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80026b0:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 80026b4:	2000020c 	.word	0x2000020c

080026b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026b8:	e7fe      	b.n	80026b8 <ADC_IRQHandler>

080026ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026be:	2003      	movs	r0, #3
 80026c0:	f001 fc30 	bl	8003f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026c4:	2000      	movs	r0, #0
 80026c6:	f000 f805 	bl	80026d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026ca:	f7ff fe21 	bl	8002310 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026dc:	4b12      	ldr	r3, [pc, #72]	; (8002728 <HAL_InitTick+0x54>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	4b12      	ldr	r3, [pc, #72]	; (800272c <HAL_InitTick+0x58>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	4619      	mov	r1, r3
 80026e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80026ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f2:	4618      	mov	r0, r3
 80026f4:	f001 fc4b 	bl	8003f8e <HAL_SYSTICK_Config>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e00e      	b.n	8002720 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b0f      	cmp	r3, #15
 8002706:	d80a      	bhi.n	800271e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002708:	2200      	movs	r2, #0
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	f04f 30ff 	mov.w	r0, #4294967295
 8002710:	f001 fc13 	bl	8003f3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002714:	4a06      	ldr	r2, [pc, #24]	; (8002730 <HAL_InitTick+0x5c>)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800271a:	2300      	movs	r3, #0
 800271c:	e000      	b.n	8002720 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
}
 8002720:	4618      	mov	r0, r3
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	20000000 	.word	0x20000000
 800272c:	20000008 	.word	0x20000008
 8002730:	20000004 	.word	0x20000004

08002734 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002738:	4b06      	ldr	r3, [pc, #24]	; (8002754 <HAL_IncTick+0x20>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	461a      	mov	r2, r3
 800273e:	4b06      	ldr	r3, [pc, #24]	; (8002758 <HAL_IncTick+0x24>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4413      	add	r3, r2
 8002744:	4a04      	ldr	r2, [pc, #16]	; (8002758 <HAL_IncTick+0x24>)
 8002746:	6013      	str	r3, [r2, #0]
}
 8002748:	bf00      	nop
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000008 	.word	0x20000008
 8002758:	20000208 	.word	0x20000208

0800275c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  return uwTick;
 8002760:	4b03      	ldr	r3, [pc, #12]	; (8002770 <HAL_GetTick+0x14>)
 8002762:	681b      	ldr	r3, [r3, #0]
}
 8002764:	4618      	mov	r0, r3
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	20000208 	.word	0x20000208

08002774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800277c:	f7ff ffee 	bl	800275c <HAL_GetTick>
 8002780:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278c:	d005      	beq.n	800279a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800278e:	4b0a      	ldr	r3, [pc, #40]	; (80027b8 <HAL_Delay+0x44>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	461a      	mov	r2, r3
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	4413      	add	r3, r2
 8002798:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800279a:	bf00      	nop
 800279c:	f7ff ffde 	bl	800275c <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	68fa      	ldr	r2, [r7, #12]
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d8f7      	bhi.n	800279c <HAL_Delay+0x28>
  {
  }
}
 80027ac:	bf00      	nop
 80027ae:	bf00      	nop
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000008 	.word	0x20000008

080027bc <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 80027c0:	4b02      	ldr	r3, [pc, #8]	; (80027cc <HAL_GetHalVersion+0x10>)
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr
 80027cc:	01020a00 	.word	0x01020a00

080027d0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <HAL_GetREVID+0x14>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	0c1b      	lsrs	r3, r3, #16
}
 80027da:	4618      	mov	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	e0042000 	.word	0xe0042000

080027e8 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 80027ec:	4b04      	ldr	r3, [pc, #16]	; (8002800 <HAL_GetDEVID+0x18>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e0042000 	.word	0xe0042000

08002804 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8002808:	4b03      	ldr	r3, [pc, #12]	; (8002818 <HAL_GetUIDw0+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	1ff0f420 	.word	0x1ff0f420

0800281c <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002820:	4b03      	ldr	r3, [pc, #12]	; (8002830 <HAL_GetUIDw1+0x14>)
 8002822:	681b      	ldr	r3, [r3, #0]
}
 8002824:	4618      	mov	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	1ff0f424 	.word	0x1ff0f424

08002834 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002838:	4b03      	ldr	r3, [pc, #12]	; (8002848 <HAL_GetUIDw2+0x14>)
 800283a:	681b      	ldr	r3, [r3, #0]
}
 800283c:	4618      	mov	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	1ff0f428 	.word	0x1ff0f428

0800284c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002854:	2300      	movs	r3, #0
 8002856:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e031      	b.n	80028c6 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7fe ff96 	bl	800179c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	f003 0310 	and.w	r3, r3, #16
 8002886:	2b00      	cmp	r3, #0
 8002888:	d116      	bne.n	80028b8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800288e:	4b10      	ldr	r3, [pc, #64]	; (80028d0 <HAL_ADC_Init+0x84>)
 8002890:	4013      	ands	r3, r2
 8002892:	f043 0202 	orr.w	r2, r3, #2
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fb0a 	bl	8002eb4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	f023 0303 	bic.w	r3, r3, #3
 80028ae:	f043 0201 	orr.w	r2, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	641a      	str	r2, [r3, #64]	; 0x40
 80028b6:	e001      	b.n	80028bc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	ffffeefd 	.word	0xffffeefd

080028d4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d101      	bne.n	80028ee <HAL_ADC_Start+0x1a>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e0ad      	b.n	8002a4a <HAL_ADC_Start+0x176>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d018      	beq.n	8002936 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f042 0201 	orr.w	r2, r2, #1
 8002912:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002914:	4b50      	ldr	r3, [pc, #320]	; (8002a58 <HAL_ADC_Start+0x184>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a50      	ldr	r2, [pc, #320]	; (8002a5c <HAL_ADC_Start+0x188>)
 800291a:	fba2 2303 	umull	r2, r3, r2, r3
 800291e:	0c9a      	lsrs	r2, r3, #18
 8002920:	4613      	mov	r3, r2
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	4413      	add	r3, r2
 8002926:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002928:	e002      	b.n	8002930 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3b01      	subs	r3, #1
 800292e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d1f9      	bne.n	800292a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b01      	cmp	r3, #1
 8002942:	d175      	bne.n	8002a30 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002948:	4b45      	ldr	r3, [pc, #276]	; (8002a60 <HAL_ADC_Start+0x18c>)
 800294a:	4013      	ands	r3, r2
 800294c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800295e:	2b00      	cmp	r3, #0
 8002960:	d007      	beq.n	8002972 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800296a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002976:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800297a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800297e:	d106      	bne.n	800298e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002984:	f023 0206 	bic.w	r2, r3, #6
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	645a      	str	r2, [r3, #68]	; 0x44
 800298c:	e002      	b.n	8002994 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2200      	movs	r2, #0
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80029a4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80029a6:	4b2f      	ldr	r3, [pc, #188]	; (8002a64 <HAL_ADC_Start+0x190>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f003 031f 	and.w	r3, r3, #31
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10f      	bne.n	80029d2 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d143      	bne.n	8002a48 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689a      	ldr	r2, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029ce:	609a      	str	r2, [r3, #8]
 80029d0:	e03a      	b.n	8002a48 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a24      	ldr	r2, [pc, #144]	; (8002a68 <HAL_ADC_Start+0x194>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d10e      	bne.n	80029fa <HAL_ADC_Start+0x126>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d107      	bne.n	80029fa <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029f8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80029fa:	4b1a      	ldr	r3, [pc, #104]	; (8002a64 <HAL_ADC_Start+0x190>)
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d120      	bne.n	8002a48 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a18      	ldr	r2, [pc, #96]	; (8002a6c <HAL_ADC_Start+0x198>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d11b      	bne.n	8002a48 <HAL_ADC_Start+0x174>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d114      	bne.n	8002a48 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a2c:	609a      	str	r2, [r3, #8]
 8002a2e:	e00b      	b.n	8002a48 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	f043 0210 	orr.w	r2, r3, #16
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a40:	f043 0201 	orr.w	r2, r3, #1
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	20000000 	.word	0x20000000
 8002a5c:	431bde83 	.word	0x431bde83
 8002a60:	fffff8fe 	.word	0xfffff8fe
 8002a64:	40012300 	.word	0x40012300
 8002a68:	40012000 	.word	0x40012000
 8002a6c:	40012200 	.word	0x40012200

08002a70 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d101      	bne.n	8002a86 <HAL_ADC_Stop+0x16>
 8002a82:	2302      	movs	r3, #2
 8002a84:	e01f      	b.n	8002ac6 <HAL_ADC_Stop+0x56>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d107      	bne.n	8002abc <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ab0:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <HAL_ADC_Stop+0x64>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	f043 0201 	orr.w	r2, r3, #1
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	ffffeefe 	.word	0xffffeefe

08002ad8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002af0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002af4:	d113      	bne.n	8002b1e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b04:	d10b      	bne.n	8002b1e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	f043 0220 	orr.w	r2, r3, #32
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e063      	b.n	8002be6 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b1e:	f7ff fe1d 	bl	800275c <HAL_GetTick>
 8002b22:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b24:	e021      	b.n	8002b6a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d01d      	beq.n	8002b6a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d007      	beq.n	8002b44 <HAL_ADC_PollForConversion+0x6c>
 8002b34:	f7ff fe12 	bl	800275c <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d212      	bcs.n	8002b6a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d00b      	beq.n	8002b6a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f043 0204 	orr.w	r2, r3, #4
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e03d      	b.n	8002be6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0302 	and.w	r3, r3, #2
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d1d6      	bne.n	8002b26 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f06f 0212 	mvn.w	r2, #18
 8002b80:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d123      	bne.n	8002be4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d11f      	bne.n	8002be4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d006      	beq.n	8002bc0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d111      	bne.n	8002be4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d105      	bne.n	8002be4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	f043 0201 	orr.w	r2, r3, #1
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002c12:	2300      	movs	r3, #0
 8002c14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x1c>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e136      	b.n	8002e92 <HAL_ADC_ConfigChannel+0x28a>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b09      	cmp	r3, #9
 8002c32:	d93a      	bls.n	8002caa <HAL_ADC_ConfigChannel+0xa2>
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c3c:	d035      	beq.n	8002caa <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	68d9      	ldr	r1, [r3, #12]
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	3b1e      	subs	r3, #30
 8002c54:	2207      	movs	r2, #7
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	43da      	mvns	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	400a      	ands	r2, r1
 8002c62:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a8d      	ldr	r2, [pc, #564]	; (8002ea0 <HAL_ADC_ConfigChannel+0x298>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d10a      	bne.n	8002c84 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	68d9      	ldr	r1, [r3, #12]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	061a      	lsls	r2, r3, #24
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c82:	e035      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68d9      	ldr	r1, [r3, #12]
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	4618      	mov	r0, r3
 8002c96:	4603      	mov	r3, r0
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	4403      	add	r3, r0
 8002c9c:	3b1e      	subs	r3, #30
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ca8:	e022      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	6919      	ldr	r1, [r3, #16]
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	4613      	mov	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4413      	add	r3, r2
 8002cbe:	2207      	movs	r2, #7
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43da      	mvns	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	400a      	ands	r2, r1
 8002ccc:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6919      	ldr	r1, [r3, #16]
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	4618      	mov	r0, r3
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	4403      	add	r3, r0
 8002ce6:	409a      	lsls	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b06      	cmp	r3, #6
 8002cf6:	d824      	bhi.n	8002d42 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	3b05      	subs	r3, #5
 8002d0a:	221f      	movs	r2, #31
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43da      	mvns	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	400a      	ands	r2, r1
 8002d18:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	4618      	mov	r0, r3
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	4413      	add	r3, r2
 8002d32:	3b05      	subs	r3, #5
 8002d34:	fa00 f203 	lsl.w	r2, r0, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	635a      	str	r2, [r3, #52]	; 0x34
 8002d40:	e04c      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	2b0c      	cmp	r3, #12
 8002d48:	d824      	bhi.n	8002d94 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	3b23      	subs	r3, #35	; 0x23
 8002d5c:	221f      	movs	r2, #31
 8002d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d62:	43da      	mvns	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	400a      	ands	r2, r1
 8002d6a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	4618      	mov	r0, r3
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	4413      	add	r3, r2
 8002d84:	3b23      	subs	r3, #35	; 0x23
 8002d86:	fa00 f203 	lsl.w	r2, r0, r3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	631a      	str	r2, [r3, #48]	; 0x30
 8002d92:	e023      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	4413      	add	r3, r2
 8002da4:	3b41      	subs	r3, #65	; 0x41
 8002da6:	221f      	movs	r2, #31
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43da      	mvns	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	400a      	ands	r2, r1
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	3b41      	subs	r3, #65	; 0x41
 8002dd0:	fa00 f203 	lsl.w	r2, r0, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a30      	ldr	r2, [pc, #192]	; (8002ea4 <HAL_ADC_ConfigChannel+0x29c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d10a      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x1f4>
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002dee:	d105      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002df0:	4b2d      	ldr	r3, [pc, #180]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	4a2c      	ldr	r2, [pc, #176]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002df6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002dfa:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a28      	ldr	r2, [pc, #160]	; (8002ea4 <HAL_ADC_ConfigChannel+0x29c>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d10f      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x21e>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2b12      	cmp	r3, #18
 8002e0c:	d10b      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002e0e:	4b26      	ldr	r3, [pc, #152]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4a25      	ldr	r2, [pc, #148]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e14:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e18:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002e1a:	4b23      	ldr	r3, [pc, #140]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4a22      	ldr	r2, [pc, #136]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e24:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a1e      	ldr	r2, [pc, #120]	; (8002ea4 <HAL_ADC_ConfigChannel+0x29c>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d12b      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x280>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a1a      	ldr	r2, [pc, #104]	; (8002ea0 <HAL_ADC_ConfigChannel+0x298>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d003      	beq.n	8002e42 <HAL_ADC_ConfigChannel+0x23a>
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2b11      	cmp	r3, #17
 8002e40:	d122      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002e42:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	4a18      	ldr	r2, [pc, #96]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e48:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002e4c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e4e:	4b16      	ldr	r3, [pc, #88]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4a15      	ldr	r2, [pc, #84]	; (8002ea8 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e58:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a10      	ldr	r2, [pc, #64]	; (8002ea0 <HAL_ADC_ConfigChannel+0x298>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d111      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e64:	4b11      	ldr	r3, [pc, #68]	; (8002eac <HAL_ADC_ConfigChannel+0x2a4>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a11      	ldr	r2, [pc, #68]	; (8002eb0 <HAL_ADC_ConfigChannel+0x2a8>)
 8002e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6e:	0c9a      	lsrs	r2, r3, #18
 8002e70:	4613      	mov	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e7a:	e002      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1f9      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e90:	2300      	movs	r3, #0
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	10000012 	.word	0x10000012
 8002ea4:	40012000 	.word	0x40012000
 8002ea8:	40012300 	.word	0x40012300
 8002eac:	20000000 	.word	0x20000000
 8002eb0:	431bde83 	.word	0x431bde83

08002eb4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002ebc:	4b78      	ldr	r3, [pc, #480]	; (80030a0 <ADC_Init+0x1ec>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	4a77      	ldr	r2, [pc, #476]	; (80030a0 <ADC_Init+0x1ec>)
 8002ec2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002ec6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002ec8:	4b75      	ldr	r3, [pc, #468]	; (80030a0 <ADC_Init+0x1ec>)
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4973      	ldr	r1, [pc, #460]	; (80030a0 <ADC_Init+0x1ec>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ee4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	021a      	lsls	r2, r3, #8
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6899      	ldr	r1, [r3, #8]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f42:	4a58      	ldr	r2, [pc, #352]	; (80030a4 <ADC_Init+0x1f0>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d022      	beq.n	8002f8e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6899      	ldr	r1, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6899      	ldr	r1, [r3, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	e00f      	b.n	8002fae <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0202 	bic.w	r2, r2, #2
 8002fbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6899      	ldr	r1, [r3, #8]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	005a      	lsls	r2, r3, #1
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	430a      	orrs	r2, r1
 8002fd0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d01b      	beq.n	8003014 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002fea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ffa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6859      	ldr	r1, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003006:	3b01      	subs	r3, #1
 8003008:	035a      	lsls	r2, r3, #13
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	430a      	orrs	r2, r1
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	e007      	b.n	8003024 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003022:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003032:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69db      	ldr	r3, [r3, #28]
 800303e:	3b01      	subs	r3, #1
 8003040:	051a      	lsls	r2, r3, #20
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	430a      	orrs	r2, r1
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003058:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6899      	ldr	r1, [r3, #8]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003066:	025a      	lsls	r2, r3, #9
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800307e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6899      	ldr	r1, [r3, #8]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	029a      	lsls	r2, r3, #10
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	430a      	orrs	r2, r1
 8003092:	609a      	str	r2, [r3, #8]
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	40012300 	.word	0x40012300
 80030a4:	0f000001 	.word	0x0f000001

080030a8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d101      	bne.n	80030ba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e0ed      	b.n	8003296 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7fe fc12 	bl	80018f0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0201 	orr.w	r2, r2, #1
 80030da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030dc:	f7ff fb3e 	bl	800275c <HAL_GetTick>
 80030e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030e2:	e012      	b.n	800310a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030e4:	f7ff fb3a 	bl	800275c <HAL_GetTick>
 80030e8:	4602      	mov	r2, r0
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	1ad3      	subs	r3, r2, r3
 80030ee:	2b0a      	cmp	r3, #10
 80030f0:	d90b      	bls.n	800310a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2205      	movs	r2, #5
 8003102:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e0c5      	b.n	8003296 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f003 0301 	and.w	r3, r3, #1
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0e5      	beq.n	80030e4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0202 	bic.w	r2, r2, #2
 8003126:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003128:	f7ff fb18 	bl	800275c <HAL_GetTick>
 800312c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800312e:	e012      	b.n	8003156 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003130:	f7ff fb14 	bl	800275c <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b0a      	cmp	r3, #10
 800313c:	d90b      	bls.n	8003156 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003142:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2205      	movs	r2, #5
 800314e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e09f      	b.n	8003296 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d1e5      	bne.n	8003130 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	7e1b      	ldrb	r3, [r3, #24]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d108      	bne.n	800317e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	e007      	b.n	800318e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800318c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	7e5b      	ldrb	r3, [r3, #25]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d108      	bne.n	80031a8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	e007      	b.n	80031b8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	7e9b      	ldrb	r3, [r3, #26]
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d108      	bne.n	80031d2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0220 	orr.w	r2, r2, #32
 80031ce:	601a      	str	r2, [r3, #0]
 80031d0:	e007      	b.n	80031e2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f022 0220 	bic.w	r2, r2, #32
 80031e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	7edb      	ldrb	r3, [r3, #27]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d108      	bne.n	80031fc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0210 	bic.w	r2, r2, #16
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	e007      	b.n	800320c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0210 	orr.w	r2, r2, #16
 800320a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	7f1b      	ldrb	r3, [r3, #28]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d108      	bne.n	8003226 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0208 	orr.w	r2, r2, #8
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	e007      	b.n	8003236 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0208 	bic.w	r2, r2, #8
 8003234:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	7f5b      	ldrb	r3, [r3, #29]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d108      	bne.n	8003250 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0204 	orr.w	r2, r2, #4
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	e007      	b.n	8003260 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f022 0204 	bic.w	r2, r2, #4
 800325e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	ea42 0103 	orr.w	r1, r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	1e5a      	subs	r2, r3, #1
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032b6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80032b8:	7cfb      	ldrb	r3, [r7, #19]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d003      	beq.n	80032c6 <HAL_CAN_ConfigFilter+0x26>
 80032be:	7cfb      	ldrb	r3, [r7, #19]
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	f040 80c7 	bne.w	8003454 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a69      	ldr	r2, [pc, #420]	; (8003470 <HAL_CAN_ConfigFilter+0x1d0>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d001      	beq.n	80032d4 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80032d0:	4b68      	ldr	r3, [pc, #416]	; (8003474 <HAL_CAN_ConfigFilter+0x1d4>)
 80032d2:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	4a63      	ldr	r2, [pc, #396]	; (8003474 <HAL_CAN_ConfigFilter+0x1d4>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d111      	bne.n	8003310 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032f2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003306:	021b      	lsls	r3, r3, #8
 8003308:	431a      	orrs	r2, r3
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	695b      	ldr	r3, [r3, #20]
 8003314:	f003 031f 	and.w	r3, r3, #31
 8003318:	2201      	movs	r2, #1
 800331a:	fa02 f303 	lsl.w	r3, r2, r3
 800331e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	43db      	mvns	r3, r3
 800332a:	401a      	ands	r2, r3
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d123      	bne.n	8003382 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	43db      	mvns	r3, r3
 8003344:	401a      	ands	r2, r3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800335c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	3248      	adds	r2, #72	; 0x48
 8003362:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003376:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003378:	6979      	ldr	r1, [r7, #20]
 800337a:	3348      	adds	r3, #72	; 0x48
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	440b      	add	r3, r1
 8003380:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d122      	bne.n	80033d0 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	431a      	orrs	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033a6:	683a      	ldr	r2, [r7, #0]
 80033a8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80033aa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	3248      	adds	r2, #72	; 0x48
 80033b0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033c4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033c6:	6979      	ldr	r1, [r7, #20]
 80033c8:	3348      	adds	r3, #72	; 0x48
 80033ca:	00db      	lsls	r3, r3, #3
 80033cc:	440b      	add	r3, r1
 80033ce:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d109      	bne.n	80033ec <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	43db      	mvns	r3, r3
 80033e2:	401a      	ands	r2, r3
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80033ea:	e007      	b.n	80033fc <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	431a      	orrs	r2, r3
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d109      	bne.n	8003418 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	43db      	mvns	r3, r3
 800340e:	401a      	ands	r2, r3
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003416:	e007      	b.n	8003428 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	431a      	orrs	r2, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d107      	bne.n	8003440 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	431a      	orrs	r2, r3
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003446:	f023 0201 	bic.w	r2, r3, #1
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003450:	2300      	movs	r3, #0
 8003452:	e006      	b.n	8003462 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
  }
}
 8003462:	4618      	mov	r0, r3
 8003464:	371c      	adds	r7, #28
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	40003400 	.word	0x40003400
 8003474:	40006400 	.word	0x40006400

08003478 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b01      	cmp	r3, #1
 800348a:	d12e      	bne.n	80034ea <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2202      	movs	r2, #2
 8003490:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f022 0201 	bic.w	r2, r2, #1
 80034a2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80034a4:	f7ff f95a 	bl	800275c <HAL_GetTick>
 80034a8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034aa:	e012      	b.n	80034d2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80034ac:	f7ff f956 	bl	800275c <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b0a      	cmp	r3, #10
 80034b8:	d90b      	bls.n	80034d2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2205      	movs	r2, #5
 80034ca:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e012      	b.n	80034f8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1e5      	bne.n	80034ac <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80034e6:	2300      	movs	r3, #0
 80034e8:	e006      	b.n	80034f8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ee:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
  }
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003500:	b480      	push	{r7}
 8003502:	b089      	sub	sp, #36	; 0x24
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
 800350c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003514:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800351e:	7ffb      	ldrb	r3, [r7, #31]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d003      	beq.n	800352c <HAL_CAN_AddTxMessage+0x2c>
 8003524:	7ffb      	ldrb	r3, [r7, #31]
 8003526:	2b02      	cmp	r3, #2
 8003528:	f040 80b8 	bne.w	800369c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10a      	bne.n	800354c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800353c:	2b00      	cmp	r3, #0
 800353e:	d105      	bne.n	800354c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 80a0 	beq.w	800368c <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	0e1b      	lsrs	r3, r3, #24
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2b02      	cmp	r3, #2
 800355a:	d907      	bls.n	800356c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003560:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e09e      	b.n	80036aa <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800356c:	2201      	movs	r2, #1
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	409a      	lsls	r2, r3
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d10d      	bne.n	800359a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003588:	68f9      	ldr	r1, [r7, #12]
 800358a:	6809      	ldr	r1, [r1, #0]
 800358c:	431a      	orrs	r2, r3
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	3318      	adds	r3, #24
 8003592:	011b      	lsls	r3, r3, #4
 8003594:	440b      	add	r3, r1
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	e00f      	b.n	80035ba <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035a4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035aa:	68f9      	ldr	r1, [r7, #12]
 80035ac:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80035ae:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	3318      	adds	r3, #24
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	440b      	add	r3, r1
 80035b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	691a      	ldr	r2, [r3, #16]
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	3318      	adds	r3, #24
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	440b      	add	r3, r1
 80035ca:	3304      	adds	r3, #4
 80035cc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	7d1b      	ldrb	r3, [r3, #20]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d111      	bne.n	80035fa <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	3318      	adds	r3, #24
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	4413      	add	r3, r2
 80035e2:	3304      	adds	r3, #4
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	6811      	ldr	r1, [r2, #0]
 80035ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	3318      	adds	r3, #24
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	440b      	add	r3, r1
 80035f6:	3304      	adds	r3, #4
 80035f8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3307      	adds	r3, #7
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	061a      	lsls	r2, r3, #24
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	3306      	adds	r3, #6
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	041b      	lsls	r3, r3, #16
 800360a:	431a      	orrs	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	3305      	adds	r3, #5
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	021b      	lsls	r3, r3, #8
 8003614:	4313      	orrs	r3, r2
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	3204      	adds	r2, #4
 800361a:	7812      	ldrb	r2, [r2, #0]
 800361c:	4610      	mov	r0, r2
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	6811      	ldr	r1, [r2, #0]
 8003622:	ea43 0200 	orr.w	r2, r3, r0
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	440b      	add	r3, r1
 800362c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003630:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	3303      	adds	r3, #3
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	061a      	lsls	r2, r3, #24
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3302      	adds	r3, #2
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	041b      	lsls	r3, r3, #16
 8003642:	431a      	orrs	r2, r3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	3301      	adds	r3, #1
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	021b      	lsls	r3, r3, #8
 800364c:	4313      	orrs	r3, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	7812      	ldrb	r2, [r2, #0]
 8003652:	4610      	mov	r0, r2
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	6811      	ldr	r1, [r2, #0]
 8003658:	ea43 0200 	orr.w	r2, r3, r0
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	440b      	add	r3, r1
 8003662:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003666:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	3318      	adds	r3, #24
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	4413      	add	r3, r2
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	6811      	ldr	r1, [r2, #0]
 800367a:	f043 0201 	orr.w	r2, r3, #1
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	3318      	adds	r3, #24
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	440b      	add	r3, r1
 8003686:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003688:	2300      	movs	r3, #0
 800368a:	e00e      	b.n	80036aa <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e006      	b.n	80036aa <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
  }
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3724      	adds	r7, #36	; 0x24
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr

080036b6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80036b6:	b480      	push	{r7}
 80036b8:	b087      	sub	sp, #28
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	60f8      	str	r0, [r7, #12]
 80036be:	60b9      	str	r1, [r7, #8]
 80036c0:	607a      	str	r2, [r7, #4]
 80036c2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036ca:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80036cc:	7dfb      	ldrb	r3, [r7, #23]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d003      	beq.n	80036da <HAL_CAN_GetRxMessage+0x24>
 80036d2:	7dfb      	ldrb	r3, [r7, #23]
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	f040 80f3 	bne.w	80038c0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10e      	bne.n	80036fe <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	f003 0303 	and.w	r3, r3, #3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d116      	bne.n	800371c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e0e7      	b.n	80038ce <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	f003 0303 	and.w	r3, r3, #3
 8003708:	2b00      	cmp	r3, #0
 800370a:	d107      	bne.n	800371c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003710:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e0d8      	b.n	80038ce <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	331b      	adds	r3, #27
 8003724:	011b      	lsls	r3, r3, #4
 8003726:	4413      	add	r3, r2
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0204 	and.w	r2, r3, #4
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10c      	bne.n	8003754 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	331b      	adds	r3, #27
 8003742:	011b      	lsls	r3, r3, #4
 8003744:	4413      	add	r3, r2
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	0d5b      	lsrs	r3, r3, #21
 800374a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	e00b      	b.n	800376c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	331b      	adds	r3, #27
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	4413      	add	r3, r2
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	08db      	lsrs	r3, r3, #3
 8003764:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	331b      	adds	r3, #27
 8003774:	011b      	lsls	r3, r3, #4
 8003776:	4413      	add	r3, r2
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 0202 	and.w	r2, r3, #2
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	331b      	adds	r3, #27
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	4413      	add	r3, r2
 800378e:	3304      	adds	r3, #4
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 020f 	and.w	r2, r3, #15
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	331b      	adds	r3, #27
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	4413      	add	r3, r2
 80037a6:	3304      	adds	r3, #4
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	0a1b      	lsrs	r3, r3, #8
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	331b      	adds	r3, #27
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	4413      	add	r3, r2
 80037be:	3304      	adds	r3, #4
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	0c1b      	lsrs	r3, r3, #16
 80037c4:	b29a      	uxth	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	011b      	lsls	r3, r3, #4
 80037d2:	4413      	add	r3, r2
 80037d4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	011b      	lsls	r3, r3, #4
 80037e8:	4413      	add	r3, r2
 80037ea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	0a1a      	lsrs	r2, r3, #8
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	b2d2      	uxtb	r2, r2
 80037f8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	4413      	add	r3, r2
 8003804:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	0c1a      	lsrs	r2, r3, #16
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	3302      	adds	r3, #2
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	011b      	lsls	r3, r3, #4
 800381c:	4413      	add	r3, r2
 800381e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	0e1a      	lsrs	r2, r3, #24
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	3303      	adds	r3, #3
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	011b      	lsls	r3, r3, #4
 8003836:	4413      	add	r3, r2
 8003838:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	3304      	adds	r3, #4
 8003842:	b2d2      	uxtb	r2, r2
 8003844:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	011b      	lsls	r3, r3, #4
 800384e:	4413      	add	r3, r2
 8003850:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	0a1a      	lsrs	r2, r3, #8
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	3305      	adds	r3, #5
 800385c:	b2d2      	uxtb	r2, r2
 800385e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	4413      	add	r3, r2
 800386a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	0c1a      	lsrs	r2, r3, #16
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	3306      	adds	r3, #6
 8003876:	b2d2      	uxtb	r2, r2
 8003878:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	011b      	lsls	r3, r3, #4
 8003882:	4413      	add	r3, r2
 8003884:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	0e1a      	lsrs	r2, r3, #24
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	3307      	adds	r3, #7
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d108      	bne.n	80038ac <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68da      	ldr	r2, [r3, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 0220 	orr.w	r2, r2, #32
 80038a8:	60da      	str	r2, [r3, #12]
 80038aa:	e007      	b.n	80038bc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691a      	ldr	r2, [r3, #16]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f042 0220 	orr.w	r2, r2, #32
 80038ba:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80038bc:	2300      	movs	r3, #0
 80038be:	e006      	b.n	80038ce <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
  }
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	371c      	adds	r7, #28
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80038da:	b480      	push	{r7}
 80038dc:	b085      	sub	sp, #20
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038ea:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d002      	beq.n	80038f8 <HAL_CAN_ActivateNotification+0x1e>
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d109      	bne.n	800390c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	6959      	ldr	r1, [r3, #20]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	430a      	orrs	r2, r1
 8003906:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003908:	2300      	movs	r3, #0
 800390a:	e006      	b.n	800391a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003910:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
  }
}
 800391a:	4618      	mov	r0, r3
 800391c:	3714      	adds	r7, #20
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr

08003926 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003926:	b580      	push	{r7, lr}
 8003928:	b08a      	sub	sp, #40	; 0x28
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800392e:	2300      	movs	r3, #0
 8003930:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003962:	6a3b      	ldr	r3, [r7, #32]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d07c      	beq.n	8003a66 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d023      	beq.n	80039be <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2201      	movs	r2, #1
 800397c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f983 	bl	8003c94 <HAL_CAN_TxMailbox0CompleteCallback>
 800398e:	e016      	b.n	80039be <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	2b00      	cmp	r3, #0
 8003998:	d004      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039a0:	627b      	str	r3, [r7, #36]	; 0x24
 80039a2:	e00c      	b.n	80039be <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80039a4:	69bb      	ldr	r3, [r7, #24]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d004      	beq.n	80039b8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039b4:	627b      	str	r3, [r7, #36]	; 0x24
 80039b6:	e002      	b.n	80039be <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f989 	bl	8003cd0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d024      	beq.n	8003a12 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f963 	bl	8003ca8 <HAL_CAN_TxMailbox1CompleteCallback>
 80039e2:	e016      	b.n	8003a12 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d004      	beq.n	80039f8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80039f4:	627b      	str	r3, [r7, #36]	; 0x24
 80039f6:	e00c      	b.n	8003a12 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d004      	beq.n	8003a0c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a08:	627b      	str	r3, [r7, #36]	; 0x24
 8003a0a:	e002      	b.n	8003a12 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f969 	bl	8003ce4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d024      	beq.n	8003a66 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003a24:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f943 	bl	8003cbc <HAL_CAN_TxMailbox2CompleteCallback>
 8003a36:	e016      	b.n	8003a66 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d004      	beq.n	8003a4c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a48:	627b      	str	r3, [r7, #36]	; 0x24
 8003a4a:	e00c      	b.n	8003a66 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d004      	beq.n	8003a60 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a5e:	e002      	b.n	8003a66 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f000 f949 	bl	8003cf8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	f003 0308 	and.w	r3, r3, #8
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00c      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f003 0310 	and.w	r3, r3, #16
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d007      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2210      	movs	r2, #16
 8003a88:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00b      	beq.n	8003aac <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d006      	beq.n	8003aac <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2208      	movs	r2, #8
 8003aa4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 f930 	bl	8003d0c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003aac:	6a3b      	ldr	r3, [r7, #32]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d009      	beq.n	8003aca <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	f003 0303 	and.w	r3, r3, #3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7fe fbe3 	bl	8002290 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00c      	beq.n	8003aee <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f003 0310 	and.w	r3, r3, #16
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d007      	beq.n	8003aee <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2210      	movs	r2, #16
 8003aec:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	f003 0320 	and.w	r3, r3, #32
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00b      	beq.n	8003b10 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f003 0308 	and.w	r3, r3, #8
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d006      	beq.n	8003b10 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2208      	movs	r2, #8
 8003b08:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 f912 	bl	8003d34 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b10:	6a3b      	ldr	r3, [r7, #32]
 8003b12:	f003 0310 	and.w	r3, r3, #16
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	f003 0303 	and.w	r3, r3, #3
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d002      	beq.n	8003b2e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f8f9 	bl	8003d20 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00b      	beq.n	8003b50 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d006      	beq.n	8003b50 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2210      	movs	r2, #16
 8003b48:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f8fc 	bl	8003d48 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00b      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d006      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2208      	movs	r2, #8
 8003b6a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f000 f8f5 	bl	8003d5c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d07b      	beq.n	8003c74 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d072      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d008      	beq.n	8003ba2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003ba2:	6a3b      	ldr	r3, [r7, #32]
 8003ba4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d003      	beq.n	8003bbe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb8:	f043 0302 	orr.w	r3, r3, #2
 8003bbc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d008      	beq.n	8003bda <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	f043 0304 	orr.w	r3, r3, #4
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bda:	6a3b      	ldr	r3, [r7, #32]
 8003bdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d043      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d03e      	beq.n	8003c6c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003bf4:	2b60      	cmp	r3, #96	; 0x60
 8003bf6:	d02b      	beq.n	8003c50 <HAL_CAN_IRQHandler+0x32a>
 8003bf8:	2b60      	cmp	r3, #96	; 0x60
 8003bfa:	d82e      	bhi.n	8003c5a <HAL_CAN_IRQHandler+0x334>
 8003bfc:	2b50      	cmp	r3, #80	; 0x50
 8003bfe:	d022      	beq.n	8003c46 <HAL_CAN_IRQHandler+0x320>
 8003c00:	2b50      	cmp	r3, #80	; 0x50
 8003c02:	d82a      	bhi.n	8003c5a <HAL_CAN_IRQHandler+0x334>
 8003c04:	2b40      	cmp	r3, #64	; 0x40
 8003c06:	d019      	beq.n	8003c3c <HAL_CAN_IRQHandler+0x316>
 8003c08:	2b40      	cmp	r3, #64	; 0x40
 8003c0a:	d826      	bhi.n	8003c5a <HAL_CAN_IRQHandler+0x334>
 8003c0c:	2b30      	cmp	r3, #48	; 0x30
 8003c0e:	d010      	beq.n	8003c32 <HAL_CAN_IRQHandler+0x30c>
 8003c10:	2b30      	cmp	r3, #48	; 0x30
 8003c12:	d822      	bhi.n	8003c5a <HAL_CAN_IRQHandler+0x334>
 8003c14:	2b10      	cmp	r3, #16
 8003c16:	d002      	beq.n	8003c1e <HAL_CAN_IRQHandler+0x2f8>
 8003c18:	2b20      	cmp	r3, #32
 8003c1a:	d005      	beq.n	8003c28 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c1c:	e01d      	b.n	8003c5a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	f043 0308 	orr.w	r3, r3, #8
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c26:	e019      	b.n	8003c5c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	f043 0310 	orr.w	r3, r3, #16
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c30:	e014      	b.n	8003c5c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c34:	f043 0320 	orr.w	r3, r3, #32
 8003c38:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c3a:	e00f      	b.n	8003c5c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c44:	e00a      	b.n	8003c5c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c4c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c4e:	e005      	b.n	8003c5c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c56:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c58:	e000      	b.n	8003c5c <HAL_CAN_IRQHandler+0x336>
            break;
 8003c5a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	699a      	ldr	r2, [r3, #24]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c6a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2204      	movs	r2, #4
 8003c72:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d008      	beq.n	8003c8c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 f872 	bl	8003d70 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003c8c:	bf00      	nop
 8003c8e:	3728      	adds	r7, #40	; 0x28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003cb0:	bf00      	nop
 8003cb2:	370c      	adds	r7, #12
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cba:	4770      	bx	lr

08003cbc <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr

08003d5c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003d78:	bf00      	nop
 8003d7a:	370c      	adds	r7, #12
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr

08003d84 <__NVIC_SetPriorityGrouping>:
{
 8003d84:	b480      	push	{r7}
 8003d86:	b085      	sub	sp, #20
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d94:	4b0b      	ldr	r3, [pc, #44]	; (8003dc4 <__NVIC_SetPriorityGrouping+0x40>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003da0:	4013      	ands	r3, r2
 8003da2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003dac:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003db2:	4a04      	ldr	r2, [pc, #16]	; (8003dc4 <__NVIC_SetPriorityGrouping+0x40>)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	60d3      	str	r3, [r2, #12]
}
 8003db8:	bf00      	nop
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	e000ed00 	.word	0xe000ed00
 8003dc8:	05fa0000 	.word	0x05fa0000

08003dcc <__NVIC_GetPriorityGrouping>:
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dd0:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <__NVIC_GetPriorityGrouping+0x18>)
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	0a1b      	lsrs	r3, r3, #8
 8003dd6:	f003 0307 	and.w	r3, r3, #7
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	e000ed00 	.word	0xe000ed00

08003de8 <__NVIC_EnableIRQ>:
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	4603      	mov	r3, r0
 8003df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	db0b      	blt.n	8003e12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dfa:	79fb      	ldrb	r3, [r7, #7]
 8003dfc:	f003 021f 	and.w	r2, r3, #31
 8003e00:	4907      	ldr	r1, [pc, #28]	; (8003e20 <__NVIC_EnableIRQ+0x38>)
 8003e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e06:	095b      	lsrs	r3, r3, #5
 8003e08:	2001      	movs	r0, #1
 8003e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr
 8003e1e:	bf00      	nop
 8003e20:	e000e100 	.word	0xe000e100

08003e24 <__NVIC_SetPriority>:
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	6039      	str	r1, [r7, #0]
 8003e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	db0a      	blt.n	8003e4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	490c      	ldr	r1, [pc, #48]	; (8003e70 <__NVIC_SetPriority+0x4c>)
 8003e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e42:	0112      	lsls	r2, r2, #4
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	440b      	add	r3, r1
 8003e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003e4c:	e00a      	b.n	8003e64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	b2da      	uxtb	r2, r3
 8003e52:	4908      	ldr	r1, [pc, #32]	; (8003e74 <__NVIC_SetPriority+0x50>)
 8003e54:	79fb      	ldrb	r3, [r7, #7]
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	3b04      	subs	r3, #4
 8003e5c:	0112      	lsls	r2, r2, #4
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	440b      	add	r3, r1
 8003e62:	761a      	strb	r2, [r3, #24]
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	e000e100 	.word	0xe000e100
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <NVIC_EncodePriority>:
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b089      	sub	sp, #36	; 0x24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f1c3 0307 	rsb	r3, r3, #7
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	bf28      	it	cs
 8003e96:	2304      	movcs	r3, #4
 8003e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	2b06      	cmp	r3, #6
 8003ea0:	d902      	bls.n	8003ea8 <NVIC_EncodePriority+0x30>
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	3b03      	subs	r3, #3
 8003ea6:	e000      	b.n	8003eaa <NVIC_EncodePriority+0x32>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eac:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	43da      	mvns	r2, r3
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	401a      	ands	r2, r3
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eca:	43d9      	mvns	r1, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ed0:	4313      	orrs	r3, r2
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3724      	adds	r7, #36	; 0x24
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
	...

08003ee0 <SysTick_Config>:
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	3b01      	subs	r3, #1
 8003eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ef0:	d301      	bcc.n	8003ef6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e00f      	b.n	8003f16 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ef6:	4a0a      	ldr	r2, [pc, #40]	; (8003f20 <SysTick_Config+0x40>)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003efe:	210f      	movs	r1, #15
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295
 8003f04:	f7ff ff8e 	bl	8003e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f08:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <SysTick_Config+0x40>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f0e:	4b04      	ldr	r3, [pc, #16]	; (8003f20 <SysTick_Config+0x40>)
 8003f10:	2207      	movs	r2, #7
 8003f12:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3708      	adds	r7, #8
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	e000e010 	.word	0xe000e010

08003f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff29 	bl	8003d84 <__NVIC_SetPriorityGrouping>
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b086      	sub	sp, #24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	4603      	mov	r3, r0
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	607a      	str	r2, [r7, #4]
 8003f46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f4c:	f7ff ff3e 	bl	8003dcc <__NVIC_GetPriorityGrouping>
 8003f50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	6978      	ldr	r0, [r7, #20]
 8003f58:	f7ff ff8e 	bl	8003e78 <NVIC_EncodePriority>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f62:	4611      	mov	r1, r2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff ff5d 	bl	8003e24 <__NVIC_SetPriority>
}
 8003f6a:	bf00      	nop
 8003f6c:	3718      	adds	r7, #24
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b082      	sub	sp, #8
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	4603      	mov	r3, r0
 8003f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff ff31 	bl	8003de8 <__NVIC_EnableIRQ>
}
 8003f86:	bf00      	nop
 8003f88:	3708      	adds	r7, #8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7ff ffa2 	bl	8003ee0 <SysTick_Config>
 8003f9c:	4603      	mov	r3, r0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b089      	sub	sp, #36	; 0x24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	61fb      	str	r3, [r7, #28]
 8003fc6:	e175      	b.n	80042b4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003fc8:	2201      	movs	r2, #1
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	4013      	ands	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	f040 8164 	bne.w	80042ae <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f003 0303 	and.w	r3, r3, #3
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d005      	beq.n	8003ffe <HAL_GPIO_Init+0x56>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d130      	bne.n	8004060 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	005b      	lsls	r3, r3, #1
 8004008:	2203      	movs	r2, #3
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	43db      	mvns	r3, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4013      	ands	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	4313      	orrs	r3, r2
 8004026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	69ba      	ldr	r2, [r7, #24]
 800402c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004034:	2201      	movs	r2, #1
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	69ba      	ldr	r2, [r7, #24]
 8004040:	4013      	ands	r3, r2
 8004042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	091b      	lsrs	r3, r3, #4
 800404a:	f003 0201 	and.w	r2, r3, #1
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	fa02 f303 	lsl.w	r3, r2, r3
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	4313      	orrs	r3, r2
 8004058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	69ba      	ldr	r2, [r7, #24]
 800405e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f003 0303 	and.w	r3, r3, #3
 8004068:	2b03      	cmp	r3, #3
 800406a:	d017      	beq.n	800409c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	005b      	lsls	r3, r3, #1
 8004076:	2203      	movs	r2, #3
 8004078:	fa02 f303 	lsl.w	r3, r2, r3
 800407c:	43db      	mvns	r3, r3
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	4013      	ands	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	689a      	ldr	r2, [r3, #8]
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	005b      	lsls	r3, r3, #1
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4313      	orrs	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 0303 	and.w	r3, r3, #3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d123      	bne.n	80040f0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	08da      	lsrs	r2, r3, #3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	3208      	adds	r2, #8
 80040b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	220f      	movs	r2, #15
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4013      	ands	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	691a      	ldr	r2, [r3, #16]
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f003 0307 	and.w	r3, r3, #7
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	fa02 f303 	lsl.w	r3, r2, r3
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	4313      	orrs	r3, r2
 80040e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	08da      	lsrs	r2, r3, #3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	3208      	adds	r2, #8
 80040ea:	69b9      	ldr	r1, [r7, #24]
 80040ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	2203      	movs	r2, #3
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	43db      	mvns	r3, r3
 8004102:	69ba      	ldr	r2, [r7, #24]
 8004104:	4013      	ands	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f003 0203 	and.w	r2, r3, #3
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	fa02 f303 	lsl.w	r3, r2, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4313      	orrs	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 80be 	beq.w	80042ae <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004132:	4b66      	ldr	r3, [pc, #408]	; (80042cc <HAL_GPIO_Init+0x324>)
 8004134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004136:	4a65      	ldr	r2, [pc, #404]	; (80042cc <HAL_GPIO_Init+0x324>)
 8004138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800413c:	6453      	str	r3, [r2, #68]	; 0x44
 800413e:	4b63      	ldr	r3, [pc, #396]	; (80042cc <HAL_GPIO_Init+0x324>)
 8004140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004142:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800414a:	4a61      	ldr	r2, [pc, #388]	; (80042d0 <HAL_GPIO_Init+0x328>)
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	089b      	lsrs	r3, r3, #2
 8004150:	3302      	adds	r3, #2
 8004152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004156:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004158:	69fb      	ldr	r3, [r7, #28]
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	220f      	movs	r2, #15
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43db      	mvns	r3, r3
 8004168:	69ba      	ldr	r2, [r7, #24]
 800416a:	4013      	ands	r3, r2
 800416c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a58      	ldr	r2, [pc, #352]	; (80042d4 <HAL_GPIO_Init+0x32c>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d037      	beq.n	80041e6 <HAL_GPIO_Init+0x23e>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a57      	ldr	r2, [pc, #348]	; (80042d8 <HAL_GPIO_Init+0x330>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d031      	beq.n	80041e2 <HAL_GPIO_Init+0x23a>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a56      	ldr	r2, [pc, #344]	; (80042dc <HAL_GPIO_Init+0x334>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d02b      	beq.n	80041de <HAL_GPIO_Init+0x236>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a55      	ldr	r2, [pc, #340]	; (80042e0 <HAL_GPIO_Init+0x338>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d025      	beq.n	80041da <HAL_GPIO_Init+0x232>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a54      	ldr	r2, [pc, #336]	; (80042e4 <HAL_GPIO_Init+0x33c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d01f      	beq.n	80041d6 <HAL_GPIO_Init+0x22e>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a53      	ldr	r2, [pc, #332]	; (80042e8 <HAL_GPIO_Init+0x340>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d019      	beq.n	80041d2 <HAL_GPIO_Init+0x22a>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a52      	ldr	r2, [pc, #328]	; (80042ec <HAL_GPIO_Init+0x344>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d013      	beq.n	80041ce <HAL_GPIO_Init+0x226>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a51      	ldr	r2, [pc, #324]	; (80042f0 <HAL_GPIO_Init+0x348>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d00d      	beq.n	80041ca <HAL_GPIO_Init+0x222>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a50      	ldr	r2, [pc, #320]	; (80042f4 <HAL_GPIO_Init+0x34c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d007      	beq.n	80041c6 <HAL_GPIO_Init+0x21e>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a4f      	ldr	r2, [pc, #316]	; (80042f8 <HAL_GPIO_Init+0x350>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d101      	bne.n	80041c2 <HAL_GPIO_Init+0x21a>
 80041be:	2309      	movs	r3, #9
 80041c0:	e012      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041c2:	230a      	movs	r3, #10
 80041c4:	e010      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041c6:	2308      	movs	r3, #8
 80041c8:	e00e      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041ca:	2307      	movs	r3, #7
 80041cc:	e00c      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041ce:	2306      	movs	r3, #6
 80041d0:	e00a      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041d2:	2305      	movs	r3, #5
 80041d4:	e008      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041d6:	2304      	movs	r3, #4
 80041d8:	e006      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041da:	2303      	movs	r3, #3
 80041dc:	e004      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041de:	2302      	movs	r3, #2
 80041e0:	e002      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e000      	b.n	80041e8 <HAL_GPIO_Init+0x240>
 80041e6:	2300      	movs	r3, #0
 80041e8:	69fa      	ldr	r2, [r7, #28]
 80041ea:	f002 0203 	and.w	r2, r2, #3
 80041ee:	0092      	lsls	r2, r2, #2
 80041f0:	4093      	lsls	r3, r2
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80041f8:	4935      	ldr	r1, [pc, #212]	; (80042d0 <HAL_GPIO_Init+0x328>)
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	089b      	lsrs	r3, r3, #2
 80041fe:	3302      	adds	r3, #2
 8004200:	69ba      	ldr	r2, [r7, #24]
 8004202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004206:	4b3d      	ldr	r3, [pc, #244]	; (80042fc <HAL_GPIO_Init+0x354>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	43db      	mvns	r3, r3
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	4013      	ands	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800422a:	4a34      	ldr	r2, [pc, #208]	; (80042fc <HAL_GPIO_Init+0x354>)
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004230:	4b32      	ldr	r3, [pc, #200]	; (80042fc <HAL_GPIO_Init+0x354>)
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	43db      	mvns	r3, r3
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	4013      	ands	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004254:	4a29      	ldr	r2, [pc, #164]	; (80042fc <HAL_GPIO_Init+0x354>)
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800425a:	4b28      	ldr	r3, [pc, #160]	; (80042fc <HAL_GPIO_Init+0x354>)
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	43db      	mvns	r3, r3
 8004264:	69ba      	ldr	r2, [r7, #24]
 8004266:	4013      	ands	r3, r2
 8004268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004276:	69ba      	ldr	r2, [r7, #24]
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4313      	orrs	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800427e:	4a1f      	ldr	r2, [pc, #124]	; (80042fc <HAL_GPIO_Init+0x354>)
 8004280:	69bb      	ldr	r3, [r7, #24]
 8004282:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004284:	4b1d      	ldr	r3, [pc, #116]	; (80042fc <HAL_GPIO_Init+0x354>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	43db      	mvns	r3, r3
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042a8:	4a14      	ldr	r2, [pc, #80]	; (80042fc <HAL_GPIO_Init+0x354>)
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	3301      	adds	r3, #1
 80042b2:	61fb      	str	r3, [r7, #28]
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	2b0f      	cmp	r3, #15
 80042b8:	f67f ae86 	bls.w	8003fc8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80042bc:	bf00      	nop
 80042be:	bf00      	nop
 80042c0:	3724      	adds	r7, #36	; 0x24
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	40023800 	.word	0x40023800
 80042d0:	40013800 	.word	0x40013800
 80042d4:	40020000 	.word	0x40020000
 80042d8:	40020400 	.word	0x40020400
 80042dc:	40020800 	.word	0x40020800
 80042e0:	40020c00 	.word	0x40020c00
 80042e4:	40021000 	.word	0x40021000
 80042e8:	40021400 	.word	0x40021400
 80042ec:	40021800 	.word	0x40021800
 80042f0:	40021c00 	.word	0x40021c00
 80042f4:	40022000 	.word	0x40022000
 80042f8:	40022400 	.word	0x40022400
 80042fc:	40013c00 	.word	0x40013c00

08004300 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	887b      	ldrh	r3, [r7, #2]
 8004312:	4013      	ands	r3, r2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
 800431c:	e001      	b.n	8004322 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800431e:	2300      	movs	r3, #0
 8004320:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004322:	7bfb      	ldrb	r3, [r7, #15]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	807b      	strh	r3, [r7, #2]
 800433c:	4613      	mov	r3, r2
 800433e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004340:	787b      	ldrb	r3, [r7, #1]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004346:	887a      	ldrh	r2, [r7, #2]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800434c:	e003      	b.n	8004356 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800434e:	887b      	ldrh	r3, [r7, #2]
 8004350:	041a      	lsls	r2, r3, #16
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	619a      	str	r2, [r3, #24]
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
	...

08004364 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800436a:	2300      	movs	r3, #0
 800436c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800436e:	4b23      	ldr	r3, [pc, #140]	; (80043fc <HAL_PWREx_EnableOverDrive+0x98>)
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	4a22      	ldr	r2, [pc, #136]	; (80043fc <HAL_PWREx_EnableOverDrive+0x98>)
 8004374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004378:	6413      	str	r3, [r2, #64]	; 0x40
 800437a:	4b20      	ldr	r3, [pc, #128]	; (80043fc <HAL_PWREx_EnableOverDrive+0x98>)
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004382:	603b      	str	r3, [r7, #0]
 8004384:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004386:	4b1e      	ldr	r3, [pc, #120]	; (8004400 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a1d      	ldr	r2, [pc, #116]	; (8004400 <HAL_PWREx_EnableOverDrive+0x9c>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004390:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004392:	f7fe f9e3 	bl	800275c <HAL_GetTick>
 8004396:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004398:	e009      	b.n	80043ae <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800439a:	f7fe f9df 	bl	800275c <HAL_GetTick>
 800439e:	4602      	mov	r2, r0
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043a8:	d901      	bls.n	80043ae <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e022      	b.n	80043f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80043ae:	4b14      	ldr	r3, [pc, #80]	; (8004400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ba:	d1ee      	bne.n	800439a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80043bc:	4b10      	ldr	r3, [pc, #64]	; (8004400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a0f      	ldr	r2, [pc, #60]	; (8004400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043c8:	f7fe f9c8 	bl	800275c <HAL_GetTick>
 80043cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043ce:	e009      	b.n	80043e4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043d0:	f7fe f9c4 	bl	800275c <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043de:	d901      	bls.n	80043e4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e007      	b.n	80043f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043e4:	4b06      	ldr	r3, [pc, #24]	; (8004400 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043f0:	d1ee      	bne.n	80043d0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3708      	adds	r7, #8
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40023800 	.word	0x40023800
 8004400:	40007000 	.word	0x40007000

08004404 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b086      	sub	sp, #24
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800440c:	2300      	movs	r3, #0
 800440e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e29b      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	f000 8087 	beq.w	8004536 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004428:	4b96      	ldr	r3, [pc, #600]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 030c 	and.w	r3, r3, #12
 8004430:	2b04      	cmp	r3, #4
 8004432:	d00c      	beq.n	800444e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004434:	4b93      	ldr	r3, [pc, #588]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	f003 030c 	and.w	r3, r3, #12
 800443c:	2b08      	cmp	r3, #8
 800443e:	d112      	bne.n	8004466 <HAL_RCC_OscConfig+0x62>
 8004440:	4b90      	ldr	r3, [pc, #576]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004448:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800444c:	d10b      	bne.n	8004466 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444e:	4b8d      	ldr	r3, [pc, #564]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d06c      	beq.n	8004534 <HAL_RCC_OscConfig+0x130>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d168      	bne.n	8004534 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e275      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800446e:	d106      	bne.n	800447e <HAL_RCC_OscConfig+0x7a>
 8004470:	4b84      	ldr	r3, [pc, #528]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a83      	ldr	r2, [pc, #524]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004476:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	e02e      	b.n	80044dc <HAL_RCC_OscConfig+0xd8>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d10c      	bne.n	80044a0 <HAL_RCC_OscConfig+0x9c>
 8004486:	4b7f      	ldr	r3, [pc, #508]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a7e      	ldr	r2, [pc, #504]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800448c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	4b7c      	ldr	r3, [pc, #496]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a7b      	ldr	r2, [pc, #492]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004498:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	e01d      	b.n	80044dc <HAL_RCC_OscConfig+0xd8>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCC_OscConfig+0xc0>
 80044aa:	4b76      	ldr	r3, [pc, #472]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a75      	ldr	r2, [pc, #468]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	4b73      	ldr	r3, [pc, #460]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a72      	ldr	r2, [pc, #456]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	e00b      	b.n	80044dc <HAL_RCC_OscConfig+0xd8>
 80044c4:	4b6f      	ldr	r3, [pc, #444]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a6e      	ldr	r2, [pc, #440]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	4b6c      	ldr	r3, [pc, #432]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a6b      	ldr	r2, [pc, #428]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80044d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d013      	beq.n	800450c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e4:	f7fe f93a 	bl	800275c <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ea:	e008      	b.n	80044fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044ec:	f7fe f936 	bl	800275c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	2b64      	cmp	r3, #100	; 0x64
 80044f8:	d901      	bls.n	80044fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e229      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044fe:	4b61      	ldr	r3, [pc, #388]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d0f0      	beq.n	80044ec <HAL_RCC_OscConfig+0xe8>
 800450a:	e014      	b.n	8004536 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450c:	f7fe f926 	bl	800275c <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004514:	f7fe f922 	bl	800275c <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b64      	cmp	r3, #100	; 0x64
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e215      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004526:	4b57      	ldr	r3, [pc, #348]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x110>
 8004532:	e000      	b.n	8004536 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d069      	beq.n	8004616 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004542:	4b50      	ldr	r3, [pc, #320]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 030c 	and.w	r3, r3, #12
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00b      	beq.n	8004566 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454e:	4b4d      	ldr	r3, [pc, #308]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f003 030c 	and.w	r3, r3, #12
 8004556:	2b08      	cmp	r3, #8
 8004558:	d11c      	bne.n	8004594 <HAL_RCC_OscConfig+0x190>
 800455a:	4b4a      	ldr	r3, [pc, #296]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d116      	bne.n	8004594 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004566:	4b47      	ldr	r3, [pc, #284]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0302 	and.w	r3, r3, #2
 800456e:	2b00      	cmp	r3, #0
 8004570:	d005      	beq.n	800457e <HAL_RCC_OscConfig+0x17a>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e1e9      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800457e:	4b41      	ldr	r3, [pc, #260]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	493d      	ldr	r1, [pc, #244]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800458e:	4313      	orrs	r3, r2
 8004590:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004592:	e040      	b.n	8004616 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d023      	beq.n	80045e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800459c:	4b39      	ldr	r3, [pc, #228]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a38      	ldr	r2, [pc, #224]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80045a2:	f043 0301 	orr.w	r3, r3, #1
 80045a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a8:	f7fe f8d8 	bl	800275c <HAL_GetTick>
 80045ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ae:	e008      	b.n	80045c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b0:	f7fe f8d4 	bl	800275c <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e1c7      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c2:	4b30      	ldr	r3, [pc, #192]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0f0      	beq.n	80045b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ce:	4b2d      	ldr	r3, [pc, #180]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	00db      	lsls	r3, r3, #3
 80045dc:	4929      	ldr	r1, [pc, #164]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	600b      	str	r3, [r1, #0]
 80045e2:	e018      	b.n	8004616 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045e4:	4b27      	ldr	r3, [pc, #156]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a26      	ldr	r2, [pc, #152]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 80045ea:	f023 0301 	bic.w	r3, r3, #1
 80045ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f0:	f7fe f8b4 	bl	800275c <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045f8:	f7fe f8b0 	bl	800275c <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e1a3      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460a:	4b1e      	ldr	r3, [pc, #120]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1f0      	bne.n	80045f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d038      	beq.n	8004694 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d019      	beq.n	800465e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800462a:	4b16      	ldr	r3, [pc, #88]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 800462c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800462e:	4a15      	ldr	r2, [pc, #84]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004630:	f043 0301 	orr.w	r3, r3, #1
 8004634:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004636:	f7fe f891 	bl	800275c <HAL_GetTick>
 800463a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800463c:	e008      	b.n	8004650 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800463e:	f7fe f88d 	bl	800275c <HAL_GetTick>
 8004642:	4602      	mov	r2, r0
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	1ad3      	subs	r3, r2, r3
 8004648:	2b02      	cmp	r3, #2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e180      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004650:	4b0c      	ldr	r3, [pc, #48]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0f0      	beq.n	800463e <HAL_RCC_OscConfig+0x23a>
 800465c:	e01a      	b.n	8004694 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800465e:	4b09      	ldr	r3, [pc, #36]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004662:	4a08      	ldr	r2, [pc, #32]	; (8004684 <HAL_RCC_OscConfig+0x280>)
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466a:	f7fe f877 	bl	800275c <HAL_GetTick>
 800466e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004670:	e00a      	b.n	8004688 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004672:	f7fe f873 	bl	800275c <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	2b02      	cmp	r3, #2
 800467e:	d903      	bls.n	8004688 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004680:	2303      	movs	r3, #3
 8004682:	e166      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
 8004684:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004688:	4b92      	ldr	r3, [pc, #584]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800468a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1ee      	bne.n	8004672 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0304 	and.w	r3, r3, #4
 800469c:	2b00      	cmp	r3, #0
 800469e:	f000 80a4 	beq.w	80047ea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046a2:	4b8c      	ldr	r3, [pc, #560]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10d      	bne.n	80046ca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ae:	4b89      	ldr	r3, [pc, #548]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80046b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b2:	4a88      	ldr	r2, [pc, #544]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80046b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046b8:	6413      	str	r3, [r2, #64]	; 0x40
 80046ba:	4b86      	ldr	r3, [pc, #536]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c2:	60bb      	str	r3, [r7, #8]
 80046c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046c6:	2301      	movs	r3, #1
 80046c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ca:	4b83      	ldr	r3, [pc, #524]	; (80048d8 <HAL_RCC_OscConfig+0x4d4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d118      	bne.n	8004708 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80046d6:	4b80      	ldr	r3, [pc, #512]	; (80048d8 <HAL_RCC_OscConfig+0x4d4>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a7f      	ldr	r2, [pc, #508]	; (80048d8 <HAL_RCC_OscConfig+0x4d4>)
 80046dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046e2:	f7fe f83b 	bl	800275c <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ea:	f7fe f837 	bl	800275c <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b64      	cmp	r3, #100	; 0x64
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e12a      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046fc:	4b76      	ldr	r3, [pc, #472]	; (80048d8 <HAL_RCC_OscConfig+0x4d4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	2b01      	cmp	r3, #1
 800470e:	d106      	bne.n	800471e <HAL_RCC_OscConfig+0x31a>
 8004710:	4b70      	ldr	r3, [pc, #448]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004714:	4a6f      	ldr	r2, [pc, #444]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004716:	f043 0301 	orr.w	r3, r3, #1
 800471a:	6713      	str	r3, [r2, #112]	; 0x70
 800471c:	e02d      	b.n	800477a <HAL_RCC_OscConfig+0x376>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d10c      	bne.n	8004740 <HAL_RCC_OscConfig+0x33c>
 8004726:	4b6b      	ldr	r3, [pc, #428]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800472a:	4a6a      	ldr	r2, [pc, #424]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800472c:	f023 0301 	bic.w	r3, r3, #1
 8004730:	6713      	str	r3, [r2, #112]	; 0x70
 8004732:	4b68      	ldr	r3, [pc, #416]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004736:	4a67      	ldr	r2, [pc, #412]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004738:	f023 0304 	bic.w	r3, r3, #4
 800473c:	6713      	str	r3, [r2, #112]	; 0x70
 800473e:	e01c      	b.n	800477a <HAL_RCC_OscConfig+0x376>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	2b05      	cmp	r3, #5
 8004746:	d10c      	bne.n	8004762 <HAL_RCC_OscConfig+0x35e>
 8004748:	4b62      	ldr	r3, [pc, #392]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800474a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800474c:	4a61      	ldr	r2, [pc, #388]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800474e:	f043 0304 	orr.w	r3, r3, #4
 8004752:	6713      	str	r3, [r2, #112]	; 0x70
 8004754:	4b5f      	ldr	r3, [pc, #380]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004758:	4a5e      	ldr	r2, [pc, #376]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800475a:	f043 0301 	orr.w	r3, r3, #1
 800475e:	6713      	str	r3, [r2, #112]	; 0x70
 8004760:	e00b      	b.n	800477a <HAL_RCC_OscConfig+0x376>
 8004762:	4b5c      	ldr	r3, [pc, #368]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004766:	4a5b      	ldr	r2, [pc, #364]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004768:	f023 0301 	bic.w	r3, r3, #1
 800476c:	6713      	str	r3, [r2, #112]	; 0x70
 800476e:	4b59      	ldr	r3, [pc, #356]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004772:	4a58      	ldr	r2, [pc, #352]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004774:	f023 0304 	bic.w	r3, r3, #4
 8004778:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d015      	beq.n	80047ae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004782:	f7fd ffeb 	bl	800275c <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004788:	e00a      	b.n	80047a0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800478a:	f7fd ffe7 	bl	800275c <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	f241 3288 	movw	r2, #5000	; 0x1388
 8004798:	4293      	cmp	r3, r2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e0d8      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a0:	4b4c      	ldr	r3, [pc, #304]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80047a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d0ee      	beq.n	800478a <HAL_RCC_OscConfig+0x386>
 80047ac:	e014      	b.n	80047d8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ae:	f7fd ffd5 	bl	800275c <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047b4:	e00a      	b.n	80047cc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b6:	f7fd ffd1 	bl	800275c <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d901      	bls.n	80047cc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e0c2      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047cc:	4b41      	ldr	r3, [pc, #260]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80047ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1ee      	bne.n	80047b6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047d8:	7dfb      	ldrb	r3, [r7, #23]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d105      	bne.n	80047ea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047de:	4b3d      	ldr	r3, [pc, #244]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	4a3c      	ldr	r2, [pc, #240]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80047e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f000 80ae 	beq.w	8004950 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047f4:	4b37      	ldr	r3, [pc, #220]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f003 030c 	and.w	r3, r3, #12
 80047fc:	2b08      	cmp	r3, #8
 80047fe:	d06d      	beq.n	80048dc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	699b      	ldr	r3, [r3, #24]
 8004804:	2b02      	cmp	r3, #2
 8004806:	d14b      	bne.n	80048a0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004808:	4b32      	ldr	r3, [pc, #200]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a31      	ldr	r2, [pc, #196]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800480e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004814:	f7fd ffa2 	bl	800275c <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481c:	f7fd ff9e 	bl	800275c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e091      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800482e:	4b29      	ldr	r3, [pc, #164]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1f0      	bne.n	800481c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	69da      	ldr	r2, [r3, #28]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004848:	019b      	lsls	r3, r3, #6
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004850:	085b      	lsrs	r3, r3, #1
 8004852:	3b01      	subs	r3, #1
 8004854:	041b      	lsls	r3, r3, #16
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485c:	061b      	lsls	r3, r3, #24
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004864:	071b      	lsls	r3, r3, #28
 8004866:	491b      	ldr	r1, [pc, #108]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004868:	4313      	orrs	r3, r2
 800486a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800486c:	4b19      	ldr	r3, [pc, #100]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a18      	ldr	r2, [pc, #96]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004872:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004876:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004878:	f7fd ff70 	bl	800275c <HAL_GetTick>
 800487c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800487e:	e008      	b.n	8004892 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004880:	f7fd ff6c 	bl	800275c <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	2b02      	cmp	r3, #2
 800488c:	d901      	bls.n	8004892 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	e05f      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004892:	4b10      	ldr	r3, [pc, #64]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d0f0      	beq.n	8004880 <HAL_RCC_OscConfig+0x47c>
 800489e:	e057      	b.n	8004950 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a0:	4b0c      	ldr	r3, [pc, #48]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a0b      	ldr	r2, [pc, #44]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80048a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ac:	f7fd ff56 	bl	800275c <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048b4:	f7fd ff52 	bl	800275c <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b02      	cmp	r3, #2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e045      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048c6:	4b03      	ldr	r3, [pc, #12]	; (80048d4 <HAL_RCC_OscConfig+0x4d0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1f0      	bne.n	80048b4 <HAL_RCC_OscConfig+0x4b0>
 80048d2:	e03d      	b.n	8004950 <HAL_RCC_OscConfig+0x54c>
 80048d4:	40023800 	.word	0x40023800
 80048d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80048dc:	4b1f      	ldr	r3, [pc, #124]	; (800495c <HAL_RCC_OscConfig+0x558>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d030      	beq.n	800494c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d129      	bne.n	800494c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004902:	429a      	cmp	r2, r3
 8004904:	d122      	bne.n	800494c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800490c:	4013      	ands	r3, r2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004912:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004914:	4293      	cmp	r3, r2
 8004916:	d119      	bne.n	800494c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004922:	085b      	lsrs	r3, r3, #1
 8004924:	3b01      	subs	r3, #1
 8004926:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004928:	429a      	cmp	r2, r3
 800492a:	d10f      	bne.n	800494c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004936:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004938:	429a      	cmp	r2, r3
 800493a:	d107      	bne.n	800494c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004948:	429a      	cmp	r2, r3
 800494a:	d001      	beq.n	8004950 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e000      	b.n	8004952 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3718      	adds	r7, #24
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40023800 	.word	0x40023800

08004960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800496a:	2300      	movs	r3, #0
 800496c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e0d0      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004978:	4b6a      	ldr	r3, [pc, #424]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	429a      	cmp	r2, r3
 8004984:	d910      	bls.n	80049a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004986:	4b67      	ldr	r3, [pc, #412]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 020f 	bic.w	r2, r3, #15
 800498e:	4965      	ldr	r1, [pc, #404]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	4313      	orrs	r3, r2
 8004994:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004996:	4b63      	ldr	r3, [pc, #396]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 030f 	and.w	r3, r3, #15
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e0b8      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d020      	beq.n	80049f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0304 	and.w	r3, r3, #4
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049c0:	4b59      	ldr	r3, [pc, #356]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	4a58      	ldr	r2, [pc, #352]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 80049c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80049ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0308 	and.w	r3, r3, #8
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049d8:	4b53      	ldr	r3, [pc, #332]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4a52      	ldr	r2, [pc, #328]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 80049de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e4:	4b50      	ldr	r3, [pc, #320]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	494d      	ldr	r1, [pc, #308]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 0301 	and.w	r3, r3, #1
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d040      	beq.n	8004a84 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d107      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0a:	4b47      	ldr	r3, [pc, #284]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d115      	bne.n	8004a42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e07f      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d107      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a22:	4b41      	ldr	r3, [pc, #260]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d109      	bne.n	8004a42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e073      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a32:	4b3d      	ldr	r3, [pc, #244]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d101      	bne.n	8004a42 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e06b      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a42:	4b39      	ldr	r3, [pc, #228]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f023 0203 	bic.w	r2, r3, #3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	4936      	ldr	r1, [pc, #216]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a54:	f7fd fe82 	bl	800275c <HAL_GetTick>
 8004a58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5a:	e00a      	b.n	8004a72 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a5c:	f7fd fe7e 	bl	800275c <HAL_GetTick>
 8004a60:	4602      	mov	r2, r0
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	1ad3      	subs	r3, r2, r3
 8004a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d901      	bls.n	8004a72 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e053      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a72:	4b2d      	ldr	r3, [pc, #180]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f003 020c 	and.w	r2, r3, #12
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d1eb      	bne.n	8004a5c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a84:	4b27      	ldr	r3, [pc, #156]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 030f 	and.w	r3, r3, #15
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d210      	bcs.n	8004ab4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a92:	4b24      	ldr	r3, [pc, #144]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f023 020f 	bic.w	r2, r3, #15
 8004a9a:	4922      	ldr	r1, [pc, #136]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa2:	4b20      	ldr	r3, [pc, #128]	; (8004b24 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 030f 	and.w	r3, r3, #15
 8004aaa:	683a      	ldr	r2, [r7, #0]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d001      	beq.n	8004ab4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e032      	b.n	8004b1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d008      	beq.n	8004ad2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ac0:	4b19      	ldr	r3, [pc, #100]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	4916      	ldr	r1, [pc, #88]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0308 	and.w	r3, r3, #8
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d009      	beq.n	8004af2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ade:	4b12      	ldr	r3, [pc, #72]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	490e      	ldr	r1, [pc, #56]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004af2:	f000 f821 	bl	8004b38 <HAL_RCC_GetSysClockFreq>
 8004af6:	4602      	mov	r2, r0
 8004af8:	4b0b      	ldr	r3, [pc, #44]	; (8004b28 <HAL_RCC_ClockConfig+0x1c8>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	091b      	lsrs	r3, r3, #4
 8004afe:	f003 030f 	and.w	r3, r3, #15
 8004b02:	490a      	ldr	r1, [pc, #40]	; (8004b2c <HAL_RCC_ClockConfig+0x1cc>)
 8004b04:	5ccb      	ldrb	r3, [r1, r3]
 8004b06:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0a:	4a09      	ldr	r2, [pc, #36]	; (8004b30 <HAL_RCC_ClockConfig+0x1d0>)
 8004b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b0e:	4b09      	ldr	r3, [pc, #36]	; (8004b34 <HAL_RCC_ClockConfig+0x1d4>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fd fdde 	bl	80026d4 <HAL_InitTick>

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	40023c00 	.word	0x40023c00
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	08006d2c 	.word	0x08006d2c
 8004b30:	20000000 	.word	0x20000000
 8004b34:	20000004 	.word	0x20000004

08004b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b38:	b5b0      	push	{r4, r5, r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b3e:	2100      	movs	r1, #0
 8004b40:	6079      	str	r1, [r7, #4]
 8004b42:	2100      	movs	r1, #0
 8004b44:	60f9      	str	r1, [r7, #12]
 8004b46:	2100      	movs	r1, #0
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b4e:	4952      	ldr	r1, [pc, #328]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b50:	6889      	ldr	r1, [r1, #8]
 8004b52:	f001 010c 	and.w	r1, r1, #12
 8004b56:	2908      	cmp	r1, #8
 8004b58:	d00d      	beq.n	8004b76 <HAL_RCC_GetSysClockFreq+0x3e>
 8004b5a:	2908      	cmp	r1, #8
 8004b5c:	f200 8094 	bhi.w	8004c88 <HAL_RCC_GetSysClockFreq+0x150>
 8004b60:	2900      	cmp	r1, #0
 8004b62:	d002      	beq.n	8004b6a <HAL_RCC_GetSysClockFreq+0x32>
 8004b64:	2904      	cmp	r1, #4
 8004b66:	d003      	beq.n	8004b70 <HAL_RCC_GetSysClockFreq+0x38>
 8004b68:	e08e      	b.n	8004c88 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b6a:	4b4c      	ldr	r3, [pc, #304]	; (8004c9c <HAL_RCC_GetSysClockFreq+0x164>)
 8004b6c:	60bb      	str	r3, [r7, #8]
      break;
 8004b6e:	e08e      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b70:	4b4b      	ldr	r3, [pc, #300]	; (8004ca0 <HAL_RCC_GetSysClockFreq+0x168>)
 8004b72:	60bb      	str	r3, [r7, #8]
      break;
 8004b74:	e08b      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b76:	4948      	ldr	r1, [pc, #288]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b78:	6849      	ldr	r1, [r1, #4]
 8004b7a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004b7e:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004b80:	4945      	ldr	r1, [pc, #276]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b82:	6849      	ldr	r1, [r1, #4]
 8004b84:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004b88:	2900      	cmp	r1, #0
 8004b8a:	d024      	beq.n	8004bd6 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8c:	4942      	ldr	r1, [pc, #264]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x160>)
 8004b8e:	6849      	ldr	r1, [r1, #4]
 8004b90:	0989      	lsrs	r1, r1, #6
 8004b92:	4608      	mov	r0, r1
 8004b94:	f04f 0100 	mov.w	r1, #0
 8004b98:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004b9c:	f04f 0500 	mov.w	r5, #0
 8004ba0:	ea00 0204 	and.w	r2, r0, r4
 8004ba4:	ea01 0305 	and.w	r3, r1, r5
 8004ba8:	493d      	ldr	r1, [pc, #244]	; (8004ca0 <HAL_RCC_GetSysClockFreq+0x168>)
 8004baa:	fb01 f003 	mul.w	r0, r1, r3
 8004bae:	2100      	movs	r1, #0
 8004bb0:	fb01 f102 	mul.w	r1, r1, r2
 8004bb4:	1844      	adds	r4, r0, r1
 8004bb6:	493a      	ldr	r1, [pc, #232]	; (8004ca0 <HAL_RCC_GetSysClockFreq+0x168>)
 8004bb8:	fba2 0101 	umull	r0, r1, r2, r1
 8004bbc:	1863      	adds	r3, r4, r1
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	f7fb fb3e 	bl	8000248 <__aeabi_uldivmod>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	e04a      	b.n	8004c6c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bd6:	4b30      	ldr	r3, [pc, #192]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x160>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	099b      	lsrs	r3, r3, #6
 8004bdc:	461a      	mov	r2, r3
 8004bde:	f04f 0300 	mov.w	r3, #0
 8004be2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004be6:	f04f 0100 	mov.w	r1, #0
 8004bea:	ea02 0400 	and.w	r4, r2, r0
 8004bee:	ea03 0501 	and.w	r5, r3, r1
 8004bf2:	4620      	mov	r0, r4
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	f04f 0200 	mov.w	r2, #0
 8004bfa:	f04f 0300 	mov.w	r3, #0
 8004bfe:	014b      	lsls	r3, r1, #5
 8004c00:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c04:	0142      	lsls	r2, r0, #5
 8004c06:	4610      	mov	r0, r2
 8004c08:	4619      	mov	r1, r3
 8004c0a:	1b00      	subs	r0, r0, r4
 8004c0c:	eb61 0105 	sbc.w	r1, r1, r5
 8004c10:	f04f 0200 	mov.w	r2, #0
 8004c14:	f04f 0300 	mov.w	r3, #0
 8004c18:	018b      	lsls	r3, r1, #6
 8004c1a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c1e:	0182      	lsls	r2, r0, #6
 8004c20:	1a12      	subs	r2, r2, r0
 8004c22:	eb63 0301 	sbc.w	r3, r3, r1
 8004c26:	f04f 0000 	mov.w	r0, #0
 8004c2a:	f04f 0100 	mov.w	r1, #0
 8004c2e:	00d9      	lsls	r1, r3, #3
 8004c30:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c34:	00d0      	lsls	r0, r2, #3
 8004c36:	4602      	mov	r2, r0
 8004c38:	460b      	mov	r3, r1
 8004c3a:	1912      	adds	r2, r2, r4
 8004c3c:	eb45 0303 	adc.w	r3, r5, r3
 8004c40:	f04f 0000 	mov.w	r0, #0
 8004c44:	f04f 0100 	mov.w	r1, #0
 8004c48:	0299      	lsls	r1, r3, #10
 8004c4a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c4e:	0290      	lsls	r0, r2, #10
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	4610      	mov	r0, r2
 8004c56:	4619      	mov	r1, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	f04f 0300 	mov.w	r3, #0
 8004c60:	f7fb faf2 	bl	8000248 <__aeabi_uldivmod>
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	4613      	mov	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004c6c:	4b0a      	ldr	r3, [pc, #40]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x160>)
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	0c1b      	lsrs	r3, r3, #16
 8004c72:	f003 0303 	and.w	r3, r3, #3
 8004c76:	3301      	adds	r3, #1
 8004c78:	005b      	lsls	r3, r3, #1
 8004c7a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c84:	60bb      	str	r3, [r7, #8]
      break;
 8004c86:	e002      	b.n	8004c8e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c88:	4b04      	ldr	r3, [pc, #16]	; (8004c9c <HAL_RCC_GetSysClockFreq+0x164>)
 8004c8a:	60bb      	str	r3, [r7, #8]
      break;
 8004c8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c8e:	68bb      	ldr	r3, [r7, #8]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bdb0      	pop	{r4, r5, r7, pc}
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	00f42400 	.word	0x00f42400
 8004ca0:	017d7840 	.word	0x017d7840

08004ca4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca8:	4b03      	ldr	r3, [pc, #12]	; (8004cb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004caa:	681b      	ldr	r3, [r3, #0]
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	20000000 	.word	0x20000000

08004cbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cc0:	f7ff fff0 	bl	8004ca4 <HAL_RCC_GetHCLKFreq>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	4b05      	ldr	r3, [pc, #20]	; (8004cdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	0a9b      	lsrs	r3, r3, #10
 8004ccc:	f003 0307 	and.w	r3, r3, #7
 8004cd0:	4903      	ldr	r1, [pc, #12]	; (8004ce0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cd2:	5ccb      	ldrb	r3, [r1, r3]
 8004cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	40023800 	.word	0x40023800
 8004ce0:	08006d3c 	.word	0x08006d3c

08004ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ce8:	f7ff ffdc 	bl	8004ca4 <HAL_RCC_GetHCLKFreq>
 8004cec:	4602      	mov	r2, r0
 8004cee:	4b05      	ldr	r3, [pc, #20]	; (8004d04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	0b5b      	lsrs	r3, r3, #13
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	4903      	ldr	r1, [pc, #12]	; (8004d08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cfa:	5ccb      	ldrb	r3, [r1, r3]
 8004cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40023800 	.word	0x40023800
 8004d08:	08006d3c 	.word	0x08006d3c

08004d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004d14:	2300      	movs	r3, #0
 8004d16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004d20:	2300      	movs	r3, #0
 8004d22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004d24:	2300      	movs	r3, #0
 8004d26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d012      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d34:	4b69      	ldr	r3, [pc, #420]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	4a68      	ldr	r2, [pc, #416]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d3a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004d3e:	6093      	str	r3, [r2, #8]
 8004d40:	4b66      	ldr	r3, [pc, #408]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d48:	4964      	ldr	r1, [pc, #400]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004d56:	2301      	movs	r3, #1
 8004d58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d017      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d66:	4b5d      	ldr	r3, [pc, #372]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d6c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d74:	4959      	ldr	r1, [pc, #356]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d84:	d101      	bne.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004d86:	2301      	movs	r3, #1
 8004d88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004d92:	2301      	movs	r3, #1
 8004d94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d017      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004da2:	4b4e      	ldr	r3, [pc, #312]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004da4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004da8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db0:	494a      	ldr	r1, [pc, #296]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004dc0:	d101      	bne.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004dde:	2301      	movs	r3, #1
 8004de0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	f000 808b 	beq.w	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004df0:	4b3a      	ldr	r3, [pc, #232]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df4:	4a39      	ldr	r2, [pc, #228]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dfa:	6413      	str	r3, [r2, #64]	; 0x40
 8004dfc:	4b37      	ldr	r3, [pc, #220]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e04:	60bb      	str	r3, [r7, #8]
 8004e06:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e08:	4b35      	ldr	r3, [pc, #212]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a34      	ldr	r2, [pc, #208]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e14:	f7fd fca2 	bl	800275c <HAL_GetTick>
 8004e18:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e1c:	f7fd fc9e 	bl	800275c <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b64      	cmp	r3, #100	; 0x64
 8004e28:	d901      	bls.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e38f      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004e2e:	4b2c      	ldr	r3, [pc, #176]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d0f0      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e3a:	4b28      	ldr	r3, [pc, #160]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e42:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d035      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d02e      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e58:	4b20      	ldr	r3, [pc, #128]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e60:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e62:	4b1e      	ldr	r3, [pc, #120]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e66:	4a1d      	ldr	r2, [pc, #116]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e6c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e6e:	4b1b      	ldr	r3, [pc, #108]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e72:	4a1a      	ldr	r2, [pc, #104]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004e7a:	4a18      	ldr	r2, [pc, #96]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e80:	4b16      	ldr	r3, [pc, #88]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d114      	bne.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8c:	f7fd fc66 	bl	800275c <HAL_GetTick>
 8004e90:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e92:	e00a      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e94:	f7fd fc62 	bl	800275c <HAL_GetTick>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e351      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eaa:	4b0c      	ldr	r3, [pc, #48]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d0ee      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ebe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ec2:	d111      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004ec4:	4b05      	ldr	r3, [pc, #20]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ed0:	4b04      	ldr	r3, [pc, #16]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ed2:	400b      	ands	r3, r1
 8004ed4:	4901      	ldr	r1, [pc, #4]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	608b      	str	r3, [r1, #8]
 8004eda:	e00b      	b.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	40007000 	.word	0x40007000
 8004ee4:	0ffffcff 	.word	0x0ffffcff
 8004ee8:	4bb3      	ldr	r3, [pc, #716]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	4ab2      	ldr	r2, [pc, #712]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004eee:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004ef2:	6093      	str	r3, [r2, #8]
 8004ef4:	4bb0      	ldr	r3, [pc, #704]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ef6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f00:	49ad      	ldr	r1, [pc, #692]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d010      	beq.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f12:	4ba9      	ldr	r3, [pc, #676]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f18:	4aa7      	ldr	r2, [pc, #668]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f1e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004f22:	4ba5      	ldr	r3, [pc, #660]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f24:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2c:	49a2      	ldr	r1, [pc, #648]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f40:	4b9d      	ldr	r3, [pc, #628]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f46:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f4e:	499a      	ldr	r1, [pc, #616]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f62:	4b95      	ldr	r3, [pc, #596]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f68:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f70:	4991      	ldr	r1, [pc, #580]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00a      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f84:	4b8c      	ldr	r3, [pc, #560]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f92:	4989      	ldr	r1, [pc, #548]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004f94:	4313      	orrs	r3, r2
 8004f96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004fa6:	4b84      	ldr	r3, [pc, #528]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fac:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb4:	4980      	ldr	r1, [pc, #512]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00a      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fc8:	4b7b      	ldr	r3, [pc, #492]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fce:	f023 0203 	bic.w	r2, r3, #3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd6:	4978      	ldr	r1, [pc, #480]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00a      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fea:	4b73      	ldr	r3, [pc, #460]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff0:	f023 020c 	bic.w	r2, r3, #12
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ff8:	496f      	ldr	r1, [pc, #444]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800500c:	4b6a      	ldr	r3, [pc, #424]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005012:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800501a:	4967      	ldr	r1, [pc, #412]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800502e:	4b62      	ldr	r3, [pc, #392]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005034:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800503c:	495e      	ldr	r1, [pc, #376]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800503e:	4313      	orrs	r3, r2
 8005040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00a      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005050:	4b59      	ldr	r3, [pc, #356]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005056:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800505e:	4956      	ldr	r1, [pc, #344]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005060:	4313      	orrs	r3, r2
 8005062:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005072:	4b51      	ldr	r3, [pc, #324]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005078:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005080:	494d      	ldr	r1, [pc, #308]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00a      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005094:	4b48      	ldr	r3, [pc, #288]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a2:	4945      	ldr	r1, [pc, #276]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80050b6:	4b40      	ldr	r3, [pc, #256]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050c4:	493c      	ldr	r1, [pc, #240]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00a      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80050d8:	4b37      	ldr	r3, [pc, #220]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050de:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050e6:	4934      	ldr	r1, [pc, #208]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d011      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80050fa:	4b2f      	ldr	r3, [pc, #188]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005100:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005108:	492b      	ldr	r1, [pc, #172]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800510a:	4313      	orrs	r3, r2
 800510c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005114:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005118:	d101      	bne.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800511a:	2301      	movs	r3, #1
 800511c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0308 	and.w	r3, r3, #8
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800512a:	2301      	movs	r3, #1
 800512c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00a      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800513a:	4b1f      	ldr	r3, [pc, #124]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800513c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005140:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005148:	491b      	ldr	r1, [pc, #108]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800514a:	4313      	orrs	r3, r2
 800514c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00b      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800515c:	4b16      	ldr	r3, [pc, #88]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800515e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005162:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800516c:	4912      	ldr	r1, [pc, #72]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800516e:	4313      	orrs	r3, r2
 8005170:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00b      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005180:	4b0d      	ldr	r3, [pc, #52]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005186:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005190:	4909      	ldr	r1, [pc, #36]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00f      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80051a4:	4b04      	ldr	r3, [pc, #16]	; (80051b8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051aa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b4:	e002      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80051b6:	bf00      	nop
 80051b8:	40023800 	.word	0x40023800
 80051bc:	4986      	ldr	r1, [pc, #536]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00b      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80051d0:	4b81      	ldr	r3, [pc, #516]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051d6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051e0:	497d      	ldr	r1, [pc, #500]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d006      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	f000 80d6 	beq.w	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051fc:	4b76      	ldr	r3, [pc, #472]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a75      	ldr	r2, [pc, #468]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005202:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005206:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005208:	f7fd faa8 	bl	800275c <HAL_GetTick>
 800520c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005210:	f7fd faa4 	bl	800275c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b64      	cmp	r3, #100	; 0x64
 800521c:	d901      	bls.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e195      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005222:	4b6d      	ldr	r3, [pc, #436]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b00      	cmp	r3, #0
 8005238:	d021      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800523e:	2b00      	cmp	r3, #0
 8005240:	d11d      	bne.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005242:	4b65      	ldr	r3, [pc, #404]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005244:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005248:	0c1b      	lsrs	r3, r3, #16
 800524a:	f003 0303 	and.w	r3, r3, #3
 800524e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005250:	4b61      	ldr	r3, [pc, #388]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005252:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005256:	0e1b      	lsrs	r3, r3, #24
 8005258:	f003 030f 	and.w	r3, r3, #15
 800525c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	019a      	lsls	r2, r3, #6
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	041b      	lsls	r3, r3, #16
 8005268:	431a      	orrs	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	061b      	lsls	r3, r3, #24
 800526e:	431a      	orrs	r2, r3
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	071b      	lsls	r3, r3, #28
 8005276:	4958      	ldr	r1, [pc, #352]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005278:	4313      	orrs	r3, r2
 800527a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d004      	beq.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005292:	d00a      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800529c:	2b00      	cmp	r3, #0
 800529e:	d02e      	beq.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052a8:	d129      	bne.n	80052fe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052aa:	4b4b      	ldr	r3, [pc, #300]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052b0:	0c1b      	lsrs	r3, r3, #16
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80052b8:	4b47      	ldr	r3, [pc, #284]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052be:	0f1b      	lsrs	r3, r3, #28
 80052c0:	f003 0307 	and.w	r3, r3, #7
 80052c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	019a      	lsls	r2, r3, #6
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	041b      	lsls	r3, r3, #16
 80052d0:	431a      	orrs	r2, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	061b      	lsls	r3, r3, #24
 80052d8:	431a      	orrs	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	071b      	lsls	r3, r3, #28
 80052de:	493e      	ldr	r1, [pc, #248]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80052e6:	4b3c      	ldr	r3, [pc, #240]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052ec:	f023 021f 	bic.w	r2, r3, #31
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	3b01      	subs	r3, #1
 80052f6:	4938      	ldr	r1, [pc, #224]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005306:	2b00      	cmp	r3, #0
 8005308:	d01d      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800530a:	4b33      	ldr	r3, [pc, #204]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800530c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005310:	0e1b      	lsrs	r3, r3, #24
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005318:	4b2f      	ldr	r3, [pc, #188]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800531a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800531e:	0f1b      	lsrs	r3, r3, #28
 8005320:	f003 0307 	and.w	r3, r3, #7
 8005324:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	019a      	lsls	r2, r3, #6
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	041b      	lsls	r3, r3, #16
 8005332:	431a      	orrs	r2, r3
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	061b      	lsls	r3, r3, #24
 8005338:	431a      	orrs	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	071b      	lsls	r3, r3, #28
 800533e:	4926      	ldr	r1, [pc, #152]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d011      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	019a      	lsls	r2, r3, #6
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	691b      	ldr	r3, [r3, #16]
 800535c:	041b      	lsls	r3, r3, #16
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	061b      	lsls	r3, r3, #24
 8005366:	431a      	orrs	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	071b      	lsls	r3, r3, #28
 800536e:	491a      	ldr	r1, [pc, #104]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005370:	4313      	orrs	r3, r2
 8005372:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005376:	4b18      	ldr	r3, [pc, #96]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a17      	ldr	r2, [pc, #92]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800537c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005380:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005382:	f7fd f9eb 	bl	800275c <HAL_GetTick>
 8005386:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005388:	e008      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800538a:	f7fd f9e7 	bl	800275c <HAL_GetTick>
 800538e:	4602      	mov	r2, r0
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b64      	cmp	r3, #100	; 0x64
 8005396:	d901      	bls.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e0d8      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800539c:	4b0e      	ldr	r3, [pc, #56]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d0f0      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	f040 80ce 	bne.w	800554c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80053b0:	4b09      	ldr	r3, [pc, #36]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a08      	ldr	r2, [pc, #32]	; (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053bc:	f7fd f9ce 	bl	800275c <HAL_GetTick>
 80053c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053c2:	e00b      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80053c4:	f7fd f9ca 	bl	800275c <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	2b64      	cmp	r3, #100	; 0x64
 80053d0:	d904      	bls.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	e0bb      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80053d6:	bf00      	nop
 80053d8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80053dc:	4b5e      	ldr	r3, [pc, #376]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053e8:	d0ec      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d003      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d009      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005406:	2b00      	cmp	r3, #0
 8005408:	d02e      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540e:	2b00      	cmp	r3, #0
 8005410:	d12a      	bne.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005412:	4b51      	ldr	r3, [pc, #324]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005418:	0c1b      	lsrs	r3, r3, #16
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005420:	4b4d      	ldr	r3, [pc, #308]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005426:	0f1b      	lsrs	r3, r3, #28
 8005428:	f003 0307 	and.w	r3, r3, #7
 800542c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	019a      	lsls	r2, r3, #6
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	041b      	lsls	r3, r3, #16
 8005438:	431a      	orrs	r2, r3
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	061b      	lsls	r3, r3, #24
 8005440:	431a      	orrs	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	071b      	lsls	r3, r3, #28
 8005446:	4944      	ldr	r1, [pc, #272]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800544e:	4b42      	ldr	r3, [pc, #264]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005450:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005454:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545c:	3b01      	subs	r3, #1
 800545e:	021b      	lsls	r3, r3, #8
 8005460:	493d      	ldr	r1, [pc, #244]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d022      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005478:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800547c:	d11d      	bne.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800547e:	4b36      	ldr	r3, [pc, #216]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005484:	0e1b      	lsrs	r3, r3, #24
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800548c:	4b32      	ldr	r3, [pc, #200]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005492:	0f1b      	lsrs	r3, r3, #28
 8005494:	f003 0307 	and.w	r3, r3, #7
 8005498:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	019a      	lsls	r2, r3, #6
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	041b      	lsls	r3, r3, #16
 80054a6:	431a      	orrs	r2, r3
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	061b      	lsls	r3, r3, #24
 80054ac:	431a      	orrs	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	071b      	lsls	r3, r3, #28
 80054b2:	4929      	ldr	r1, [pc, #164]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0308 	and.w	r3, r3, #8
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d028      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054c6:	4b24      	ldr	r3, [pc, #144]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054cc:	0e1b      	lsrs	r3, r3, #24
 80054ce:	f003 030f 	and.w	r3, r3, #15
 80054d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80054d4:	4b20      	ldr	r3, [pc, #128]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054da:	0c1b      	lsrs	r3, r3, #16
 80054dc:	f003 0303 	and.w	r3, r3, #3
 80054e0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	019a      	lsls	r2, r3, #6
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	041b      	lsls	r3, r3, #16
 80054ec:	431a      	orrs	r2, r3
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	061b      	lsls	r3, r3, #24
 80054f2:	431a      	orrs	r2, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	69db      	ldr	r3, [r3, #28]
 80054f8:	071b      	lsls	r3, r3, #28
 80054fa:	4917      	ldr	r1, [pc, #92]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005502:	4b15      	ldr	r3, [pc, #84]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005504:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005508:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005510:	4911      	ldr	r1, [pc, #68]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005518:	4b0f      	ldr	r3, [pc, #60]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a0e      	ldr	r2, [pc, #56]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800551e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005522:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005524:	f7fd f91a 	bl	800275c <HAL_GetTick>
 8005528:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800552a:	e008      	b.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800552c:	f7fd f916 	bl	800275c <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b64      	cmp	r3, #100	; 0x64
 8005538:	d901      	bls.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e007      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800553e:	4b06      	ldr	r3, [pc, #24]	; (8005558 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005546:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800554a:	d1ef      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800554c:	2300      	movs	r3, #0
}
 800554e:	4618      	mov	r0, r3
 8005550:	3720      	adds	r7, #32
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	40023800 	.word	0x40023800

0800555c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e049      	b.n	8005602 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d106      	bne.n	8005588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7fc ffa0 	bl	80024c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	3304      	adds	r3, #4
 8005598:	4619      	mov	r1, r3
 800559a:	4610      	mov	r0, r2
 800559c:	f000 f9f6 	bl	800598c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
	...

0800560c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b01      	cmp	r3, #1
 800561e:	d001      	beq.n	8005624 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e054      	b.n	80056ce <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68da      	ldr	r2, [r3, #12]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0201 	orr.w	r2, r2, #1
 800563a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a26      	ldr	r2, [pc, #152]	; (80056dc <HAL_TIM_Base_Start_IT+0xd0>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d022      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800564e:	d01d      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a22      	ldr	r2, [pc, #136]	; (80056e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d018      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a21      	ldr	r2, [pc, #132]	; (80056e4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d013      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a1f      	ldr	r2, [pc, #124]	; (80056e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d00e      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a1e      	ldr	r2, [pc, #120]	; (80056ec <HAL_TIM_Base_Start_IT+0xe0>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d009      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1c      	ldr	r2, [pc, #112]	; (80056f0 <HAL_TIM_Base_Start_IT+0xe4>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d004      	beq.n	800568c <HAL_TIM_Base_Start_IT+0x80>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1b      	ldr	r2, [pc, #108]	; (80056f4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d115      	bne.n	80056b8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689a      	ldr	r2, [r3, #8]
 8005692:	4b19      	ldr	r3, [pc, #100]	; (80056f8 <HAL_TIM_Base_Start_IT+0xec>)
 8005694:	4013      	ands	r3, r2
 8005696:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2b06      	cmp	r3, #6
 800569c:	d015      	beq.n	80056ca <HAL_TIM_Base_Start_IT+0xbe>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056a4:	d011      	beq.n	80056ca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f042 0201 	orr.w	r2, r2, #1
 80056b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056b6:	e008      	b.n	80056ca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f042 0201 	orr.w	r2, r2, #1
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	e000      	b.n	80056cc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	40010000 	.word	0x40010000
 80056e0:	40000400 	.word	0x40000400
 80056e4:	40000800 	.word	0x40000800
 80056e8:	40000c00 	.word	0x40000c00
 80056ec:	40010400 	.word	0x40010400
 80056f0:	40014000 	.word	0x40014000
 80056f4:	40001800 	.word	0x40001800
 80056f8:	00010007 	.word	0x00010007

080056fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0302 	and.w	r3, r3, #2
 800570e:	2b02      	cmp	r3, #2
 8005710:	d122      	bne.n	8005758 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f003 0302 	and.w	r3, r3, #2
 800571c:	2b02      	cmp	r3, #2
 800571e:	d11b      	bne.n	8005758 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f06f 0202 	mvn.w	r2, #2
 8005728:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2201      	movs	r2, #1
 800572e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	f003 0303 	and.w	r3, r3, #3
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f905 	bl	800594e <HAL_TIM_IC_CaptureCallback>
 8005744:	e005      	b.n	8005752 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 f8f7 	bl	800593a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f000 f908 	bl	8005962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	f003 0304 	and.w	r3, r3, #4
 8005762:	2b04      	cmp	r3, #4
 8005764:	d122      	bne.n	80057ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b04      	cmp	r3, #4
 8005772:	d11b      	bne.n	80057ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0204 	mvn.w	r2, #4
 800577c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2202      	movs	r2, #2
 8005782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f8db 	bl	800594e <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f8cd 	bl	800593a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 f8de 	bl	8005962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f003 0308 	and.w	r3, r3, #8
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	d122      	bne.n	8005800 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	f003 0308 	and.w	r3, r3, #8
 80057c4:	2b08      	cmp	r3, #8
 80057c6:	d11b      	bne.n	8005800 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f06f 0208 	mvn.w	r2, #8
 80057d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2204      	movs	r2, #4
 80057d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	69db      	ldr	r3, [r3, #28]
 80057de:	f003 0303 	and.w	r3, r3, #3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f8b1 	bl	800594e <HAL_TIM_IC_CaptureCallback>
 80057ec:	e005      	b.n	80057fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f8a3 	bl	800593a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f8b4 	bl	8005962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	f003 0310 	and.w	r3, r3, #16
 800580a:	2b10      	cmp	r3, #16
 800580c:	d122      	bne.n	8005854 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	f003 0310 	and.w	r3, r3, #16
 8005818:	2b10      	cmp	r3, #16
 800581a:	d11b      	bne.n	8005854 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f06f 0210 	mvn.w	r2, #16
 8005824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2208      	movs	r2, #8
 800582a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005836:	2b00      	cmp	r3, #0
 8005838:	d003      	beq.n	8005842 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f887 	bl	800594e <HAL_TIM_IC_CaptureCallback>
 8005840:	e005      	b.n	800584e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f879 	bl	800593a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f88a 	bl	8005962 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b01      	cmp	r3, #1
 8005860:	d10e      	bne.n	8005880 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f003 0301 	and.w	r3, r3, #1
 800586c:	2b01      	cmp	r3, #1
 800586e:	d107      	bne.n	8005880 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f06f 0201 	mvn.w	r2, #1
 8005878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f7fc fd20 	bl	80022c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800588a:	2b80      	cmp	r3, #128	; 0x80
 800588c:	d10e      	bne.n	80058ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005898:	2b80      	cmp	r3, #128	; 0x80
 800589a:	d107      	bne.n	80058ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f9a8 	bl	8005bfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	691b      	ldr	r3, [r3, #16]
 80058b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ba:	d10e      	bne.n	80058da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058c6:	2b80      	cmp	r3, #128	; 0x80
 80058c8:	d107      	bne.n	80058da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80058d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f99b 	bl	8005c10 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e4:	2b40      	cmp	r3, #64	; 0x40
 80058e6:	d10e      	bne.n	8005906 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f2:	2b40      	cmp	r3, #64	; 0x40
 80058f4:	d107      	bne.n	8005906 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f838 	bl	8005976 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	f003 0320 	and.w	r3, r3, #32
 8005910:	2b20      	cmp	r3, #32
 8005912:	d10e      	bne.n	8005932 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68db      	ldr	r3, [r3, #12]
 800591a:	f003 0320 	and.w	r3, r3, #32
 800591e:	2b20      	cmp	r3, #32
 8005920:	d107      	bne.n	8005932 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f06f 0220 	mvn.w	r2, #32
 800592a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 f95b 	bl	8005be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005932:	bf00      	nop
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}

0800593a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005942:	bf00      	nop
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005956:	bf00      	nop
 8005958:	370c      	adds	r7, #12
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr

08005962 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005962:	b480      	push	{r7}
 8005964:	b083      	sub	sp, #12
 8005966:	af00      	add	r7, sp, #0
 8005968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800596a:	bf00      	nop
 800596c:	370c      	adds	r7, #12
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr

08005976 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005976:	b480      	push	{r7}
 8005978:	b083      	sub	sp, #12
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800597e:	bf00      	nop
 8005980:	370c      	adds	r7, #12
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
	...

0800598c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800598c:	b480      	push	{r7}
 800598e:	b085      	sub	sp, #20
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a40      	ldr	r2, [pc, #256]	; (8005aa0 <TIM_Base_SetConfig+0x114>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d013      	beq.n	80059cc <TIM_Base_SetConfig+0x40>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059aa:	d00f      	beq.n	80059cc <TIM_Base_SetConfig+0x40>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a3d      	ldr	r2, [pc, #244]	; (8005aa4 <TIM_Base_SetConfig+0x118>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d00b      	beq.n	80059cc <TIM_Base_SetConfig+0x40>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a3c      	ldr	r2, [pc, #240]	; (8005aa8 <TIM_Base_SetConfig+0x11c>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d007      	beq.n	80059cc <TIM_Base_SetConfig+0x40>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a3b      	ldr	r2, [pc, #236]	; (8005aac <TIM_Base_SetConfig+0x120>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d003      	beq.n	80059cc <TIM_Base_SetConfig+0x40>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a3a      	ldr	r2, [pc, #232]	; (8005ab0 <TIM_Base_SetConfig+0x124>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d108      	bne.n	80059de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	68fa      	ldr	r2, [r7, #12]
 80059da:	4313      	orrs	r3, r2
 80059dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a2f      	ldr	r2, [pc, #188]	; (8005aa0 <TIM_Base_SetConfig+0x114>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d02b      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ec:	d027      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	4a2c      	ldr	r2, [pc, #176]	; (8005aa4 <TIM_Base_SetConfig+0x118>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d023      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a2b      	ldr	r2, [pc, #172]	; (8005aa8 <TIM_Base_SetConfig+0x11c>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d01f      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4a2a      	ldr	r2, [pc, #168]	; (8005aac <TIM_Base_SetConfig+0x120>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d01b      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	4a29      	ldr	r2, [pc, #164]	; (8005ab0 <TIM_Base_SetConfig+0x124>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d017      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a28      	ldr	r2, [pc, #160]	; (8005ab4 <TIM_Base_SetConfig+0x128>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d013      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	4a27      	ldr	r2, [pc, #156]	; (8005ab8 <TIM_Base_SetConfig+0x12c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d00f      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a26      	ldr	r2, [pc, #152]	; (8005abc <TIM_Base_SetConfig+0x130>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d00b      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	4a25      	ldr	r2, [pc, #148]	; (8005ac0 <TIM_Base_SetConfig+0x134>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d007      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	4a24      	ldr	r2, [pc, #144]	; (8005ac4 <TIM_Base_SetConfig+0x138>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d003      	beq.n	8005a3e <TIM_Base_SetConfig+0xb2>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4a23      	ldr	r2, [pc, #140]	; (8005ac8 <TIM_Base_SetConfig+0x13c>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d108      	bne.n	8005a50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	689a      	ldr	r2, [r3, #8]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a0a      	ldr	r2, [pc, #40]	; (8005aa0 <TIM_Base_SetConfig+0x114>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d003      	beq.n	8005a84 <TIM_Base_SetConfig+0xf8>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	4a0c      	ldr	r2, [pc, #48]	; (8005ab0 <TIM_Base_SetConfig+0x124>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d103      	bne.n	8005a8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	691a      	ldr	r2, [r3, #16]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	615a      	str	r2, [r3, #20]
}
 8005a92:	bf00      	nop
 8005a94:	3714      	adds	r7, #20
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	40010000 	.word	0x40010000
 8005aa4:	40000400 	.word	0x40000400
 8005aa8:	40000800 	.word	0x40000800
 8005aac:	40000c00 	.word	0x40000c00
 8005ab0:	40010400 	.word	0x40010400
 8005ab4:	40014000 	.word	0x40014000
 8005ab8:	40014400 	.word	0x40014400
 8005abc:	40014800 	.word	0x40014800
 8005ac0:	40001800 	.word	0x40001800
 8005ac4:	40001c00 	.word	0x40001c00
 8005ac8:	40002000 	.word	0x40002000

08005acc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d101      	bne.n	8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ae0:	2302      	movs	r3, #2
 8005ae2:	e06d      	b.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a30      	ldr	r2, [pc, #192]	; (8005bcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d004      	beq.n	8005b18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a2f      	ldr	r2, [pc, #188]	; (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d108      	bne.n	8005b2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a20      	ldr	r2, [pc, #128]	; (8005bcc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d022      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b56:	d01d      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a1d      	ldr	r2, [pc, #116]	; (8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d018      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a1c      	ldr	r2, [pc, #112]	; (8005bd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d013      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a1a      	ldr	r2, [pc, #104]	; (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d00e      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a15      	ldr	r2, [pc, #84]	; (8005bd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d009      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a16      	ldr	r2, [pc, #88]	; (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d004      	beq.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a15      	ldr	r2, [pc, #84]	; (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d10c      	bne.n	8005bae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b9a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	68ba      	ldr	r2, [r7, #8]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	68ba      	ldr	r2, [r7, #8]
 8005bac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr
 8005bcc:	40010000 	.word	0x40010000
 8005bd0:	40010400 	.word	0x40010400
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000800 	.word	0x40000800
 8005bdc:	40000c00 	.word	0x40000c00
 8005be0:	40014000 	.word	0x40014000
 8005be4:	40001800 	.word	0x40001800

08005be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c04:	bf00      	nop
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b082      	sub	sp, #8
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e040      	b.n	8005cb8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d106      	bne.n	8005c4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f7fc fcb0 	bl	80025ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2224      	movs	r2, #36	; 0x24
 8005c50:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681a      	ldr	r2, [r3, #0]
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f022 0201 	bic.w	r2, r2, #1
 8005c60:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f8c0 	bl	8005de8 <UART_SetConfig>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d101      	bne.n	8005c72 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e022      	b.n	8005cb8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d002      	beq.n	8005c80 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 fb16 	bl	80062ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	689a      	ldr	r2, [r3, #8]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0201 	orr.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f000 fb9d 	bl	80063f0 <UART_CheckIdleState>
 8005cb6:	4603      	mov	r3, r0
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	; 0x28
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	603b      	str	r3, [r7, #0]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	f040 8081 	bne.w	8005ddc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <HAL_UART_Transmit+0x26>
 8005ce0:	88fb      	ldrh	r3, [r7, #6]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e079      	b.n	8005dde <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d101      	bne.n	8005cf8 <HAL_UART_Transmit+0x38>
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	e072      	b.n	8005dde <HAL_UART_Transmit+0x11e>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2221      	movs	r2, #33	; 0x21
 8005d0c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d0e:	f7fc fd25 	bl	800275c <HAL_GetTick>
 8005d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	88fa      	ldrh	r2, [r7, #6]
 8005d18:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	88fa      	ldrh	r2, [r7, #6]
 8005d20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d2c:	d108      	bne.n	8005d40 <HAL_UART_Transmit+0x80>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d104      	bne.n	8005d40 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	61bb      	str	r3, [r7, #24]
 8005d3e:	e003      	b.n	8005d48 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d44:	2300      	movs	r3, #0
 8005d46:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005d50:	e02c      	b.n	8005dac <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2180      	movs	r1, #128	; 0x80
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f000 fb90 	bl	8006482 <UART_WaitOnFlagUntilTimeout>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e038      	b.n	8005dde <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10b      	bne.n	8005d8a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	881b      	ldrh	r3, [r3, #0]
 8005d76:	461a      	mov	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d80:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d82:	69bb      	ldr	r3, [r7, #24]
 8005d84:	3302      	adds	r3, #2
 8005d86:	61bb      	str	r3, [r7, #24]
 8005d88:	e007      	b.n	8005d9a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	781a      	ldrb	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	3301      	adds	r3, #1
 8005d98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	3b01      	subs	r3, #1
 8005da4:	b29a      	uxth	r2, r3
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1cc      	bne.n	8005d52 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	9300      	str	r3, [sp, #0]
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	2140      	movs	r1, #64	; 0x40
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 fb5d 	bl	8006482 <UART_WaitOnFlagUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e005      	b.n	8005dde <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e000      	b.n	8005dde <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8005ddc:	2302      	movs	r3, #2
  }
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3720      	adds	r7, #32
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
	...

08005de8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b088      	sub	sp, #32
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005df0:	2300      	movs	r3, #0
 8005df2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	689a      	ldr	r2, [r3, #8]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	431a      	orrs	r2, r3
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	431a      	orrs	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	69db      	ldr	r3, [r3, #28]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	4ba7      	ldr	r3, [pc, #668]	; (80060b0 <UART_SetConfig+0x2c8>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6812      	ldr	r2, [r2, #0]
 8005e1a:	6979      	ldr	r1, [r7, #20]
 8005e1c:	430b      	orrs	r3, r1
 8005e1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a1b      	ldr	r3, [r3, #32]
 8005e40:	697a      	ldr	r2, [r7, #20]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	697a      	ldr	r2, [r7, #20]
 8005e56:	430a      	orrs	r2, r1
 8005e58:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a95      	ldr	r2, [pc, #596]	; (80060b4 <UART_SetConfig+0x2cc>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d120      	bne.n	8005ea6 <UART_SetConfig+0xbe>
 8005e64:	4b94      	ldr	r3, [pc, #592]	; (80060b8 <UART_SetConfig+0x2d0>)
 8005e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e6a:	f003 0303 	and.w	r3, r3, #3
 8005e6e:	2b03      	cmp	r3, #3
 8005e70:	d816      	bhi.n	8005ea0 <UART_SetConfig+0xb8>
 8005e72:	a201      	add	r2, pc, #4	; (adr r2, 8005e78 <UART_SetConfig+0x90>)
 8005e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e78:	08005e89 	.word	0x08005e89
 8005e7c:	08005e95 	.word	0x08005e95
 8005e80:	08005e8f 	.word	0x08005e8f
 8005e84:	08005e9b 	.word	0x08005e9b
 8005e88:	2301      	movs	r3, #1
 8005e8a:	77fb      	strb	r3, [r7, #31]
 8005e8c:	e14f      	b.n	800612e <UART_SetConfig+0x346>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	77fb      	strb	r3, [r7, #31]
 8005e92:	e14c      	b.n	800612e <UART_SetConfig+0x346>
 8005e94:	2304      	movs	r3, #4
 8005e96:	77fb      	strb	r3, [r7, #31]
 8005e98:	e149      	b.n	800612e <UART_SetConfig+0x346>
 8005e9a:	2308      	movs	r3, #8
 8005e9c:	77fb      	strb	r3, [r7, #31]
 8005e9e:	e146      	b.n	800612e <UART_SetConfig+0x346>
 8005ea0:	2310      	movs	r3, #16
 8005ea2:	77fb      	strb	r3, [r7, #31]
 8005ea4:	e143      	b.n	800612e <UART_SetConfig+0x346>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a84      	ldr	r2, [pc, #528]	; (80060bc <UART_SetConfig+0x2d4>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d132      	bne.n	8005f16 <UART_SetConfig+0x12e>
 8005eb0:	4b81      	ldr	r3, [pc, #516]	; (80060b8 <UART_SetConfig+0x2d0>)
 8005eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eb6:	f003 030c 	and.w	r3, r3, #12
 8005eba:	2b0c      	cmp	r3, #12
 8005ebc:	d828      	bhi.n	8005f10 <UART_SetConfig+0x128>
 8005ebe:	a201      	add	r2, pc, #4	; (adr r2, 8005ec4 <UART_SetConfig+0xdc>)
 8005ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec4:	08005ef9 	.word	0x08005ef9
 8005ec8:	08005f11 	.word	0x08005f11
 8005ecc:	08005f11 	.word	0x08005f11
 8005ed0:	08005f11 	.word	0x08005f11
 8005ed4:	08005f05 	.word	0x08005f05
 8005ed8:	08005f11 	.word	0x08005f11
 8005edc:	08005f11 	.word	0x08005f11
 8005ee0:	08005f11 	.word	0x08005f11
 8005ee4:	08005eff 	.word	0x08005eff
 8005ee8:	08005f11 	.word	0x08005f11
 8005eec:	08005f11 	.word	0x08005f11
 8005ef0:	08005f11 	.word	0x08005f11
 8005ef4:	08005f0b 	.word	0x08005f0b
 8005ef8:	2300      	movs	r3, #0
 8005efa:	77fb      	strb	r3, [r7, #31]
 8005efc:	e117      	b.n	800612e <UART_SetConfig+0x346>
 8005efe:	2302      	movs	r3, #2
 8005f00:	77fb      	strb	r3, [r7, #31]
 8005f02:	e114      	b.n	800612e <UART_SetConfig+0x346>
 8005f04:	2304      	movs	r3, #4
 8005f06:	77fb      	strb	r3, [r7, #31]
 8005f08:	e111      	b.n	800612e <UART_SetConfig+0x346>
 8005f0a:	2308      	movs	r3, #8
 8005f0c:	77fb      	strb	r3, [r7, #31]
 8005f0e:	e10e      	b.n	800612e <UART_SetConfig+0x346>
 8005f10:	2310      	movs	r3, #16
 8005f12:	77fb      	strb	r3, [r7, #31]
 8005f14:	e10b      	b.n	800612e <UART_SetConfig+0x346>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a69      	ldr	r2, [pc, #420]	; (80060c0 <UART_SetConfig+0x2d8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d120      	bne.n	8005f62 <UART_SetConfig+0x17a>
 8005f20:	4b65      	ldr	r3, [pc, #404]	; (80060b8 <UART_SetConfig+0x2d0>)
 8005f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f26:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f2a:	2b30      	cmp	r3, #48	; 0x30
 8005f2c:	d013      	beq.n	8005f56 <UART_SetConfig+0x16e>
 8005f2e:	2b30      	cmp	r3, #48	; 0x30
 8005f30:	d814      	bhi.n	8005f5c <UART_SetConfig+0x174>
 8005f32:	2b20      	cmp	r3, #32
 8005f34:	d009      	beq.n	8005f4a <UART_SetConfig+0x162>
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	d810      	bhi.n	8005f5c <UART_SetConfig+0x174>
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d002      	beq.n	8005f44 <UART_SetConfig+0x15c>
 8005f3e:	2b10      	cmp	r3, #16
 8005f40:	d006      	beq.n	8005f50 <UART_SetConfig+0x168>
 8005f42:	e00b      	b.n	8005f5c <UART_SetConfig+0x174>
 8005f44:	2300      	movs	r3, #0
 8005f46:	77fb      	strb	r3, [r7, #31]
 8005f48:	e0f1      	b.n	800612e <UART_SetConfig+0x346>
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	77fb      	strb	r3, [r7, #31]
 8005f4e:	e0ee      	b.n	800612e <UART_SetConfig+0x346>
 8005f50:	2304      	movs	r3, #4
 8005f52:	77fb      	strb	r3, [r7, #31]
 8005f54:	e0eb      	b.n	800612e <UART_SetConfig+0x346>
 8005f56:	2308      	movs	r3, #8
 8005f58:	77fb      	strb	r3, [r7, #31]
 8005f5a:	e0e8      	b.n	800612e <UART_SetConfig+0x346>
 8005f5c:	2310      	movs	r3, #16
 8005f5e:	77fb      	strb	r3, [r7, #31]
 8005f60:	e0e5      	b.n	800612e <UART_SetConfig+0x346>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a57      	ldr	r2, [pc, #348]	; (80060c4 <UART_SetConfig+0x2dc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d120      	bne.n	8005fae <UART_SetConfig+0x1c6>
 8005f6c:	4b52      	ldr	r3, [pc, #328]	; (80060b8 <UART_SetConfig+0x2d0>)
 8005f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f72:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f76:	2bc0      	cmp	r3, #192	; 0xc0
 8005f78:	d013      	beq.n	8005fa2 <UART_SetConfig+0x1ba>
 8005f7a:	2bc0      	cmp	r3, #192	; 0xc0
 8005f7c:	d814      	bhi.n	8005fa8 <UART_SetConfig+0x1c0>
 8005f7e:	2b80      	cmp	r3, #128	; 0x80
 8005f80:	d009      	beq.n	8005f96 <UART_SetConfig+0x1ae>
 8005f82:	2b80      	cmp	r3, #128	; 0x80
 8005f84:	d810      	bhi.n	8005fa8 <UART_SetConfig+0x1c0>
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d002      	beq.n	8005f90 <UART_SetConfig+0x1a8>
 8005f8a:	2b40      	cmp	r3, #64	; 0x40
 8005f8c:	d006      	beq.n	8005f9c <UART_SetConfig+0x1b4>
 8005f8e:	e00b      	b.n	8005fa8 <UART_SetConfig+0x1c0>
 8005f90:	2300      	movs	r3, #0
 8005f92:	77fb      	strb	r3, [r7, #31]
 8005f94:	e0cb      	b.n	800612e <UART_SetConfig+0x346>
 8005f96:	2302      	movs	r3, #2
 8005f98:	77fb      	strb	r3, [r7, #31]
 8005f9a:	e0c8      	b.n	800612e <UART_SetConfig+0x346>
 8005f9c:	2304      	movs	r3, #4
 8005f9e:	77fb      	strb	r3, [r7, #31]
 8005fa0:	e0c5      	b.n	800612e <UART_SetConfig+0x346>
 8005fa2:	2308      	movs	r3, #8
 8005fa4:	77fb      	strb	r3, [r7, #31]
 8005fa6:	e0c2      	b.n	800612e <UART_SetConfig+0x346>
 8005fa8:	2310      	movs	r3, #16
 8005faa:	77fb      	strb	r3, [r7, #31]
 8005fac:	e0bf      	b.n	800612e <UART_SetConfig+0x346>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a45      	ldr	r2, [pc, #276]	; (80060c8 <UART_SetConfig+0x2e0>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d125      	bne.n	8006004 <UART_SetConfig+0x21c>
 8005fb8:	4b3f      	ldr	r3, [pc, #252]	; (80060b8 <UART_SetConfig+0x2d0>)
 8005fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fc6:	d017      	beq.n	8005ff8 <UART_SetConfig+0x210>
 8005fc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fcc:	d817      	bhi.n	8005ffe <UART_SetConfig+0x216>
 8005fce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fd2:	d00b      	beq.n	8005fec <UART_SetConfig+0x204>
 8005fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fd8:	d811      	bhi.n	8005ffe <UART_SetConfig+0x216>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <UART_SetConfig+0x1fe>
 8005fde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe2:	d006      	beq.n	8005ff2 <UART_SetConfig+0x20a>
 8005fe4:	e00b      	b.n	8005ffe <UART_SetConfig+0x216>
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	77fb      	strb	r3, [r7, #31]
 8005fea:	e0a0      	b.n	800612e <UART_SetConfig+0x346>
 8005fec:	2302      	movs	r3, #2
 8005fee:	77fb      	strb	r3, [r7, #31]
 8005ff0:	e09d      	b.n	800612e <UART_SetConfig+0x346>
 8005ff2:	2304      	movs	r3, #4
 8005ff4:	77fb      	strb	r3, [r7, #31]
 8005ff6:	e09a      	b.n	800612e <UART_SetConfig+0x346>
 8005ff8:	2308      	movs	r3, #8
 8005ffa:	77fb      	strb	r3, [r7, #31]
 8005ffc:	e097      	b.n	800612e <UART_SetConfig+0x346>
 8005ffe:	2310      	movs	r3, #16
 8006000:	77fb      	strb	r3, [r7, #31]
 8006002:	e094      	b.n	800612e <UART_SetConfig+0x346>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a30      	ldr	r2, [pc, #192]	; (80060cc <UART_SetConfig+0x2e4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d125      	bne.n	800605a <UART_SetConfig+0x272>
 800600e:	4b2a      	ldr	r3, [pc, #168]	; (80060b8 <UART_SetConfig+0x2d0>)
 8006010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006014:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006018:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800601c:	d017      	beq.n	800604e <UART_SetConfig+0x266>
 800601e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006022:	d817      	bhi.n	8006054 <UART_SetConfig+0x26c>
 8006024:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006028:	d00b      	beq.n	8006042 <UART_SetConfig+0x25a>
 800602a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800602e:	d811      	bhi.n	8006054 <UART_SetConfig+0x26c>
 8006030:	2b00      	cmp	r3, #0
 8006032:	d003      	beq.n	800603c <UART_SetConfig+0x254>
 8006034:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006038:	d006      	beq.n	8006048 <UART_SetConfig+0x260>
 800603a:	e00b      	b.n	8006054 <UART_SetConfig+0x26c>
 800603c:	2301      	movs	r3, #1
 800603e:	77fb      	strb	r3, [r7, #31]
 8006040:	e075      	b.n	800612e <UART_SetConfig+0x346>
 8006042:	2302      	movs	r3, #2
 8006044:	77fb      	strb	r3, [r7, #31]
 8006046:	e072      	b.n	800612e <UART_SetConfig+0x346>
 8006048:	2304      	movs	r3, #4
 800604a:	77fb      	strb	r3, [r7, #31]
 800604c:	e06f      	b.n	800612e <UART_SetConfig+0x346>
 800604e:	2308      	movs	r3, #8
 8006050:	77fb      	strb	r3, [r7, #31]
 8006052:	e06c      	b.n	800612e <UART_SetConfig+0x346>
 8006054:	2310      	movs	r3, #16
 8006056:	77fb      	strb	r3, [r7, #31]
 8006058:	e069      	b.n	800612e <UART_SetConfig+0x346>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a1c      	ldr	r2, [pc, #112]	; (80060d0 <UART_SetConfig+0x2e8>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d137      	bne.n	80060d4 <UART_SetConfig+0x2ec>
 8006064:	4b14      	ldr	r3, [pc, #80]	; (80060b8 <UART_SetConfig+0x2d0>)
 8006066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800606e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006072:	d017      	beq.n	80060a4 <UART_SetConfig+0x2bc>
 8006074:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006078:	d817      	bhi.n	80060aa <UART_SetConfig+0x2c2>
 800607a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800607e:	d00b      	beq.n	8006098 <UART_SetConfig+0x2b0>
 8006080:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006084:	d811      	bhi.n	80060aa <UART_SetConfig+0x2c2>
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <UART_SetConfig+0x2aa>
 800608a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800608e:	d006      	beq.n	800609e <UART_SetConfig+0x2b6>
 8006090:	e00b      	b.n	80060aa <UART_SetConfig+0x2c2>
 8006092:	2300      	movs	r3, #0
 8006094:	77fb      	strb	r3, [r7, #31]
 8006096:	e04a      	b.n	800612e <UART_SetConfig+0x346>
 8006098:	2302      	movs	r3, #2
 800609a:	77fb      	strb	r3, [r7, #31]
 800609c:	e047      	b.n	800612e <UART_SetConfig+0x346>
 800609e:	2304      	movs	r3, #4
 80060a0:	77fb      	strb	r3, [r7, #31]
 80060a2:	e044      	b.n	800612e <UART_SetConfig+0x346>
 80060a4:	2308      	movs	r3, #8
 80060a6:	77fb      	strb	r3, [r7, #31]
 80060a8:	e041      	b.n	800612e <UART_SetConfig+0x346>
 80060aa:	2310      	movs	r3, #16
 80060ac:	77fb      	strb	r3, [r7, #31]
 80060ae:	e03e      	b.n	800612e <UART_SetConfig+0x346>
 80060b0:	efff69f3 	.word	0xefff69f3
 80060b4:	40011000 	.word	0x40011000
 80060b8:	40023800 	.word	0x40023800
 80060bc:	40004400 	.word	0x40004400
 80060c0:	40004800 	.word	0x40004800
 80060c4:	40004c00 	.word	0x40004c00
 80060c8:	40005000 	.word	0x40005000
 80060cc:	40011400 	.word	0x40011400
 80060d0:	40007800 	.word	0x40007800
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a71      	ldr	r2, [pc, #452]	; (80062a0 <UART_SetConfig+0x4b8>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d125      	bne.n	800612a <UART_SetConfig+0x342>
 80060de:	4b71      	ldr	r3, [pc, #452]	; (80062a4 <UART_SetConfig+0x4bc>)
 80060e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80060e8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80060ec:	d017      	beq.n	800611e <UART_SetConfig+0x336>
 80060ee:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80060f2:	d817      	bhi.n	8006124 <UART_SetConfig+0x33c>
 80060f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060f8:	d00b      	beq.n	8006112 <UART_SetConfig+0x32a>
 80060fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060fe:	d811      	bhi.n	8006124 <UART_SetConfig+0x33c>
 8006100:	2b00      	cmp	r3, #0
 8006102:	d003      	beq.n	800610c <UART_SetConfig+0x324>
 8006104:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006108:	d006      	beq.n	8006118 <UART_SetConfig+0x330>
 800610a:	e00b      	b.n	8006124 <UART_SetConfig+0x33c>
 800610c:	2300      	movs	r3, #0
 800610e:	77fb      	strb	r3, [r7, #31]
 8006110:	e00d      	b.n	800612e <UART_SetConfig+0x346>
 8006112:	2302      	movs	r3, #2
 8006114:	77fb      	strb	r3, [r7, #31]
 8006116:	e00a      	b.n	800612e <UART_SetConfig+0x346>
 8006118:	2304      	movs	r3, #4
 800611a:	77fb      	strb	r3, [r7, #31]
 800611c:	e007      	b.n	800612e <UART_SetConfig+0x346>
 800611e:	2308      	movs	r3, #8
 8006120:	77fb      	strb	r3, [r7, #31]
 8006122:	e004      	b.n	800612e <UART_SetConfig+0x346>
 8006124:	2310      	movs	r3, #16
 8006126:	77fb      	strb	r3, [r7, #31]
 8006128:	e001      	b.n	800612e <UART_SetConfig+0x346>
 800612a:	2310      	movs	r3, #16
 800612c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006136:	d15a      	bne.n	80061ee <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8006138:	7ffb      	ldrb	r3, [r7, #31]
 800613a:	2b08      	cmp	r3, #8
 800613c:	d827      	bhi.n	800618e <UART_SetConfig+0x3a6>
 800613e:	a201      	add	r2, pc, #4	; (adr r2, 8006144 <UART_SetConfig+0x35c>)
 8006140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006144:	08006169 	.word	0x08006169
 8006148:	08006171 	.word	0x08006171
 800614c:	08006179 	.word	0x08006179
 8006150:	0800618f 	.word	0x0800618f
 8006154:	0800617f 	.word	0x0800617f
 8006158:	0800618f 	.word	0x0800618f
 800615c:	0800618f 	.word	0x0800618f
 8006160:	0800618f 	.word	0x0800618f
 8006164:	08006187 	.word	0x08006187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006168:	f7fe fda8 	bl	8004cbc <HAL_RCC_GetPCLK1Freq>
 800616c:	61b8      	str	r0, [r7, #24]
        break;
 800616e:	e013      	b.n	8006198 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006170:	f7fe fdb8 	bl	8004ce4 <HAL_RCC_GetPCLK2Freq>
 8006174:	61b8      	str	r0, [r7, #24]
        break;
 8006176:	e00f      	b.n	8006198 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006178:	4b4b      	ldr	r3, [pc, #300]	; (80062a8 <UART_SetConfig+0x4c0>)
 800617a:	61bb      	str	r3, [r7, #24]
        break;
 800617c:	e00c      	b.n	8006198 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800617e:	f7fe fcdb 	bl	8004b38 <HAL_RCC_GetSysClockFreq>
 8006182:	61b8      	str	r0, [r7, #24]
        break;
 8006184:	e008      	b.n	8006198 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006186:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800618a:	61bb      	str	r3, [r7, #24]
        break;
 800618c:	e004      	b.n	8006198 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800618e:	2300      	movs	r3, #0
 8006190:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	77bb      	strb	r3, [r7, #30]
        break;
 8006196:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006198:	69bb      	ldr	r3, [r7, #24]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d074      	beq.n	8006288 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	005a      	lsls	r2, r3, #1
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	085b      	lsrs	r3, r3, #1
 80061a8:	441a      	add	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	2b0f      	cmp	r3, #15
 80061b8:	d916      	bls.n	80061e8 <UART_SetConfig+0x400>
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061c0:	d212      	bcs.n	80061e8 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	f023 030f 	bic.w	r3, r3, #15
 80061ca:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	085b      	lsrs	r3, r3, #1
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	b29a      	uxth	r2, r3
 80061d8:	89fb      	ldrh	r3, [r7, #14]
 80061da:	4313      	orrs	r3, r2
 80061dc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	89fa      	ldrh	r2, [r7, #14]
 80061e4:	60da      	str	r2, [r3, #12]
 80061e6:	e04f      	b.n	8006288 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	77bb      	strb	r3, [r7, #30]
 80061ec:	e04c      	b.n	8006288 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061ee:	7ffb      	ldrb	r3, [r7, #31]
 80061f0:	2b08      	cmp	r3, #8
 80061f2:	d828      	bhi.n	8006246 <UART_SetConfig+0x45e>
 80061f4:	a201      	add	r2, pc, #4	; (adr r2, 80061fc <UART_SetConfig+0x414>)
 80061f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061fa:	bf00      	nop
 80061fc:	08006221 	.word	0x08006221
 8006200:	08006229 	.word	0x08006229
 8006204:	08006231 	.word	0x08006231
 8006208:	08006247 	.word	0x08006247
 800620c:	08006237 	.word	0x08006237
 8006210:	08006247 	.word	0x08006247
 8006214:	08006247 	.word	0x08006247
 8006218:	08006247 	.word	0x08006247
 800621c:	0800623f 	.word	0x0800623f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006220:	f7fe fd4c 	bl	8004cbc <HAL_RCC_GetPCLK1Freq>
 8006224:	61b8      	str	r0, [r7, #24]
        break;
 8006226:	e013      	b.n	8006250 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006228:	f7fe fd5c 	bl	8004ce4 <HAL_RCC_GetPCLK2Freq>
 800622c:	61b8      	str	r0, [r7, #24]
        break;
 800622e:	e00f      	b.n	8006250 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006230:	4b1d      	ldr	r3, [pc, #116]	; (80062a8 <UART_SetConfig+0x4c0>)
 8006232:	61bb      	str	r3, [r7, #24]
        break;
 8006234:	e00c      	b.n	8006250 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006236:	f7fe fc7f 	bl	8004b38 <HAL_RCC_GetSysClockFreq>
 800623a:	61b8      	str	r0, [r7, #24]
        break;
 800623c:	e008      	b.n	8006250 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800623e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006242:	61bb      	str	r3, [r7, #24]
        break;
 8006244:	e004      	b.n	8006250 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8006246:	2300      	movs	r3, #0
 8006248:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	77bb      	strb	r3, [r7, #30]
        break;
 800624e:	bf00      	nop
    }

    if (pclk != 0U)
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d018      	beq.n	8006288 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	085a      	lsrs	r2, r3, #1
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	441a      	add	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	fbb2 f3f3 	udiv	r3, r2, r3
 8006268:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	2b0f      	cmp	r3, #15
 800626e:	d909      	bls.n	8006284 <UART_SetConfig+0x49c>
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006276:	d205      	bcs.n	8006284 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	b29a      	uxth	r2, r3
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	60da      	str	r2, [r3, #12]
 8006282:	e001      	b.n	8006288 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006294:	7fbb      	ldrb	r3, [r7, #30]
}
 8006296:	4618      	mov	r0, r3
 8006298:	3720      	adds	r7, #32
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}
 800629e:	bf00      	nop
 80062a0:	40007c00 	.word	0x40007c00
 80062a4:	40023800 	.word	0x40023800
 80062a8:	00f42400 	.word	0x00f42400

080062ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00a      	beq.n	80062d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fc:	f003 0304 	and.w	r3, r3, #4
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00a      	beq.n	800631a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631e:	f003 0308 	and.w	r3, r3, #8
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	430a      	orrs	r2, r1
 800633a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006340:	f003 0310 	and.w	r3, r3, #16
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00a      	beq.n	800635e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	430a      	orrs	r2, r1
 800635c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006362:	f003 0320 	and.w	r3, r3, #32
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	430a      	orrs	r2, r1
 800637e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d01a      	beq.n	80063c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063aa:	d10a      	bne.n	80063c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	430a      	orrs	r2, r1
 80063c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00a      	beq.n	80063e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	430a      	orrs	r2, r1
 80063e2:	605a      	str	r2, [r3, #4]
  }
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006400:	f7fc f9ac 	bl	800275c <HAL_GetTick>
 8006404:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0308 	and.w	r3, r3, #8
 8006410:	2b08      	cmp	r3, #8
 8006412:	d10e      	bne.n	8006432 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006414:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f82d 	bl	8006482 <UART_WaitOnFlagUntilTimeout>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d001      	beq.n	8006432 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e023      	b.n	800647a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0304 	and.w	r3, r3, #4
 800643c:	2b04      	cmp	r3, #4
 800643e:	d10e      	bne.n	800645e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006440:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2200      	movs	r2, #0
 800644a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 f817 	bl	8006482 <UART_WaitOnFlagUntilTimeout>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800645a:	2303      	movs	r3, #3
 800645c:	e00d      	b.n	800647a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2220      	movs	r2, #32
 8006462:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2220      	movs	r2, #32
 8006468:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006478:	2300      	movs	r3, #0
}
 800647a:	4618      	mov	r0, r3
 800647c:	3710      	adds	r7, #16
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b09c      	sub	sp, #112	; 0x70
 8006486:	af00      	add	r7, sp, #0
 8006488:	60f8      	str	r0, [r7, #12]
 800648a:	60b9      	str	r1, [r7, #8]
 800648c:	603b      	str	r3, [r7, #0]
 800648e:	4613      	mov	r3, r2
 8006490:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006492:	e0a5      	b.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006494:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649a:	f000 80a1 	beq.w	80065e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800649e:	f7fc f95d 	bl	800275c <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80064aa:	429a      	cmp	r2, r3
 80064ac:	d302      	bcc.n	80064b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80064ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d13e      	bne.n	8006532 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80064c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064c8:	667b      	str	r3, [r7, #100]	; 0x64
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80064d4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80064d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80064da:	e841 2300 	strex	r3, r2, [r1]
 80064de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80064e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1e6      	bne.n	80064b4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	3308      	adds	r3, #8
 80064ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064f0:	e853 3f00 	ldrex	r3, [r3]
 80064f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064f8:	f023 0301 	bic.w	r3, r3, #1
 80064fc:	663b      	str	r3, [r7, #96]	; 0x60
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	3308      	adds	r3, #8
 8006504:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006506:	64ba      	str	r2, [r7, #72]	; 0x48
 8006508:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800650c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800650e:	e841 2300 	strex	r3, r2, [r1]
 8006512:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1e5      	bne.n	80064e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2220      	movs	r2, #32
 800651e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2220      	movs	r2, #32
 8006524:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e067      	b.n	8006602 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f003 0304 	and.w	r3, r3, #4
 800653c:	2b00      	cmp	r3, #0
 800653e:	d04f      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	69db      	ldr	r3, [r3, #28]
 8006546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800654a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800654e:	d147      	bne.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006558:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006562:	e853 3f00 	ldrex	r3, [r3]
 8006566:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800656e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	461a      	mov	r2, r3
 8006576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006578:	637b      	str	r3, [r7, #52]	; 0x34
 800657a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800657e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006580:	e841 2300 	strex	r3, r2, [r1]
 8006584:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1e6      	bne.n	800655a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	3308      	adds	r3, #8
 8006592:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	e853 3f00 	ldrex	r3, [r3]
 800659a:	613b      	str	r3, [r7, #16]
   return(result);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	f023 0301 	bic.w	r3, r3, #1
 80065a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	3308      	adds	r3, #8
 80065aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80065ac:	623a      	str	r2, [r7, #32]
 80065ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b0:	69f9      	ldr	r1, [r7, #28]
 80065b2:	6a3a      	ldr	r2, [r7, #32]
 80065b4:	e841 2300 	strex	r3, r2, [r1]
 80065b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1e5      	bne.n	800658c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2220      	movs	r2, #32
 80065c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2220      	movs	r2, #32
 80065ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2220      	movs	r2, #32
 80065d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e010      	b.n	8006602 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	69da      	ldr	r2, [r3, #28]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	4013      	ands	r3, r2
 80065ea:	68ba      	ldr	r2, [r7, #8]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	bf0c      	ite	eq
 80065f0:	2301      	moveq	r3, #1
 80065f2:	2300      	movne	r3, #0
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	461a      	mov	r2, r3
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	f43f af4a 	beq.w	8006494 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3770      	adds	r7, #112	; 0x70
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <__libc_init_array>:
 800660c:	b570      	push	{r4, r5, r6, lr}
 800660e:	4d0d      	ldr	r5, [pc, #52]	; (8006644 <__libc_init_array+0x38>)
 8006610:	4c0d      	ldr	r4, [pc, #52]	; (8006648 <__libc_init_array+0x3c>)
 8006612:	1b64      	subs	r4, r4, r5
 8006614:	10a4      	asrs	r4, r4, #2
 8006616:	2600      	movs	r6, #0
 8006618:	42a6      	cmp	r6, r4
 800661a:	d109      	bne.n	8006630 <__libc_init_array+0x24>
 800661c:	4d0b      	ldr	r5, [pc, #44]	; (800664c <__libc_init_array+0x40>)
 800661e:	4c0c      	ldr	r4, [pc, #48]	; (8006650 <__libc_init_array+0x44>)
 8006620:	f000 f864 	bl	80066ec <_init>
 8006624:	1b64      	subs	r4, r4, r5
 8006626:	10a4      	asrs	r4, r4, #2
 8006628:	2600      	movs	r6, #0
 800662a:	42a6      	cmp	r6, r4
 800662c:	d105      	bne.n	800663a <__libc_init_array+0x2e>
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	f855 3b04 	ldr.w	r3, [r5], #4
 8006634:	4798      	blx	r3
 8006636:	3601      	adds	r6, #1
 8006638:	e7ee      	b.n	8006618 <__libc_init_array+0xc>
 800663a:	f855 3b04 	ldr.w	r3, [r5], #4
 800663e:	4798      	blx	r3
 8006640:	3601      	adds	r6, #1
 8006642:	e7f2      	b.n	800662a <__libc_init_array+0x1e>
 8006644:	08006d74 	.word	0x08006d74
 8006648:	08006d74 	.word	0x08006d74
 800664c:	08006d74 	.word	0x08006d74
 8006650:	08006d78 	.word	0x08006d78

08006654 <memset>:
 8006654:	4402      	add	r2, r0
 8006656:	4603      	mov	r3, r0
 8006658:	4293      	cmp	r3, r2
 800665a:	d100      	bne.n	800665e <memset+0xa>
 800665c:	4770      	bx	lr
 800665e:	f803 1b01 	strb.w	r1, [r3], #1
 8006662:	e7f9      	b.n	8006658 <memset+0x4>

08006664 <__utoa>:
 8006664:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006666:	4c1f      	ldr	r4, [pc, #124]	; (80066e4 <__utoa+0x80>)
 8006668:	b08b      	sub	sp, #44	; 0x2c
 800666a:	4605      	mov	r5, r0
 800666c:	460b      	mov	r3, r1
 800666e:	466e      	mov	r6, sp
 8006670:	f104 0c20 	add.w	ip, r4, #32
 8006674:	6820      	ldr	r0, [r4, #0]
 8006676:	6861      	ldr	r1, [r4, #4]
 8006678:	4637      	mov	r7, r6
 800667a:	c703      	stmia	r7!, {r0, r1}
 800667c:	3408      	adds	r4, #8
 800667e:	4564      	cmp	r4, ip
 8006680:	463e      	mov	r6, r7
 8006682:	d1f7      	bne.n	8006674 <__utoa+0x10>
 8006684:	7921      	ldrb	r1, [r4, #4]
 8006686:	7139      	strb	r1, [r7, #4]
 8006688:	1e91      	subs	r1, r2, #2
 800668a:	6820      	ldr	r0, [r4, #0]
 800668c:	6038      	str	r0, [r7, #0]
 800668e:	2922      	cmp	r1, #34	; 0x22
 8006690:	f04f 0100 	mov.w	r1, #0
 8006694:	d904      	bls.n	80066a0 <__utoa+0x3c>
 8006696:	7019      	strb	r1, [r3, #0]
 8006698:	460b      	mov	r3, r1
 800669a:	4618      	mov	r0, r3
 800669c:	b00b      	add	sp, #44	; 0x2c
 800669e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a0:	1e58      	subs	r0, r3, #1
 80066a2:	4684      	mov	ip, r0
 80066a4:	fbb5 f7f2 	udiv	r7, r5, r2
 80066a8:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 80066ac:	fb02 5617 	mls	r6, r2, r7, r5
 80066b0:	4476      	add	r6, lr
 80066b2:	460c      	mov	r4, r1
 80066b4:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80066b8:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80066bc:	462e      	mov	r6, r5
 80066be:	42b2      	cmp	r2, r6
 80066c0:	f101 0101 	add.w	r1, r1, #1
 80066c4:	463d      	mov	r5, r7
 80066c6:	d9ed      	bls.n	80066a4 <__utoa+0x40>
 80066c8:	2200      	movs	r2, #0
 80066ca:	545a      	strb	r2, [r3, r1]
 80066cc:	1919      	adds	r1, r3, r4
 80066ce:	1aa5      	subs	r5, r4, r2
 80066d0:	42aa      	cmp	r2, r5
 80066d2:	dae2      	bge.n	800669a <__utoa+0x36>
 80066d4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80066d8:	780e      	ldrb	r6, [r1, #0]
 80066da:	7006      	strb	r6, [r0, #0]
 80066dc:	3201      	adds	r2, #1
 80066de:	f801 5901 	strb.w	r5, [r1], #-1
 80066e2:	e7f4      	b.n	80066ce <__utoa+0x6a>
 80066e4:	08006d44 	.word	0x08006d44

080066e8 <utoa>:
 80066e8:	f7ff bfbc 	b.w	8006664 <__utoa>

080066ec <_init>:
 80066ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ee:	bf00      	nop
 80066f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066f2:	bc08      	pop	{r3}
 80066f4:	469e      	mov	lr, r3
 80066f6:	4770      	bx	lr

080066f8 <_fini>:
 80066f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066fa:	bf00      	nop
 80066fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066fe:	bc08      	pop	{r3}
 8006700:	469e      	mov	lr, r3
 8006702:	4770      	bx	lr
