Timing Analyzer report for uk101
Mon Sep 02 21:09:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   5.3%      ;
;     Processor 4            ;   3.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.047   ; 25.61 MHz ; 0.000 ; 19.523  ; 50.00      ; 41        ; 21          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 34.68 MHz ; 34.68 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 92.75 MHz ; 92.75 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 130.5 MHz ; 130.5 MHz       ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -7.156 ; -7.156        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.824 ; -1.646        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 5.216  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.362 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.435 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.743 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 16.747 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.645 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.003 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.383 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.698   ; 0.000         ;
; clk                                             ; 9.858   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.220  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.639 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -7.156 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 8.034      ;
; -7.103 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 7.980      ;
; -7.084 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 7.962      ;
; -6.981 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 7.859      ;
; -6.746 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 7.623      ;
; -6.710 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 7.588      ;
; -2.855 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 3.732      ;
; -2.536 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 3.413      ;
; 28.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.092     ; 10.691     ;
; 28.506 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.092     ; 10.450     ;
; 28.749 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.404      ; 10.703     ;
; 28.755 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.405      ; 10.698     ;
; 29.115 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.404      ; 10.337     ;
; 29.117 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.404      ; 10.335     ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.062      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 32.978 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 5.492      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.325 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 5.643      ;
; 33.382 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.396      ; 6.062      ;
; 33.382 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.396      ; 6.062      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 5.073      ;
; 33.455 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.101     ; 5.492      ;
; 33.455 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.101     ; 5.492      ;
; 33.982 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 4.489      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.120 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.578     ; 4.350      ;
; 34.230 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.080     ; 4.738      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.494 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.577     ; 3.977      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.375      ;
; 34.597 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.101     ; 4.350      ;
; 34.597 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.101     ; 4.350      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.675 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.292      ;
; 34.680 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.287      ;
; 34.680 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.287      ;
; 34.680 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.287      ;
; 34.680 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.287      ;
; 34.680 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.287      ;
; 34.680 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 4.287      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.824 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.058      ;
; -0.823 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.056      ;
; -0.822 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.234      ; 2.057      ;
; -0.821 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.055      ;
; -0.809 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 2.045      ;
; -0.806 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.234      ; 2.041      ;
; -0.803 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.037      ;
; -0.800 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 2.033      ;
; -0.797 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.234      ; 2.032      ;
; -0.790 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 2.026      ;
; -0.783 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 2.019      ;
; -0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.014      ;
; -0.773 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.007      ;
; -0.771 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 2.007      ;
; -0.758 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.991      ;
; -0.756 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.989      ;
; -0.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 1.987      ;
; -0.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.235      ; 1.978      ;
; -0.740 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.232      ; 1.973      ;
; -0.733 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.234      ; 1.968      ;
; -0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.961      ;
; -0.718 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.234      ; 1.953      ;
; 8.428  ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.397     ;
; 8.516  ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.309     ;
; 8.558  ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.267     ;
; 8.572  ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.253     ;
; 8.738  ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.087     ;
; 8.758  ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.067     ;
; 8.794  ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 11.031     ;
; 8.852  ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.983     ;
; 8.969  ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 10.865     ;
; 8.984  ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.851     ;
; 9.000  ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.835     ;
; 9.024  ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.811     ;
; 9.061  ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 10.773     ;
; 9.120  ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.715     ;
; 9.123  ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.712     ;
; 9.143  ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.692     ;
; 9.275  ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.560     ;
; 9.314  ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.521     ;
; 9.403  ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.432     ;
; 9.833  ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 10.002     ;
; 9.872  ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.962      ;
; 10.137 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.170     ; 9.694      ;
; 10.476 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.803      ;
; 10.479 ; T65:CPU|PC[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.355      ;
; 10.548 ; T65:CPU|DL[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.166     ; 9.287      ;
; 10.566 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.713      ;
; 10.608 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.671      ;
; 10.622 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.657      ;
; 10.729 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.554      ;
; 10.752 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.530      ;
; 10.786 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.493      ;
; 10.808 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.471      ;
; 10.819 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.464      ;
; 10.842 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.440      ;
; 10.844 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.231      ; 9.435      ;
; 10.849 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.433      ;
; 10.861 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.422      ;
; 10.875 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.408      ;
; 10.884 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.398      ;
; 10.898 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.384      ;
; 10.939 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.343      ;
; 10.981 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.301      ;
; 10.995 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.287      ;
; 11.009 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.232      ; 9.271      ;
; 11.010 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.272      ;
; 11.013 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.268      ;
; 11.024 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.245      ;
; 11.039 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.244      ;
; 11.061 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.222      ;
; 11.062 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.220      ;
; 11.084 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.198      ;
; 11.097 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.235      ; 9.186      ;
; 11.097 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.232      ; 9.183      ;
; 11.098 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.184      ;
; 11.101 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.180      ;
; 11.114 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.155      ;
; 11.120 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.162      ;
; 11.139 ; T65:CPU|IR[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.232      ; 9.141      ;
; 11.140 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.142      ;
; 11.142 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.139      ;
; 11.143 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.138      ;
; 11.153 ; T65:CPU|IR[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.232      ; 9.127      ;
; 11.154 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.128      ;
; 11.156 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.113      ;
; 11.157 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.124      ;
; 11.159 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.128      ;
; 11.159 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.123      ;
; 11.169 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.113      ;
; 11.170 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.221      ; 9.099      ;
; 11.181 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.101      ;
; 11.215 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.067      ;
; 11.217 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.065      ;
; 11.232 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.049      ;
; 11.249 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.239      ; 9.038      ;
; 11.258 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.238      ; 9.028      ;
; 11.259 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.234      ; 9.023      ;
; 11.274 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 9.007      ;
; 11.288 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.233      ; 8.993      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.216 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 14.185     ;
; 5.325 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 14.097     ;
; 5.334 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 14.086     ;
; 5.418 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.580     ; 14.003     ;
; 5.457 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 13.945     ;
; 5.516 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 13.886     ;
; 5.624 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.786     ;
; 5.635 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.787     ;
; 5.659 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.763     ;
; 5.670 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 13.749     ;
; 5.689 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.580     ; 13.732     ;
; 5.698 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 13.721     ;
; 5.718 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.704     ;
; 5.856 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 13.559     ;
; 5.910 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 13.491     ;
; 5.934 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.476     ;
; 5.980 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 13.435     ;
; 5.988 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 13.421     ;
; 6.008 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.414     ;
; 6.034 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.583     ; 13.384     ;
; 6.035 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.387     ;
; 6.047 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 13.372     ;
; 6.053 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 13.361     ;
; 6.058 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 13.362     ;
; 6.074 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 13.328     ;
; 6.123 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 13.278     ;
; 6.198 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 13.204     ;
; 6.214 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.581     ; 13.206     ;
; 6.247 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 13.154     ;
; 6.259 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 13.163     ;
; 6.271 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 13.130     ;
; 6.274 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.601     ; 13.126     ;
; 6.287 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 13.114     ;
; 6.307 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.103     ;
; 6.320 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.601     ; 13.080     ;
; 6.334 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 13.076     ;
; 6.335 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.603     ; 13.063     ;
; 6.343 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 13.058     ;
; 6.353 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 13.062     ;
; 6.380 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 13.039     ;
; 6.420 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 12.999     ;
; 6.515 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 12.894     ;
; 6.544 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.878     ;
; 6.558 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.852     ;
; 6.566 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 12.849     ;
; 6.571 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.831     ;
; 6.584 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.818     ;
; 6.604 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 12.811     ;
; 6.620 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 12.781     ;
; 6.620 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 12.781     ;
; 6.629 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.793     ;
; 6.643 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.759     ;
; 6.660 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 12.741     ;
; 6.699 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.604     ; 12.698     ;
; 6.720 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.682     ;
; 6.732 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.597     ; 12.672     ;
; 6.843 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.567     ;
; 6.844 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.558     ;
; 6.856 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.597     ; 12.548     ;
; 6.882 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.532     ;
; 6.917 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 12.484     ;
; 6.929 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.598     ; 12.474     ;
; 7.006 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.408     ;
; 7.009 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.579     ; 12.413     ;
; 7.059 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.603     ; 12.339     ;
; 7.079 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.588     ; 12.334     ;
; 7.127 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 12.322     ;
; 7.174 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.582     ; 12.245     ;
; 7.215 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.603     ; 12.183     ;
; 7.217 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.185     ;
; 7.217 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 12.185     ;
; 7.229 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.597     ; 12.175     ;
; 7.266 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 12.135     ;
; 7.379 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 12.035     ;
; 7.404 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.591     ; 12.006     ;
; 7.414 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.600     ; 11.987     ;
; 7.417 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 12.031     ;
; 7.430 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 11.972     ;
; 7.437 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 12.012     ;
; 7.442 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.597     ; 11.962     ;
; 7.443 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 12.371     ;
; 7.444 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 12.370     ;
; 7.468 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.599     ; 11.934     ;
; 7.480 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.597     ; 11.924     ;
; 7.491 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.957     ;
; 7.508 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.907     ;
; 7.592 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 11.822     ;
; 7.607 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 11.842     ;
; 7.629 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a9~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.586     ; 11.786     ;
; 7.630 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 11.784     ;
; 7.724 ; UK101keyboard:u9|keys[2][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 12.088     ;
; 7.731 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 11.718     ;
; 7.744 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.554     ; 11.703     ;
; 7.748 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[3]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.553     ; 11.700     ;
; 7.754 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 12.060     ;
; 7.761 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.552     ; 11.688     ;
; 7.762 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.187     ; 12.052     ;
; 7.774 ; UK101keyboard:u9|keys[2][3]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.188     ; 12.039     ;
; 7.775 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.541     ; 11.685     ;
; 7.781 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.554     ; 11.666     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.362 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.995      ; 3.569      ;
; 0.453 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.086      ; 3.777      ;
; 0.465 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.673 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.997      ; 3.882      ;
; 0.694 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.987      ; 3.893      ;
; 0.694 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.987      ; 3.893      ;
; 0.694 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.987      ; 3.893      ;
; 0.704 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.999      ;
; 0.717 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.996      ; 3.925      ;
; 0.816 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.057      ; 3.873      ;
; 0.821 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.996      ; 4.029      ;
; 0.852 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.053      ; 3.905      ;
; 0.859 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.152      ;
; 0.884 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.177      ;
; 0.890 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.992      ; 4.094      ;
; 0.912 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.996      ; 4.120      ;
; 0.920 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.212      ;
; 0.920 ; T65:CPU|Y[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.057      ; 3.977      ;
; 0.925 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.122      ; 4.279      ;
; 0.982 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.128      ; 4.342      ;
; 0.996 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.289      ;
; 1.006 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.299      ;
; 1.017 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.051      ; 4.068      ;
; 1.032 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 4.387      ;
; 1.036 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 4.391      ;
; 1.038 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.331      ;
; 1.043 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.992      ; 4.247      ;
; 1.053 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.346      ;
; 1.062 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.997      ; 4.271      ;
; 1.077 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.122      ; 4.431      ;
; 1.078 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.727      ;
; 1.085 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.378      ;
; 1.090 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.998      ; 4.300      ;
; 1.145 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.438      ;
; 1.156 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 4.511      ;
; 1.160 ; T65:CPU|X[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.043      ; 4.203      ;
; 1.166 ; T65:CPU|PC[13]                     ; T65:CPU|PC[13]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.459      ;
; 1.166 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.459      ;
; 1.183 ; T65:CPU|BAL[1]                     ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.476      ;
; 1.188 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 4.528      ;
; 1.193 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 4.533      ;
; 1.199 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.491      ;
; 1.248 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.108      ; 4.588      ;
; 1.249 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.543      ;
; 1.260 ; T65:CPU|Y[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.998      ; 4.470      ;
; 1.270 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.563      ;
; 1.271 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.458      ; 5.003      ;
; 1.272 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.921      ;
; 1.273 ; T65:CPU|Y[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.566      ;
; 1.278 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.998      ; 4.488      ;
; 1.279 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.992      ; 4.483      ;
; 1.285 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.117      ; 4.634      ;
; 1.286 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.579      ;
; 1.293 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.117      ; 4.642      ;
; 1.296 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.589      ;
; 1.298 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.591      ;
; 1.308 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.123      ; 4.663      ;
; 1.309 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.122      ; 4.663      ;
; 1.314 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.008      ; 4.534      ;
; 1.314 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.690      ;
; 1.316 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.692      ;
; 1.317 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.693      ;
; 1.318 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.694      ;
; 1.319 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.695      ;
; 1.321 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.697      ;
; 1.326 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.619      ;
; 1.334 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.458      ; 5.066      ;
; 1.335 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.629      ;
; 1.336 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.629      ;
; 1.340 ; T65:CPU|Y[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.633      ;
; 1.345 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.639      ;
; 1.347 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.640      ;
; 1.347 ; T65:CPU|P[6]                       ; T65:CPU|P[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.640      ;
; 1.353 ; T65:CPU|X[5]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.646      ;
; 1.353 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.117      ; 4.702      ;
; 1.354 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.647      ;
; 1.354 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.458      ; 5.086      ;
; 1.355 ; T65:CPU|BusA_r[6]                  ; T65:CPU|Y[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.646      ;
; 1.364 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.658      ;
; 1.368 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.661      ;
; 1.377 ; T65:CPU|P[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.059      ; 4.436      ;
; 1.378 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.053      ; 4.431      ;
; 1.380 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.050      ; 4.430      ;
; 1.380 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.144      ; 4.756      ;
; 1.382 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.047      ; 4.429      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.435 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.746      ;
; 0.439 ; bufferedUART:UART|rxInPointer[1]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.167      ;
; 0.452 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.489 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.800      ;
; 0.492 ; bufferedUART:UART|rxInPointer[2]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.220      ;
; 0.501 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.229      ;
; 0.501 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.516 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.812      ;
; 0.524 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.818      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxState.stopBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; bufferedUART:UART|rxInPointer[0]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.474      ; 1.256      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.821      ;
; 0.625 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.919      ;
; 0.635 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.928      ;
; 0.641 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.935      ;
; 0.648 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.942      ;
; 0.649 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.943      ;
; 0.681 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.347      ; 5.302      ;
; 0.683 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.423      ;
; 0.688 ; serialClkCount[15]                              ; serialClkCount[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.982      ;
; 0.715 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.486      ; 1.455      ;
; 0.716 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.009      ;
; 0.724 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; bufferedUART:UART|txState.dataBit               ; bufferedUART:UART|txState.stopBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.019      ;
; 0.726 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.020      ;
; 0.729 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|rxBuffer~16                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.023      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.743 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.056      ;
; 0.762 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.080      ;
; 0.770 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.787 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.788 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.798 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.952 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.245      ;
; 1.105 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.418      ;
; 1.117 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.141 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.158 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.168 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.461      ;
; 1.248 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.298 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.299 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.307 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.308 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.601      ;
; 1.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.667      ;
; 1.388 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.396 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.398 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.406 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.406 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.699      ;
; 1.412 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.705      ;
; 1.413 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
; 1.421 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.714      ;
; 1.422 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.715      ;
; 1.429 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.722      ;
; 1.439 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.732      ;
; 1.447 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.740      ;
; 1.536 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.537 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.830      ;
; 1.538 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.831      ;
; 1.545 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.545 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.838      ;
; 1.546 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.839      ;
; 1.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.586      ; 2.347      ;
; 1.552 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.845      ;
; 1.553 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.846      ;
; 1.555 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.848      ;
; 1.594 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 1.410      ;
; 1.597 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.889      ;
; 1.611 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.396     ; 1.427      ;
; 1.652 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.955      ;
; 1.676 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.969      ;
; 1.686 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.979      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.747 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 3.192      ;
; 16.747 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 3.192      ;
; 16.747 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 3.192      ;
; 16.747 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 3.192      ;
; 16.747 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 3.192      ;
; 16.747 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.062     ; 3.192      ;
; 16.904 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.033      ;
; 16.904 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.033      ;
; 16.904 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.033      ;
; 16.904 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.033      ;
; 16.904 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 3.033      ;
; 16.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 3.032      ;
; 16.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 3.032      ;
; 16.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 3.032      ;
; 16.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 3.032      ;
; 16.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 3.032      ;
; 16.906 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 3.032      ;
; 17.075 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 2.861      ;
; 17.075 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 2.861      ;
; 17.075 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 2.861      ;
; 17.075 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 2.861      ;
; 17.075 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 2.861      ;
; 17.075 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 2.861      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
; 17.088 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.064     ; 2.849      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.645 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.617      ; 4.973      ;
; 17.783 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.652      ; 4.870      ;
; 17.783 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.652      ; 4.870      ;
; 17.783 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.652      ; 4.870      ;
; 17.783 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.652      ; 4.870      ;
; 17.783 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.652      ; 4.870      ;
; 17.783 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.652      ; 4.870      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.003 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.163      ; 4.398      ;
; 1.003 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.163      ; 4.398      ;
; 1.003 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.163      ; 4.398      ;
; 1.003 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.163      ; 4.398      ;
; 1.003 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.163      ; 4.398      ;
; 1.003 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.163      ; 4.398      ;
; 1.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.127      ; 4.497      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.383 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.694      ;
; 2.390 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.700      ;
; 2.390 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.700      ;
; 2.390 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.700      ;
; 2.390 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.700      ;
; 2.390 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.700      ;
; 2.390 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 2.700      ;
; 2.511 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.822      ;
; 2.511 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.822      ;
; 2.511 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.822      ;
; 2.511 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.822      ;
; 2.511 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 2.822      ;
; 2.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.840      ;
; 2.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.840      ;
; 2.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.840      ;
; 2.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.840      ;
; 2.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.840      ;
; 2.528 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 2.840      ;
; 2.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.998      ;
; 2.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.998      ;
; 2.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.998      ;
; 2.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.998      ;
; 2.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.998      ;
; 2.685 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 2.998      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 36.59 MHz  ; 36.59 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 98.14 MHz  ; 98.14 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 140.39 MHz ; 140.39 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.721 ; -6.721        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.767 ; -1.533        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.078  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.211 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.384 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.689 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 16.929 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.638 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.869 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 2.141 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.675   ; 0.000         ;
; clk                                             ; 9.855   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.196  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.543 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.721 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.026     ; 7.637      ;
; -6.600 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.027     ; 7.515      ;
; -6.539 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.026     ; 7.455      ;
; -6.507 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.026     ; 7.423      ;
; -6.251 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.027     ; 7.166      ;
; -6.185 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.026     ; 7.101      ;
; -2.592 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.027     ; 3.507      ;
; -2.295 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.027     ; 3.210      ;
; 28.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 10.113     ;
; 29.018 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.079     ; 9.952      ;
; 29.246 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.387      ; 10.190     ;
; 29.270 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.386      ; 10.165     ;
; 29.594 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.386      ; 9.841      ;
; 29.731 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.386      ; 9.704      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 5.689      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.357 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 5.154      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 5.269      ;
; 33.735 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.375      ; 5.689      ;
; 33.735 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.375      ; 5.689      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.734      ;
; 33.804 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.091     ; 5.154      ;
; 33.804 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.091     ; 5.154      ;
; 34.239 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 4.273      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.457 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.538     ; 4.054      ;
; 34.574 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.071     ; 4.404      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.819 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.537     ; 3.693      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.829 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.148      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.891 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.086      ;
; 34.904 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.091     ; 4.054      ;
; 34.904 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.091     ; 4.054      ;
; 34.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.072      ;
; 34.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.072      ;
; 34.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.072      ;
; 34.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.072      ;
; 34.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.072      ;
; 34.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.072     ; 4.072      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.767 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.966      ;
; -0.767 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.965      ;
; -0.766 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.966      ;
; -0.759 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.958      ;
; -0.759 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.960      ;
; -0.752 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.952      ;
; -0.744 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.943      ;
; -0.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.940      ;
; -0.735 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.935      ;
; -0.731 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.932      ;
; -0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.928      ;
; -0.721 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.920      ;
; -0.717 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.916      ;
; -0.713 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.914      ;
; -0.696 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.894      ;
; -0.694 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.892      ;
; -0.691 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.892      ;
; -0.690 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.206      ; 1.888      ;
; -0.684 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.885      ;
; -0.677 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.877      ;
; -0.674 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.873      ;
; -0.666 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.208      ; 1.866      ;
; 9.118  ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 10.727     ;
; 9.179  ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 10.666     ;
; 9.251  ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 10.595     ;
; 9.264  ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 10.582     ;
; 9.367  ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.157     ; 10.478     ;
; 9.409  ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 10.437     ;
; 9.451  ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 10.395     ;
; 9.556  ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.298     ;
; 9.650  ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 10.202     ;
; 9.667  ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.187     ;
; 9.683  ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.171     ;
; 9.692  ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 10.160     ;
; 9.701  ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.153     ;
; 9.788  ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.066     ;
; 9.790  ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.064     ;
; 9.806  ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 10.048     ;
; 9.912  ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 9.942      ;
; 9.950  ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 9.904      ;
; 10.031 ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 9.823      ;
; 10.353 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 9.501      ;
; 10.396 ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 9.456      ;
; 10.658 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 9.190      ;
; 10.999 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.205      ; 9.245      ;
; 11.036 ; T65:CPU|PC[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.150     ; 8.816      ;
; 11.071 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.205      ; 9.173      ;
; 11.103 ; T65:CPU|DL[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 8.751      ;
; 11.120 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 9.125      ;
; 11.134 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 9.111      ;
; 11.242 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 9.005      ;
; 11.248 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 9.000      ;
; 11.259 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.205      ; 8.985      ;
; 11.277 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.968      ;
; 11.303 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 8.944      ;
; 11.320 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.928      ;
; 11.343 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.902      ;
; 11.357 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.891      ;
; 11.369 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.880      ;
; 11.374 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.874      ;
; 11.383 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.866      ;
; 11.388 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.860      ;
; 11.429 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.819      ;
; 11.459 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.786      ;
; 11.467 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.779      ;
; 11.470 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.778      ;
; 11.478 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.771      ;
; 11.491 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 8.756      ;
; 11.492 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.757      ;
; 11.508 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.740      ;
; 11.520 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.725      ;
; 11.521 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.197      ; 8.715      ;
; 11.526 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.723      ;
; 11.528 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.718      ;
; 11.531 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.717      ;
; 11.531 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.717      ;
; 11.575 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.673      ;
; 11.592 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.657      ;
; 11.592 ; T65:CPU|IR[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.654      ;
; 11.593 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.197      ; 8.643      ;
; 11.600 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 8.647      ;
; 11.603 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.646      ;
; 11.605 ; T65:CPU|IR[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.641      ;
; 11.613 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 8.634      ;
; 11.616 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.633      ;
; 11.617 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.631      ;
; 11.635 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.614      ;
; 11.642 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.604      ;
; 11.642 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 8.595      ;
; 11.655 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.212      ; 8.596      ;
; 11.656 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.198      ; 8.581      ;
; 11.667 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.581      ;
; 11.687 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.208      ; 8.560      ;
; 11.701 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.210      ; 8.548      ;
; 11.708 ; T65:CPU|MCycle[1]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.206      ; 8.537      ;
; 11.714 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.532      ;
; 11.716 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.207      ; 8.530      ;
; 11.719 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.529      ;
; 11.727 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.212      ; 8.524      ;
; 11.739 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.209      ; 8.509      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.078 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 13.393     ;
; 6.275 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 13.196     ;
; 6.285 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 13.202     ;
; 6.297 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 13.190     ;
; 6.333 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 13.155     ;
; 6.378 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 13.094     ;
; 6.482 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 13.005     ;
; 6.493 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.994     ;
; 6.563 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.924     ;
; 6.585 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.903     ;
; 6.591 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 12.888     ;
; 6.622 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.866     ;
; 6.663 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.825     ;
; 6.738 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.743     ;
; 6.787 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 12.692     ;
; 6.857 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.624     ;
; 6.857 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 12.622     ;
; 6.863 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.625     ;
; 6.876 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.595     ;
; 6.916 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.572     ;
; 6.922 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.567     ;
; 6.927 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 12.554     ;
; 6.928 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.543     ;
; 6.967 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.521     ;
; 6.968 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 12.502     ;
; 6.986 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.502     ;
; 7.038 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.450     ;
; 7.047 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.424     ;
; 7.074 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.414     ;
; 7.087 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 12.383     ;
; 7.117 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.354     ;
; 7.129 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.342     ;
; 7.157 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.323     ;
; 7.157 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 12.313     ;
; 7.178 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 12.295     ;
; 7.199 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.272     ;
; 7.227 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.255     ;
; 7.261 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.219     ;
; 7.286 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.203     ;
; 7.297 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 12.173     ;
; 7.333 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 12.156     ;
; 7.345 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.523     ; 12.134     ;
; 7.368 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 12.112     ;
; 7.375 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.529     ; 12.098     ;
; 7.408 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.074     ;
; 7.417 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 12.055     ;
; 7.428 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.515     ; 12.059     ;
; 7.438 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 12.044     ;
; 7.448 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.040     ;
; 7.457 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 12.014     ;
; 7.478 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.528     ; 11.996     ;
; 7.499 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.973     ;
; 7.546 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.926     ;
; 7.561 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 11.910     ;
; 7.578 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.527     ; 11.897     ;
; 7.586 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 11.884     ;
; 7.680 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 11.791     ;
; 7.697 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.527     ; 11.778     ;
; 7.735 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.745     ;
; 7.742 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.738     ;
; 7.750 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 11.721     ;
; 7.767 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.527     ; 11.708     ;
; 7.854 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.626     ;
; 7.886 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 11.585     ;
; 7.891 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.489     ; 11.622     ;
; 7.924 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.556     ;
; 7.926 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 11.562     ;
; 7.979 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.493     ;
; 7.987 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.513     ; 11.502     ;
; 8.002 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.532     ; 11.468     ;
; 8.019 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 11.452     ;
; 8.050 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.422     ;
; 8.067 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 11.409     ;
; 8.087 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.489     ; 11.426     ;
; 8.135 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.522     ; 11.345     ;
; 8.157 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.489     ; 11.356     ;
; 8.187 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 11.645     ;
; 8.187 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 11.325     ;
; 8.194 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 11.638     ;
; 8.200 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.272     ;
; 8.224 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.257     ;
; 8.231 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.241     ;
; 8.240 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 11.272     ;
; 8.248 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 11.228     ;
; 8.261 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 11.211     ;
; 8.270 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.520     ; 11.212     ;
; 8.278 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.526     ; 11.198     ;
; 8.359 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 11.153     ;
; 8.362 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 11.150     ;
; 8.383 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 11.449     ;
; 8.390 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.489     ; 11.123     ;
; 8.405 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.076     ;
; 8.429 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 11.083     ;
; 8.435 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.521     ; 11.046     ;
; 8.453 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 11.379     ;
; 8.457 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.488     ; 11.057     ;
; 8.467 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 11.365     ;
; 8.467 ; UK101keyboard:u9|keys[2][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 11.366     ;
; 8.476 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.490     ; 11.036     ;
; 8.483 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 11.349     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.211 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.774      ; 3.180      ;
; 0.401 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.432 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.852      ; 3.499      ;
; 0.506 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.775      ; 3.476      ;
; 0.540 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.767      ; 3.502      ;
; 0.540 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.767      ; 3.502      ;
; 0.540 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.767      ; 3.502      ;
; 0.543 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.774      ; 3.512      ;
; 0.641 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.774      ; 3.610      ;
; 0.652 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.653 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.654 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.921      ;
; 0.685 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.770      ; 3.650      ;
; 0.696 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.769      ; 3.465      ;
; 0.702 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.774      ; 3.671      ;
; 0.718 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.766      ; 3.484      ;
; 0.794 ; T65:CPU|Y[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.769      ; 3.563      ;
; 0.796 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.064      ;
; 0.807 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.826      ; 3.848      ;
; 0.826 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.094      ;
; 0.835 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.770      ; 3.800      ;
; 0.838 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.105      ;
; 0.858 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.777      ; 3.830      ;
; 0.858 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.833      ; 3.906      ;
; 0.859 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.775      ; 3.829      ;
; 0.866 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.767      ; 3.633      ;
; 0.904 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.171      ;
; 0.906 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.173      ;
; 0.909 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.828      ; 3.952      ;
; 0.919 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.828      ; 3.962      ;
; 0.924 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.191      ;
; 0.941 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.208      ;
; 0.955 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.826      ; 3.996      ;
; 1.016 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.283      ;
; 1.019 ; T65:CPU|X[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.755      ; 3.774      ;
; 1.027 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.602      ;
; 1.029 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.828      ; 4.072      ;
; 1.030 ; T65:CPU|Y[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.776      ; 4.001      ;
; 1.043 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.770      ; 4.008      ;
; 1.046 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.777      ; 4.018      ;
; 1.063 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.331      ;
; 1.064 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.332      ;
; 1.077 ; T65:CPU|PC[13]                     ; T65:CPU|PC[13]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.344      ;
; 1.092 ; T65:CPU|BAL[1]                     ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.359      ;
; 1.104 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.788      ; 4.087      ;
; 1.112 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.379      ;
; 1.122 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.813      ; 4.150      ;
; 1.132 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.193      ;
; 1.134 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.195      ;
; 1.135 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.196      ;
; 1.135 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.196      ;
; 1.136 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.198      ;
; 1.139 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.200      ;
; 1.144 ; T65:CPU|Y[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.411      ;
; 1.144 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.768      ; 4.107      ;
; 1.149 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.118      ; 4.517      ;
; 1.150 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.813      ; 4.178      ;
; 1.156 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.826      ; 4.197      ;
; 1.167 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.828      ; 4.210      ;
; 1.184 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.813      ; 4.212      ;
; 1.189 ; T65:CPU|IR[7]                      ; T65:CPU|ALU_Op_r[2]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.457      ;
; 1.191 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.460      ;
; 1.192 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.762      ; 3.954      ;
; 1.196 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.465      ;
; 1.196 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.765      ; 3.961      ;
; 1.196 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.763      ; 3.959      ;
; 1.197 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.258      ;
; 1.199 ; T65:CPU|P[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.772      ; 3.971      ;
; 1.199 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.260      ;
; 1.200 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.261      ;
; 1.200 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.261      ;
; 1.201 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.469      ;
; 1.202 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.263      ;
; 1.204 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.265      ;
; 1.205 ; T65:CPU|BusA_r[6]                  ; T65:CPU|Y[6]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.472      ;
; 1.207 ; T65:CPU|PC[15]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.767      ; 4.169      ;
; 1.209 ; T65:CPU|Y[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.766      ; 3.975      ;
; 1.209 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.270      ;
; 1.211 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.786      ;
; 1.211 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.272      ;
; 1.212 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.273      ;
; 1.212 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.846      ; 4.273      ;
; 1.213 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.480      ;
; 1.213 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.820      ; 4.248      ;
; 1.214 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.483      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.384 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]      ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[0]                 ; bufferedUART:UART|txBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[1]                 ; bufferedUART:UART|txBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[2]                 ; bufferedUART:UART|txBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txBitCount[3]                 ; bufferedUART:UART|txBitCount[3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; bufferedUART:UART|txByteSent                    ; bufferedUART:UART|txByteSent                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][2]                     ; UK101keyboard:u9|keys[0][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][2]                     ; UK101keyboard:u9|keys[6][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][2]                     ; UK101keyboard:u9|keys[7][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][2]                     ; UK101keyboard:u9|keys[4][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][2]                     ; UK101keyboard:u9|keys[1][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][2]                     ; UK101keyboard:u9|keys[2][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                     ; UK101keyboard:u9|keys[6][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][6]                     ; UK101keyboard:u9|keys[4][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][6]                     ; UK101keyboard:u9|keys[5][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][6]                     ; UK101keyboard:u9|keys[0][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][6]                     ; UK101keyboard:u9|keys[1][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][6]                     ; UK101keyboard:u9|keys[2][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][6]                     ; UK101keyboard:u9|keys[3][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][3]                     ; UK101keyboard:u9|keys[5][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][3]                     ; UK101keyboard:u9|keys[4][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][3]                     ; UK101keyboard:u9|keys[2][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][3]                     ; UK101keyboard:u9|keys[3][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][3]                     ; UK101keyboard:u9|keys[1][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][3]                     ; UK101keyboard:u9|keys[6][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][3]                     ; UK101keyboard:u9|keys[7][3]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[0][0]                     ; UK101keyboard:u9|keys[0][0]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][7]                     ; UK101keyboard:u9|keys[3][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][7]                     ; UK101keyboard:u9|keys[4][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][7]                     ; UK101keyboard:u9|keys[5][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][4]                     ; UK101keyboard:u9|keys[5][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][4]                     ; UK101keyboard:u9|keys[4][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][4]                     ; UK101keyboard:u9|keys[1][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][4]                     ; UK101keyboard:u9|keys[6][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][4]                     ; UK101keyboard:u9|keys[7][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][5]                     ; UK101keyboard:u9|keys[1][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][5]                     ; UK101keyboard:u9|keys[7][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[5][5]                     ; UK101keyboard:u9|keys[5][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[4][5]                     ; UK101keyboard:u9|keys[4][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][1]                     ; UK101keyboard:u9|keys[7][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][1]                     ; UK101keyboard:u9|keys[6][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[1]                 ; bufferedUART:UART|rxBitCount[1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxBitCount[2]                 ; bufferedUART:UART|rxBitCount[2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered                   ; bufferedUART:UART|rxdFiltered                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                     ; UK101keyboard:u9|keys[3][2]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][6]                     ; UK101keyboard:u9|keys[7][6]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                     ; UK101keyboard:u9|keys[2][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                     ; UK101keyboard:u9|keys[6][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][7]                     ; UK101keyboard:u9|keys[7][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][7]                     ; UK101keyboard:u9|keys[1][7]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                     ; UK101keyboard:u9|keys[3][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                     ; UK101keyboard:u9|keys[2][4]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][5]                     ; UK101keyboard:u9|keys[2][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][5]                     ; UK101keyboard:u9|keys[3][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][5]                     ; UK101keyboard:u9|keys[6][5]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                     ; UK101keyboard:u9|keys[0][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][1]                     ; UK101keyboard:u9|keys[2][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][1]                     ; UK101keyboard:u9|keys[1][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                     ; UK101keyboard:u9|keys[4][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                     ; UK101keyboard:u9|keys[3][1]                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|release                        ; UK101keyboard:u9|release                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; bufferedUART:UART|rxBitCount[0]                 ; bufferedUART:UART|rxBitCount[0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; serialClkCount[1]                               ; serialClkCount[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.418 ; bufferedUART:UART|rxInPointer[1]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.066      ;
; 0.458 ; UK101keyboard:u9|ps2_intf:ps2|parity            ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 0.743      ;
; 0.466 ; bufferedUART:UART|rxInPointer[2]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.114      ;
; 0.470 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.738      ;
; 0.474 ; bufferedUART:UART|rxInPointer[3]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.122      ;
; 0.485 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.752      ;
; 0.488 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.488 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.488 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.755      ;
; 0.490 ; bufferedUART:UART|rxCurrentByteBuffer[3]        ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; bufferedUART:UART|rxState.dataBit               ; bufferedUART:UART|rxState.stopBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[1]        ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.761      ;
; 0.497 ; bufferedUART:UART|rxInPointer[0]                ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.145      ;
; 0.580 ; bufferedUART:UART|txState.stopBit               ; bufferedUART:UART|txState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.848      ;
; 0.589 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in        ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.856      ;
; 0.597 ; bufferedUART:UART|rxState.stopBit               ; bufferedUART:UART|rxState.idle                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.865      ;
; 0.599 ; bufferedUART:UART|rxState.idle                  ; bufferedUART:UART|rxState.dataBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; bufferedUART:UART|txState.idle                  ; bufferedUART:UART|txState.dataBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.867      ;
; 0.622 ; serialClkCount[15]                              ; serialClkCount[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.891      ;
; 0.636 ; bufferedUART:UART|rxCurrentByteBuffer[4]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.296      ;
; 0.642 ; pll|altpll_component|auto_generated|pll1|clk[1] ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.844      ; 4.736      ;
; 0.665 ; bufferedUART:UART|rxCurrentByteBuffer[5]        ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.430      ; 1.325      ;
; 0.666 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]     ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.933      ;
; 0.668 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; bufferedUART:UART|txState.dataBit               ; bufferedUART:UART|txState.stopBit                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.936      ;
; 0.669 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]       ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.937      ;
; 0.673 ; bufferedUART:UART|rxCurrentByteBuffer[2]        ; bufferedUART:UART|rxBuffer~16                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.941      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.689 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.975      ;
; 0.707 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.002      ;
; 0.718 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.731 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.731 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.003      ;
; 0.743 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.010      ;
; 0.878 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 1.009 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.295      ;
; 1.027 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.029 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.034 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.037 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.042 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.049 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.052 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.055 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.062 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.065 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.332      ;
; 1.077 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.123 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.123 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.139 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.423      ;
; 1.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.164 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.168 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.171 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.172 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.177 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.444      ;
; 1.184 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.187 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.454      ;
; 1.199 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.466      ;
; 1.220 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.488      ;
; 1.245 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.512      ;
; 1.253 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.520      ;
; 1.256 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.261 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.271 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.539      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.278 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.548      ;
; 1.286 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.286 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.553      ;
; 1.290 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.293 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.560      ;
; 1.294 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.561      ;
; 1.299 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.566      ;
; 1.306 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.573      ;
; 1.343 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.610      ;
; 1.359 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 2.104      ;
; 1.375 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.642      ;
; 1.378 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.645      ;
; 1.383 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.650      ;
; 1.393 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.660      ;
; 1.394 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.661      ;
; 1.396 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.663      ;
; 1.400 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.667      ;
; 1.403 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.670      ;
; 1.412 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.679      ;
; 1.437 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.703      ;
; 1.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.752      ;
; 1.479 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.299      ;
; 1.490 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 2.236      ;
; 1.492 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.312      ;
; 1.500 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.767      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.929 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 3.018      ;
; 16.929 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 3.018      ;
; 16.929 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 3.018      ;
; 16.929 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 3.018      ;
; 16.929 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 3.018      ;
; 16.929 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.055     ; 3.018      ;
; 17.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.882      ;
; 17.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.882      ;
; 17.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.882      ;
; 17.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.882      ;
; 17.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.882      ;
; 17.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.882      ;
; 17.077 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.872      ;
; 17.077 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.872      ;
; 17.077 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.872      ;
; 17.077 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.872      ;
; 17.077 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.872      ;
; 17.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.707      ;
; 17.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.707      ;
; 17.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.707      ;
; 17.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.707      ;
; 17.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.707      ;
; 17.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.054     ; 2.707      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
; 17.255 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 2.694      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.638 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.377      ; 4.741      ;
; 17.756 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.409      ; 4.655      ;
; 17.756 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.409      ; 4.655      ;
; 17.756 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.409      ; 4.655      ;
; 17.756 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.409      ; 4.655      ;
; 17.756 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.409      ; 4.655      ;
; 17.756 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.409      ; 4.655      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.869 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.864      ; 3.948      ;
; 0.869 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.864      ; 3.948      ;
; 0.869 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.864      ; 3.948      ;
; 0.869 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.864      ; 3.948      ;
; 0.869 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.864      ; 3.948      ;
; 0.869 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.864      ; 3.948      ;
; 1.000 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.831      ; 4.046      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.093      ; 2.429      ;
; 2.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.435      ;
; 2.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.435      ;
; 2.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.435      ;
; 2.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.435      ;
; 2.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.435      ;
; 2.148 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 2.435      ;
; 2.248 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.537      ;
; 2.248 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.537      ;
; 2.248 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.537      ;
; 2.248 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.537      ;
; 2.248 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.537      ;
; 2.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.549      ;
; 2.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.549      ;
; 2.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.549      ;
; 2.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.549      ;
; 2.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.549      ;
; 2.260 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 2.549      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.702      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.702      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.702      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.702      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.702      ;
; 2.416 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 2.702      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.684 ; -2.684        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.091  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 13.784 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.132 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.156 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 18.466 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.852 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.032 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.423   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.733   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.295  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.710 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.684 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.062     ; 3.549      ;
; -2.652 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.516      ;
; -2.646 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.062     ; 3.511      ;
; -2.610 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.062     ; 3.475      ;
; -2.522 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.386      ;
; -2.490 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.062     ; 3.355      ;
; -0.786 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 1.650      ;
; -0.666 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 1.530      ;
; 34.229 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 4.770      ;
; 34.374 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 4.625      ;
; 34.459 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.166      ; 4.741      ;
; 34.462 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.737      ;
; 34.625 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.574      ;
; 34.663 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.536      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.353 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.645      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.392 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 2.405      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.510 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.489      ;
; 36.546 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.157      ; 2.645      ;
; 36.546 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.157      ; 2.645      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.249      ;
; 36.585 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.405      ;
; 36.585 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 2.405      ;
; 36.756 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 2.042      ;
; 36.887 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.035     ; 2.112      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 36.962 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.237     ; 1.835      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.102 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.896      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.119 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.236     ; 1.679      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.129 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.869      ;
; 37.155 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.835      ;
; 37.155 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.044     ; 1.835      ;
; 37.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.829      ;
; 37.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.829      ;
; 37.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.829      ;
; 37.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.829      ;
; 37.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.829      ;
; 37.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 1.829      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.091  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.975      ;
; 0.095  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.972      ;
; 0.097  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.970      ;
; 0.103  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.964      ;
; 0.107  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.959      ;
; 0.114  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.953      ;
; 0.125  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.943      ;
; 0.126  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.942      ;
; 0.133  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.933      ;
; 0.140  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.928      ;
; 0.142  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.926      ;
; 0.143  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.925      ;
; 0.143  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.924      ;
; 0.153  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.914      ;
; 0.153  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.914      ;
; 0.155  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.912      ;
; 0.156  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.910      ;
; 0.161  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.906      ;
; 0.162  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.904      ;
; 0.164  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.903      ;
; 0.169  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.105      ; 0.898      ;
; 0.174  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.894      ;
; 14.925 ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.975      ;
; 14.988 ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.912      ;
; 14.990 ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.910      ;
; 14.993 ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.907      ;
; 15.063 ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.837      ;
; 15.070 ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.830      ;
; 15.101 ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 4.799      ;
; 15.119 ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.788      ;
; 15.174 ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.731      ;
; 15.185 ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.722      ;
; 15.192 ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.715      ;
; 15.203 ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.703      ;
; 15.221 ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.684      ;
; 15.251 ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.656      ;
; 15.256 ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.650      ;
; 15.257 ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.650      ;
; 15.320 ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.587      ;
; 15.338 ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.568      ;
; 15.383 ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.523      ;
; 15.549 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 4.358      ;
; 15.549 ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 4.356      ;
; 15.644 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.462      ;
; 15.690 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.416      ;
; 15.692 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.414      ;
; 15.695 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.411      ;
; 15.708 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.085     ; 4.194      ;
; 15.739 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.370      ;
; 15.772 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.334      ;
; 15.779 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.330      ;
; 15.782 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.324      ;
; 15.785 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.324      ;
; 15.787 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.322      ;
; 15.790 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.319      ;
; 15.803 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.097      ; 4.303      ;
; 15.825 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.284      ;
; 15.843 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.266      ;
; 15.845 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.264      ;
; 15.848 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.261      ;
; 15.867 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.242      ;
; 15.871 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.238      ;
; 15.873 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.236      ;
; 15.876 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.233      ;
; 15.877 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.232      ;
; 15.878 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.230      ;
; 15.898 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.211      ;
; 15.917 ; T65:CPU|MCycle[1]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.192      ;
; 15.917 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.191      ;
; 15.919 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.189      ;
; 15.920 ; T65:CPU|PC[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 3.985      ;
; 15.921 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.188      ;
; 15.922 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.186      ;
; 15.923 ; T65:CPU|MCycle[0]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.184      ;
; 15.925 ; T65:CPU|IR[0]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.184      ;
; 15.932 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.175      ;
; 15.939 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.168      ;
; 15.944 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.164      ;
; 15.946 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.092      ; 4.155      ;
; 15.946 ; T65:CPU|DL[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 3.961      ;
; 15.953 ; T65:CPU|IR[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.156      ;
; 15.956 ; T65:CPU|IR[3]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.153      ;
; 15.963 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.146      ;
; 15.978 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.129      ;
; 15.980 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.127      ;
; 15.983 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.124      ;
; 15.984 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a3~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.125      ;
; 15.984 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.125      ;
; 15.986 ; T65:CPU|IR[1]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.121      ;
; 15.986 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.123      ;
; 15.988 ; T65:CPU|MCycle[2]                                                                ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.119      ;
; 15.989 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_address_reg0                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.100      ; 4.120      ;
; 15.990 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.118      ;
; 15.991 ; T65:CPU|IR[2]                                                                    ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_address_reg0                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.098      ; 4.116      ;
; 15.992 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.092      ; 4.109      ;
; 15.992 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.116      ;
; 15.994 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.092      ; 4.107      ;
; 15.995 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.113      ;
; 15.997 ; T65:CPU|IR[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a1~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.092      ; 4.104      ;
; 15.999 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.099      ; 4.109      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.784 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.919      ;
; 13.832 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.879      ;
; 13.837 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 5.875      ;
; 13.887 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.824      ;
; 13.892 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 5.820      ;
; 13.899 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.812      ;
; 13.911 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.792      ;
; 13.971 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.740      ;
; 13.979 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.729      ;
; 14.012 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a6~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.691      ;
; 14.026 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.685      ;
; 14.034 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.674      ;
; 14.049 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.662      ;
; 14.090 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.619      ;
; 14.104 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.607      ;
; 14.111 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.593      ;
; 14.115 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.596      ;
; 14.118 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.590      ;
; 14.120 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.591      ;
; 14.120 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 5.592      ;
; 14.127 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.584      ;
; 14.145 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.564      ;
; 14.166 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.538      ;
; 14.168 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.536      ;
; 14.188 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.523      ;
; 14.223 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.481      ;
; 14.223 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a5~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.275     ; 5.489      ;
; 14.225 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.484      ;
; 14.228 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.475      ;
; 14.236 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.475      ;
; 14.237 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.466      ;
; 14.240 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.282     ; 5.465      ;
; 14.250 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.454      ;
; 14.259 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.465      ;
; 14.262 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.446      ;
; 14.267 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.441      ;
; 14.272 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a7~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.436      ;
; 14.283 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.420      ;
; 14.286 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.418      ;
; 14.292 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.411      ;
; 14.314 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.410      ;
; 14.330 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.381      ;
; 14.332 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.379      ;
; 14.337 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.374      ;
; 14.346 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.357      ;
; 14.367 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.282     ; 5.338      ;
; 14.369 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.340      ;
; 14.378 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.331      ;
; 14.383 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.325      ;
; 14.394 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.310      ;
; 14.398 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.326      ;
; 14.399 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a11~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.305      ;
; 14.412 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.299      ;
; 14.413 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.310      ;
; 14.430 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.274      ;
; 14.460 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.244      ;
; 14.468 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.255      ;
; 14.468 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a14~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.282     ; 5.237      ;
; 14.477 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a1~porta_we_reg            ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.231      ;
; 14.483 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.280     ; 5.224      ;
; 14.490 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a2~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.219      ;
; 14.490 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.213      ;
; 14.515 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.189      ;
; 14.518 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.375      ;
; 14.520 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.183      ;
; 14.538 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.280     ; 5.169      ;
; 14.542 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.182      ;
; 14.547 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.177      ;
; 14.560 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.163      ;
; 14.567 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.156      ;
; 14.570 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.138      ;
; 14.573 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.320      ;
; 14.581 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.280     ; 5.126      ;
; 14.582 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.311      ;
; 14.595 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a10~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.109      ;
; 14.606 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 5.124      ;
; 14.606 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.117      ;
; 14.615 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.108      ;
; 14.623 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a13~porta_we_reg           ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.080      ;
; 14.625 ; InternalRam2K:SRAM_2K|altsyncram:altsyncram_component|altsyncram_r1q3:auto_generated|ram_block1a3~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.086      ;
; 14.625 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.083      ;
; 14.630 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[3]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.091      ;
; 14.634 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a12~porta_we_reg           ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.283     ; 5.070      ;
; 14.637 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.256      ;
; 14.648 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.076      ;
; 14.656 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.237      ;
; 14.657 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.236      ;
; 14.661 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.257     ; 5.069      ;
; 14.663 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.061      ;
; 14.668 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a0~porta_we_reg            ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.279     ; 5.040      ;
; 14.685 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[3]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 5.036      ;
; 14.685 ; UK101keyboard:u9|keys[2][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.209      ;
; 14.694 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.029      ;
; 14.694 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a4~porta_we_reg            ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.284     ; 5.009      ;
; 14.695 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.028      ;
; 14.696 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.027      ;
; 14.703 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.263     ; 5.021      ;
; 14.706 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a3~porta_we_reg            ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.276     ; 5.005      ;
; 14.711 ; UK101keyboard:u9|keys[6][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 5.182      ;
; 14.725 ; InternalRam16K:SRAM_16K|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ram_block1a8~porta_we_reg            ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.280     ; 4.982      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.132 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.282      ; 1.498      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.328      ; 1.630      ;
; 0.219 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.278      ; 1.581      ;
; 0.219 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.278      ; 1.581      ;
; 0.219 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.278      ; 1.581      ;
; 0.269 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.281 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.382      ; 1.663      ;
; 0.293 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.378      ; 1.671      ;
; 0.299 ; T65:CPU|Y[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.382      ; 1.681      ;
; 0.304 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.284      ; 1.672      ;
; 0.313 ; T65:CPU|Y[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.283      ; 1.680      ;
; 0.326 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.283      ; 1.693      ;
; 0.344 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.283      ; 1.711      ;
; 0.352 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.472      ;
; 0.355 ; T65:CPU|X[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.475      ;
; 0.359 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 1.891      ;
; 0.362 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.380      ; 1.742      ;
; 0.362 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.482      ;
; 0.364 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.281      ; 1.729      ;
; 0.374 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.434      ; 1.912      ;
; 0.379 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.427      ; 1.910      ;
; 0.391 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.512      ;
; 0.392 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.513      ;
; 0.402 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.523      ;
; 0.403 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 1.935      ;
; 0.407 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.528      ;
; 0.407 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 1.932      ;
; 0.411 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.934      ;
; 0.412 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.580      ; 2.116      ;
; 0.417 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 1.942      ;
; 0.419 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.284      ; 1.787      ;
; 0.419 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.580      ; 2.123      ;
; 0.421 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.944      ;
; 0.426 ; T65:CPU|P[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.286      ; 1.796      ;
; 0.427 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.547      ;
; 0.433 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.580      ; 2.137      ;
; 0.438 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 1.963      ;
; 0.442 ; T65:CPU|X[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.373      ; 1.815      ;
; 0.442 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 1.965      ;
; 0.453 ; T65:CPU|BAH[5]                     ; T65:CPU|BAH[5]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.457 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.001      ;
; 0.459 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.003      ;
; 0.460 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.004      ;
; 0.460 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.004      ;
; 0.462 ; T65:CPU|PC[13]                     ; T65:CPU|PC[13]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.006      ;
; 0.463 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.007      ;
; 0.464 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.008      ;
; 0.466 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.010      ;
; 0.467 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.011      ;
; 0.467 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.011      ;
; 0.469 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.013      ;
; 0.470 ; bufferedUART:UART|rxInPointer[5]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.014      ;
; 0.471 ; T65:CPU|BAL[1]                     ; T65:CPU|BAL[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.474 ; T65:CPU|Y[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.379      ; 1.853      ;
; 0.476 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.281      ; 1.841      ;
; 0.478 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.022      ;
; 0.480 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.762      ;
; 0.480 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.024      ;
; 0.481 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.025      ;
; 0.481 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.025      ;
; 0.483 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.428      ; 2.015      ;
; 0.483 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.027      ;
; 0.484 ; bufferedUART:UART|rxInPointer[3]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.440      ; 2.028      ;
; 0.488 ; T65:CPU|Y[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.609      ;
; 0.490 ; T65:CPU|PC[15]                     ; T65:CPU|PC[15]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.611      ;
; 0.492 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.427      ; 2.023      ;
; 0.502 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.421      ; 2.027      ;
; 0.503 ; T65:CPU|P[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.385      ; 1.888      ;
; 0.504 ; T65:CPU|Y[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.285      ; 1.873      ;
; 0.506 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.419      ; 2.029      ;
; 0.512 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; bufferedUART:UART|rxInPointer[4]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.580      ; 2.218      ;
; 0.515 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[4]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; T65:CPU|Y[6]                       ; T65:CPU|BusA_r[6]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.292      ; 1.897      ;
; 0.525 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.377      ; 1.902      ;
; 0.526 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.380      ; 1.906      ;
; 0.528 ; T65:CPU|P[4]                       ; kbRowSel[4]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.373      ; 1.901      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.156 ; bufferedUART:UART|rxInPointer[1]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.479      ;
; 0.178 ; bufferedUART:UART|rxInPointer[2]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.501      ;
; 0.180 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                       ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; bufferedUART:UART|rxInPointer[3]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.505      ;
; 0.186 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|VALID                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.317      ;
; 0.192 ; bufferedUART:UART|rxInPointer[0]            ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.219      ; 0.515      ;
; 0.193 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.323      ;
; 0.202 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[3]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.327      ;
; 0.253 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.255 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.586      ;
; 0.256 ; UK101keyboard:u9|ps2_intf:ps2|ps2_clk_in    ; UK101keyboard:u9|ps2_intf:ps2|clk_edge                                                                     ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.377      ;
; 0.262 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; bufferedUART:UART|txState.idle              ; bufferedUART:UART|txState.dataBit                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; bufferedUART:UART|rxState.stopBit           ; bufferedUART:UART|rxState.idle                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.227      ; 0.600      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[1] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[0]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; bufferedUART:UART|txState.dataBit           ; bufferedUART:UART|txState.stopBit                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[2]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[1]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[4]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxBuffer~16                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
+-------+---------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.298 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.305 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.369 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.454 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.584      ;
; 0.459 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.464 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.471 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.481 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.517 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.525 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.537 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.543 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.545 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.547 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.670      ;
; 0.581 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.701      ;
; 0.583 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.588 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.712      ;
; 0.596 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.603 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.608 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.613 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.733      ;
; 0.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.760      ;
; 0.647 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.767      ;
; 0.648 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.575      ;
; 0.654 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.655 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.775      ;
; 0.657 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.660 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.587      ;
; 0.662 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.992      ;
; 0.662 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.662 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.782      ;
; 0.663 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.666 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.666 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.682 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.813      ;
; 0.711 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.638      ;
; 0.714 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.641      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.466 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.498      ;
; 18.466 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.498      ;
; 18.466 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.498      ;
; 18.466 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.498      ;
; 18.466 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.498      ;
; 18.466 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.498      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.415      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.415      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.415      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.415      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.415      ;
; 18.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.415      ;
; 18.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.411      ;
; 18.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.411      ;
; 18.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.411      ;
; 18.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.411      ;
; 18.554 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.022     ; 1.411      ;
; 18.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.349      ;
; 18.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.349      ;
; 18.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.349      ;
; 18.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.349      ;
; 18.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.349      ;
; 18.614 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.024     ; 1.349      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
; 18.617 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.023     ; 1.347      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.852 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.189      ; 2.324      ;
; 18.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.209      ; 2.245      ;
; 18.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.209      ; 2.245      ;
; 18.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.209      ; 2.245      ;
; 18.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.209      ; 2.245      ;
; 18.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.209      ; 2.245      ;
; 18.951 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.209      ; 2.245      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.453      ; 1.939      ;
; 0.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.453      ; 1.939      ;
; 0.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.453      ; 1.939      ;
; 0.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.453      ; 1.939      ;
; 0.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.453      ; 1.939      ;
; 0.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.453      ; 1.939      ;
; 0.471 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.432      ; 2.007      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.166      ;
; 1.039 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.172      ;
; 1.039 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.172      ;
; 1.039 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.172      ;
; 1.039 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.172      ;
; 1.039 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.172      ;
; 1.039 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 1.172      ;
; 1.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.233      ;
; 1.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.233      ;
; 1.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.233      ;
; 1.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.233      ;
; 1.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.233      ;
; 1.098 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.233      ;
; 1.100 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.235      ;
; 1.100 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.235      ;
; 1.100 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.235      ;
; 1.100 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.235      ;
; 1.100 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 1.235      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.299      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.299      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.299      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.299      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.299      ;
; 1.165 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 1.299      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -7.156 ; 0.132 ; 16.747   ; 0.382   ; 9.423               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.156 ; 0.298 ; N/A      ; N/A     ; 19.196              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 5.216  ; 0.132 ; 17.638   ; 0.382   ; 499.543             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -0.824 ; 0.156 ; 16.747   ; 1.032   ; 9.675               ;
; Design-wide TNS                                  ; -8.802 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -7.156 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1.646 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Red     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_hSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_vSync   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; BUZZER        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1716     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1141     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1507189  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1422     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 7419     ; 21       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2842     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1716     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1141     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1507189  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1422     ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 7419     ; 21       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2842     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Sep 02 21:09:24 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 41 -multiply_by 21 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.156              -7.156 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.824              -1.646 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.216               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.362               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.435               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.743               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.747               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.645               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.003               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.383               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.698               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.220               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.639               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.721              -6.721 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.767              -1.533 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.078               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.211               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.384               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.689               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.929
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.929               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.638               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.869               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.141               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.675               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.196               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.543               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.684              -2.684 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.091               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.784               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.156               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.298               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 18.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.466               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.852               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.032               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.733               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.295               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.710               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Mon Sep 02 21:09:30 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


