# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../msu.srcs" \
"../../../../../../../../modular_square/rtl/modular_square_simple.sv" \
"../../../../../msu.srcs/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
