Release 14.5 - xst P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7k70t-3-fbg676

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\M.UMER\Desktop\DLD Project\ALU\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\M.UMER\Desktop\DLD Project\ALU\ALU.v".
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_3_OUT> created at line 43.
    Found 9-bit adder for signal <_n0091> created at line 36.
    Found 8x8-bit multiplier for signal <Operand1[7]_Operand2[7]_MuLt_4_OUT> created at line 50.
    Found 16-bit 16-to-1 multiplexer for signal <Result> created at line 33.
    Found 1-bit 16-to-1 multiplexer for signal <flagZ> created at line 33.
WARNING:Xst:737 - Found 1-bit latch for signal <flagC>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <Operand2[7]_Operand1[7]_LessThan_28_o> created at line 122
    Found 8-bit comparator equal for signal <Operand1[7]_Operand2[7]_equal_31_o> created at line 128
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_3_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_3_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_3_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_3_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_3_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_3_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_3_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_3_o_b[7]_add_15_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_8u_8u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 11
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 60
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 57
 16-bit 16-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 8-bit adder carry in                                  : 8
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Comparators                                          : 11
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 60
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 57
 16-bit 16-to-1 multiplexer                            : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <div_8u_8u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 237
#      GND                         : 1
#      LUT2                        : 39
#      LUT3                        : 16
#      LUT4                        : 20
#      LUT5                        : 23
#      LUT6                        : 70
#      MUXCY                       : 27
#      MUXF7                       : 9
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 1
#      LD                          : 1
# IO Buffers                       : 38
#      IBUF                        : 20
#      OBUF                        : 18
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k70tfbg676-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  168  out of  41000     0%  
    Number used as Logic:               168  out of  41000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    168
   Number with an unused Flip Flop:     168  out of    168   100%  
   Number with an unused LUT:             0  out of    168     0%  
   Number of fully used LUT-FF pairs:     0  out of    168     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    300    12%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)  | Load  |
---------------------------------------------------------+------------------------+-------+
Opcode[3]_GND_4_o_Mux_37_o(Opcode[3]_GND_4_o_Mux_37_o1:O)| NONE(*)(flagC)         | 1     |
---------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.388ns
   Maximum output required time after clock: 0.605ns
   Maximum combinational path delay: 13.274ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Opcode[3]_GND_4_o_Mux_37_o'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              1.388ns (Levels of Logic = 12)
  Source:            Operand1<0> (PAD)
  Destination:       flagC (LATCH)
  Destination Clock: Opcode[3]_GND_4_o_Mux_37_o falling

  Data Path: Operand1<0> to flagC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.000   0.403  Operand1_0_IBUF (Operand1_0_IBUF)
     LUT2:I0->O            1   0.043   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_lut<0>1 (Msub_GND_1_o_GND_1_o_sub_3_OUT_lut<0>1)
     MUXCY:S->O            1   0.230   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<0> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<1> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<2> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<3> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<4> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<5> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<6> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<6>)
     MUXCY:CI->O           0   0.012   0.000  Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<7> (Msub_GND_1_o_GND_1_o_sub_3_OUT_cy<7>)
     XORCY:CI->O          10   0.251   0.331  Msub_GND_1_o_GND_1_o_sub_3_OUT_xor<8> (GND_1_o_GND_1_o_sub_3_OUT<8>)
     LUT3:I2->O            1   0.043   0.000  Mmux_Opcode[3]_flagC_Mux_36_o11 (Opcode[3]_flagC_Mux_36_o)
     LD:D                     -0.035          flagC
    ----------------------------------------
    Total                      1.388ns (0.654ns logic, 0.733ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Opcode[3]_GND_4_o_Mux_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.605ns (Levels of Logic = 1)
  Source:            flagC (LATCH)
  Destination:       flagC (PAD)
  Source Clock:      Opcode[3]_GND_4_o_Mux_37_o falling

  Data Path: flagC to flagC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.326   0.279  flagC (flagC_OBUF)
     OBUF:I->O                 0.000          flagC_OBUF (flagC)
    ----------------------------------------
    Total                      0.605ns (0.326ns logic, 0.279ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3439209 / 17
-------------------------------------------------------------------------
Delay:               13.274ns (Levels of Logic = 29)
  Source:            Operand2<3> (PAD)
  Destination:       flagZ (PAD)

  Data Path: Operand2<3> to flagZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.000   0.644  Operand2_3_IBUF (Operand2_3_IBUF)
     LUT5:I0->O            6   0.043   0.565  Operand1[7]_Operand2[7]_div_6/o<7>121 (Operand1[7]_Operand2[7]_div_6/o<7>12)
     LUT6:I1->O            2   0.043   0.460  Operand1[7]_Operand2[7]_div_6/Mmux_a[0]_GND_3_o_MUX_90_o161 (Operand1[7]_Operand2[7]_div_6/a[6]_GND_3_o_MUX_84_o)
     LUT6:I2->O            5   0.043   0.569  Operand1[7]_Operand2[7]_div_6/o<5>12 (_n0082<2>)
     LUT6:I0->O            2   0.043   0.554  Operand1[7]_Operand2[7]_div_6/Mmux_a[0]_GND_3_o_MUX_116_o161 (Operand1[7]_Operand2[7]_div_6/a[6]_GND_3_o_MUX_110_o)
     LUT6:I0->O            2   0.043   0.347  Operand1[7]_Operand2[7]_div_6/o<4>2 (Operand1[7]_Operand2[7]_div_6/Madd_GND_3_o_b[7]_add_9_OUT_Madd_Madd_cy<6>)
     LUT5:I3->O            6   0.043   0.573  Operand1[7]_Operand2[7]_div_6/o<4>11 (_n0082<3>)
     LUT6:I0->O            2   0.043   0.554  Operand1[7]_Operand2[7]_div_6/Mmux_a[0]_GND_3_o_MUX_140_o151 (Operand1[7]_Operand2[7]_div_6/a[5]_GND_3_o_MUX_135_o)
     LUT6:I0->O            5   0.043   0.475  Operand1[7]_Operand2[7]_div_6/o<3>1 (Operand1[7]_Operand2[7]_div_6/Madd_GND_3_o_b[7]_add_11_OUT_Madd_Madd_cy<5>)
     LUT6:I2->O           14   0.043   0.610  Operand1[7]_Operand2[7]_div_6/o<3>11 (_n0082<4>)
     LUT6:I0->O            3   0.043   0.560  Operand1[7]_Operand2[7]_div_6/Mmux_a[0]_GND_3_o_MUX_162_o141 (Operand1[7]_Operand2[7]_div_6/a[4]_GND_3_o_MUX_158_o)
     LUT6:I0->O            1   0.043   0.428  Operand1[7]_Operand2[7]_div_6/o<2>1 (Operand1[7]_Operand2[7]_div_6/o<2>1)
     LUT3:I0->O            1   0.043   0.343  Operand1[7]_Operand2[7]_div_6/o<2>24_SW0 (N26)
     LUT6:I4->O           19   0.043   0.626  Operand1[7]_Operand2[7]_div_6/o<2>24 (_n0082<5>)
     LUT5:I0->O            1   0.043   0.550  Operand1[7]_Operand2[7]_div_6/Mmux_a[0]_GND_3_o_MUX_182_o131 (Operand1[7]_Operand2[7]_div_6/a[3]_GND_3_o_MUX_179_o)
     LUT6:I0->O            2   0.043   0.432  Operand1[7]_Operand2[7]_div_6/o<1>3 (Operand1[7]_Operand2[7]_div_6/o<1>1)
     LUT6:I3->O            1   0.043   0.000  Operand1[7]_Operand2[7]_div_6/o<1>1_G (N35)
     MUXF7:I1->O           1   0.172   0.289  Operand1[7]_Operand2[7]_div_6/o<1>1 (Operand1[7]_Operand2[7]_div_6/o<1>2)
     LUT6:I5->O            7   0.043   0.570  Operand1[7]_Operand2[7]_div_6/o<1>21 (_n0082<6>)
     LUT5:I0->O            2   0.043   0.546  Operand1[7]_Operand2[7]_div_6/Mmux_n028651 (Operand1[7]_Operand2[7]_div_6/n0286<4>)
     LUT6:I1->O            1   0.043   0.000  Operand1[7]_Operand2[7]_div_6/o<0>1_G (N37)
     MUXF7:I1->O           2   0.172   0.348  Operand1[7]_Operand2[7]_div_6/o<0>1 (Operand1[7]_Operand2[7]_div_6/o<0>2)
     LUT5:I3->O            1   0.043   0.000  Operand1[7]_Operand2[7]_div_6/o<0>2_G (N33)
     MUXF7:I1->O           2   0.172   0.554  Operand1[7]_Operand2[7]_div_6/o<0>2 (_n0082<7>)
     LUT6:I0->O            1   0.043   0.428  _n0284<0> (_n0284)
     LUT6:I3->O            1   0.043   0.289  Mmux_flagZ_6 (Mmux_flagZ_6)
     LUT6:I5->O            1   0.043   0.000  Opcode<3>7_F (N38)
     MUXF7:I0->O           1   0.169   0.279  Opcode<3>7 (flagZ_OBUF)
     OBUF:I->O                 0.000          flagZ_OBUF (flagZ)
    ----------------------------------------
    Total                     13.274ns (1.674ns logic, 11.600ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.57 secs
 
--> 

Total memory usage is 316460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

