$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Wed Oct 16 21:18:00 2013
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # CIN $end
$var reg 3 $ S [2:0] $end
$var wire 1 % C [7] $end
$var wire 1 & C [6] $end
$var wire 1 ' C [5] $end
$var wire 1 ( C [4] $end
$var wire 1 ) C [3] $end
$var wire 1 * C [2] $end
$var wire 1 + C [1] $end
$var wire 1 , C [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 inst6|inst|inst42~0_combout $end
$var wire 1 5 inst17|inst2|inst1|inst23~combout $end
$var wire 1 6 inst17|inst2|inst1|inst17~combout $end
$var wire 1 7 inst17|inst2|inst|inst41~combout $end
$var wire 1 8 C[7]~output_o $end
$var wire 1 9 C[6]~output_o $end
$var wire 1 : C[5]~output_o $end
$var wire 1 ; C[4]~output_o $end
$var wire 1 < C[3]~output_o $end
$var wire 1 = C[2]~output_o $end
$var wire 1 > C[1]~output_o $end
$var wire 1 ? C[0]~output_o $end
$var wire 1 @ B[6]~input_o $end
$var wire 1 A A[5]~input_o $end
$var wire 1 B B[5]~input_o $end
$var wire 1 C A[2]~input_o $end
$var wire 1 D B[2]~input_o $end
$var wire 1 E B[1]~input_o $end
$var wire 1 F A[0]~input_o $end
$var wire 1 G B[0]~input_o $end
$var wire 1 H CIN~input_o $end
$var wire 1 I inst6|inst|inst33~0_combout $end
$var wire 1 J B[3]~input_o $end
$var wire 1 K inst6|inst|inst42~1_combout $end
$var wire 1 L A[4]~input_o $end
$var wire 1 M B[4]~input_o $end
$var wire 1 N inst6|inst1|inst18~0_combout $end
$var wire 1 O inst6|inst1|inst26~0_combout $end
$var wire 1 P A[7]~input_o $end
$var wire 1 Q B[7]~input_o $end
$var wire 1 R S[2]~input_o $end
$var wire 1 S S[1]~input_o $end
$var wire 1 T inst12|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 U S[0]~input_o $end
$var wire 1 V A[6]~input_o $end
$var wire 1 W inst12|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~1_combout $end
$var wire 1 X inst12|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~2_combout $end
$var wire 1 Y inst12|inst6|$00000|auto_generated|l1_w7_n0_mux_dataout~3_combout $end
$var wire 1 Z inst|inst[6]~0_combout $end
$var wire 1 [ inst12|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 \ inst12|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~1_combout $end
$var wire 1 ] inst12|inst6|$00000|auto_generated|l1_w6_n0_mux_dataout~2_combout $end
$var wire 1 ^ inst12|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 _ inst12|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~1_combout $end
$var wire 1 ` inst12|inst6|$00000|auto_generated|l1_w5_n0_mux_dataout~2_combout $end
$var wire 1 a inst6|inst|inst42~2_combout $end
$var wire 1 b inst|inst[4]~1_combout $end
$var wire 1 c A[3]~input_o $end
$var wire 1 d A[1]~input_o $end
$var wire 1 e inst12|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~2_combout $end
$var wire 1 f inst12|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 g inst12|inst6|$00000|auto_generated|l1_w4_n0_mux_dataout~1_combout $end
$var wire 1 h inst12|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 i inst12|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout $end
$var wire 1 j inst12|inst6|$00000|auto_generated|l1_w3_n0_mux_dataout~2_combout $end
$var wire 1 k inst12|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 l inst12|inst6|$00000|auto_generated|l1_w2_n0_mux_dataout~1_combout $end
$var wire 1 m inst12|inst3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 n inst12|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 o inst12|inst6|$00000|auto_generated|l1_w1_n0_mux_dataout~1_combout $end
$var wire 1 p inst12|inst3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 q inst12|inst6|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b0 "
0#
b111 $
0,
0+
0*
0)
0(
0'
0&
1%
x-
0.
1/
x0
11
12
13
04
15
16
17
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
1R
1S
0T
1U
0V
1W
1X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
$end
#1000000
