{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638878190997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638878190997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 07 20:56:30 2021 " "Processing started: Tue Dec 07 20:56:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638878190997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878190997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878190997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638878191309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638878191309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_register " "Found entity 1: eight_bit_register" {  } { { "eight_bit_register.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_alphabet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_alphabet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_alphabet " "Found entity 1: decimal_to_alphabet" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_2bit " "Found entity 1: adder_8bit_2bit" {  } { { "adder_8bit_2bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.bdf " "Can't analyze file -- file test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "quartus.bdf " "Can't analyze file -- file quartus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638878197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/or_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobus_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobus_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitToBus_8bit " "Found entity 1: bitToBus_8bit" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638878197385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decimal_to_alphabet " "Elaborating entity \"decimal_to_alphabet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638878197400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_register eight_bit_register:inst " "Elaborating entity \"eight_bit_register\" for hierarchy \"eight_bit_register:inst\"" {  } { { "decimal_to_alphabet.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -464 3328 3488 -336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_register eight_bit_register:inst\|four_bit_register:inst " "Elaborating entity \"four_bit_register\" for hierarchy \"eight_bit_register:inst\|four_bit_register:inst\"" {  } { { "eight_bit_register.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/eight_bit_register.bdf" { { 56 272 432 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 eight_bit_register:inst\|four_bit_register:inst\|mx_2x1:inst5 " "Elaborating entity \"mx_2x1\" for hierarchy \"eight_bit_register:inst\|four_bit_register:inst\|mx_2x1:inst5\"" {  } { { "four_bit_register.bdf" "inst5" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/four_bit_register.bdf" { { 96 328 440 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bit or_8bit:inst41 " "Elaborating entity \"or_8bit\" for hierarchy \"or_8bit:inst41\"" {  } { { "decimal_to_alphabet.bdf" "inst41" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -464 3080 3256 -368 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit_2bit adder_8bit_2bit:in432st " "Elaborating entity \"adder_8bit_2bit\" for hierarchy \"adder_8bit_2bit:in432st\"" {  } { { "decimal_to_alphabet.bdf" "in432st" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -336 -1784 -1608 -240 "in432st" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_8bit_2bit:in432st\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_8bit_2bit:in432st\|full_adder:inst\"" {  } { { "adder_8bit_2bit.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/adder_8bit_2bit.bdf" { { -32 616 712 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder_8bit_2bit:in432st\|full_adder:inst\|half_adder:inst " "Elaborating entity \"half_adder\" for hierarchy \"adder_8bit_2bit:in432st\|full_adder:inst\|half_adder:inst\"" {  } { { "full_adder.bdf" "inst" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/full_adder.bdf" { { 32 256 352 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitToBus_8bit bitToBus_8bit:inst123456 " "Elaborating entity \"bitToBus_8bit\" for hierarchy \"bitToBus_8bit:inst123456\"" {  } { { "decimal_to_alphabet.bdf" "inst123456" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -296 -2120 -1976 -104 "inst123456" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197447 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Din " "Converted elements in bus name \"Din\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[0\] Din0 " "Converted element name(s) from \"Din\[0\]\" to \"Din0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7\] Din7 " "Converted element name(s) from \"Din\[7\]\" to \"Din7\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 64 440 576 81 "Din\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[1\] Din1 " "Converted element name(s) from \"Din\[1\]\" to \"Din1\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 256 424 576 273 "Din\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[6\] Din6 " "Converted element name(s) from \"Din\[6\]\" to \"Din6\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 88 440 576 105 "Din\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[5\] Din5 " "Converted element name(s) from \"Din\[5\]\" to \"Din5\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 112 440 576 129 "Din\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[2\] Din2 " "Converted element name(s) from \"Din\[2\]\" to \"Din2\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 232 424 576 249 "Din\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[3\] Din3 " "Converted element name(s) from \"Din\[3\]\" to \"Din3\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 200 424 576 217 "Din\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[4\] Din4 " "Converted element name(s) from \"Din\[4\]\" to \"Din4\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 160 440 576 177 "Din\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Din\[7..0\] Din7..0 " "Converted element name(s) from \"Din\[7..0\]\" to \"Din7..0\"" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1638878197447 ""}  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/bitToBus_8bit.bdf" { { 280 424 576 297 "Din\[0\]" "" } { 64 440 576 81 "Din\[7\]" "" } { 256 424 576 273 "Din\[1\]" "" } { 88 440 576 105 "Din\[6\]" "" } { 112 440 576 129 "Din\[5\]" "" } { 232 424 576 249 "Din\[2\]" "" } { 200 424 576 217 "Din\[3\]" "" } { 160 440 576 177 "Din\[4\]" "" } { 29 560 577 104 "Din\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1638878197447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 counter4:inst5 " "Elaborating entity \"counter4\" for hierarchy \"counter4:inst5\"" {  } { { "decimal_to_alphabet.bdf" "inst5" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -264 -1976 -1832 -168 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 counter2:inst14 " "Elaborating entity \"counter2\" for hierarchy \"counter2:inst14\"" {  } { { "decimal_to_alphabet.bdf" "inst14" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -280 2160 2272 -184 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638878197463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[7\] GND " "Pin \"alphabet\[7\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878197681 "|decimal_to_alphabet|alphabet[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alphabet\[5\] GND " "Pin \"alphabet\[5\]\" is stuck at GND" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/Users/user/Desktop/Logic-circuit-and-design/term_project/quartus/decimal_to_alphabet.bdf" { { -440 3528 3704 -424 "alphabet\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638878197681 "|decimal_to_alphabet|alphabet[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638878197681 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638878197697 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638878197697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638878197697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638878197697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638878197728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 07 20:56:37 2021 " "Processing ended: Tue Dec 07 20:56:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638878197728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638878197728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638878197728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638878197728 ""}
