   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f30x_timer.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.timer_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	timer_deinit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	timer_deinit:
  25              	.LFB116:
  26              		.file 1 "../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c"
   1:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
   2:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \file    gd32f30x_timer.c
   3:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief   TIMER driver
   4:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
   5:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****    \version 2024-12-20, V3.0.1, firmware for GD32F30x
   6:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
   7:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
   8:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*
   9:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Copyright (c) 2024, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  11:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  14:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        specific prior written permission.
  22:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  23:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  34:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  35:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #include "gd32f30x_timer.h"
  36:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
  37:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
  38:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      deinit a TIMER
  39:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  40:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
  41:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
  42:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
  43:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_deinit(uint32_t timer_periph)
  44:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
  27              		.loc 1 44 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
  45:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(timer_periph){
  40              		.loc 1 45 5
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 424A     		ldr	r2, .L13
  43 000c 9342     		cmp	r3, r2
  44 000e 73D0     		beq	.L2
  45 0010 7B68     		ldr	r3, [r7, #4]
  46 0012 404A     		ldr	r2, .L13
  47 0014 9342     		cmp	r3, r2
  48 0016 78D8     		bhi	.L12
  49 0018 7B68     		ldr	r3, [r7, #4]
  50 001a 3F4A     		ldr	r2, .L13+4
  51 001c 9342     		cmp	r3, r2
  52 001e 2CD0     		beq	.L4
  53 0020 7B68     		ldr	r3, [r7, #4]
  54 0022 3D4A     		ldr	r2, .L13+4
  55 0024 9342     		cmp	r3, r2
  56 0026 70D8     		bhi	.L12
  57 0028 7B68     		ldr	r3, [r7, #4]
  58 002a 3C4A     		ldr	r2, .L13+8
  59 002c 9342     		cmp	r3, r2
  60 002e 5AD0     		beq	.L5
  61 0030 7B68     		ldr	r3, [r7, #4]
  62 0032 3A4A     		ldr	r2, .L13+8
  63 0034 9342     		cmp	r3, r2
  64 0036 68D8     		bhi	.L12
  65 0038 7B68     		ldr	r3, [r7, #4]
  66 003a 394A     		ldr	r2, .L13+12
  67 003c 9342     		cmp	r3, r2
  68 003e 49D0     		beq	.L6
  69 0040 7B68     		ldr	r3, [r7, #4]
  70 0042 374A     		ldr	r2, .L13+12
  71 0044 9342     		cmp	r3, r2
  72 0046 60D8     		bhi	.L12
  73 0048 7B68     		ldr	r3, [r7, #4]
  74 004a 364A     		ldr	r2, .L13+16
  75 004c 9342     		cmp	r3, r2
  76 004e 38D0     		beq	.L7
  77 0050 7B68     		ldr	r3, [r7, #4]
  78 0052 344A     		ldr	r2, .L13+16
  79 0054 9342     		cmp	r3, r2
  80 0056 58D8     		bhi	.L12
  81 0058 7B68     		ldr	r3, [r7, #4]
  82 005a 334A     		ldr	r2, .L13+20
  83 005c 9342     		cmp	r3, r2
  84 005e 27D0     		beq	.L8
  85 0060 7B68     		ldr	r3, [r7, #4]
  86 0062 314A     		ldr	r2, .L13+20
  87 0064 9342     		cmp	r3, r2
  88 0066 50D8     		bhi	.L12
  89 0068 7B68     		ldr	r3, [r7, #4]
  90 006a B3F1804F 		cmp	r3, #1073741824
  91 006e 0DD0     		beq	.L9
  92 0070 7B68     		ldr	r3, [r7, #4]
  93 0072 2E4A     		ldr	r2, .L13+24
  94 0074 9342     		cmp	r3, r2
  95 0076 12D0     		beq	.L10
  46:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER0:
  47:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER0 */
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  51:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
  52:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER1 */
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  56:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
  57:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER2 */
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  61:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
  62:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER3 */
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  66:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
  67:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER4 */
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  71:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER5:
  72:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER5 */
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  76:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
  77:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER6 */
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  81:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
  82:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER7 */
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  86:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #ifndef GD32F30X_HD
  87:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER8:
  88:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER8 */
  89:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  90:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  91:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  92:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER9:
  93:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER9 */
  94:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
  95:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
  96:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  97:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER10:
  98:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER10 */
  99:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER11:
 103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER11 */
 104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
 105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
 106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER12:
 108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER12 */
 109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER13:
 113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset TIMER13 */
 114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #endif /* GD32F30X_HD */
 118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
  96              		.loc 1 119 9
  97 0078 47E0     		b	.L12
  98              	.L4:
  48:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  99              		.loc 1 48 9
 100 007a 40F20B30 		movw	r0, #779
 101 007e FFF7FEFF 		bl	rcu_periph_reset_enable
  49:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 102              		.loc 1 49 9
 103 0082 40F20B30 		movw	r0, #779
 104 0086 FFF7FEFF 		bl	rcu_periph_reset_disable
  50:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER1:
 105              		.loc 1 50 9
 106 008a 3FE0     		b	.L11
 107              	.L9:
  53:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
 108              		.loc 1 53 9
 109 008c 4FF48060 		mov	r0, #1024
 110 0090 FFF7FEFF 		bl	rcu_periph_reset_enable
  54:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 111              		.loc 1 54 9
 112 0094 4FF48060 		mov	r0, #1024
 113 0098 FFF7FEFF 		bl	rcu_periph_reset_disable
  55:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER2:
 114              		.loc 1 55 9
 115 009c 36E0     		b	.L11
 116              	.L10:
  58:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 117              		.loc 1 58 9
 118 009e 40F20140 		movw	r0, #1025
 119 00a2 FFF7FEFF 		bl	rcu_periph_reset_enable
  59:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 120              		.loc 1 59 9
 121 00a6 40F20140 		movw	r0, #1025
 122 00aa FFF7FEFF 		bl	rcu_periph_reset_disable
  60:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER3:
 123              		.loc 1 60 9
 124 00ae 2DE0     		b	.L11
 125              	.L8:
  63:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
 126              		.loc 1 63 9
 127 00b0 40F20240 		movw	r0, #1026
 128 00b4 FFF7FEFF 		bl	rcu_periph_reset_enable
  64:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 129              		.loc 1 64 9
 130 00b8 40F20240 		movw	r0, #1026
 131 00bc FFF7FEFF 		bl	rcu_periph_reset_disable
  65:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER4:
 132              		.loc 1 65 9
 133 00c0 24E0     		b	.L11
 134              	.L7:
  68:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 135              		.loc 1 68 9
 136 00c2 40F20340 		movw	r0, #1027
 137 00c6 FFF7FEFF 		bl	rcu_periph_reset_enable
  69:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 138              		.loc 1 69 9
 139 00ca 40F20340 		movw	r0, #1027
 140 00ce FFF7FEFF 		bl	rcu_periph_reset_disable
  70:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER5:
 141              		.loc 1 70 9
 142 00d2 1BE0     		b	.L11
 143              	.L6:
  73:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 144              		.loc 1 73 9
 145 00d4 40F20440 		movw	r0, #1028
 146 00d8 FFF7FEFF 		bl	rcu_periph_reset_enable
  74:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 147              		.loc 1 74 9
 148 00dc 40F20440 		movw	r0, #1028
 149 00e0 FFF7FEFF 		bl	rcu_periph_reset_disable
  75:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER6:
 150              		.loc 1 75 9
 151 00e4 12E0     		b	.L11
 152              	.L5:
  78:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 153              		.loc 1 78 9
 154 00e6 40F20540 		movw	r0, #1029
 155 00ea FFF7FEFF 		bl	rcu_periph_reset_enable
  79:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 156              		.loc 1 79 9
 157 00ee 40F20540 		movw	r0, #1029
 158 00f2 FFF7FEFF 		bl	rcu_periph_reset_disable
  80:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER7:
 159              		.loc 1 80 9
 160 00f6 09E0     		b	.L11
 161              	.L2:
  83:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 162              		.loc 1 83 9
 163 00f8 40F20D30 		movw	r0, #781
 164 00fc FFF7FEFF 		bl	rcu_periph_reset_enable
  84:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 165              		.loc 1 84 9
 166 0100 40F20D30 		movw	r0, #781
 167 0104 FFF7FEFF 		bl	rcu_periph_reset_disable
  85:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** #ifndef GD32F30X_HD
 168              		.loc 1 85 9
 169 0108 00E0     		b	.L11
 170              	.L12:
 171              		.loc 1 119 9
 172 010a 00BF     		nop
 173              	.L11:
 120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 174              		.loc 1 121 1
 175 010c 00BF     		nop
 176 010e 0837     		adds	r7, r7, #8
 177              		.cfi_def_cfa_offset 8
 178 0110 BD46     		mov	sp, r7
 179              		.cfi_def_cfa_register 13
 180              		@ sp needed
 181 0112 80BD     		pop	{r7, pc}
 182              	.L14:
 183              		.align	2
 184              	.L13:
 185 0114 00340140 		.word	1073820672
 186 0118 002C0140 		.word	1073818624
 187 011c 00140040 		.word	1073746944
 188 0120 00100040 		.word	1073745920
 189 0124 000C0040 		.word	1073744896
 190 0128 00080040 		.word	1073743872
 191 012c 00040040 		.word	1073742848
 192              		.cfi_endproc
 193              	.LFE116:
 195              		.section	.text.timer_struct_para_init,"ax",%progbits
 196              		.align	1
 197              		.global	timer_struct_para_init
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 201              		.fpu softvfp
 203              	timer_struct_para_init:
 204              	.LFB117:
 122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 205              		.loc 1 130 1
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 8
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 210 0000 80B4     		push	{r7}
 211              		.cfi_def_cfa_offset 4
 212              		.cfi_offset 7, -4
 213 0002 83B0     		sub	sp, sp, #12
 214              		.cfi_def_cfa_offset 16
 215 0004 00AF     		add	r7, sp, #0
 216              		.cfi_def_cfa_register 7
 217 0006 7860     		str	r0, [r7, #4]
 131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the init parameter struct member with the default value */
 132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->prescaler         = 0U;
 218              		.loc 1 132 33
 219 0008 7B68     		ldr	r3, [r7, #4]
 220 000a 0022     		movs	r2, #0
 221 000c 1A80     		strh	r2, [r3]	@ movhi
 133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 222              		.loc 1 133 33
 223 000e 7B68     		ldr	r3, [r7, #4]
 224 0010 0022     		movs	r2, #0
 225 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 226              		.loc 1 134 33
 227 0014 7B68     		ldr	r3, [r7, #4]
 228 0016 0022     		movs	r2, #0
 229 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->period            = 65535U;
 230              		.loc 1 135 33
 231 001a 7B68     		ldr	r3, [r7, #4]
 232 001c 4FF6FF72 		movw	r2, #65535
 233 0020 9A60     		str	r2, [r3, #8]
 136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 234              		.loc 1 136 33
 235 0022 7B68     		ldr	r3, [r7, #4]
 236 0024 0022     		movs	r2, #0
 237 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     initpara->repetitioncounter = 0U;
 238              		.loc 1 137 33
 239 0028 7B68     		ldr	r3, [r7, #4]
 240 002a 0022     		movs	r2, #0
 241 002c 1A73     		strb	r2, [r3, #12]
 138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 242              		.loc 1 138 1
 243 002e 00BF     		nop
 244 0030 0C37     		adds	r7, r7, #12
 245              		.cfi_def_cfa_offset 4
 246 0032 BD46     		mov	sp, r7
 247              		.cfi_def_cfa_register 13
 248              		@ sp needed
 249 0034 80BC     		pop	{r7}
 250              		.cfi_restore 7
 251              		.cfi_def_cfa_offset 0
 252 0036 7047     		bx	lr
 253              		.cfi_endproc
 254              	.LFE117:
 256              		.section	.text.timer_init,"ax",%progbits
 257              		.align	1
 258              		.global	timer_init
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu softvfp
 264              	timer_init:
 265              	.LFB118:
 139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER counter
 142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  initpara: init parameter struct
 144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   period: counter auto reload value, 0~65535
 148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 266              		.loc 1 154 1
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 8
 269              		@ frame_needed = 1, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 271 0000 80B4     		push	{r7}
 272              		.cfi_def_cfa_offset 4
 273              		.cfi_offset 7, -4
 274 0002 83B0     		sub	sp, sp, #12
 275              		.cfi_def_cfa_offset 16
 276 0004 00AF     		add	r7, sp, #0
 277              		.cfi_def_cfa_register 7
 278 0006 7860     		str	r0, [r7, #4]
 279 0008 3960     		str	r1, [r7]
 155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter prescaler value */
 156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 280              		.loc 1 156 49
 281 000a 3B68     		ldr	r3, [r7]
 282 000c 1A88     		ldrh	r2, [r3]
 283              		.loc 1 156 5
 284 000e 7B68     		ldr	r3, [r7, #4]
 285 0010 2833     		adds	r3, r3, #40
 286              		.loc 1 156 29
 287 0012 1A60     		str	r2, [r3]
 157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the counter direction and aligned mode */
 159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 288              		.loc 1 159 7
 289 0014 7B68     		ldr	r3, [r7, #4]
 290 0016 314A     		ldr	r2, .L22
 291 0018 9342     		cmp	r3, r2
 292 001a 13D0     		beq	.L17
 293              		.loc 1 159 33 discriminator 1
 294 001c 7B68     		ldr	r3, [r7, #4]
 295 001e B3F1804F 		cmp	r3, #1073741824
 296 0022 0FD0     		beq	.L17
 297              		.loc 1 159 61 discriminator 2
 298 0024 7B68     		ldr	r3, [r7, #4]
 299 0026 2E4A     		ldr	r2, .L22+4
 300 0028 9342     		cmp	r3, r2
 301 002a 0BD0     		beq	.L17
 160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)){
 302              		.loc 1 160 9
 303 002c 7B68     		ldr	r3, [r7, #4]
 304 002e 2D4A     		ldr	r2, .L22+8
 305 0030 9342     		cmp	r3, r2
 306 0032 07D0     		beq	.L17
 307              		.loc 1 160 37 discriminator 1
 308 0034 7B68     		ldr	r3, [r7, #4]
 309 0036 2C4A     		ldr	r2, .L22+12
 310 0038 9342     		cmp	r3, r2
 311 003a 03D0     		beq	.L17
 312              		.loc 1 160 65 discriminator 2
 313 003c 7B68     		ldr	r3, [r7, #4]
 314 003e 2B4A     		ldr	r2, .L22+16
 315 0040 9342     		cmp	r3, r2
 316 0042 15D1     		bne	.L18
 317              	.L17:
 161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)(TIMER_CTL0_DIR|TIMER_CTL0_CAM);
 318              		.loc 1 161 34
 319 0044 7B68     		ldr	r3, [r7, #4]
 320 0046 1A68     		ldr	r2, [r3]
 321 0048 7B68     		ldr	r3, [r7, #4]
 322 004a 22F07002 		bic	r2, r2, #112
 323 004e 1A60     		str	r2, [r3]
 162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->alignedmode;
 324              		.loc 1 162 34
 325 0050 7B68     		ldr	r3, [r7, #4]
 326 0052 1A68     		ldr	r2, [r3]
 327              		.loc 1 162 55
 328 0054 3B68     		ldr	r3, [r7]
 329 0056 5B88     		ldrh	r3, [r3, #2]
 330              		.loc 1 162 37
 331 0058 1946     		mov	r1, r3
 332              		.loc 1 162 34
 333 005a 7B68     		ldr	r3, [r7, #4]
 334 005c 0A43     		orrs	r2, r2, r1
 335 005e 1A60     		str	r2, [r3]
 163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->counterdirection;
 336              		.loc 1 163 34
 337 0060 7B68     		ldr	r3, [r7, #4]
 338 0062 1A68     		ldr	r2, [r3]
 339              		.loc 1 163 55
 340 0064 3B68     		ldr	r3, [r7]
 341 0066 9B88     		ldrh	r3, [r3, #4]
 342              		.loc 1 163 37
 343 0068 1946     		mov	r1, r3
 344              		.loc 1 163 34
 345 006a 7B68     		ldr	r3, [r7, #4]
 346 006c 0A43     		orrs	r2, r2, r1
 347 006e 1A60     		str	r2, [r3]
 348              	.L18:
 164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure the autoreload value */
 167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 349              		.loc 1 167 5
 350 0070 7B68     		ldr	r3, [r7, #4]
 351 0072 2C33     		adds	r3, r3, #44
 352 0074 1A46     		mov	r2, r3
 353              		.loc 1 167 49
 354 0076 3B68     		ldr	r3, [r7]
 355 0078 9B68     		ldr	r3, [r3, #8]
 356              		.loc 1 167 29
 357 007a 1360     		str	r3, [r2]
 168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 358              		.loc 1 169 7
 359 007c 7B68     		ldr	r3, [r7, #4]
 360 007e 1C4A     		ldr	r2, .L22+20
 361 0080 9342     		cmp	r3, r2
 362 0082 11D0     		beq	.L19
 363              		.loc 1 169 33 discriminator 1
 364 0084 7B68     		ldr	r3, [r7, #4]
 365 0086 1B4A     		ldr	r2, .L22+24
 366 0088 9342     		cmp	r3, r2
 367 008a 0DD0     		beq	.L19
 170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CKDIV bit */
 171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CKDIV;
 368              		.loc 1 171 34
 369 008c 7B68     		ldr	r3, [r7, #4]
 370 008e 1A68     		ldr	r2, [r3]
 371 0090 7B68     		ldr	r3, [r7, #4]
 372 0092 22F44072 		bic	r2, r2, #768
 373 0096 1A60     		str	r2, [r3]
 172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)initpara->clockdivision;
 374              		.loc 1 172 34
 375 0098 7B68     		ldr	r3, [r7, #4]
 376 009a 1A68     		ldr	r2, [r3]
 377              		.loc 1 172 55
 378 009c 3B68     		ldr	r3, [r7]
 379 009e DB88     		ldrh	r3, [r3, #6]
 380              		.loc 1 172 37
 381 00a0 1946     		mov	r1, r3
 382              		.loc 1 172 34
 383 00a2 7B68     		ldr	r3, [r7, #4]
 384 00a4 0A43     		orrs	r2, r2, r1
 385 00a6 1A60     		str	r2, [r3]
 386              	.L19:
 173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 387              		.loc 1 175 7
 388 00a8 7B68     		ldr	r3, [r7, #4]
 389 00aa 0C4A     		ldr	r2, .L22
 390 00ac 9342     		cmp	r3, r2
 391 00ae 03D0     		beq	.L20
 392              		.loc 1 175 33 discriminator 1
 393 00b0 7B68     		ldr	r3, [r7, #4]
 394 00b2 0E4A     		ldr	r2, .L22+16
 395 00b4 9342     		cmp	r3, r2
 396 00b6 04D1     		bne	.L21
 397              	.L20:
 176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure the repetition counter value */
 177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 398              		.loc 1 177 54
 399 00b8 3B68     		ldr	r3, [r7]
 400 00ba 1A7B     		ldrb	r2, [r3, #12]	@ zero_extendqisi2
 401              		.loc 1 177 9
 402 00bc 7B68     		ldr	r3, [r7, #4]
 403 00be 3033     		adds	r3, r3, #48
 404              		.loc 1 177 34
 405 00c0 1A60     		str	r2, [r3]
 406              	.L21:
 178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* generate an update event */
 181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 407              		.loc 1 181 31
 408 00c2 7B68     		ldr	r3, [r7, #4]
 409 00c4 1433     		adds	r3, r3, #20
 410 00c6 1B68     		ldr	r3, [r3]
 411 00c8 7A68     		ldr	r2, [r7, #4]
 412 00ca 1432     		adds	r2, r2, #20
 413 00cc 43F00103 		orr	r3, r3, #1
 414 00d0 1360     		str	r3, [r2]
 182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 415              		.loc 1 182 1
 416 00d2 00BF     		nop
 417 00d4 0C37     		adds	r7, r7, #12
 418              		.cfi_def_cfa_offset 4
 419 00d6 BD46     		mov	sp, r7
 420              		.cfi_def_cfa_register 13
 421              		@ sp needed
 422 00d8 80BC     		pop	{r7}
 423              		.cfi_restore 7
 424              		.cfi_def_cfa_offset 0
 425 00da 7047     		bx	lr
 426              	.L23:
 427              		.align	2
 428              	.L22:
 429 00dc 002C0140 		.word	1073818624
 430 00e0 00040040 		.word	1073742848
 431 00e4 00080040 		.word	1073743872
 432 00e8 000C0040 		.word	1073744896
 433 00ec 00340140 		.word	1073820672
 434 00f0 00100040 		.word	1073745920
 435 00f4 00140040 		.word	1073746944
 436              		.cfi_endproc
 437              	.LFE118:
 439              		.section	.text.timer_enable,"ax",%progbits
 440              		.align	1
 441              		.global	timer_enable
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu softvfp
 447              	timer_enable:
 448              	.LFB119:
 183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable a TIMER
 186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_enable(uint32_t timer_periph)
 191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 449              		.loc 1 191 1
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 8
 452              		@ frame_needed = 1, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 454 0000 80B4     		push	{r7}
 455              		.cfi_def_cfa_offset 4
 456              		.cfi_offset 7, -4
 457 0002 83B0     		sub	sp, sp, #12
 458              		.cfi_def_cfa_offset 16
 459 0004 00AF     		add	r7, sp, #0
 460              		.cfi_def_cfa_register 7
 461 0006 7860     		str	r0, [r7, #4]
 192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 462              		.loc 1 192 30
 463 0008 7B68     		ldr	r3, [r7, #4]
 464 000a 1A68     		ldr	r2, [r3]
 465 000c 7B68     		ldr	r3, [r7, #4]
 466 000e 42F00102 		orr	r2, r2, #1
 467 0012 1A60     		str	r2, [r3]
 193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 468              		.loc 1 193 1
 469 0014 00BF     		nop
 470 0016 0C37     		adds	r7, r7, #12
 471              		.cfi_def_cfa_offset 4
 472 0018 BD46     		mov	sp, r7
 473              		.cfi_def_cfa_register 13
 474              		@ sp needed
 475 001a 80BC     		pop	{r7}
 476              		.cfi_restore 7
 477              		.cfi_def_cfa_offset 0
 478 001c 7047     		bx	lr
 479              		.cfi_endproc
 480              	.LFE119:
 482              		.section	.text.timer_disable,"ax",%progbits
 483              		.align	1
 484              		.global	timer_disable
 485              		.syntax unified
 486              		.thumb
 487              		.thumb_func
 488              		.fpu softvfp
 490              	timer_disable:
 491              	.LFB120:
 194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable a TIMER
 197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_disable(uint32_t timer_periph)
 202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 492              		.loc 1 202 1
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 8
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497 0000 80B4     		push	{r7}
 498              		.cfi_def_cfa_offset 4
 499              		.cfi_offset 7, -4
 500 0002 83B0     		sub	sp, sp, #12
 501              		.cfi_def_cfa_offset 16
 502 0004 00AF     		add	r7, sp, #0
 503              		.cfi_def_cfa_register 7
 504 0006 7860     		str	r0, [r7, #4]
 203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 505              		.loc 1 203 30
 506 0008 7B68     		ldr	r3, [r7, #4]
 507 000a 1A68     		ldr	r2, [r3]
 508 000c 7B68     		ldr	r3, [r7, #4]
 509 000e 22F00102 		bic	r2, r2, #1
 510 0012 1A60     		str	r2, [r3]
 204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 511              		.loc 1 204 1
 512 0014 00BF     		nop
 513 0016 0C37     		adds	r7, r7, #12
 514              		.cfi_def_cfa_offset 4
 515 0018 BD46     		mov	sp, r7
 516              		.cfi_def_cfa_register 13
 517              		@ sp needed
 518 001a 80BC     		pop	{r7}
 519              		.cfi_restore 7
 520              		.cfi_def_cfa_offset 0
 521 001c 7047     		bx	lr
 522              		.cfi_endproc
 523              	.LFE120:
 525              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 526              		.align	1
 527              		.global	timer_auto_reload_shadow_enable
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 531              		.fpu softvfp
 533              	timer_auto_reload_shadow_enable:
 534              	.LFB121:
 205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the auto reload shadow function
 208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 535              		.loc 1 213 1
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 8
 538              		@ frame_needed = 1, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 540 0000 80B4     		push	{r7}
 541              		.cfi_def_cfa_offset 4
 542              		.cfi_offset 7, -4
 543 0002 83B0     		sub	sp, sp, #12
 544              		.cfi_def_cfa_offset 16
 545 0004 00AF     		add	r7, sp, #0
 546              		.cfi_def_cfa_register 7
 547 0006 7860     		str	r0, [r7, #4]
 214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 548              		.loc 1 214 30
 549 0008 7B68     		ldr	r3, [r7, #4]
 550 000a 1A68     		ldr	r2, [r3]
 551 000c 7B68     		ldr	r3, [r7, #4]
 552 000e 42F08002 		orr	r2, r2, #128
 553 0012 1A60     		str	r2, [r3]
 215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 554              		.loc 1 215 1
 555 0014 00BF     		nop
 556 0016 0C37     		adds	r7, r7, #12
 557              		.cfi_def_cfa_offset 4
 558 0018 BD46     		mov	sp, r7
 559              		.cfi_def_cfa_register 13
 560              		@ sp needed
 561 001a 80BC     		pop	{r7}
 562              		.cfi_restore 7
 563              		.cfi_def_cfa_offset 0
 564 001c 7047     		bx	lr
 565              		.cfi_endproc
 566              	.LFE121:
 568              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 569              		.align	1
 570              		.global	timer_auto_reload_shadow_disable
 571              		.syntax unified
 572              		.thumb
 573              		.thumb_func
 574              		.fpu softvfp
 576              	timer_auto_reload_shadow_disable:
 577              	.LFB122:
 216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the auto reload shadow function
 219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 578              		.loc 1 224 1
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 8
 581              		@ frame_needed = 1, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 583 0000 80B4     		push	{r7}
 584              		.cfi_def_cfa_offset 4
 585              		.cfi_offset 7, -4
 586 0002 83B0     		sub	sp, sp, #12
 587              		.cfi_def_cfa_offset 16
 588 0004 00AF     		add	r7, sp, #0
 589              		.cfi_def_cfa_register 7
 590 0006 7860     		str	r0, [r7, #4]
 225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 591              		.loc 1 225 30
 592 0008 7B68     		ldr	r3, [r7, #4]
 593 000a 1A68     		ldr	r2, [r3]
 594 000c 7B68     		ldr	r3, [r7, #4]
 595 000e 22F08002 		bic	r2, r2, #128
 596 0012 1A60     		str	r2, [r3]
 226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 597              		.loc 1 226 1
 598 0014 00BF     		nop
 599 0016 0C37     		adds	r7, r7, #12
 600              		.cfi_def_cfa_offset 4
 601 0018 BD46     		mov	sp, r7
 602              		.cfi_def_cfa_register 13
 603              		@ sp needed
 604 001a 80BC     		pop	{r7}
 605              		.cfi_restore 7
 606              		.cfi_def_cfa_offset 0
 607 001c 7047     		bx	lr
 608              		.cfi_endproc
 609              	.LFE122:
 611              		.section	.text.timer_update_event_enable,"ax",%progbits
 612              		.align	1
 613              		.global	timer_update_event_enable
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu softvfp
 619              	timer_update_event_enable:
 620              	.LFB123:
 227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the update event
 230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 621              		.loc 1 235 1
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 8
 624              		@ frame_needed = 1, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 626 0000 80B4     		push	{r7}
 627              		.cfi_def_cfa_offset 4
 628              		.cfi_offset 7, -4
 629 0002 83B0     		sub	sp, sp, #12
 630              		.cfi_def_cfa_offset 16
 631 0004 00AF     		add	r7, sp, #0
 632              		.cfi_def_cfa_register 7
 633 0006 7860     		str	r0, [r7, #4]
 236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 634              		.loc 1 236 30
 635 0008 7B68     		ldr	r3, [r7, #4]
 636 000a 1A68     		ldr	r2, [r3]
 637 000c 7B68     		ldr	r3, [r7, #4]
 638 000e 22F00202 		bic	r2, r2, #2
 639 0012 1A60     		str	r2, [r3]
 237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 640              		.loc 1 237 1
 641 0014 00BF     		nop
 642 0016 0C37     		adds	r7, r7, #12
 643              		.cfi_def_cfa_offset 4
 644 0018 BD46     		mov	sp, r7
 645              		.cfi_def_cfa_register 13
 646              		@ sp needed
 647 001a 80BC     		pop	{r7}
 648              		.cfi_restore 7
 649              		.cfi_def_cfa_offset 0
 650 001c 7047     		bx	lr
 651              		.cfi_endproc
 652              	.LFE123:
 654              		.section	.text.timer_update_event_disable,"ax",%progbits
 655              		.align	1
 656              		.global	timer_update_event_disable
 657              		.syntax unified
 658              		.thumb
 659              		.thumb_func
 660              		.fpu softvfp
 662              	timer_update_event_disable:
 663              	.LFB124:
 238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the update event
 241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 664              		.loc 1 246 1
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 8
 667              		@ frame_needed = 1, uses_anonymous_args = 0
 668              		@ link register save eliminated.
 669 0000 80B4     		push	{r7}
 670              		.cfi_def_cfa_offset 4
 671              		.cfi_offset 7, -4
 672 0002 83B0     		sub	sp, sp, #12
 673              		.cfi_def_cfa_offset 16
 674 0004 00AF     		add	r7, sp, #0
 675              		.cfi_def_cfa_register 7
 676 0006 7860     		str	r0, [r7, #4]
 247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 677              		.loc 1 247 30
 678 0008 7B68     		ldr	r3, [r7, #4]
 679 000a 1A68     		ldr	r2, [r3]
 680 000c 7B68     		ldr	r3, [r7, #4]
 681 000e 42F00202 		orr	r2, r2, #2
 682 0012 1A60     		str	r2, [r3]
 248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 683              		.loc 1 248 1
 684 0014 00BF     		nop
 685 0016 0C37     		adds	r7, r7, #12
 686              		.cfi_def_cfa_offset 4
 687 0018 BD46     		mov	sp, r7
 688              		.cfi_def_cfa_register 13
 689              		@ sp needed
 690 001a 80BC     		pop	{r7}
 691              		.cfi_restore 7
 692              		.cfi_def_cfa_offset 0
 693 001c 7047     		bx	lr
 694              		.cfi_endproc
 695              	.LFE124:
 697              		.section	.text.timer_counter_alignment,"ax",%progbits
 698              		.align	1
 699              		.global	timer_counter_alignment
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 703              		.fpu softvfp
 705              	timer_counter_alignment:
 706              	.LFB125:
 249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter alignment mode
 252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  aligned:
 254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 707              		.loc 1 263 1
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 8
 710              		@ frame_needed = 1, uses_anonymous_args = 0
 711              		@ link register save eliminated.
 712 0000 80B4     		push	{r7}
 713              		.cfi_def_cfa_offset 4
 714              		.cfi_offset 7, -4
 715 0002 83B0     		sub	sp, sp, #12
 716              		.cfi_def_cfa_offset 16
 717 0004 00AF     		add	r7, sp, #0
 718              		.cfi_def_cfa_register 7
 719 0006 7860     		str	r0, [r7, #4]
 720 0008 0B46     		mov	r3, r1
 721 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CAM;
 722              		.loc 1 264 30
 723 000c 7B68     		ldr	r3, [r7, #4]
 724 000e 1A68     		ldr	r2, [r3]
 725 0010 7B68     		ldr	r3, [r7, #4]
 726 0012 22F06002 		bic	r2, r2, #96
 727 0016 1A60     		str	r2, [r3]
 265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 728              		.loc 1 265 30
 729 0018 7B68     		ldr	r3, [r7, #4]
 730 001a 1968     		ldr	r1, [r3]
 731              		.loc 1 265 33
 732 001c 7A88     		ldrh	r2, [r7, #2]
 733              		.loc 1 265 30
 734 001e 7B68     		ldr	r3, [r7, #4]
 735 0020 0A43     		orrs	r2, r2, r1
 736 0022 1A60     		str	r2, [r3]
 266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 737              		.loc 1 266 1
 738 0024 00BF     		nop
 739 0026 0C37     		adds	r7, r7, #12
 740              		.cfi_def_cfa_offset 4
 741 0028 BD46     		mov	sp, r7
 742              		.cfi_def_cfa_register 13
 743              		@ sp needed
 744 002a 80BC     		pop	{r7}
 745              		.cfi_restore 7
 746              		.cfi_def_cfa_offset 0
 747 002c 7047     		bx	lr
 748              		.cfi_endproc
 749              	.LFE125:
 751              		.section	.text.timer_counter_up_direction,"ax",%progbits
 752              		.align	1
 753              		.global	timer_counter_up_direction
 754              		.syntax unified
 755              		.thumb
 756              		.thumb_func
 757              		.fpu softvfp
 759              	timer_counter_up_direction:
 760              	.LFB126:
 267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter up direction
 270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 761              		.loc 1 275 1
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 8
 764              		@ frame_needed = 1, uses_anonymous_args = 0
 765              		@ link register save eliminated.
 766 0000 80B4     		push	{r7}
 767              		.cfi_def_cfa_offset 4
 768              		.cfi_offset 7, -4
 769 0002 83B0     		sub	sp, sp, #12
 770              		.cfi_def_cfa_offset 16
 771 0004 00AF     		add	r7, sp, #0
 772              		.cfi_def_cfa_register 7
 773 0006 7860     		str	r0, [r7, #4]
 276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 774              		.loc 1 276 30
 775 0008 7B68     		ldr	r3, [r7, #4]
 776 000a 1A68     		ldr	r2, [r3]
 777 000c 7B68     		ldr	r3, [r7, #4]
 778 000e 22F01002 		bic	r2, r2, #16
 779 0012 1A60     		str	r2, [r3]
 277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 780              		.loc 1 277 1
 781 0014 00BF     		nop
 782 0016 0C37     		adds	r7, r7, #12
 783              		.cfi_def_cfa_offset 4
 784 0018 BD46     		mov	sp, r7
 785              		.cfi_def_cfa_register 13
 786              		@ sp needed
 787 001a 80BC     		pop	{r7}
 788              		.cfi_restore 7
 789              		.cfi_def_cfa_offset 0
 790 001c 7047     		bx	lr
 791              		.cfi_endproc
 792              	.LFE126:
 794              		.section	.text.timer_counter_down_direction,"ax",%progbits
 795              		.align	1
 796              		.global	timer_counter_down_direction
 797              		.syntax unified
 798              		.thumb
 799              		.thumb_func
 800              		.fpu softvfp
 802              	timer_counter_down_direction:
 803              	.LFB127:
 278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      set TIMER counter down direction
 281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 804              		.loc 1 286 1
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 8
 807              		@ frame_needed = 1, uses_anonymous_args = 0
 808              		@ link register save eliminated.
 809 0000 80B4     		push	{r7}
 810              		.cfi_def_cfa_offset 4
 811              		.cfi_offset 7, -4
 812 0002 83B0     		sub	sp, sp, #12
 813              		.cfi_def_cfa_offset 16
 814 0004 00AF     		add	r7, sp, #0
 815              		.cfi_def_cfa_register 7
 816 0006 7860     		str	r0, [r7, #4]
 287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 817              		.loc 1 287 30
 818 0008 7B68     		ldr	r3, [r7, #4]
 819 000a 1A68     		ldr	r2, [r3]
 820 000c 7B68     		ldr	r3, [r7, #4]
 821 000e 42F01002 		orr	r2, r2, #16
 822 0012 1A60     		str	r2, [r3]
 288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 823              		.loc 1 288 1
 824 0014 00BF     		nop
 825 0016 0C37     		adds	r7, r7, #12
 826              		.cfi_def_cfa_offset 4
 827 0018 BD46     		mov	sp, r7
 828              		.cfi_def_cfa_register 13
 829              		@ sp needed
 830 001a 80BC     		pop	{r7}
 831              		.cfi_restore 7
 832              		.cfi_def_cfa_offset 0
 833 001c 7047     		bx	lr
 834              		.cfi_endproc
 835              	.LFE127:
 837              		.section	.text.timer_prescaler_config,"ax",%progbits
 838              		.align	1
 839              		.global	timer_prescaler_config
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 843              		.fpu softvfp
 845              	timer_prescaler_config:
 846              	.LFB128:
 289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER prescaler
 292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: prescaler value,0~65535
 294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint8_t pscreload)
 302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 847              		.loc 1 302 1
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 8
 850              		@ frame_needed = 1, uses_anonymous_args = 0
 851              		@ link register save eliminated.
 852 0000 80B4     		push	{r7}
 853              		.cfi_def_cfa_offset 4
 854              		.cfi_offset 7, -4
 855 0002 83B0     		sub	sp, sp, #12
 856              		.cfi_def_cfa_offset 16
 857 0004 00AF     		add	r7, sp, #0
 858              		.cfi_def_cfa_register 7
 859 0006 7860     		str	r0, [r7, #4]
 860 0008 0B46     		mov	r3, r1
 861 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 862 000c 1346     		mov	r3, r2
 863 000e 7B70     		strb	r3, [r7, #1]
 303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 864              		.loc 1 303 5
 865 0010 7B68     		ldr	r3, [r7, #4]
 866 0012 2833     		adds	r3, r3, #40
 867 0014 1A46     		mov	r2, r3
 868              		.loc 1 303 31
 869 0016 7B88     		ldrh	r3, [r7, #2]
 870              		.loc 1 303 29
 871 0018 1360     		str	r3, [r2]
 304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
 305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 872              		.loc 1 305 7
 873 001a 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 874 001c 002B     		cmp	r3, #0
 875 001e 07D1     		bne	.L35
 306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 876              		.loc 1 306 35
 877 0020 7B68     		ldr	r3, [r7, #4]
 878 0022 1433     		adds	r3, r3, #20
 879 0024 1B68     		ldr	r3, [r3]
 880 0026 7A68     		ldr	r2, [r7, #4]
 881 0028 1432     		adds	r2, r2, #20
 882 002a 43F00103 		orr	r3, r3, #1
 883 002e 1360     		str	r3, [r2]
 884              	.L35:
 307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 885              		.loc 1 308 1
 886 0030 00BF     		nop
 887 0032 0C37     		adds	r7, r7, #12
 888              		.cfi_def_cfa_offset 4
 889 0034 BD46     		mov	sp, r7
 890              		.cfi_def_cfa_register 13
 891              		@ sp needed
 892 0036 80BC     		pop	{r7}
 893              		.cfi_restore 7
 894              		.cfi_def_cfa_offset 0
 895 0038 7047     		bx	lr
 896              		.cfi_endproc
 897              	.LFE128:
 899              		.section	.text.timer_repetition_value_config,"ax",%progbits
 900              		.align	1
 901              		.global	timer_repetition_value_config
 902              		.syntax unified
 903              		.thumb
 904              		.thumb_func
 905              		.fpu softvfp
 907              	timer_repetition_value_config:
 908              	.LFB129:
 309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER repetition register value
 312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  repetition: the counter repetition value,0~255
 314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 909              		.loc 1 318 1
 910              		.cfi_startproc
 911              		@ args = 0, pretend = 0, frame = 8
 912              		@ frame_needed = 1, uses_anonymous_args = 0
 913              		@ link register save eliminated.
 914 0000 80B4     		push	{r7}
 915              		.cfi_def_cfa_offset 4
 916              		.cfi_offset 7, -4
 917 0002 83B0     		sub	sp, sp, #12
 918              		.cfi_def_cfa_offset 16
 919 0004 00AF     		add	r7, sp, #0
 920              		.cfi_def_cfa_register 7
 921 0006 7860     		str	r0, [r7, #4]
 922 0008 0B46     		mov	r3, r1
 923 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 924              		.loc 1 319 5
 925 000c 7B68     		ldr	r3, [r7, #4]
 926 000e 3033     		adds	r3, r3, #48
 927 0010 1A46     		mov	r2, r3
 928              		.loc 1 319 32
 929 0012 7B88     		ldrh	r3, [r7, #2]
 930              		.loc 1 319 30
 931 0014 1360     		str	r3, [r2]
 320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** } 
 932              		.loc 1 320 1
 933 0016 00BF     		nop
 934 0018 0C37     		adds	r7, r7, #12
 935              		.cfi_def_cfa_offset 4
 936 001a BD46     		mov	sp, r7
 937              		.cfi_def_cfa_register 13
 938              		@ sp needed
 939 001c 80BC     		pop	{r7}
 940              		.cfi_restore 7
 941              		.cfi_def_cfa_offset 0
 942 001e 7047     		bx	lr
 943              		.cfi_endproc
 944              	.LFE129:
 946              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 947              		.align	1
 948              		.global	timer_autoreload_value_config
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 952              		.fpu softvfp
 954              	timer_autoreload_value_config:
 955              	.LFB130:
 321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****  
 322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER autoreload register value
 324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  autoreload: the counter auto-reload value,0~65535
 326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 956              		.loc 1 330 1
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 8
 959              		@ frame_needed = 1, uses_anonymous_args = 0
 960              		@ link register save eliminated.
 961 0000 80B4     		push	{r7}
 962              		.cfi_def_cfa_offset 4
 963              		.cfi_offset 7, -4
 964 0002 83B0     		sub	sp, sp, #12
 965              		.cfi_def_cfa_offset 16
 966 0004 00AF     		add	r7, sp, #0
 967              		.cfi_def_cfa_register 7
 968 0006 7860     		str	r0, [r7, #4]
 969 0008 0B46     		mov	r3, r1
 970 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 971              		.loc 1 331 5
 972 000c 7B68     		ldr	r3, [r7, #4]
 973 000e 2C33     		adds	r3, r3, #44
 974 0010 1A46     		mov	r2, r3
 975              		.loc 1 331 31
 976 0012 7B88     		ldrh	r3, [r7, #2]
 977              		.loc 1 331 29
 978 0014 1360     		str	r3, [r2]
 332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 979              		.loc 1 332 1
 980 0016 00BF     		nop
 981 0018 0C37     		adds	r7, r7, #12
 982              		.cfi_def_cfa_offset 4
 983 001a BD46     		mov	sp, r7
 984              		.cfi_def_cfa_register 13
 985              		@ sp needed
 986 001c 80BC     		pop	{r7}
 987              		.cfi_restore 7
 988              		.cfi_def_cfa_offset 0
 989 001e 7047     		bx	lr
 990              		.cfi_endproc
 991              	.LFE130:
 993              		.section	.text.timer_counter_value_config,"ax",%progbits
 994              		.align	1
 995              		.global	timer_counter_value_config
 996              		.syntax unified
 997              		.thumb
 998              		.thumb_func
 999              		.fpu softvfp
 1001              	timer_counter_value_config:
 1002              	.LFB131:
 333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER counter register value
 336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  counter: the counter value,0~65535
 338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1003              		.loc 1 342 1
 1004              		.cfi_startproc
 1005              		@ args = 0, pretend = 0, frame = 8
 1006              		@ frame_needed = 1, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 1008 0000 80B4     		push	{r7}
 1009              		.cfi_def_cfa_offset 4
 1010              		.cfi_offset 7, -4
 1011 0002 83B0     		sub	sp, sp, #12
 1012              		.cfi_def_cfa_offset 16
 1013 0004 00AF     		add	r7, sp, #0
 1014              		.cfi_def_cfa_register 7
 1015 0006 7860     		str	r0, [r7, #4]
 1016 0008 0B46     		mov	r3, r1
 1017 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 1018              		.loc 1 343 5
 1019 000c 7B68     		ldr	r3, [r7, #4]
 1020 000e 2433     		adds	r3, r3, #36
 1021 0010 1A46     		mov	r2, r3
 1022              		.loc 1 343 31
 1023 0012 7B88     		ldrh	r3, [r7, #2]
 1024              		.loc 1 343 29
 1025 0014 1360     		str	r3, [r2]
 344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1026              		.loc 1 344 1
 1027 0016 00BF     		nop
 1028 0018 0C37     		adds	r7, r7, #12
 1029              		.cfi_def_cfa_offset 4
 1030 001a BD46     		mov	sp, r7
 1031              		.cfi_def_cfa_register 13
 1032              		@ sp needed
 1033 001c 80BC     		pop	{r7}
 1034              		.cfi_restore 7
 1035              		.cfi_def_cfa_offset 0
 1036 001e 7047     		bx	lr
 1037              		.cfi_endproc
 1038              	.LFE131:
 1040              		.section	.text.timer_counter_read,"ax",%progbits
 1041              		.align	1
 1042              		.global	timer_counter_read
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1046              		.fpu softvfp
 1048              	timer_counter_read:
 1049              	.LFB132:
 345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER counter value
 348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     counter value
 351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1050              		.loc 1 353 1
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 16
 1053              		@ frame_needed = 1, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 1055 0000 80B4     		push	{r7}
 1056              		.cfi_def_cfa_offset 4
 1057              		.cfi_offset 7, -4
 1058 0002 85B0     		sub	sp, sp, #20
 1059              		.cfi_def_cfa_offset 24
 1060 0004 00AF     		add	r7, sp, #0
 1061              		.cfi_def_cfa_register 7
 1062 0006 7860     		str	r0, [r7, #4]
 354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 1063              		.loc 1 354 14
 1064 0008 0023     		movs	r3, #0
 1065 000a FB60     		str	r3, [r7, #12]
 355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 1066              		.loc 1 355 19
 1067 000c 7B68     		ldr	r3, [r7, #4]
 1068 000e 2433     		adds	r3, r3, #36
 1069              		.loc 1 355 17
 1070 0010 1B68     		ldr	r3, [r3]
 1071 0012 FB60     		str	r3, [r7, #12]
 356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 1072              		.loc 1 356 12
 1073 0014 FB68     		ldr	r3, [r7, #12]
 357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1074              		.loc 1 357 1
 1075 0016 1846     		mov	r0, r3
 1076 0018 1437     		adds	r7, r7, #20
 1077              		.cfi_def_cfa_offset 4
 1078 001a BD46     		mov	sp, r7
 1079              		.cfi_def_cfa_register 13
 1080              		@ sp needed
 1081 001c 80BC     		pop	{r7}
 1082              		.cfi_restore 7
 1083              		.cfi_def_cfa_offset 0
 1084 001e 7047     		bx	lr
 1085              		.cfi_endproc
 1086              	.LFE132:
 1088              		.section	.text.timer_prescaler_read,"ax",%progbits
 1089              		.align	1
 1090              		.global	timer_prescaler_read
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1094              		.fpu softvfp
 1096              	timer_prescaler_read:
 1097              	.LFB133:
 358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER prescaler value
 361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     prescaler register value
 364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */         
 365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1098              		.loc 1 366 1
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 16
 1101              		@ frame_needed = 1, uses_anonymous_args = 0
 1102              		@ link register save eliminated.
 1103 0000 80B4     		push	{r7}
 1104              		.cfi_def_cfa_offset 4
 1105              		.cfi_offset 7, -4
 1106 0002 85B0     		sub	sp, sp, #20
 1107              		.cfi_def_cfa_offset 24
 1108 0004 00AF     		add	r7, sp, #0
 1109              		.cfi_def_cfa_register 7
 1110 0006 7860     		str	r0, [r7, #4]
 367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t prescaler_value = 0U;
 1111              		.loc 1 367 14
 1112 0008 0023     		movs	r3, #0
 1113 000a FB81     		strh	r3, [r7, #14]	@ movhi
 368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 1114              		.loc 1 368 34
 1115 000c 7B68     		ldr	r3, [r7, #4]
 1116 000e 2833     		adds	r3, r3, #40
 1117 0010 1B68     		ldr	r3, [r3]
 1118              		.loc 1 368 21
 1119 0012 FB81     		strh	r3, [r7, #14]	@ movhi
 369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (prescaler_value);
 1120              		.loc 1 369 12
 1121 0014 FB89     		ldrh	r3, [r7, #14]
 370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1122              		.loc 1 370 1
 1123 0016 1846     		mov	r0, r3
 1124 0018 1437     		adds	r7, r7, #20
 1125              		.cfi_def_cfa_offset 4
 1126 001a BD46     		mov	sp, r7
 1127              		.cfi_def_cfa_register 13
 1128              		@ sp needed
 1129 001c 80BC     		pop	{r7}
 1130              		.cfi_restore 7
 1131              		.cfi_def_cfa_offset 0
 1132 001e 7047     		bx	lr
 1133              		.cfi_endproc
 1134              	.LFE133:
 1136              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 1137              		.align	1
 1138              		.global	timer_single_pulse_mode_config
 1139              		.syntax unified
 1140              		.thumb
 1141              		.thumb_func
 1142              		.fpu softvfp
 1144              	timer_single_pulse_mode_config:
 1145              	.LFB134:
 371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER single pulse mode
 374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  spmode:
 376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1146              		.loc 1 383 1
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 8
 1149              		@ frame_needed = 1, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 1151 0000 80B4     		push	{r7}
 1152              		.cfi_def_cfa_offset 4
 1153              		.cfi_offset 7, -4
 1154 0002 83B0     		sub	sp, sp, #12
 1155              		.cfi_def_cfa_offset 16
 1156 0004 00AF     		add	r7, sp, #0
 1157              		.cfi_def_cfa_register 7
 1158 0006 7860     		str	r0, [r7, #4]
 1159 0008 3960     		str	r1, [r7]
 384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 1160              		.loc 1 384 7
 1161 000a 3B68     		ldr	r3, [r7]
 1162 000c 002B     		cmp	r3, #0
 1163 000e 06D1     		bne	.L44
 385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 1164              		.loc 1 385 34
 1165 0010 7B68     		ldr	r3, [r7, #4]
 1166 0012 1A68     		ldr	r2, [r3]
 1167 0014 7B68     		ldr	r3, [r7, #4]
 1168 0016 42F00802 		orr	r2, r2, #8
 1169 001a 1A60     		str	r2, [r3]
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1170              		.loc 1 391 1
 1171 001c 08E0     		b	.L46
 1172              	.L44:
 386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 1173              		.loc 1 386 13
 1174 001e 3B68     		ldr	r3, [r7]
 1175 0020 012B     		cmp	r3, #1
 1176 0022 05D1     		bne	.L46
 387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 1177              		.loc 1 387 34
 1178 0024 7B68     		ldr	r3, [r7, #4]
 1179 0026 1A68     		ldr	r2, [r3]
 1180 0028 7B68     		ldr	r3, [r7, #4]
 1181 002a 22F00802 		bic	r2, r2, #8
 1182 002e 1A60     		str	r2, [r3]
 1183              	.L46:
 1184              		.loc 1 391 1
 1185 0030 00BF     		nop
 1186 0032 0C37     		adds	r7, r7, #12
 1187              		.cfi_def_cfa_offset 4
 1188 0034 BD46     		mov	sp, r7
 1189              		.cfi_def_cfa_register 13
 1190              		@ sp needed
 1191 0036 80BC     		pop	{r7}
 1192              		.cfi_restore 7
 1193              		.cfi_def_cfa_offset 0
 1194 0038 7047     		bx	lr
 1195              		.cfi_endproc
 1196              	.LFE134:
 1198              		.section	.text.timer_update_source_config,"ax",%progbits
 1199              		.align	1
 1200              		.global	timer_update_source_config
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu softvfp
 1206              	timer_update_source_config:
 1207              	.LFB135:
 392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER update source 
 395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  update: 
 397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1208              		.loc 1 404 1
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 8
 1211              		@ frame_needed = 1, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 1213 0000 80B4     		push	{r7}
 1214              		.cfi_def_cfa_offset 4
 1215              		.cfi_offset 7, -4
 1216 0002 83B0     		sub	sp, sp, #12
 1217              		.cfi_def_cfa_offset 16
 1218 0004 00AF     		add	r7, sp, #0
 1219              		.cfi_def_cfa_register 7
 1220 0006 7860     		str	r0, [r7, #4]
 1221 0008 3960     		str	r1, [r7]
 405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 1222              		.loc 1 405 7
 1223 000a 3B68     		ldr	r3, [r7]
 1224 000c 002B     		cmp	r3, #0
 1225 000e 06D1     		bne	.L48
 406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 1226              		.loc 1 406 34
 1227 0010 7B68     		ldr	r3, [r7, #4]
 1228 0012 1A68     		ldr	r2, [r3]
 1229 0014 7B68     		ldr	r3, [r7, #4]
 1230 0016 42F00402 		orr	r2, r2, #4
 1231 001a 1A60     		str	r2, [r3]
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1232              		.loc 1 412 1
 1233 001c 08E0     		b	.L50
 1234              	.L48:
 407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 1235              		.loc 1 407 13
 1236 001e 3B68     		ldr	r3, [r7]
 1237 0020 012B     		cmp	r3, #1
 1238 0022 05D1     		bne	.L50
 408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 1239              		.loc 1 408 34
 1240 0024 7B68     		ldr	r3, [r7, #4]
 1241 0026 1A68     		ldr	r2, [r3]
 1242 0028 7B68     		ldr	r3, [r7, #4]
 1243 002a 22F00402 		bic	r2, r2, #4
 1244 002e 1A60     		str	r2, [r3]
 1245              	.L50:
 1246              		.loc 1 412 1
 1247 0030 00BF     		nop
 1248 0032 0C37     		adds	r7, r7, #12
 1249              		.cfi_def_cfa_offset 4
 1250 0034 BD46     		mov	sp, r7
 1251              		.cfi_def_cfa_register 13
 1252              		@ sp needed
 1253 0036 80BC     		pop	{r7}
 1254              		.cfi_restore 7
 1255              		.cfi_def_cfa_offset 0
 1256 0038 7047     		bx	lr
 1257              		.cfi_endproc
 1258              	.LFE135:
 1260              		.section	.text.timer_interrupt_enable,"ax",%progbits
 1261              		.align	1
 1262              		.global	timer_interrupt_enable
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1266              		.fpu softvfp
 1268              	timer_interrupt_enable:
 1269              	.LFB136:
 413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER interrupt
 416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
 417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt enable source
 418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
 420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
 421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
 422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
 423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
 424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
 425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
 426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
 427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
 431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1270              		.loc 1 431 1
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 8
 1273              		@ frame_needed = 1, uses_anonymous_args = 0
 1274              		@ link register save eliminated.
 1275 0000 80B4     		push	{r7}
 1276              		.cfi_def_cfa_offset 4
 1277              		.cfi_offset 7, -4
 1278 0002 83B0     		sub	sp, sp, #12
 1279              		.cfi_def_cfa_offset 16
 1280 0004 00AF     		add	r7, sp, #0
 1281              		.cfi_def_cfa_register 7
 1282 0006 7860     		str	r0, [r7, #4]
 1283 0008 3960     		str	r1, [r7]
 432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 1284              		.loc 1 432 34
 1285 000a 7B68     		ldr	r3, [r7, #4]
 1286 000c 0C33     		adds	r3, r3, #12
 1287 000e 1A68     		ldr	r2, [r3]
 1288 0010 7B68     		ldr	r3, [r7, #4]
 1289 0012 0C33     		adds	r3, r3, #12
 1290 0014 1946     		mov	r1, r3
 1291 0016 3B68     		ldr	r3, [r7]
 1292 0018 1343     		orrs	r3, r3, r2
 1293 001a 0B60     		str	r3, [r1]
 433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1294              		.loc 1 433 1
 1295 001c 00BF     		nop
 1296 001e 0C37     		adds	r7, r7, #12
 1297              		.cfi_def_cfa_offset 4
 1298 0020 BD46     		mov	sp, r7
 1299              		.cfi_def_cfa_register 13
 1300              		@ sp needed
 1301 0022 80BC     		pop	{r7}
 1302              		.cfi_restore 7
 1303              		.cfi_def_cfa_offset 0
 1304 0024 7047     		bx	lr
 1305              		.cfi_endproc
 1306              	.LFE136:
 1308              		.section	.text.timer_interrupt_disable,"ax",%progbits
 1309              		.align	1
 1310              		.global	timer_interrupt_disable
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1314              		.fpu softvfp
 1316              	timer_interrupt_disable:
 1317              	.LFB137:
 434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER interrupt
 437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: timer interrupt source disable 
 439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_UP: update interrupt disable, TIMERx(x=0..13)
 441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt disable, TIMERx(x=0..4,7..13)
 442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt disable, TIMERx(x=0..4,7,8,11)
 443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt disable, TIMERx(x=0..4,7)
 444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt disable , TIMERx(x=0..4,7)
 445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt disable, TIMERx(x=0,7)
 446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt disable, TIMERx(x=0..4,7,8,11)
 447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt disable, TIMERx(x=0,7)
 448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
 452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1318              		.loc 1 452 1
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 8
 1321              		@ frame_needed = 1, uses_anonymous_args = 0
 1322              		@ link register save eliminated.
 1323 0000 80B4     		push	{r7}
 1324              		.cfi_def_cfa_offset 4
 1325              		.cfi_offset 7, -4
 1326 0002 83B0     		sub	sp, sp, #12
 1327              		.cfi_def_cfa_offset 16
 1328 0004 00AF     		add	r7, sp, #0
 1329              		.cfi_def_cfa_register 7
 1330 0006 7860     		str	r0, [r7, #4]
 1331 0008 3960     		str	r1, [r7]
 453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 1332              		.loc 1 453 34
 1333 000a 7B68     		ldr	r3, [r7, #4]
 1334 000c 0C33     		adds	r3, r3, #12
 1335 000e 1A68     		ldr	r2, [r3]
 1336              		.loc 1 453 38
 1337 0010 3B68     		ldr	r3, [r7]
 1338 0012 DB43     		mvns	r3, r3
 1339              		.loc 1 453 34
 1340 0014 7968     		ldr	r1, [r7, #4]
 1341 0016 0C31     		adds	r1, r1, #12
 1342 0018 1340     		ands	r3, r3, r2
 1343 001a 0B60     		str	r3, [r1]
 454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1344              		.loc 1 454 1
 1345 001c 00BF     		nop
 1346 001e 0C37     		adds	r7, r7, #12
 1347              		.cfi_def_cfa_offset 4
 1348 0020 BD46     		mov	sp, r7
 1349              		.cfi_def_cfa_register 13
 1350              		@ sp needed
 1351 0022 80BC     		pop	{r7}
 1352              		.cfi_restore 7
 1353              		.cfi_def_cfa_offset 0
 1354 0024 7047     		bx	lr
 1355              		.cfi_endproc
 1356              	.LFE137:
 1358              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 1359              		.align	1
 1360              		.global	timer_interrupt_flag_get
 1361              		.syntax unified
 1362              		.thumb
 1363              		.thumb_func
 1364              		.fpu softvfp
 1366              	timer_interrupt_flag_get:
 1367              	.LFB138:
 455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get timer interrupt flag
 458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
 473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1368              		.loc 1 473 1
 1369              		.cfi_startproc
 1370              		@ args = 0, pretend = 0, frame = 16
 1371              		@ frame_needed = 1, uses_anonymous_args = 0
 1372              		@ link register save eliminated.
 1373 0000 80B4     		push	{r7}
 1374              		.cfi_def_cfa_offset 4
 1375              		.cfi_offset 7, -4
 1376 0002 85B0     		sub	sp, sp, #20
 1377              		.cfi_def_cfa_offset 24
 1378 0004 00AF     		add	r7, sp, #0
 1379              		.cfi_def_cfa_register 7
 1380 0006 7860     		str	r0, [r7, #4]
 1381 0008 3960     		str	r1, [r7]
 474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t val;
 475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 1382              		.loc 1 475 12
 1383 000a 7B68     		ldr	r3, [r7, #4]
 1384 000c 0C33     		adds	r3, r3, #12
 1385 000e 1B68     		ldr	r3, [r3]
 1386              		.loc 1 475 9
 1387 0010 3A68     		ldr	r2, [r7]
 1388 0012 1340     		ands	r3, r3, r2
 1389 0014 FB60     		str	r3, [r7, #12]
 476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt) ) && (RESET != val)){
 1390              		.loc 1 476 19
 1391 0016 7B68     		ldr	r3, [r7, #4]
 1392 0018 1033     		adds	r3, r3, #16
 1393 001a 1A68     		ldr	r2, [r3]
 1394              		.loc 1 476 44
 1395 001c 3B68     		ldr	r3, [r7]
 1396 001e 1340     		ands	r3, r3, r2
 1397              		.loc 1 476 7
 1398 0020 002B     		cmp	r3, #0
 1399 0022 04D0     		beq	.L54
 1400              		.loc 1 476 59 discriminator 1
 1401 0024 FB68     		ldr	r3, [r7, #12]
 1402 0026 002B     		cmp	r3, #0
 1403 0028 01D0     		beq	.L54
 477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 1404              		.loc 1 477 16
 1405 002a 0123     		movs	r3, #1
 1406 002c 00E0     		b	.L55
 1407              	.L54:
 478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 1408              		.loc 1 479 16
 1409 002e 0023     		movs	r3, #0
 1410              	.L55:
 480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1411              		.loc 1 481 1
 1412 0030 1846     		mov	r0, r3
 1413 0032 1437     		adds	r7, r7, #20
 1414              		.cfi_def_cfa_offset 4
 1415 0034 BD46     		mov	sp, r7
 1416              		.cfi_def_cfa_register 13
 1417              		@ sp needed
 1418 0036 80BC     		pop	{r7}
 1419              		.cfi_restore 7
 1420              		.cfi_def_cfa_offset 0
 1421 0038 7047     		bx	lr
 1422              		.cfi_endproc
 1423              	.LFE138:
 1425              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 1426              		.align	1
 1427              		.global	timer_interrupt_flag_clear
 1428              		.syntax unified
 1429              		.thumb
 1430              		.thumb_func
 1431              		.fpu softvfp
 1433              	timer_interrupt_flag_clear:
 1434              	.LFB139:
 482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER interrupt flag
 485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
 487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag,TIMERx(x=0..13)
 489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag,TIMERx(x=0..4,7..13)
 490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag,TIMERx(x=0..4,7,8,11)
 491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag,TIMERx(x=0..4,7)
 492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag,TIMERx(x=0..4,7)
 493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag,TIMERx(x=0,7) 
 494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag,TIMERx(x=0,7,8,11)
 495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_INT_FLAG_BRK:  break interrupt flag,TIMERx(x=0,7)
 496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
 500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1435              		.loc 1 500 1
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 8
 1438              		@ frame_needed = 1, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 1440 0000 80B4     		push	{r7}
 1441              		.cfi_def_cfa_offset 4
 1442              		.cfi_offset 7, -4
 1443 0002 83B0     		sub	sp, sp, #12
 1444              		.cfi_def_cfa_offset 16
 1445 0004 00AF     		add	r7, sp, #0
 1446              		.cfi_def_cfa_register 7
 1447 0006 7860     		str	r0, [r7, #4]
 1448 0008 3960     		str	r1, [r7]
 501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 1449              		.loc 1 501 5
 1450 000a 7B68     		ldr	r3, [r7, #4]
 1451 000c 1033     		adds	r3, r3, #16
 1452 000e 1A46     		mov	r2, r3
 1453              		.loc 1 501 33
 1454 0010 3B68     		ldr	r3, [r7]
 1455 0012 DB43     		mvns	r3, r3
 1456              		.loc 1 501 30
 1457 0014 1360     		str	r3, [r2]
 502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1458              		.loc 1 502 1
 1459 0016 00BF     		nop
 1460 0018 0C37     		adds	r7, r7, #12
 1461              		.cfi_def_cfa_offset 4
 1462 001a BD46     		mov	sp, r7
 1463              		.cfi_def_cfa_register 13
 1464              		@ sp needed
 1465 001c 80BC     		pop	{r7}
 1466              		.cfi_restore 7
 1467              		.cfi_def_cfa_offset 0
 1468 001e 7047     		bx	lr
 1469              		.cfi_endproc
 1470              	.LFE139:
 1472              		.section	.text.timer_flag_get,"ax",%progbits
 1473              		.align	1
 1474              		.global	timer_flag_get
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1478              		.fpu softvfp
 1480              	timer_flag_get:
 1481              	.LFB140:
 503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      get TIMER flags
 506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     FlagStatus: SET or RESET
 523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
 525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1482              		.loc 1 525 1
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 8
 1485              		@ frame_needed = 1, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
 1487 0000 80B4     		push	{r7}
 1488              		.cfi_def_cfa_offset 4
 1489              		.cfi_offset 7, -4
 1490 0002 83B0     		sub	sp, sp, #12
 1491              		.cfi_def_cfa_offset 16
 1492 0004 00AF     		add	r7, sp, #0
 1493              		.cfi_def_cfa_register 7
 1494 0006 7860     		str	r0, [r7, #4]
 1495 0008 3960     		str	r1, [r7]
 526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 1496              		.loc 1 526 18
 1497 000a 7B68     		ldr	r3, [r7, #4]
 1498 000c 1033     		adds	r3, r3, #16
 1499 000e 1A68     		ldr	r2, [r3]
 1500              		.loc 1 526 43
 1501 0010 3B68     		ldr	r3, [r7]
 1502 0012 1340     		ands	r3, r3, r2
 1503              		.loc 1 526 7
 1504 0014 002B     		cmp	r3, #0
 1505 0016 01D0     		beq	.L58
 527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return SET;
 1506              		.loc 1 527 16
 1507 0018 0123     		movs	r3, #1
 1508 001a 00E0     		b	.L59
 1509              	.L58:
 528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         return RESET;
 1510              		.loc 1 529 16
 1511 001c 0023     		movs	r3, #0
 1512              	.L59:
 530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1513              		.loc 1 531 1
 1514 001e 1846     		mov	r0, r3
 1515 0020 0C37     		adds	r7, r7, #12
 1516              		.cfi_def_cfa_offset 4
 1517 0022 BD46     		mov	sp, r7
 1518              		.cfi_def_cfa_register 13
 1519              		@ sp needed
 1520 0024 80BC     		pop	{r7}
 1521              		.cfi_restore 7
 1522              		.cfi_def_cfa_offset 0
 1523 0026 7047     		bx	lr
 1524              		.cfi_endproc
 1525              	.LFE140:
 1527              		.section	.text.timer_flag_clear,"ax",%progbits
 1528              		.align	1
 1529              		.global	timer_flag_clear
 1530              		.syntax unified
 1531              		.thumb
 1532              		.thumb_func
 1533              		.fpu softvfp
 1535              	timer_flag_clear:
 1536              	.LFB141:
 532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      clear TIMER flags
 535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  flag: the timer interrupt flags
 537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_UP: update flag,TIMERx(x=0..13)
 539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag,TIMERx(x=0..4,7..13)
 540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag,TIMERx(x=0..4,7,8,11)
 541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag,TIMERx(x=0..4,7)
 542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag,TIMERx(x=0..4,7)
 543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CMT: channel control update flag,TIMERx(x=0,7) 
 544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag,TIMERx(x=0,7,8,11) 
 545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag,TIMERx(x=0,7)
 546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag,TIMERx(x=0..4,7..11)
 547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag,TIMERx(x=0..4,7,8,11)
 548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag,TIMERx(x=0..4,7)
 549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag,TIMERx(x=0..4,7)
 550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
 554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1537              		.loc 1 554 1
 1538              		.cfi_startproc
 1539              		@ args = 0, pretend = 0, frame = 8
 1540              		@ frame_needed = 1, uses_anonymous_args = 0
 1541              		@ link register save eliminated.
 1542 0000 80B4     		push	{r7}
 1543              		.cfi_def_cfa_offset 4
 1544              		.cfi_offset 7, -4
 1545 0002 83B0     		sub	sp, sp, #12
 1546              		.cfi_def_cfa_offset 16
 1547 0004 00AF     		add	r7, sp, #0
 1548              		.cfi_def_cfa_register 7
 1549 0006 7860     		str	r0, [r7, #4]
 1550 0008 3960     		str	r1, [r7]
 555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 1551              		.loc 1 555 5
 1552 000a 7B68     		ldr	r3, [r7, #4]
 1553 000c 1033     		adds	r3, r3, #16
 1554 000e 1A46     		mov	r2, r3
 1555              		.loc 1 555 33
 1556 0010 3B68     		ldr	r3, [r7]
 1557 0012 DB43     		mvns	r3, r3
 1558              		.loc 1 555 30
 1559 0014 1360     		str	r3, [r2]
 556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1560              		.loc 1 556 1
 1561 0016 00BF     		nop
 1562 0018 0C37     		adds	r7, r7, #12
 1563              		.cfi_def_cfa_offset 4
 1564 001a BD46     		mov	sp, r7
 1565              		.cfi_def_cfa_register 13
 1566              		@ sp needed
 1567 001c 80BC     		pop	{r7}
 1568              		.cfi_restore 7
 1569              		.cfi_def_cfa_offset 0
 1570 001e 7047     		bx	lr
 1571              		.cfi_endproc
 1572              	.LFE141:
 1574              		.section	.text.timer_dma_enable,"ax",%progbits
 1575              		.align	1
 1576              		.global	timer_dma_enable
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1580              		.fpu softvfp
 1582              	timer_dma_enable:
 1583              	.LFB142:
 557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable the TIMER DMA
 560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which is shown as below:
 563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable,TIMERx(x=0..7)
 564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable,TIMERx(x=0..4,7)
 565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable,TIMERx(x=0..4,7)
 566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable,TIMERx(x=0..4,7)
 567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable,TIMERx(x=0..4,7)
 568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request enable,TIMERx(x=0,7)
 569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable,TIMERx(x=0..4,7)
 570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1584              		.loc 1 574 1
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 8
 1587              		@ frame_needed = 1, uses_anonymous_args = 0
 1588              		@ link register save eliminated.
 1589 0000 80B4     		push	{r7}
 1590              		.cfi_def_cfa_offset 4
 1591              		.cfi_offset 7, -4
 1592 0002 83B0     		sub	sp, sp, #12
 1593              		.cfi_def_cfa_offset 16
 1594 0004 00AF     		add	r7, sp, #0
 1595              		.cfi_def_cfa_register 7
 1596 0006 7860     		str	r0, [r7, #4]
 1597 0008 0B46     		mov	r3, r1
 1598 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 1599              		.loc 1 575 34
 1600 000c 7B68     		ldr	r3, [r7, #4]
 1601 000e 0C33     		adds	r3, r3, #12
 1602 0010 1A68     		ldr	r2, [r3]
 1603              		.loc 1 575 37
 1604 0012 7B88     		ldrh	r3, [r7, #2]
 1605              		.loc 1 575 34
 1606 0014 7968     		ldr	r1, [r7, #4]
 1607 0016 0C31     		adds	r1, r1, #12
 1608 0018 1343     		orrs	r3, r3, r2
 1609 001a 0B60     		str	r3, [r1]
 576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1610              		.loc 1 576 1
 1611 001c 00BF     		nop
 1612 001e 0C37     		adds	r7, r7, #12
 1613              		.cfi_def_cfa_offset 4
 1614 0020 BD46     		mov	sp, r7
 1615              		.cfi_def_cfa_register 13
 1616              		@ sp needed
 1617 0022 80BC     		pop	{r7}
 1618              		.cfi_restore 7
 1619              		.cfi_def_cfa_offset 0
 1620 0024 7047     		bx	lr
 1621              		.cfi_endproc
 1622              	.LFE142:
 1624              		.section	.text.timer_dma_disable,"ax",%progbits
 1625              		.align	1
 1626              		.global	timer_dma_disable
 1627              		.syntax unified
 1628              		.thumb
 1629              		.thumb_func
 1630              		.fpu softvfp
 1632              	timer_dma_disable:
 1633              	.LFB143:
 577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable the TIMER DMA
 580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma: specify which DMA to enable
 582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA ,TIMERx(x=0..7)
 584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA request,TIMERx(x=0..4,7)
 585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA request,TIMERx(x=0..4,7)
 586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA request,TIMERx(x=0..4,7)
 587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA request,TIMERx(x=0..4,7)
 588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_CMTD: commutation DMA request ,TIMERx(x=0,7)
 589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA request,TIMERx(x=0..4,7)
 590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1634              		.loc 1 594 1
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 8
 1637              		@ frame_needed = 1, uses_anonymous_args = 0
 1638              		@ link register save eliminated.
 1639 0000 80B4     		push	{r7}
 1640              		.cfi_def_cfa_offset 4
 1641              		.cfi_offset 7, -4
 1642 0002 83B0     		sub	sp, sp, #12
 1643              		.cfi_def_cfa_offset 16
 1644 0004 00AF     		add	r7, sp, #0
 1645              		.cfi_def_cfa_register 7
 1646 0006 7860     		str	r0, [r7, #4]
 1647 0008 0B46     		mov	r3, r1
 1648 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 1649              		.loc 1 595 34
 1650 000c 7B68     		ldr	r3, [r7, #4]
 1651 000e 0C33     		adds	r3, r3, #12
 1652 0010 1A68     		ldr	r2, [r3]
 1653              		.loc 1 595 39
 1654 0012 7B88     		ldrh	r3, [r7, #2]
 1655              		.loc 1 595 38
 1656 0014 DB43     		mvns	r3, r3
 1657              		.loc 1 595 34
 1658 0016 7968     		ldr	r1, [r7, #4]
 1659 0018 0C31     		adds	r1, r1, #12
 1660 001a 1340     		ands	r3, r3, r2
 1661 001c 0B60     		str	r3, [r1]
 596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1662              		.loc 1 596 1
 1663 001e 00BF     		nop
 1664 0020 0C37     		adds	r7, r7, #12
 1665              		.cfi_def_cfa_offset 4
 1666 0022 BD46     		mov	sp, r7
 1667              		.cfi_def_cfa_register 13
 1668              		@ sp needed
 1669 0024 80BC     		pop	{r7}
 1670              		.cfi_restore 7
 1671              		.cfi_def_cfa_offset 0
 1672 0026 7047     		bx	lr
 1673              		.cfi_endproc
 1674              	.LFE143:
 1676              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1677              		.align	1
 1678              		.global	timer_channel_dma_request_source_select
 1679              		.syntax unified
 1680              		.thumb
 1681              		.thumb_func
 1682              		.fpu softvfp
 1684              	timer_channel_dma_request_source_select:
 1685              	.LFB144:
 597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      channel DMA request source selection
 600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel y is sent when channel y e
 604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel y is sent when update event
 605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint8_t dma_request)
 609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1686              		.loc 1 609 1
 1687              		.cfi_startproc
 1688              		@ args = 0, pretend = 0, frame = 8
 1689              		@ frame_needed = 1, uses_anonymous_args = 0
 1690              		@ link register save eliminated.
 1691 0000 80B4     		push	{r7}
 1692              		.cfi_def_cfa_offset 4
 1693              		.cfi_offset 7, -4
 1694 0002 83B0     		sub	sp, sp, #12
 1695              		.cfi_def_cfa_offset 16
 1696 0004 00AF     		add	r7, sp, #0
 1697              		.cfi_def_cfa_register 7
 1698 0006 7860     		str	r0, [r7, #4]
 1699 0008 0B46     		mov	r3, r1
 1700 000a FB70     		strb	r3, [r7, #3]
 610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1701              		.loc 1 610 7
 1702 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1703 000e 002B     		cmp	r3, #0
 1704 0010 08D1     		bne	.L64
 611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 1705              		.loc 1 611 34
 1706 0012 7B68     		ldr	r3, [r7, #4]
 1707 0014 0433     		adds	r3, r3, #4
 1708 0016 1B68     		ldr	r3, [r3]
 1709 0018 7A68     		ldr	r2, [r7, #4]
 1710 001a 0432     		adds	r2, r2, #4
 1711 001c 43F00803 		orr	r3, r3, #8
 1712 0020 1360     		str	r3, [r2]
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1713              		.loc 1 617 1
 1714 0022 0AE0     		b	.L66
 1715              	.L64:
 612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1716              		.loc 1 612 13
 1717 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1718 0026 012B     		cmp	r3, #1
 1719 0028 07D1     		bne	.L66
 613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 1720              		.loc 1 613 34
 1721 002a 7B68     		ldr	r3, [r7, #4]
 1722 002c 0433     		adds	r3, r3, #4
 1723 002e 1B68     		ldr	r3, [r3]
 1724 0030 7A68     		ldr	r2, [r7, #4]
 1725 0032 0432     		adds	r2, r2, #4
 1726 0034 23F00803 		bic	r3, r3, #8
 1727 0038 1360     		str	r3, [r2]
 1728              	.L66:
 1729              		.loc 1 617 1
 1730 003a 00BF     		nop
 1731 003c 0C37     		adds	r7, r7, #12
 1732              		.cfi_def_cfa_offset 4
 1733 003e BD46     		mov	sp, r7
 1734              		.cfi_def_cfa_register 13
 1735              		@ sp needed
 1736 0040 80BC     		pop	{r7}
 1737              		.cfi_restore 7
 1738              		.cfi_def_cfa_offset 0
 1739 0042 7047     		bx	lr
 1740              		.cfi_endproc
 1741              	.LFE144:
 1743              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1744              		.align	1
 1745              		.global	timer_dma_transfer_config
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1749              		.fpu softvfp
 1751              	timer_dma_transfer_config:
 1752              	.LFB145:
 618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure the TIMER DMA transfer
 621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_baseaddr:
 623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0,TIMERx(x=0..4,7)
 625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1,TIMERx(x=0..4,7)
 626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG,TIMERx(x=0..4,7)
 627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN,TIMERx(x=0..
 628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF,TIMERx(x=0..4,7)
 629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG,TIMERx(x=0..4,7)
 630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0,TIMERx(x=0..4,7)
 631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1,TIMERx(x=0..4,7)
 632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2,TIMERx(x=0..4,7)
 633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT,TIMERx(x=0..4,7)
 634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC,TIMERx(x=0..4,7)
 635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR,TIMERx(x=0..4,7)
 636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP,TIMERx(x=0,7)
 637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV,TIMERx(x=0..4,7)
 638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV,TIMERx(x=0..4,7)
 639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV,TIMERx(x=0..4,7)
 640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV,TIMERx(x=0..4,7)
 641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP,TIMERx(x=0,7)
 642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG,TIMERx(x=0..4,7)
 643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMATB: DMA transfer address is TIMER_DMATB,TIMERx(x=0..4,7)
 644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  dma_lenth:
 645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1753              		.loc 1 651 1
 1754              		.cfi_startproc
 1755              		@ args = 0, pretend = 0, frame = 16
 1756              		@ frame_needed = 1, uses_anonymous_args = 0
 1757              		@ link register save eliminated.
 1758 0000 80B4     		push	{r7}
 1759              		.cfi_def_cfa_offset 4
 1760              		.cfi_offset 7, -4
 1761 0002 85B0     		sub	sp, sp, #20
 1762              		.cfi_def_cfa_offset 24
 1763 0004 00AF     		add	r7, sp, #0
 1764              		.cfi_def_cfa_register 7
 1765 0006 F860     		str	r0, [r7, #12]
 1766 0008 B960     		str	r1, [r7, #8]
 1767 000a 7A60     		str	r2, [r7, #4]
 652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1768              		.loc 1 652 32
 1769 000c FB68     		ldr	r3, [r7, #12]
 1770 000e 4833     		adds	r3, r3, #72
 1771 0010 1B68     		ldr	r3, [r3]
 1772 0012 FA68     		ldr	r2, [r7, #12]
 1773 0014 4832     		adds	r2, r2, #72
 1774 0016 23F4F853 		bic	r3, r3, #7936
 1775 001a 23F01F03 		bic	r3, r3, #31
 1776 001e 1360     		str	r3, [r2]
 653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1777              		.loc 1 653 32
 1778 0020 FB68     		ldr	r3, [r7, #12]
 1779 0022 4833     		adds	r3, r3, #72
 1780 0024 1A68     		ldr	r2, [r3]
 1781              		.loc 1 653 59
 1782 0026 B968     		ldr	r1, [r7, #8]
 1783 0028 7B68     		ldr	r3, [r7, #4]
 1784 002a 0B43     		orrs	r3, r3, r1
 1785              		.loc 1 653 32
 1786 002c F968     		ldr	r1, [r7, #12]
 1787 002e 4831     		adds	r1, r1, #72
 1788 0030 1343     		orrs	r3, r3, r2
 1789 0032 0B60     		str	r3, [r1]
 654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1790              		.loc 1 654 1
 1791 0034 00BF     		nop
 1792 0036 1437     		adds	r7, r7, #20
 1793              		.cfi_def_cfa_offset 4
 1794 0038 BD46     		mov	sp, r7
 1795              		.cfi_def_cfa_register 13
 1796              		@ sp needed
 1797 003a 80BC     		pop	{r7}
 1798              		.cfi_restore 7
 1799              		.cfi_def_cfa_offset 0
 1800 003c 7047     		bx	lr
 1801              		.cfi_endproc
 1802              	.LFE145:
 1804              		.section	.text.timer_event_software_generate,"ax",%progbits
 1805              		.align	1
 1806              		.global	timer_event_software_generate
 1807              		.syntax unified
 1808              		.thumb
 1809              		.thumb_func
 1810              		.fpu softvfp
 1812              	timer_event_software_generate:
 1813              	.LFB146:
 655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      software generate events 
 658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  event: the timer software event generation sources
 660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 one or more parameters can be selected which are shown as below:
 661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event,TIMERx(x=0..13)
 662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation,TIMERx(x=0..4
 663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation,TIMERx(x=0..4
 664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation,TIMERx(x=0..4
 665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation,TIMERx(x=0..4
 666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation,TIMERx(x=0,7) 
 667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation,TIMERx(x=0..4,7,8,11)
 668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation,TIMERx(x=0,7)
 669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1814              		.loc 1 673 1
 1815              		.cfi_startproc
 1816              		@ args = 0, pretend = 0, frame = 8
 1817              		@ frame_needed = 1, uses_anonymous_args = 0
 1818              		@ link register save eliminated.
 1819 0000 80B4     		push	{r7}
 1820              		.cfi_def_cfa_offset 4
 1821              		.cfi_offset 7, -4
 1822 0002 83B0     		sub	sp, sp, #12
 1823              		.cfi_def_cfa_offset 16
 1824 0004 00AF     		add	r7, sp, #0
 1825              		.cfi_def_cfa_register 7
 1826 0006 7860     		str	r0, [r7, #4]
 1827 0008 0B46     		mov	r3, r1
 1828 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1829              		.loc 1 674 31
 1830 000c 7B68     		ldr	r3, [r7, #4]
 1831 000e 1433     		adds	r3, r3, #20
 1832 0010 1A68     		ldr	r2, [r3]
 1833              		.loc 1 674 34
 1834 0012 7B88     		ldrh	r3, [r7, #2]
 1835              		.loc 1 674 31
 1836 0014 7968     		ldr	r1, [r7, #4]
 1837 0016 1431     		adds	r1, r1, #20
 1838 0018 1343     		orrs	r3, r3, r2
 1839 001a 0B60     		str	r3, [r1]
 675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1840              		.loc 1 675 1
 1841 001c 00BF     		nop
 1842 001e 0C37     		adds	r7, r7, #12
 1843              		.cfi_def_cfa_offset 4
 1844 0020 BD46     		mov	sp, r7
 1845              		.cfi_def_cfa_register 13
 1846              		@ sp needed
 1847 0022 80BC     		pop	{r7}
 1848              		.cfi_restore 7
 1849              		.cfi_def_cfa_offset 0
 1850 0024 7047     		bx	lr
 1851              		.cfi_endproc
 1852              	.LFE146:
 1854              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1855              		.align	1
 1856              		.global	timer_break_struct_para_init
 1857              		.syntax unified
 1858              		.thumb
 1859              		.thumb_func
 1860              		.fpu softvfp
 1862              	timer_break_struct_para_init:
 1863              	.LFB147:
 676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1864              		.loc 1 684 1
 1865              		.cfi_startproc
 1866              		@ args = 0, pretend = 0, frame = 8
 1867              		@ frame_needed = 1, uses_anonymous_args = 0
 1868              		@ link register save eliminated.
 1869 0000 80B4     		push	{r7}
 1870              		.cfi_def_cfa_offset 4
 1871              		.cfi_offset 7, -4
 1872 0002 83B0     		sub	sp, sp, #12
 1873              		.cfi_def_cfa_offset 16
 1874 0004 00AF     		add	r7, sp, #0
 1875              		.cfi_def_cfa_register 7
 1876 0006 7860     		str	r0, [r7, #4]
 685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the break parameter struct member with the default value */
 686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1877              		.loc 1 686 32
 1878 0008 7B68     		ldr	r3, [r7, #4]
 1879 000a 0022     		movs	r2, #0
 1880 000c 1A80     		strh	r2, [r3]	@ movhi
 687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1881              		.loc 1 687 32
 1882 000e 7B68     		ldr	r3, [r7, #4]
 1883 0010 0022     		movs	r2, #0
 1884 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->deadtime        = 0U;
 1885              		.loc 1 688 32
 1886 0014 7B68     		ldr	r3, [r7, #4]
 1887 0016 0022     		movs	r2, #0
 1888 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1889              		.loc 1 689 32
 1890 001a 7B68     		ldr	r3, [r7, #4]
 1891 001c 0022     		movs	r2, #0
 1892 001e DA80     		strh	r2, [r3, #6]	@ movhi
 690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1893              		.loc 1 690 32
 1894 0020 7B68     		ldr	r3, [r7, #4]
 1895 0022 0022     		movs	r2, #0
 1896 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1897              		.loc 1 691 32
 1898 0026 7B68     		ldr	r3, [r7, #4]
 1899 0028 0022     		movs	r2, #0
 1900 002a 5A81     		strh	r2, [r3, #10]	@ movhi
 692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1901              		.loc 1 692 32
 1902 002c 7B68     		ldr	r3, [r7, #4]
 1903 002e 0022     		movs	r2, #0
 1904 0030 9A81     		strh	r2, [r3, #12]	@ movhi
 693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1905              		.loc 1 693 1
 1906 0032 00BF     		nop
 1907 0034 0C37     		adds	r7, r7, #12
 1908              		.cfi_def_cfa_offset 4
 1909 0036 BD46     		mov	sp, r7
 1910              		.cfi_def_cfa_register 13
 1911              		@ sp needed
 1912 0038 80BC     		pop	{r7}
 1913              		.cfi_restore 7
 1914              		.cfi_def_cfa_offset 0
 1915 003a 7047     		bx	lr
 1916              		.cfi_endproc
 1917              	.LFE147:
 1919              		.section	.text.timer_break_config,"ax",%progbits
 1920              		.align	1
 1921              		.global	timer_break_config
 1922              		.syntax unified
 1923              		.thumb
 1924              		.thumb_func
 1925              		.fpu softvfp
 1927              	timer_break_config:
 1928              	.LFB148:
 694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER break function 
 697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 runoffstate: TIMER_ROS_STATE_ENABLE,TIMER_ROS_STATE_DISABLE
 700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ideloffstate: TIMER_IOS_STATE_ENABLE,TIMER_IOS_STATE_DISABLE
 701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 deadtime: 0~255
 702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakpolarity: TIMER_BREAK_POLARITY_LOW,TIMER_BREAK_POLARITY_HIGH
 703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputautostate: TIMER_OUTAUTO_ENABLE,TIMER_OUTAUTO_DISABLE
 704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 protectmode: TIMER_CCHP_PROT_OFF,TIMER_CCHP_PROT_0,TIMER_CCHP_PROT_1,TIMER_CCHP_PRO
 705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 breakstate: TIMER_BREAK_ENABLE,TIMER_BREAK_DISABLE
 706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 1929              		.loc 1 710 1
 1930              		.cfi_startproc
 1931              		@ args = 0, pretend = 0, frame = 8
 1932              		@ frame_needed = 1, uses_anonymous_args = 0
 1933              		@ link register save eliminated.
 1934 0000 80B4     		push	{r7}
 1935              		.cfi_def_cfa_offset 4
 1936              		.cfi_offset 7, -4
 1937 0002 83B0     		sub	sp, sp, #12
 1938              		.cfi_def_cfa_offset 16
 1939 0004 00AF     		add	r7, sp, #0
 1940              		.cfi_def_cfa_register 7
 1941 0006 7860     		str	r0, [r7, #4]
 1942 0008 3960     		str	r1, [r7]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate))|
 1943              		.loc 1 711 64
 1944 000a 3B68     		ldr	r3, [r7]
 1945 000c 1A88     		ldrh	r2, [r3]
 712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1946              		.loc 1 712 64
 1947 000e 3B68     		ldr	r3, [r7]
 1948 0010 5B88     		ldrh	r3, [r3, #2]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate))|
 1949              		.loc 1 711 32
 1950 0012 1343     		orrs	r3, r3, r2
 1951 0014 9AB2     		uxth	r2, r3
 713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->deadtime))|
 1952              		.loc 1 713 64
 1953 0016 3B68     		ldr	r3, [r7]
 1954 0018 9B88     		ldrh	r3, [r3, #4]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate))|
 1955              		.loc 1 711 32
 1956 001a 1343     		orrs	r3, r3, r2
 1957 001c 9AB2     		uxth	r2, r3
 714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity))|
 1958              		.loc 1 714 64
 1959 001e 3B68     		ldr	r3, [r7]
 1960 0020 DB88     		ldrh	r3, [r3, #6]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1961              		.loc 1 711 32
 1962 0022 1343     		orrs	r3, r3, r2
 1963 0024 9AB2     		uxth	r2, r3
 715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 1964              		.loc 1 715 64
 1965 0026 3B68     		ldr	r3, [r7]
 1966 0028 1B89     		ldrh	r3, [r3, #8]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1967              		.loc 1 711 32
 1968 002a 1343     		orrs	r3, r3, r2
 1969 002c 9AB2     		uxth	r2, r3
 716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->protectmode))|
 1970              		.loc 1 716 64
 1971 002e 3B68     		ldr	r3, [r7]
 1972 0030 5B89     		ldrh	r3, [r3, #10]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1973              		.loc 1 711 32
 1974 0032 1343     		orrs	r3, r3, r2
 1975 0034 9AB2     		uxth	r2, r3
 717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->breakstate))) ;
 1976              		.loc 1 717 64
 1977 0036 3B68     		ldr	r3, [r7]
 1978 0038 9B89     		ldrh	r3, [r3, #12]
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1979              		.loc 1 711 32
 1980 003a 1343     		orrs	r3, r3, r2
 1981 003c 9AB2     		uxth	r2, r3
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1982              		.loc 1 711 5
 1983 003e 7B68     		ldr	r3, [r7, #4]
 1984 0040 4433     		adds	r3, r3, #68
 711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 1985              		.loc 1 711 30
 1986 0042 1A60     		str	r2, [r3]
 718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 1987              		.loc 1 718 1
 1988 0044 00BF     		nop
 1989 0046 0C37     		adds	r7, r7, #12
 1990              		.cfi_def_cfa_offset 4
 1991 0048 BD46     		mov	sp, r7
 1992              		.cfi_def_cfa_register 13
 1993              		@ sp needed
 1994 004a 80BC     		pop	{r7}
 1995              		.cfi_restore 7
 1996              		.cfi_def_cfa_offset 0
 1997 004c 7047     		bx	lr
 1998              		.cfi_endproc
 1999              	.LFE148:
 2001              		.section	.text.timer_break_enable,"ax",%progbits
 2002              		.align	1
 2003              		.global	timer_break_enable
 2004              		.syntax unified
 2005              		.thumb
 2006              		.thumb_func
 2007              		.fpu softvfp
 2009              	timer_break_enable:
 2010              	.LFB149:
 719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER break function
 722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_enable(uint32_t timer_periph)
 727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2011              		.loc 1 727 1
 2012              		.cfi_startproc
 2013              		@ args = 0, pretend = 0, frame = 8
 2014              		@ frame_needed = 1, uses_anonymous_args = 0
 2015              		@ link register save eliminated.
 2016 0000 80B4     		push	{r7}
 2017              		.cfi_def_cfa_offset 4
 2018              		.cfi_offset 7, -4
 2019 0002 83B0     		sub	sp, sp, #12
 2020              		.cfi_def_cfa_offset 16
 2021 0004 00AF     		add	r7, sp, #0
 2022              		.cfi_def_cfa_register 7
 2023 0006 7860     		str	r0, [r7, #4]
 728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 2024              		.loc 1 728 30
 2025 0008 7B68     		ldr	r3, [r7, #4]
 2026 000a 4433     		adds	r3, r3, #68
 2027 000c 1B68     		ldr	r3, [r3]
 2028 000e 7A68     		ldr	r2, [r7, #4]
 2029 0010 4432     		adds	r2, r2, #68
 2030 0012 43F48053 		orr	r3, r3, #4096
 2031 0016 1360     		str	r3, [r2]
 729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2032              		.loc 1 729 1
 2033 0018 00BF     		nop
 2034 001a 0C37     		adds	r7, r7, #12
 2035              		.cfi_def_cfa_offset 4
 2036 001c BD46     		mov	sp, r7
 2037              		.cfi_def_cfa_register 13
 2038              		@ sp needed
 2039 001e 80BC     		pop	{r7}
 2040              		.cfi_restore 7
 2041              		.cfi_def_cfa_offset 0
 2042 0020 7047     		bx	lr
 2043              		.cfi_endproc
 2044              	.LFE149:
 2046              		.section	.text.timer_break_disable,"ax",%progbits
 2047              		.align	1
 2048              		.global	timer_break_disable
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2052              		.fpu softvfp
 2054              	timer_break_disable:
 2055              	.LFB150:
 730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER break function
 733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2056              		.loc 1 738 1
 2057              		.cfi_startproc
 2058              		@ args = 0, pretend = 0, frame = 8
 2059              		@ frame_needed = 1, uses_anonymous_args = 0
 2060              		@ link register save eliminated.
 2061 0000 80B4     		push	{r7}
 2062              		.cfi_def_cfa_offset 4
 2063              		.cfi_offset 7, -4
 2064 0002 83B0     		sub	sp, sp, #12
 2065              		.cfi_def_cfa_offset 16
 2066 0004 00AF     		add	r7, sp, #0
 2067              		.cfi_def_cfa_register 7
 2068 0006 7860     		str	r0, [r7, #4]
 739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 2069              		.loc 1 739 30
 2070 0008 7B68     		ldr	r3, [r7, #4]
 2071 000a 4433     		adds	r3, r3, #68
 2072 000c 1B68     		ldr	r3, [r3]
 2073 000e 7A68     		ldr	r2, [r7, #4]
 2074 0010 4432     		adds	r2, r2, #68
 2075 0012 23F48053 		bic	r3, r3, #4096
 2076 0016 1360     		str	r3, [r2]
 740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2077              		.loc 1 740 1
 2078 0018 00BF     		nop
 2079 001a 0C37     		adds	r7, r7, #12
 2080              		.cfi_def_cfa_offset 4
 2081 001c BD46     		mov	sp, r7
 2082              		.cfi_def_cfa_register 13
 2083              		@ sp needed
 2084 001e 80BC     		pop	{r7}
 2085              		.cfi_restore 7
 2086              		.cfi_def_cfa_offset 0
 2087 0020 7047     		bx	lr
 2088              		.cfi_endproc
 2089              	.LFE150:
 2091              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 2092              		.align	1
 2093              		.global	timer_automatic_output_enable
 2094              		.syntax unified
 2095              		.thumb
 2096              		.thumb_func
 2097              		.fpu softvfp
 2099              	timer_automatic_output_enable:
 2100              	.LFB151:
 741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable TIMER output automatic function
 744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2101              		.loc 1 749 1
 2102              		.cfi_startproc
 2103              		@ args = 0, pretend = 0, frame = 8
 2104              		@ frame_needed = 1, uses_anonymous_args = 0
 2105              		@ link register save eliminated.
 2106 0000 80B4     		push	{r7}
 2107              		.cfi_def_cfa_offset 4
 2108              		.cfi_offset 7, -4
 2109 0002 83B0     		sub	sp, sp, #12
 2110              		.cfi_def_cfa_offset 16
 2111 0004 00AF     		add	r7, sp, #0
 2112              		.cfi_def_cfa_register 7
 2113 0006 7860     		str	r0, [r7, #4]
 750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 2114              		.loc 1 750 30
 2115 0008 7B68     		ldr	r3, [r7, #4]
 2116 000a 4433     		adds	r3, r3, #68
 2117 000c 1B68     		ldr	r3, [r3]
 2118 000e 7A68     		ldr	r2, [r7, #4]
 2119 0010 4432     		adds	r2, r2, #68
 2120 0012 43F48043 		orr	r3, r3, #16384
 2121 0016 1360     		str	r3, [r2]
 751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2122              		.loc 1 751 1
 2123 0018 00BF     		nop
 2124 001a 0C37     		adds	r7, r7, #12
 2125              		.cfi_def_cfa_offset 4
 2126 001c BD46     		mov	sp, r7
 2127              		.cfi_def_cfa_register 13
 2128              		@ sp needed
 2129 001e 80BC     		pop	{r7}
 2130              		.cfi_restore 7
 2131              		.cfi_def_cfa_offset 0
 2132 0020 7047     		bx	lr
 2133              		.cfi_endproc
 2134              	.LFE151:
 2136              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 2137              		.align	1
 2138              		.global	timer_automatic_output_disable
 2139              		.syntax unified
 2140              		.thumb
 2141              		.thumb_func
 2142              		.fpu softvfp
 2144              	timer_automatic_output_disable:
 2145              	.LFB152:
 752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER output automatic function
 755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2146              		.loc 1 760 1
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 8
 2149              		@ frame_needed = 1, uses_anonymous_args = 0
 2150              		@ link register save eliminated.
 2151 0000 80B4     		push	{r7}
 2152              		.cfi_def_cfa_offset 4
 2153              		.cfi_offset 7, -4
 2154 0002 83B0     		sub	sp, sp, #12
 2155              		.cfi_def_cfa_offset 16
 2156 0004 00AF     		add	r7, sp, #0
 2157              		.cfi_def_cfa_register 7
 2158 0006 7860     		str	r0, [r7, #4]
 761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 2159              		.loc 1 761 30
 2160 0008 7B68     		ldr	r3, [r7, #4]
 2161 000a 4433     		adds	r3, r3, #68
 2162 000c 1B68     		ldr	r3, [r3]
 2163 000e 7A68     		ldr	r2, [r7, #4]
 2164 0010 4432     		adds	r2, r2, #68
 2165 0012 23F48043 		bic	r3, r3, #16384
 2166 0016 1360     		str	r3, [r2]
 762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2167              		.loc 1 762 1
 2168 0018 00BF     		nop
 2169 001a 0C37     		adds	r7, r7, #12
 2170              		.cfi_def_cfa_offset 4
 2171 001c BD46     		mov	sp, r7
 2172              		.cfi_def_cfa_register 13
 2173              		@ sp needed
 2174 001e 80BC     		pop	{r7}
 2175              		.cfi_restore 7
 2176              		.cfi_def_cfa_offset 0
 2177 0020 7047     		bx	lr
 2178              		.cfi_endproc
 2179              	.LFE152:
 2181              		.section	.text.timer_primary_output_config,"ax",%progbits
 2182              		.align	1
 2183              		.global	timer_primary_output_config
 2184              		.syntax unified
 2185              		.thumb
 2186              		.thumb_func
 2187              		.fpu softvfp
 2189              	timer_primary_output_config:
 2190              	.LFB153:
 763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER primary output function
 766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2191              		.loc 1 772 1
 2192              		.cfi_startproc
 2193              		@ args = 0, pretend = 0, frame = 8
 2194              		@ frame_needed = 1, uses_anonymous_args = 0
 2195              		@ link register save eliminated.
 2196 0000 80B4     		push	{r7}
 2197              		.cfi_def_cfa_offset 4
 2198              		.cfi_offset 7, -4
 2199 0002 83B0     		sub	sp, sp, #12
 2200              		.cfi_def_cfa_offset 16
 2201 0004 00AF     		add	r7, sp, #0
 2202              		.cfi_def_cfa_register 7
 2203 0006 7860     		str	r0, [r7, #4]
 2204 0008 0B46     		mov	r3, r1
 2205 000a FB70     		strb	r3, [r7, #3]
 773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(ENABLE == newvalue){
 2206              		.loc 1 773 7
 2207 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2208 000e 012B     		cmp	r3, #1
 2209 0010 08D1     		bne	.L76
 774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 2210              		.loc 1 774 34
 2211 0012 7B68     		ldr	r3, [r7, #4]
 2212 0014 4433     		adds	r3, r3, #68
 2213 0016 1B68     		ldr	r3, [r3]
 2214 0018 7A68     		ldr	r2, [r7, #4]
 2215 001a 4432     		adds	r2, r2, #68
 2216 001c 43F40043 		orr	r3, r3, #32768
 2217 0020 1360     		str	r3, [r2]
 775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2218              		.loc 1 778 1
 2219 0022 07E0     		b	.L78
 2220              	.L76:
 776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 2221              		.loc 1 776 34
 2222 0024 7B68     		ldr	r3, [r7, #4]
 2223 0026 4433     		adds	r3, r3, #68
 2224 0028 1B68     		ldr	r3, [r3]
 2225 002a 7A68     		ldr	r2, [r7, #4]
 2226 002c 4432     		adds	r2, r2, #68
 2227 002e 23F40043 		bic	r3, r3, #32768
 2228 0032 1360     		str	r3, [r2]
 2229              	.L78:
 2230              		.loc 1 778 1
 2231 0034 00BF     		nop
 2232 0036 0C37     		adds	r7, r7, #12
 2233              		.cfi_def_cfa_offset 4
 2234 0038 BD46     		mov	sp, r7
 2235              		.cfi_def_cfa_register 13
 2236              		@ sp needed
 2237 003a 80BC     		pop	{r7}
 2238              		.cfi_restore 7
 2239              		.cfi_def_cfa_offset 0
 2240 003c 7047     		bx	lr
 2241              		.cfi_endproc
 2242              	.LFE153:
 2244              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 2245              		.align	1
 2246              		.global	timer_channel_control_shadow_config
 2247              		.syntax unified
 2248              		.thumb
 2249              		.thumb_func
 2250              		.fpu softvfp
 2252              	timer_channel_control_shadow_config:
 2253              	.LFB154:
 779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register
 782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2254              		.loc 1 788 1
 2255              		.cfi_startproc
 2256              		@ args = 0, pretend = 0, frame = 8
 2257              		@ frame_needed = 1, uses_anonymous_args = 0
 2258              		@ link register save eliminated.
 2259 0000 80B4     		push	{r7}
 2260              		.cfi_def_cfa_offset 4
 2261              		.cfi_offset 7, -4
 2262 0002 83B0     		sub	sp, sp, #12
 2263              		.cfi_def_cfa_offset 16
 2264 0004 00AF     		add	r7, sp, #0
 2265              		.cfi_def_cfa_register 7
 2266 0006 7860     		str	r0, [r7, #4]
 2267 0008 0B46     		mov	r3, r1
 2268 000a FB70     		strb	r3, [r7, #3]
 789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      if(ENABLE == newvalue){
 2269              		.loc 1 789 8
 2270 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2271 000e 012B     		cmp	r3, #1
 2272 0010 08D1     		bne	.L80
 790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 2273              		.loc 1 790 34
 2274 0012 7B68     		ldr	r3, [r7, #4]
 2275 0014 0433     		adds	r3, r3, #4
 2276 0016 1B68     		ldr	r3, [r3]
 2277 0018 7A68     		ldr	r2, [r7, #4]
 2278 001a 0432     		adds	r2, r2, #4
 2279 001c 43F00103 		orr	r3, r3, #1
 2280 0020 1360     		str	r3, [r2]
 791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2281              		.loc 1 794 1
 2282 0022 07E0     		b	.L82
 2283              	.L80:
 792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 2284              		.loc 1 792 34
 2285 0024 7B68     		ldr	r3, [r7, #4]
 2286 0026 0433     		adds	r3, r3, #4
 2287 0028 1B68     		ldr	r3, [r3]
 2288 002a 7A68     		ldr	r2, [r7, #4]
 2289 002c 0432     		adds	r2, r2, #4
 2290 002e 23F00103 		bic	r3, r3, #1
 2291 0032 1360     		str	r3, [r2]
 2292              	.L82:
 2293              		.loc 1 794 1
 2294 0034 00BF     		nop
 2295 0036 0C37     		adds	r7, r7, #12
 2296              		.cfi_def_cfa_offset 4
 2297 0038 BD46     		mov	sp, r7
 2298              		.cfi_def_cfa_register 13
 2299              		@ sp needed
 2300 003a 80BC     		pop	{r7}
 2301              		.cfi_restore 7
 2302              		.cfi_def_cfa_offset 0
 2303 003c 7047     		bx	lr
 2304              		.cfi_endproc
 2305              	.LFE154:
 2307              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 2308              		.align	1
 2309              		.global	timer_channel_control_shadow_update_config
 2310              		.syntax unified
 2311              		.thumb
 2312              		.thumb_func
 2313              		.fpu softvfp
 2315              	timer_channel_control_shadow_update_config:
 2316              	.LFB155:
 795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */              
 806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint8_t ccuctl)
 807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2317              		.loc 1 807 1
 2318              		.cfi_startproc
 2319              		@ args = 0, pretend = 0, frame = 8
 2320              		@ frame_needed = 1, uses_anonymous_args = 0
 2321              		@ link register save eliminated.
 2322 0000 80B4     		push	{r7}
 2323              		.cfi_def_cfa_offset 4
 2324              		.cfi_offset 7, -4
 2325 0002 83B0     		sub	sp, sp, #12
 2326              		.cfi_def_cfa_offset 16
 2327 0004 00AF     		add	r7, sp, #0
 2328              		.cfi_def_cfa_register 7
 2329 0006 7860     		str	r0, [r7, #4]
 2330 0008 0B46     		mov	r3, r1
 2331 000a FB70     		strb	r3, [r7, #3]
 808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 2332              		.loc 1 808 7
 2333 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2334 000e 002B     		cmp	r3, #0
 2335 0010 08D1     		bne	.L84
 809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 2336              		.loc 1 809 34
 2337 0012 7B68     		ldr	r3, [r7, #4]
 2338 0014 0433     		adds	r3, r3, #4
 2339 0016 1B68     		ldr	r3, [r3]
 2340 0018 7A68     		ldr	r2, [r7, #4]
 2341 001a 0432     		adds	r2, r2, #4
 2342 001c 23F00403 		bic	r3, r3, #4
 2343 0020 1360     		str	r3, [r2]
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
 814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2344              		.loc 1 815 1
 2345 0022 0AE0     		b	.L86
 2346              	.L84:
 810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 2347              		.loc 1 810 13
 2348 0024 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2349 0026 012B     		cmp	r3, #1
 2350 0028 07D1     		bne	.L86
 811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 2351              		.loc 1 811 34
 2352 002a 7B68     		ldr	r3, [r7, #4]
 2353 002c 0433     		adds	r3, r3, #4
 2354 002e 1B68     		ldr	r3, [r3]
 2355 0030 7A68     		ldr	r2, [r7, #4]
 2356 0032 0432     		adds	r2, r2, #4
 2357 0034 43F00403 		orr	r3, r3, #4
 2358 0038 1360     		str	r3, [r2]
 2359              	.L86:
 2360              		.loc 1 815 1
 2361 003a 00BF     		nop
 2362 003c 0C37     		adds	r7, r7, #12
 2363              		.cfi_def_cfa_offset 4
 2364 003e BD46     		mov	sp, r7
 2365              		.cfi_def_cfa_register 13
 2366              		@ sp needed
 2367 0040 80BC     		pop	{r7}
 2368              		.cfi_restore 7
 2369              		.cfi_def_cfa_offset 0
 2370 0042 7047     		bx	lr
 2371              		.cfi_endproc
 2372              	.LFE155:
 2374              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 2375              		.align	1
 2376              		.global	timer_channel_output_struct_para_init
 2377              		.syntax unified
 2378              		.thumb
 2379              		.thumb_func
 2380              		.fpu softvfp
 2382              	timer_channel_output_struct_para_init:
 2383              	.LFB156:
 816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2384              		.loc 1 824 1
 2385              		.cfi_startproc
 2386              		@ args = 0, pretend = 0, frame = 8
 2387              		@ frame_needed = 1, uses_anonymous_args = 0
 2388              		@ link register save eliminated.
 2389 0000 80B4     		push	{r7}
 2390              		.cfi_def_cfa_offset 4
 2391              		.cfi_offset 7, -4
 2392 0002 83B0     		sub	sp, sp, #12
 2393              		.cfi_def_cfa_offset 16
 2394 0004 00AF     		add	r7, sp, #0
 2395              		.cfi_def_cfa_register 7
 2396 0006 7860     		str	r0, [r7, #4]
 825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputstate  = (uint16_t)TIMER_CCX_DISABLE;
 2397              		.loc 1 826 26
 2398 0008 7B68     		ldr	r3, [r7, #4]
 2399 000a 0022     		movs	r2, #0
 2400 000c 1A80     		strh	r2, [r3]	@ movhi
 827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 2401              		.loc 1 827 26
 2402 000e 7B68     		ldr	r3, [r7, #4]
 2403 0010 0022     		movs	r2, #0
 2404 0012 5A80     		strh	r2, [r3, #2]	@ movhi
 828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 2405              		.loc 1 828 26
 2406 0014 7B68     		ldr	r3, [r7, #4]
 2407 0016 0022     		movs	r2, #0
 2408 0018 9A80     		strh	r2, [r3, #4]	@ movhi
 829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 2409              		.loc 1 829 26
 2410 001a 7B68     		ldr	r3, [r7, #4]
 2411 001c 0022     		movs	r2, #0
 2412 001e DA80     		strh	r2, [r3, #6]	@ movhi
 830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 2413              		.loc 1 830 26
 2414 0020 7B68     		ldr	r3, [r7, #4]
 2415 0022 0022     		movs	r2, #0
 2416 0024 1A81     		strh	r2, [r3, #8]	@ movhi
 831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 2417              		.loc 1 831 26
 2418 0026 7B68     		ldr	r3, [r7, #4]
 2419 0028 0022     		movs	r2, #0
 2420 002a 5A81     		strh	r2, [r3, #10]	@ movhi
 832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 2421              		.loc 1 832 1
 2422 002c 00BF     		nop
 2423 002e 0C37     		adds	r7, r7, #12
 2424              		.cfi_def_cfa_offset 4
 2425 0030 BD46     		mov	sp, r7
 2426              		.cfi_def_cfa_register 13
 2427              		@ sp needed
 2428 0032 80BC     		pop	{r7}
 2429              		.cfi_restore 7
 2430              		.cfi_def_cfa_offset 0
 2431 0034 7047     		bx	lr
 2432              		.cfi_endproc
 2433              	.LFE156:
 2435              		.section	.text.timer_channel_output_config,"ax",%progbits
 2436              		.align	1
 2437              		.global	timer_channel_output_config
 2438              		.syntax unified
 2439              		.thumb
 2440              		.thumb_func
 2441              		.fpu softvfp
 2443              	timer_channel_output_config:
 2444              	.LFB157:
 833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output function
 836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
 838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputstate: TIMER_CCX_ENABLE,TIMER_CCX_DISABLE
 845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 outputnstate: TIMER_CCXN_ENABLE,TIMER_CCXN_DISABLE
 846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocpolarity: TIMER_OC_POLARITY_HIGH,TIMER_OC_POLARITY_LOW
 847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnpolarity: TIMER_OCN_POLARITY_HIGH,TIMER_OCN_POLARITY_LOW
 848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocidlestate: TIMER_OC_IDLE_STATE_LOW,TIMER_OC_IDLE_STATE_HIGH
 849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 ocnidlestate: TIMER_OCN_IDLE_STATE_LOW,TIMER_OCN_IDLE_STATE_HIGH
 850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 2445              		.loc 1 854 1
 2446              		.cfi_startproc
 2447              		@ args = 0, pretend = 0, frame = 16
 2448              		@ frame_needed = 1, uses_anonymous_args = 0
 2449              		@ link register save eliminated.
 2450 0000 80B4     		push	{r7}
 2451              		.cfi_def_cfa_offset 4
 2452              		.cfi_offset 7, -4
 2453 0002 85B0     		sub	sp, sp, #20
 2454              		.cfi_def_cfa_offset 24
 2455 0004 00AF     		add	r7, sp, #0
 2456              		.cfi_def_cfa_register 7
 2457 0006 F860     		str	r0, [r7, #12]
 2458 0008 0B46     		mov	r3, r1
 2459 000a 7A60     		str	r2, [r7, #4]
 2460 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 2461              		.loc 1 855 5
 2462 000e 7B89     		ldrh	r3, [r7, #10]
 2463 0010 032B     		cmp	r3, #3
 2464 0012 00F2D081 		bhi	.L104
 2465 0016 01A2     		adr	r2, .L91
 2466 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2467              		.p2align 2
 2468              	.L91:
 2469 001c 2D000000 		.word	.L94+1
 2470 0020 29010000 		.word	.L93+1
 2471 0024 2D020000 		.word	.L92+1
 2472 0028 29030000 		.word	.L90+1
 2473              		.p2align 1
 2474              	.L94:
 856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
 858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
 859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2475              		.loc 1 859 36
 2476 002c FB68     		ldr	r3, [r7, #12]
 2477 002e 2033     		adds	r3, r3, #32
 2478 0030 1B68     		ldr	r3, [r3]
 2479 0032 FA68     		ldr	r2, [r7, #12]
 2480 0034 2032     		adds	r2, r2, #32
 2481 0036 23F00103 		bic	r3, r3, #1
 2482 003a 1360     		str	r3, [r2]
 860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 2483              		.loc 1 860 36
 2484 003c FB68     		ldr	r3, [r7, #12]
 2485 003e 1833     		adds	r3, r3, #24
 2486 0040 1B68     		ldr	r3, [r3]
 2487 0042 FA68     		ldr	r2, [r7, #12]
 2488 0044 1832     		adds	r2, r2, #24
 2489 0046 23F00303 		bic	r3, r3, #3
 2490 004a 1360     		str	r3, [r2]
 861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 2491              		.loc 1 862 36
 2492 004c FB68     		ldr	r3, [r7, #12]
 2493 004e 2033     		adds	r3, r3, #32
 2494 0050 1B68     		ldr	r3, [r3]
 2495              		.loc 1 862 55
 2496 0052 7A68     		ldr	r2, [r7, #4]
 2497 0054 1288     		ldrh	r2, [r2]
 2498              		.loc 1 862 39
 2499 0056 1146     		mov	r1, r2
 2500              		.loc 1 862 36
 2501 0058 FA68     		ldr	r2, [r7, #12]
 2502 005a 2032     		adds	r2, r2, #32
 2503 005c 0B43     		orrs	r3, r3, r1
 2504 005e 1360     		str	r3, [r2]
 863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P bit */
 864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2505              		.loc 1 864 36
 2506 0060 FB68     		ldr	r3, [r7, #12]
 2507 0062 2033     		adds	r3, r3, #32
 2508 0064 1B68     		ldr	r3, [r3]
 2509 0066 FA68     		ldr	r2, [r7, #12]
 2510 0068 2032     		adds	r2, r2, #32
 2511 006a 23F00203 		bic	r3, r3, #2
 2512 006e 1360     		str	r3, [r2]
 865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P bit */
 866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 2513              		.loc 1 866 36
 2514 0070 FB68     		ldr	r3, [r7, #12]
 2515 0072 2033     		adds	r3, r3, #32
 2516 0074 1B68     		ldr	r3, [r3]
 2517              		.loc 1 866 55
 2518 0076 7A68     		ldr	r2, [r7, #4]
 2519 0078 9288     		ldrh	r2, [r2, #4]
 2520              		.loc 1 866 39
 2521 007a 1146     		mov	r1, r2
 2522              		.loc 1 866 36
 2523 007c FA68     		ldr	r2, [r7, #12]
 2524 007e 2032     		adds	r2, r2, #32
 2525 0080 0B43     		orrs	r3, r3, r1
 2526 0082 1360     		str	r3, [r2]
 867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2527              		.loc 1 868 11
 2528 0084 FB68     		ldr	r3, [r7, #12]
 2529 0086 674A     		ldr	r2, .L110
 2530 0088 9342     		cmp	r3, r2
 2531 008a 04D0     		beq	.L95
 2532              		.loc 1 868 37 discriminator 1
 2533 008c FB68     		ldr	r3, [r7, #12]
 2534 008e 664A     		ldr	r2, .L110+4
 2535 0090 9342     		cmp	r3, r2
 2536 0092 40F09281 		bne	.L105
 2537              	.L95:
 869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NEN bit */
 870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 2538              		.loc 1 870 40
 2539 0096 FB68     		ldr	r3, [r7, #12]
 2540 0098 2033     		adds	r3, r3, #32
 2541 009a 1B68     		ldr	r3, [r3]
 2542 009c FA68     		ldr	r2, [r7, #12]
 2543 009e 2032     		adds	r2, r2, #32
 2544 00a0 23F00403 		bic	r3, r3, #4
 2545 00a4 1360     		str	r3, [r2]
 871:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NEN bit */
 872:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 2546              		.loc 1 872 40
 2547 00a6 FB68     		ldr	r3, [r7, #12]
 2548 00a8 2033     		adds	r3, r3, #32
 2549 00aa 1B68     		ldr	r3, [r3]
 2550              		.loc 1 872 59
 2551 00ac 7A68     		ldr	r2, [r7, #4]
 2552 00ae 5288     		ldrh	r2, [r2, #2]
 2553              		.loc 1 872 43
 2554 00b0 1146     		mov	r1, r2
 2555              		.loc 1 872 40
 2556 00b2 FA68     		ldr	r2, [r7, #12]
 2557 00b4 2032     		adds	r2, r2, #32
 2558 00b6 0B43     		orrs	r3, r3, r1
 2559 00b8 1360     		str	r3, [r2]
 873:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH0NP bit */
 874:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 2560              		.loc 1 874 40
 2561 00ba FB68     		ldr	r3, [r7, #12]
 2562 00bc 2033     		adds	r3, r3, #32
 2563 00be 1B68     		ldr	r3, [r3]
 2564 00c0 FA68     		ldr	r2, [r7, #12]
 2565 00c2 2032     		adds	r2, r2, #32
 2566 00c4 23F00803 		bic	r3, r3, #8
 2567 00c8 1360     		str	r3, [r2]
 875:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH0NP bit */
 876:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 2568              		.loc 1 876 40
 2569 00ca FB68     		ldr	r3, [r7, #12]
 2570 00cc 2033     		adds	r3, r3, #32
 2571 00ce 1B68     		ldr	r3, [r3]
 2572              		.loc 1 876 59
 2573 00d0 7A68     		ldr	r2, [r7, #4]
 2574 00d2 D288     		ldrh	r2, [r2, #6]
 2575              		.loc 1 876 43
 2576 00d4 1146     		mov	r1, r2
 2577              		.loc 1 876 40
 2578 00d6 FA68     		ldr	r2, [r7, #12]
 2579 00d8 2032     		adds	r2, r2, #32
 2580 00da 0B43     		orrs	r3, r3, r1
 2581 00dc 1360     		str	r3, [r2]
 877:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0 bit */
 878:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 2582              		.loc 1 878 38
 2583 00de FB68     		ldr	r3, [r7, #12]
 2584 00e0 0433     		adds	r3, r3, #4
 2585 00e2 1B68     		ldr	r3, [r3]
 2586 00e4 FA68     		ldr	r2, [r7, #12]
 2587 00e6 0432     		adds	r2, r2, #4
 2588 00e8 23F48073 		bic	r3, r3, #256
 2589 00ec 1360     		str	r3, [r2]
 879:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0 bit */
 880:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 2590              		.loc 1 880 38
 2591 00ee FB68     		ldr	r3, [r7, #12]
 2592 00f0 0433     		adds	r3, r3, #4
 2593 00f2 1B68     		ldr	r3, [r3]
 2594              		.loc 1 880 57
 2595 00f4 7A68     		ldr	r2, [r7, #4]
 2596 00f6 1289     		ldrh	r2, [r2, #8]
 2597              		.loc 1 880 41
 2598 00f8 1146     		mov	r1, r2
 2599              		.loc 1 880 38
 2600 00fa FA68     		ldr	r2, [r7, #12]
 2601 00fc 0432     		adds	r2, r2, #4
 2602 00fe 0B43     		orrs	r3, r3, r1
 2603 0100 1360     		str	r3, [r2]
 881:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO0N bit */
 882:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 2604              		.loc 1 882 38
 2605 0102 FB68     		ldr	r3, [r7, #12]
 2606 0104 0433     		adds	r3, r3, #4
 2607 0106 1B68     		ldr	r3, [r3]
 2608 0108 FA68     		ldr	r2, [r7, #12]
 2609 010a 0432     		adds	r2, r2, #4
 2610 010c 23F40073 		bic	r3, r3, #512
 2611 0110 1360     		str	r3, [r2]
 883:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO0N bit */
 884:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 2612              		.loc 1 884 38
 2613 0112 FB68     		ldr	r3, [r7, #12]
 2614 0114 0433     		adds	r3, r3, #4
 2615 0116 1B68     		ldr	r3, [r3]
 2616              		.loc 1 884 57
 2617 0118 7A68     		ldr	r2, [r7, #4]
 2618 011a 5289     		ldrh	r2, [r2, #10]
 2619              		.loc 1 884 41
 2620 011c 1146     		mov	r1, r2
 2621              		.loc 1 884 38
 2622 011e FA68     		ldr	r2, [r7, #12]
 2623 0120 0432     		adds	r2, r2, #4
 2624 0122 0B43     		orrs	r3, r3, r1
 2625 0124 1360     		str	r3, [r2]
 885:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2626              		.loc 1 886 9
 2627 0126 48E1     		b	.L105
 2628              	.L93:
 887:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 888:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
 889:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
 890:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2629              		.loc 1 890 36
 2630 0128 FB68     		ldr	r3, [r7, #12]
 2631 012a 2033     		adds	r3, r3, #32
 2632 012c 1B68     		ldr	r3, [r3]
 2633 012e FA68     		ldr	r2, [r7, #12]
 2634 0130 2032     		adds	r2, r2, #32
 2635 0132 23F01003 		bic	r3, r3, #16
 2636 0136 1360     		str	r3, [r2]
 891:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 2637              		.loc 1 891 36
 2638 0138 FB68     		ldr	r3, [r7, #12]
 2639 013a 1833     		adds	r3, r3, #24
 2640 013c 1B68     		ldr	r3, [r3]
 2641 013e FA68     		ldr	r2, [r7, #12]
 2642 0140 1832     		adds	r2, r2, #24
 2643 0142 23F44073 		bic	r3, r3, #768
 2644 0146 1360     		str	r3, [r2]
 892:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 893:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 4U);
 2645              		.loc 1 893 36
 2646 0148 FB68     		ldr	r3, [r7, #12]
 2647 014a 2033     		adds	r3, r3, #32
 2648 014c 1A68     		ldr	r2, [r3]
 2649              		.loc 1 893 66
 2650 014e 7B68     		ldr	r3, [r7, #4]
 2651 0150 1B88     		ldrh	r3, [r3]
 2652              		.loc 1 893 39
 2653 0152 1B01     		lsls	r3, r3, #4
 2654              		.loc 1 893 36
 2655 0154 F968     		ldr	r1, [r7, #12]
 2656 0156 2031     		adds	r1, r1, #32
 2657 0158 1343     		orrs	r3, r3, r2
 2658 015a 0B60     		str	r3, [r1]
 894:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P bit */
 895:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2659              		.loc 1 895 36
 2660 015c FB68     		ldr	r3, [r7, #12]
 2661 015e 2033     		adds	r3, r3, #32
 2662 0160 1B68     		ldr	r3, [r3]
 2663 0162 FA68     		ldr	r2, [r7, #12]
 2664 0164 2032     		adds	r2, r2, #32
 2665 0166 23F02003 		bic	r3, r3, #32
 2666 016a 1360     		str	r3, [r2]
 896:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P bit */
 897:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 2667              		.loc 1 897 36
 2668 016c FB68     		ldr	r3, [r7, #12]
 2669 016e 2033     		adds	r3, r3, #32
 2670 0170 1A68     		ldr	r2, [r3]
 2671              		.loc 1 897 67
 2672 0172 7B68     		ldr	r3, [r7, #4]
 2673 0174 9B88     		ldrh	r3, [r3, #4]
 2674              		.loc 1 897 39
 2675 0176 1B01     		lsls	r3, r3, #4
 2676              		.loc 1 897 36
 2677 0178 F968     		ldr	r1, [r7, #12]
 2678 017a 2031     		adds	r1, r1, #32
 2679 017c 1343     		orrs	r3, r3, r2
 2680 017e 0B60     		str	r3, [r1]
 898:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 899:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2681              		.loc 1 899 11
 2682 0180 FB68     		ldr	r3, [r7, #12]
 2683 0182 284A     		ldr	r2, .L110
 2684 0184 9342     		cmp	r3, r2
 2685 0186 04D0     		beq	.L98
 2686              		.loc 1 899 37 discriminator 1
 2687 0188 FB68     		ldr	r3, [r7, #12]
 2688 018a 274A     		ldr	r2, .L110+4
 2689 018c 9342     		cmp	r3, r2
 2690 018e 40F01681 		bne	.L106
 2691              	.L98:
 900:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NEN bit */
 901:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 2692              		.loc 1 901 40
 2693 0192 FB68     		ldr	r3, [r7, #12]
 2694 0194 2033     		adds	r3, r3, #32
 2695 0196 1B68     		ldr	r3, [r3]
 2696 0198 FA68     		ldr	r2, [r7, #12]
 2697 019a 2032     		adds	r2, r2, #32
 2698 019c 23F04003 		bic	r3, r3, #64
 2699 01a0 1360     		str	r3, [r2]
 902:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NEN bit */
 903:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 2700              		.loc 1 903 40
 2701 01a2 FB68     		ldr	r3, [r7, #12]
 2702 01a4 2033     		adds	r3, r3, #32
 2703 01a6 1A68     		ldr	r2, [r3]
 2704              		.loc 1 903 71
 2705 01a8 7B68     		ldr	r3, [r7, #4]
 2706 01aa 5B88     		ldrh	r3, [r3, #2]
 2707              		.loc 1 903 43
 2708 01ac 1B01     		lsls	r3, r3, #4
 2709              		.loc 1 903 40
 2710 01ae F968     		ldr	r1, [r7, #12]
 2711 01b0 2031     		adds	r1, r1, #32
 2712 01b2 1343     		orrs	r3, r3, r2
 2713 01b4 0B60     		str	r3, [r1]
 904:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH1NP bit */
 905:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 2714              		.loc 1 905 40
 2715 01b6 FB68     		ldr	r3, [r7, #12]
 2716 01b8 2033     		adds	r3, r3, #32
 2717 01ba 1B68     		ldr	r3, [r3]
 2718 01bc FA68     		ldr	r2, [r7, #12]
 2719 01be 2032     		adds	r2, r2, #32
 2720 01c0 23F08003 		bic	r3, r3, #128
 2721 01c4 1360     		str	r3, [r2]
 906:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH1NP bit */
 907:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 2722              		.loc 1 907 40
 2723 01c6 FB68     		ldr	r3, [r7, #12]
 2724 01c8 2033     		adds	r3, r3, #32
 2725 01ca 1A68     		ldr	r2, [r3]
 2726              		.loc 1 907 71
 2727 01cc 7B68     		ldr	r3, [r7, #4]
 2728 01ce DB88     		ldrh	r3, [r3, #6]
 2729              		.loc 1 907 43
 2730 01d0 1B01     		lsls	r3, r3, #4
 2731              		.loc 1 907 40
 2732 01d2 F968     		ldr	r1, [r7, #12]
 2733 01d4 2031     		adds	r1, r1, #32
 2734 01d6 1343     		orrs	r3, r3, r2
 2735 01d8 0B60     		str	r3, [r1]
 908:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1 bit */
 909:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 2736              		.loc 1 909 38
 2737 01da FB68     		ldr	r3, [r7, #12]
 2738 01dc 0433     		adds	r3, r3, #4
 2739 01de 1B68     		ldr	r3, [r3]
 2740 01e0 FA68     		ldr	r2, [r7, #12]
 2741 01e2 0432     		adds	r2, r2, #4
 2742 01e4 23F48063 		bic	r3, r3, #1024
 2743 01e8 1360     		str	r3, [r2]
 910:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1 bit */
 911:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 2744              		.loc 1 911 38
 2745 01ea FB68     		ldr	r3, [r7, #12]
 2746 01ec 0433     		adds	r3, r3, #4
 2747 01ee 1A68     		ldr	r2, [r3]
 2748              		.loc 1 911 69
 2749 01f0 7B68     		ldr	r3, [r7, #4]
 2750 01f2 1B89     		ldrh	r3, [r3, #8]
 2751              		.loc 1 911 41
 2752 01f4 9B00     		lsls	r3, r3, #2
 2753              		.loc 1 911 38
 2754 01f6 F968     		ldr	r1, [r7, #12]
 2755 01f8 0431     		adds	r1, r1, #4
 2756 01fa 1343     		orrs	r3, r3, r2
 2757 01fc 0B60     		str	r3, [r1]
 912:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO1N bit */
 913:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 2758              		.loc 1 913 38
 2759 01fe FB68     		ldr	r3, [r7, #12]
 2760 0200 0433     		adds	r3, r3, #4
 2761 0202 1B68     		ldr	r3, [r3]
 2762 0204 FA68     		ldr	r2, [r7, #12]
 2763 0206 0432     		adds	r2, r2, #4
 2764 0208 23F40063 		bic	r3, r3, #2048
 2765 020c 1360     		str	r3, [r2]
 914:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO1N bit */
 915:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 2766              		.loc 1 915 38
 2767 020e FB68     		ldr	r3, [r7, #12]
 2768 0210 0433     		adds	r3, r3, #4
 2769 0212 1A68     		ldr	r2, [r3]
 2770              		.loc 1 915 69
 2771 0214 7B68     		ldr	r3, [r7, #4]
 2772 0216 5B89     		ldrh	r3, [r3, #10]
 2773              		.loc 1 915 41
 2774 0218 9B00     		lsls	r3, r3, #2
 2775              		.loc 1 915 38
 2776 021a F968     		ldr	r1, [r7, #12]
 2777 021c 0431     		adds	r1, r1, #4
 2778 021e 1343     		orrs	r3, r3, r2
 2779 0220 0B60     		str	r3, [r1]
 916:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2780              		.loc 1 917 9
 2781 0222 CCE0     		b	.L106
 2782              	.L111:
 2783              		.align	2
 2784              	.L110:
 2785 0224 002C0140 		.word	1073818624
 2786 0228 00340140 		.word	1073820672
 2787              	.L92:
 918:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 919:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
 920:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
 921:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2788              		.loc 1 921 36
 2789 022c FB68     		ldr	r3, [r7, #12]
 2790 022e 2033     		adds	r3, r3, #32
 2791 0230 1B68     		ldr	r3, [r3]
 2792 0232 FA68     		ldr	r2, [r7, #12]
 2793 0234 2032     		adds	r2, r2, #32
 2794 0236 23F48073 		bic	r3, r3, #256
 2795 023a 1360     		str	r3, [r2]
 922:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 2796              		.loc 1 922 36
 2797 023c FB68     		ldr	r3, [r7, #12]
 2798 023e 1C33     		adds	r3, r3, #28
 2799 0240 1B68     		ldr	r3, [r3]
 2800 0242 FA68     		ldr	r2, [r7, #12]
 2801 0244 1C32     		adds	r2, r2, #28
 2802 0246 23F00303 		bic	r3, r3, #3
 2803 024a 1360     		str	r3, [r2]
 923:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
 924:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 8U);
 2804              		.loc 1 924 36
 2805 024c FB68     		ldr	r3, [r7, #12]
 2806 024e 2033     		adds	r3, r3, #32
 2807 0250 1A68     		ldr	r2, [r3]
 2808              		.loc 1 924 66
 2809 0252 7B68     		ldr	r3, [r7, #4]
 2810 0254 1B88     		ldrh	r3, [r3]
 2811              		.loc 1 924 39
 2812 0256 1B02     		lsls	r3, r3, #8
 2813              		.loc 1 924 36
 2814 0258 F968     		ldr	r1, [r7, #12]
 2815 025a 2031     		adds	r1, r1, #32
 2816 025c 1343     		orrs	r3, r3, r2
 2817 025e 0B60     		str	r3, [r1]
 925:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P bit */
 926:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2818              		.loc 1 926 36
 2819 0260 FB68     		ldr	r3, [r7, #12]
 2820 0262 2033     		adds	r3, r3, #32
 2821 0264 1B68     		ldr	r3, [r3]
 2822 0266 FA68     		ldr	r2, [r7, #12]
 2823 0268 2032     		adds	r2, r2, #32
 2824 026a 23F40073 		bic	r3, r3, #512
 2825 026e 1360     		str	r3, [r2]
 927:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2P bit */
 928:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 2826              		.loc 1 928 36
 2827 0270 FB68     		ldr	r3, [r7, #12]
 2828 0272 2033     		adds	r3, r3, #32
 2829 0274 1A68     		ldr	r2, [r3]
 2830              		.loc 1 928 67
 2831 0276 7B68     		ldr	r3, [r7, #4]
 2832 0278 9B88     		ldrh	r3, [r3, #4]
 2833              		.loc 1 928 39
 2834 027a 1B02     		lsls	r3, r3, #8
 2835              		.loc 1 928 36
 2836 027c F968     		ldr	r1, [r7, #12]
 2837 027e 2031     		adds	r1, r1, #32
 2838 0280 1343     		orrs	r3, r3, r2
 2839 0282 0B60     		str	r3, [r1]
 929:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 930:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2840              		.loc 1 930 11
 2841 0284 FB68     		ldr	r3, [r7, #12]
 2842 0286 534A     		ldr	r2, .L112
 2843 0288 9342     		cmp	r3, r2
 2844 028a 04D0     		beq	.L100
 2845              		.loc 1 930 37 discriminator 1
 2846 028c FB68     		ldr	r3, [r7, #12]
 2847 028e 524A     		ldr	r2, .L112+4
 2848 0290 9342     		cmp	r3, r2
 2849 0292 40F09680 		bne	.L107
 2850              	.L100:
 931:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NEN bit */
 932:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 2851              		.loc 1 932 40
 2852 0296 FB68     		ldr	r3, [r7, #12]
 2853 0298 2033     		adds	r3, r3, #32
 2854 029a 1B68     		ldr	r3, [r3]
 2855 029c FA68     		ldr	r2, [r7, #12]
 2856 029e 2032     		adds	r2, r2, #32
 2857 02a0 23F48063 		bic	r3, r3, #1024
 2858 02a4 1360     		str	r3, [r2]
 933:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NEN bit */
 934:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 2859              		.loc 1 934 40
 2860 02a6 FB68     		ldr	r3, [r7, #12]
 2861 02a8 2033     		adds	r3, r3, #32
 2862 02aa 1A68     		ldr	r2, [r3]
 2863              		.loc 1 934 71
 2864 02ac 7B68     		ldr	r3, [r7, #4]
 2865 02ae 5B88     		ldrh	r3, [r3, #2]
 2866              		.loc 1 934 43
 2867 02b0 1B02     		lsls	r3, r3, #8
 2868              		.loc 1 934 40
 2869 02b2 F968     		ldr	r1, [r7, #12]
 2870 02b4 2031     		adds	r1, r1, #32
 2871 02b6 1343     		orrs	r3, r3, r2
 2872 02b8 0B60     		str	r3, [r1]
 935:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the CH2NP bit */
 936:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 2873              		.loc 1 936 40
 2874 02ba FB68     		ldr	r3, [r7, #12]
 2875 02bc 2033     		adds	r3, r3, #32
 2876 02be 1B68     		ldr	r3, [r3]
 2877 02c0 FA68     		ldr	r2, [r7, #12]
 2878 02c2 2032     		adds	r2, r2, #32
 2879 02c4 23F40063 		bic	r3, r3, #2048
 2880 02c8 1360     		str	r3, [r2]
 937:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the CH2NP bit */
 938:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 2881              		.loc 1 938 40
 2882 02ca FB68     		ldr	r3, [r7, #12]
 2883 02cc 2033     		adds	r3, r3, #32
 2884 02ce 1A68     		ldr	r2, [r3]
 2885              		.loc 1 938 71
 2886 02d0 7B68     		ldr	r3, [r7, #4]
 2887 02d2 DB88     		ldrh	r3, [r3, #6]
 2888              		.loc 1 938 43
 2889 02d4 1B02     		lsls	r3, r3, #8
 2890              		.loc 1 938 40
 2891 02d6 F968     		ldr	r1, [r7, #12]
 2892 02d8 2031     		adds	r1, r1, #32
 2893 02da 1343     		orrs	r3, r3, r2
 2894 02dc 0B60     		str	r3, [r1]
 939:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2 bit */
 940:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 2895              		.loc 1 940 38
 2896 02de FB68     		ldr	r3, [r7, #12]
 2897 02e0 0433     		adds	r3, r3, #4
 2898 02e2 1B68     		ldr	r3, [r3]
 2899 02e4 FA68     		ldr	r2, [r7, #12]
 2900 02e6 0432     		adds	r2, r2, #4
 2901 02e8 23F48053 		bic	r3, r3, #4096
 2902 02ec 1360     		str	r3, [r2]
 941:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2 bit */
 942:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 2903              		.loc 1 942 38
 2904 02ee FB68     		ldr	r3, [r7, #12]
 2905 02f0 0433     		adds	r3, r3, #4
 2906 02f2 1A68     		ldr	r2, [r3]
 2907              		.loc 1 942 69
 2908 02f4 7B68     		ldr	r3, [r7, #4]
 2909 02f6 1B89     		ldrh	r3, [r3, #8]
 2910              		.loc 1 942 41
 2911 02f8 1B01     		lsls	r3, r3, #4
 2912              		.loc 1 942 38
 2913 02fa F968     		ldr	r1, [r7, #12]
 2914 02fc 0431     		adds	r1, r1, #4
 2915 02fe 1343     		orrs	r3, r3, r2
 2916 0300 0B60     		str	r3, [r1]
 943:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO2N bit */
 944:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 2917              		.loc 1 944 38
 2918 0302 FB68     		ldr	r3, [r7, #12]
 2919 0304 0433     		adds	r3, r3, #4
 2920 0306 1B68     		ldr	r3, [r3]
 2921 0308 FA68     		ldr	r2, [r7, #12]
 2922 030a 0432     		adds	r2, r2, #4
 2923 030c 23F40053 		bic	r3, r3, #8192
 2924 0310 1360     		str	r3, [r2]
 945:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO2N bit */
 946:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 2925              		.loc 1 946 38
 2926 0312 FB68     		ldr	r3, [r7, #12]
 2927 0314 0433     		adds	r3, r3, #4
 2928 0316 1A68     		ldr	r2, [r3]
 2929              		.loc 1 946 69
 2930 0318 7B68     		ldr	r3, [r7, #4]
 2931 031a 5B89     		ldrh	r3, [r3, #10]
 2932              		.loc 1 946 41
 2933 031c 1B01     		lsls	r3, r3, #4
 2934              		.loc 1 946 38
 2935 031e F968     		ldr	r1, [r7, #12]
 2936 0320 0431     		adds	r1, r1, #4
 2937 0322 1343     		orrs	r3, r3, r2
 2938 0324 0B60     		str	r3, [r1]
 947:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 948:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 2939              		.loc 1 948 9
 2940 0326 4CE0     		b	.L107
 2941              	.L90:
 949:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 950:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
 951:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
 952:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 2942              		.loc 1 952 36
 2943 0328 FB68     		ldr	r3, [r7, #12]
 2944 032a 2033     		adds	r3, r3, #32
 2945 032c 1B68     		ldr	r3, [r3]
 2946 032e FA68     		ldr	r2, [r7, #12]
 2947 0330 2032     		adds	r2, r2, #32
 2948 0332 23F48053 		bic	r3, r3, #4096
 2949 0336 1360     		str	r3, [r2]
 953:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 2950              		.loc 1 953 36
 2951 0338 FB68     		ldr	r3, [r7, #12]
 2952 033a 1C33     		adds	r3, r3, #28
 2953 033c 1B68     		ldr	r3, [r3]
 2954 033e FA68     		ldr	r2, [r7, #12]
 2955 0340 1C32     		adds	r2, r2, #28
 2956 0342 23F44073 		bic	r3, r3, #768
 2957 0346 1360     		str	r3, [r2]
 954:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
 955:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpara->outputstate << 12U);
 2958              		.loc 1 955 36
 2959 0348 FB68     		ldr	r3, [r7, #12]
 2960 034a 2033     		adds	r3, r3, #32
 2961 034c 1A68     		ldr	r2, [r3]
 2962              		.loc 1 955 66
 2963 034e 7B68     		ldr	r3, [r7, #4]
 2964 0350 1B88     		ldrh	r3, [r3]
 2965              		.loc 1 955 39
 2966 0352 1B03     		lsls	r3, r3, #12
 2967              		.loc 1 955 36
 2968 0354 F968     		ldr	r1, [r7, #12]
 2969 0356 2031     		adds	r1, r1, #32
 2970 0358 1343     		orrs	r3, r3, r2
 2971 035a 0B60     		str	r3, [r1]
 956:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bit */
 957:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2972              		.loc 1 957 36
 2973 035c FB68     		ldr	r3, [r7, #12]
 2974 035e 2033     		adds	r3, r3, #32
 2975 0360 1B68     		ldr	r3, [r3]
 2976 0362 FA68     		ldr	r2, [r7, #12]
 2977 0364 2032     		adds	r2, r2, #32
 2978 0366 23F40053 		bic	r3, r3, #8192
 2979 036a 1360     		str	r3, [r2]
 958:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3P bit */
 959:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 2980              		.loc 1 959 36
 2981 036c FB68     		ldr	r3, [r7, #12]
 2982 036e 2033     		adds	r3, r3, #32
 2983 0370 1A68     		ldr	r2, [r3]
 2984              		.loc 1 959 67
 2985 0372 7B68     		ldr	r3, [r7, #4]
 2986 0374 9B88     		ldrh	r3, [r3, #4]
 2987              		.loc 1 959 39
 2988 0376 1B03     		lsls	r3, r3, #12
 2989              		.loc 1 959 36
 2990 0378 F968     		ldr	r1, [r7, #12]
 2991 037a 2031     		adds	r1, r1, #32
 2992 037c 1343     		orrs	r3, r3, r2
 2993 037e 0B60     		str	r3, [r1]
 960:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 961:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 2994              		.loc 1 961 11
 2995 0380 FB68     		ldr	r3, [r7, #12]
 2996 0382 144A     		ldr	r2, .L112
 2997 0384 9342     		cmp	r3, r2
 2998 0386 03D0     		beq	.L102
 2999              		.loc 1 961 37 discriminator 1
 3000 0388 FB68     		ldr	r3, [r7, #12]
 3001 038a 134A     		ldr	r2, .L112+4
 3002 038c 9342     		cmp	r3, r2
 3003 038e 1AD1     		bne	.L108
 3004              	.L102:
 962:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* reset the ISO3 bit */
 963:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 3005              		.loc 1 963 38
 3006 0390 FB68     		ldr	r3, [r7, #12]
 3007 0392 0433     		adds	r3, r3, #4
 3008 0394 1B68     		ldr	r3, [r3]
 3009 0396 FA68     		ldr	r2, [r7, #12]
 3010 0398 0432     		adds	r2, r2, #4
 3011 039a 23F48043 		bic	r3, r3, #16384
 3012 039e 1360     		str	r3, [r2]
 964:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             /* set the ISO3 bit */
 965:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 3013              		.loc 1 965 38
 3014 03a0 FB68     		ldr	r3, [r7, #12]
 3015 03a2 0433     		adds	r3, r3, #4
 3016 03a4 1A68     		ldr	r2, [r3]
 3017              		.loc 1 965 69
 3018 03a6 7B68     		ldr	r3, [r7, #4]
 3019 03a8 1B89     		ldrh	r3, [r3, #8]
 3020              		.loc 1 965 41
 3021 03aa 9B01     		lsls	r3, r3, #6
 3022              		.loc 1 965 38
 3023 03ac F968     		ldr	r1, [r7, #12]
 3024 03ae 0431     		adds	r1, r1, #4
 3025 03b0 1343     		orrs	r3, r3, r2
 3026 03b2 0B60     		str	r3, [r1]
 966:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         }
 967:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3027              		.loc 1 967 9
 3028 03b4 07E0     		b	.L108
 3029              	.L104:
 968:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 969:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3030              		.loc 1 969 9
 3031 03b6 00BF     		nop
 3032 03b8 06E0     		b	.L109
 3033              	.L105:
 886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 3034              		.loc 1 886 9
 3035 03ba 00BF     		nop
 3036 03bc 04E0     		b	.L109
 3037              	.L106:
 917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 3038              		.loc 1 917 9
 3039 03be 00BF     		nop
 3040 03c0 02E0     		b	.L109
 3041              	.L107:
 948:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
 3042              		.loc 1 948 9
 3043 03c2 00BF     		nop
 3044 03c4 00E0     		b	.L109
 3045              	.L108:
 967:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 3046              		.loc 1 967 9
 3047 03c6 00BF     		nop
 3048              	.L109:
 970:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 971:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3049              		.loc 1 971 1
 3050 03c8 00BF     		nop
 3051 03ca 1437     		adds	r7, r7, #20
 3052              		.cfi_def_cfa_offset 4
 3053 03cc BD46     		mov	sp, r7
 3054              		.cfi_def_cfa_register 13
 3055              		@ sp needed
 3056 03ce 80BC     		pop	{r7}
 3057              		.cfi_restore 7
 3058              		.cfi_def_cfa_offset 0
 3059 03d0 7047     		bx	lr
 3060              	.L113:
 3061 03d2 00BF     		.align	2
 3062              	.L112:
 3063 03d4 002C0140 		.word	1073818624
 3064 03d8 00340140 		.word	1073820672
 3065              		.cfi_endproc
 3066              	.LFE157:
 3068              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 3069              		.align	1
 3070              		.global	timer_channel_output_mode_config
 3071              		.syntax unified
 3072              		.thumb
 3073              		.thumb_func
 3074              		.fpu softvfp
 3076              	timer_channel_output_mode_config:
 3077              	.LFB158:
 972:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 973:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
 974:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output compare mode
 975:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
 976:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
 977:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 978:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
 979:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
 980:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
 981:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
 982:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocmode: channel output compare mode
 983:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
 984:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 985:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 986:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 987:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 988:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 989:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 990:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM0 mode
 991:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM1 mode
 992:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
 993:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
 994:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
 995:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 996:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3078              		.loc 1 996 1
 3079              		.cfi_startproc
 3080              		@ args = 0, pretend = 0, frame = 8
 3081              		@ frame_needed = 1, uses_anonymous_args = 0
 3082              		@ link register save eliminated.
 3083 0000 80B4     		push	{r7}
 3084              		.cfi_def_cfa_offset 4
 3085              		.cfi_offset 7, -4
 3086 0002 83B0     		sub	sp, sp, #12
 3087              		.cfi_def_cfa_offset 16
 3088 0004 00AF     		add	r7, sp, #0
 3089              		.cfi_def_cfa_register 7
 3090 0006 7860     		str	r0, [r7, #4]
 3091 0008 0B46     		mov	r3, r1
 3092 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3093 000c 1346     		mov	r3, r2	@ movhi
 3094 000e 3B80     		strh	r3, [r7]	@ movhi
 997:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3095              		.loc 1 997 5
 3096 0010 7B88     		ldrh	r3, [r7, #2]
 3097 0012 032B     		cmp	r3, #3
 3098 0014 50D8     		bhi	.L122
 3099 0016 01A2     		adr	r2, .L117
 3100 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3101              		.p2align 2
 3102              	.L117:
 3103 001c 2D000000 		.word	.L120+1
 3104 0020 4F000000 		.word	.L119+1
 3105 0024 73000000 		.word	.L118+1
 3106 0028 95000000 		.word	.L116+1
 3107              		.p2align 1
 3108              	.L120:
 998:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
 999:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1000:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 3109              		.loc 1 1000 36
 3110 002c 7B68     		ldr	r3, [r7, #4]
 3111 002e 1833     		adds	r3, r3, #24
 3112 0030 1B68     		ldr	r3, [r3]
 3113 0032 7A68     		ldr	r2, [r7, #4]
 3114 0034 1832     		adds	r2, r2, #24
 3115 0036 23F07003 		bic	r3, r3, #112
 3116 003a 1360     		str	r3, [r2]
1001:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 3117              		.loc 1 1001 36
 3118 003c 7B68     		ldr	r3, [r7, #4]
 3119 003e 1833     		adds	r3, r3, #24
 3120 0040 1A68     		ldr	r2, [r3]
 3121              		.loc 1 1001 39
 3122 0042 3B88     		ldrh	r3, [r7]
 3123              		.loc 1 1001 36
 3124 0044 7968     		ldr	r1, [r7, #4]
 3125 0046 1831     		adds	r1, r1, #24
 3126 0048 1343     		orrs	r3, r3, r2
 3127 004a 0B60     		str	r3, [r1]
1002:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3128              		.loc 1 1002 9
 3129 004c 35E0     		b	.L121
 3130              	.L119:
1003:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1004:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1005:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 3131              		.loc 1 1005 36
 3132 004e 7B68     		ldr	r3, [r7, #4]
 3133 0050 1833     		adds	r3, r3, #24
 3134 0052 1B68     		ldr	r3, [r3]
 3135 0054 7A68     		ldr	r2, [r7, #4]
 3136 0056 1832     		adds	r2, r2, #24
 3137 0058 23F4E043 		bic	r3, r3, #28672
 3138 005c 1360     		str	r3, [r2]
1006:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 3139              		.loc 1 1006 36
 3140 005e 7B68     		ldr	r3, [r7, #4]
 3141 0060 1833     		adds	r3, r3, #24
 3142 0062 1A68     		ldr	r2, [r3]
 3143              		.loc 1 1006 50
 3144 0064 3B88     		ldrh	r3, [r7]
 3145              		.loc 1 1006 39
 3146 0066 1B02     		lsls	r3, r3, #8
 3147              		.loc 1 1006 36
 3148 0068 7968     		ldr	r1, [r7, #4]
 3149 006a 1831     		adds	r1, r1, #24
 3150 006c 1343     		orrs	r3, r3, r2
 3151 006e 0B60     		str	r3, [r1]
1007:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3152              		.loc 1 1007 9
 3153 0070 23E0     		b	.L121
 3154              	.L118:
1008:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1009:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1010:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 3155              		.loc 1 1010 36
 3156 0072 7B68     		ldr	r3, [r7, #4]
 3157 0074 1C33     		adds	r3, r3, #28
 3158 0076 1B68     		ldr	r3, [r3]
 3159 0078 7A68     		ldr	r2, [r7, #4]
 3160 007a 1C32     		adds	r2, r2, #28
 3161 007c 23F07003 		bic	r3, r3, #112
 3162 0080 1360     		str	r3, [r2]
1011:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 3163              		.loc 1 1011 36
 3164 0082 7B68     		ldr	r3, [r7, #4]
 3165 0084 1C33     		adds	r3, r3, #28
 3166 0086 1A68     		ldr	r2, [r3]
 3167              		.loc 1 1011 39
 3168 0088 3B88     		ldrh	r3, [r7]
 3169              		.loc 1 1011 36
 3170 008a 7968     		ldr	r1, [r7, #4]
 3171 008c 1C31     		adds	r1, r1, #28
 3172 008e 1343     		orrs	r3, r3, r2
 3173 0090 0B60     		str	r3, [r1]
1012:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3174              		.loc 1 1012 9
 3175 0092 12E0     		b	.L121
 3176              	.L116:
1013:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1014:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1015:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 3177              		.loc 1 1015 36
 3178 0094 7B68     		ldr	r3, [r7, #4]
 3179 0096 1C33     		adds	r3, r3, #28
 3180 0098 1B68     		ldr	r3, [r3]
 3181 009a 7A68     		ldr	r2, [r7, #4]
 3182 009c 1C32     		adds	r2, r2, #28
 3183 009e 23F4E043 		bic	r3, r3, #28672
 3184 00a2 1360     		str	r3, [r2]
1016:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 3185              		.loc 1 1016 36
 3186 00a4 7B68     		ldr	r3, [r7, #4]
 3187 00a6 1C33     		adds	r3, r3, #28
 3188 00a8 1A68     		ldr	r2, [r3]
 3189              		.loc 1 1016 50
 3190 00aa 3B88     		ldrh	r3, [r7]
 3191              		.loc 1 1016 39
 3192 00ac 1B02     		lsls	r3, r3, #8
 3193              		.loc 1 1016 36
 3194 00ae 7968     		ldr	r1, [r7, #4]
 3195 00b0 1C31     		adds	r1, r1, #28
 3196 00b2 1343     		orrs	r3, r3, r2
 3197 00b4 0B60     		str	r3, [r1]
1017:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3198              		.loc 1 1017 9
 3199 00b6 00E0     		b	.L121
 3200              	.L122:
1018:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1019:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3201              		.loc 1 1019 9
 3202 00b8 00BF     		nop
 3203              	.L121:
1020:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1021:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3204              		.loc 1 1021 1
 3205 00ba 00BF     		nop
 3206 00bc 0C37     		adds	r7, r7, #12
 3207              		.cfi_def_cfa_offset 4
 3208 00be BD46     		mov	sp, r7
 3209              		.cfi_def_cfa_register 13
 3210              		@ sp needed
 3211 00c0 80BC     		pop	{r7}
 3212              		.cfi_restore 7
 3213              		.cfi_def_cfa_offset 0
 3214 00c2 7047     		bx	lr
 3215              		.cfi_endproc
 3216              	.LFE158:
 3218              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 3219              		.align	1
 3220              		.global	timer_channel_output_pulse_value_config
 3221              		.syntax unified
 3222              		.thumb
 3223              		.thumb_func
 3224              		.fpu softvfp
 3226              	timer_channel_output_pulse_value_config:
 3227              	.LFB159:
1022:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1023:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1024:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output pulse value
1025:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1026:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1027:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1028:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1029:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1030:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1031:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1032:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  pulse: channel output pulse value,0~65535
1033:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1034:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1035:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1036:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
1037:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3228              		.loc 1 1037 1
 3229              		.cfi_startproc
 3230              		@ args = 0, pretend = 0, frame = 16
 3231              		@ frame_needed = 1, uses_anonymous_args = 0
 3232              		@ link register save eliminated.
 3233 0000 80B4     		push	{r7}
 3234              		.cfi_def_cfa_offset 4
 3235              		.cfi_offset 7, -4
 3236 0002 85B0     		sub	sp, sp, #20
 3237              		.cfi_def_cfa_offset 24
 3238 0004 00AF     		add	r7, sp, #0
 3239              		.cfi_def_cfa_register 7
 3240 0006 F860     		str	r0, [r7, #12]
 3241 0008 0B46     		mov	r3, r1
 3242 000a 7A60     		str	r2, [r7, #4]
 3243 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1038:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3244              		.loc 1 1038 5
 3245 000e 7B89     		ldrh	r3, [r7, #10]
 3246 0010 032B     		cmp	r3, #3
 3247 0012 23D8     		bhi	.L131
 3248 0014 01A2     		adr	r2, .L126
 3249 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3250 001a 00BF     		.p2align 2
 3251              	.L126:
 3252 001c 2D000000 		.word	.L129+1
 3253 0020 39000000 		.word	.L128+1
 3254 0024 45000000 		.word	.L127+1
 3255 0028 51000000 		.word	.L125+1
 3256              		.p2align 1
 3257              	.L129:
1039:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1040:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1041:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 3258              		.loc 1 1041 9
 3259 002c FB68     		ldr	r3, [r7, #12]
 3260 002e 3433     		adds	r3, r3, #52
 3261 0030 1A46     		mov	r2, r3
 3262              		.loc 1 1041 35
 3263 0032 7B68     		ldr	r3, [r7, #4]
 3264 0034 1360     		str	r3, [r2]
1042:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3265              		.loc 1 1042 9
 3266 0036 12E0     		b	.L130
 3267              	.L128:
1043:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1044:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1045:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 3268              		.loc 1 1045 9
 3269 0038 FB68     		ldr	r3, [r7, #12]
 3270 003a 3833     		adds	r3, r3, #56
 3271 003c 1A46     		mov	r2, r3
 3272              		.loc 1 1045 35
 3273 003e 7B68     		ldr	r3, [r7, #4]
 3274 0040 1360     		str	r3, [r2]
1046:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3275              		.loc 1 1046 9
 3276 0042 0CE0     		b	.L130
 3277              	.L127:
1047:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1048:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1049:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 3278              		.loc 1 1049 9
 3279 0044 FB68     		ldr	r3, [r7, #12]
 3280 0046 3C33     		adds	r3, r3, #60
 3281 0048 1A46     		mov	r2, r3
 3282              		.loc 1 1049 35
 3283 004a 7B68     		ldr	r3, [r7, #4]
 3284 004c 1360     		str	r3, [r2]
1050:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3285              		.loc 1 1050 9
 3286 004e 06E0     		b	.L130
 3287              	.L125:
1051:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1052:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1053:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 3288              		.loc 1 1053 10
 3289 0050 FB68     		ldr	r3, [r7, #12]
 3290 0052 4033     		adds	r3, r3, #64
 3291 0054 1A46     		mov	r2, r3
 3292              		.loc 1 1053 36
 3293 0056 7B68     		ldr	r3, [r7, #4]
 3294 0058 1360     		str	r3, [r2]
1054:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3295              		.loc 1 1054 9
 3296 005a 00E0     		b	.L130
 3297              	.L131:
1055:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1056:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3298              		.loc 1 1056 9
 3299 005c 00BF     		nop
 3300              	.L130:
1057:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1058:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3301              		.loc 1 1058 1
 3302 005e 00BF     		nop
 3303 0060 1437     		adds	r7, r7, #20
 3304              		.cfi_def_cfa_offset 4
 3305 0062 BD46     		mov	sp, r7
 3306              		.cfi_def_cfa_register 13
 3307              		@ sp needed
 3308 0064 80BC     		pop	{r7}
 3309              		.cfi_restore 7
 3310              		.cfi_def_cfa_offset 0
 3311 0066 7047     		bx	lr
 3312              		.cfi_endproc
 3313              	.LFE159:
 3315              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 3316              		.align	1
 3317              		.global	timer_channel_output_shadow_config
 3318              		.syntax unified
 3319              		.thumb
 3320              		.thumb_func
 3321              		.fpu softvfp
 3323              	timer_channel_output_shadow_config:
 3324              	.LFB160:
1059:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1060:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1061:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output shadow function
1062:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1063:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1064:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1065:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1066:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1067:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1068:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1069:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocshadow: channel output shadow state
1070:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1071:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
1072:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
1073:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1074:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1075:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1076:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
1077:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3325              		.loc 1 1077 1
 3326              		.cfi_startproc
 3327              		@ args = 0, pretend = 0, frame = 8
 3328              		@ frame_needed = 1, uses_anonymous_args = 0
 3329              		@ link register save eliminated.
 3330 0000 80B4     		push	{r7}
 3331              		.cfi_def_cfa_offset 4
 3332              		.cfi_offset 7, -4
 3333 0002 83B0     		sub	sp, sp, #12
 3334              		.cfi_def_cfa_offset 16
 3335 0004 00AF     		add	r7, sp, #0
 3336              		.cfi_def_cfa_register 7
 3337 0006 7860     		str	r0, [r7, #4]
 3338 0008 0B46     		mov	r3, r1
 3339 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3340 000c 1346     		mov	r3, r2	@ movhi
 3341 000e 3B80     		strh	r3, [r7]	@ movhi
1078:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3342              		.loc 1 1078 5
 3343 0010 7B88     		ldrh	r3, [r7, #2]
 3344 0012 032B     		cmp	r3, #3
 3345 0014 50D8     		bhi	.L140
 3346 0016 01A2     		adr	r2, .L135
 3347 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3348              		.p2align 2
 3349              	.L135:
 3350 001c 2D000000 		.word	.L138+1
 3351 0020 4F000000 		.word	.L137+1
 3352 0024 73000000 		.word	.L136+1
 3353 0028 95000000 		.word	.L134+1
 3354              		.p2align 1
 3355              	.L138:
1079:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1080:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1081:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 3356              		.loc 1 1081 36
 3357 002c 7B68     		ldr	r3, [r7, #4]
 3358 002e 1833     		adds	r3, r3, #24
 3359 0030 1B68     		ldr	r3, [r3]
 3360 0032 7A68     		ldr	r2, [r7, #4]
 3361 0034 1832     		adds	r2, r2, #24
 3362 0036 23F00803 		bic	r3, r3, #8
 3363 003a 1360     		str	r3, [r2]
1082:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 3364              		.loc 1 1082 36
 3365 003c 7B68     		ldr	r3, [r7, #4]
 3366 003e 1833     		adds	r3, r3, #24
 3367 0040 1A68     		ldr	r2, [r3]
 3368              		.loc 1 1082 39
 3369 0042 3B88     		ldrh	r3, [r7]
 3370              		.loc 1 1082 36
 3371 0044 7968     		ldr	r1, [r7, #4]
 3372 0046 1831     		adds	r1, r1, #24
 3373 0048 1343     		orrs	r3, r3, r2
 3374 004a 0B60     		str	r3, [r1]
1083:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3375              		.loc 1 1083 9
 3376 004c 35E0     		b	.L139
 3377              	.L137:
1084:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1085:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1086:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 3378              		.loc 1 1086 36
 3379 004e 7B68     		ldr	r3, [r7, #4]
 3380 0050 1833     		adds	r3, r3, #24
 3381 0052 1B68     		ldr	r3, [r3]
 3382 0054 7A68     		ldr	r2, [r7, #4]
 3383 0056 1832     		adds	r2, r2, #24
 3384 0058 23F40063 		bic	r3, r3, #2048
 3385 005c 1360     		str	r3, [r2]
1087:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 3386              		.loc 1 1087 36
 3387 005e 7B68     		ldr	r3, [r7, #4]
 3388 0060 1833     		adds	r3, r3, #24
 3389 0062 1A68     		ldr	r2, [r3]
 3390              		.loc 1 1087 50
 3391 0064 3B88     		ldrh	r3, [r7]
 3392              		.loc 1 1087 39
 3393 0066 1B02     		lsls	r3, r3, #8
 3394              		.loc 1 1087 36
 3395 0068 7968     		ldr	r1, [r7, #4]
 3396 006a 1831     		adds	r1, r1, #24
 3397 006c 1343     		orrs	r3, r3, r2
 3398 006e 0B60     		str	r3, [r1]
1088:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3399              		.loc 1 1088 9
 3400 0070 23E0     		b	.L139
 3401              	.L136:
1089:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1090:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1091:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 3402              		.loc 1 1091 36
 3403 0072 7B68     		ldr	r3, [r7, #4]
 3404 0074 1C33     		adds	r3, r3, #28
 3405 0076 1B68     		ldr	r3, [r3]
 3406 0078 7A68     		ldr	r2, [r7, #4]
 3407 007a 1C32     		adds	r2, r2, #28
 3408 007c 23F00803 		bic	r3, r3, #8
 3409 0080 1360     		str	r3, [r2]
1092:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 3410              		.loc 1 1092 36
 3411 0082 7B68     		ldr	r3, [r7, #4]
 3412 0084 1C33     		adds	r3, r3, #28
 3413 0086 1A68     		ldr	r2, [r3]
 3414              		.loc 1 1092 39
 3415 0088 3B88     		ldrh	r3, [r7]
 3416              		.loc 1 1092 36
 3417 008a 7968     		ldr	r1, [r7, #4]
 3418 008c 1C31     		adds	r1, r1, #28
 3419 008e 1343     		orrs	r3, r3, r2
 3420 0090 0B60     		str	r3, [r1]
1093:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3421              		.loc 1 1093 9
 3422 0092 12E0     		b	.L139
 3423              	.L134:
1094:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1095:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1096:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 3424              		.loc 1 1096 36
 3425 0094 7B68     		ldr	r3, [r7, #4]
 3426 0096 1C33     		adds	r3, r3, #28
 3427 0098 1B68     		ldr	r3, [r3]
 3428 009a 7A68     		ldr	r2, [r7, #4]
 3429 009c 1C32     		adds	r2, r2, #28
 3430 009e 23F40063 		bic	r3, r3, #2048
 3431 00a2 1360     		str	r3, [r2]
1097:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 3432              		.loc 1 1097 36
 3433 00a4 7B68     		ldr	r3, [r7, #4]
 3434 00a6 1C33     		adds	r3, r3, #28
 3435 00a8 1A68     		ldr	r2, [r3]
 3436              		.loc 1 1097 50
 3437 00aa 3B88     		ldrh	r3, [r7]
 3438              		.loc 1 1097 39
 3439 00ac 1B02     		lsls	r3, r3, #8
 3440              		.loc 1 1097 36
 3441 00ae 7968     		ldr	r1, [r7, #4]
 3442 00b0 1C31     		adds	r1, r1, #28
 3443 00b2 1343     		orrs	r3, r3, r2
 3444 00b4 0B60     		str	r3, [r1]
1098:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3445              		.loc 1 1098 9
 3446 00b6 00E0     		b	.L139
 3447              	.L140:
1099:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1100:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3448              		.loc 1 1100 9
 3449 00b8 00BF     		nop
 3450              	.L139:
1101:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1102:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3451              		.loc 1 1102 1
 3452 00ba 00BF     		nop
 3453 00bc 0C37     		adds	r7, r7, #12
 3454              		.cfi_def_cfa_offset 4
 3455 00be BD46     		mov	sp, r7
 3456              		.cfi_def_cfa_register 13
 3457              		@ sp needed
 3458 00c0 80BC     		pop	{r7}
 3459              		.cfi_restore 7
 3460              		.cfi_def_cfa_offset 0
 3461 00c2 7047     		bx	lr
 3462              		.cfi_endproc
 3463              	.LFE160:
 3465              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 3466              		.align	1
 3467              		.global	timer_channel_output_fast_config
 3468              		.syntax unified
 3469              		.thumb
 3470              		.thumb_func
 3471              		.fpu softvfp
 3473              	timer_channel_output_fast_config:
 3474              	.LFB161:
1103:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1104:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1105:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output fast function
1106:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1107:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1108:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1109:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1110:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1111:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1112:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1113:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocfast: channel output fast function
1114:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1115:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
1116:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
1117:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1118:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1119:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1120:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
1121:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3475              		.loc 1 1121 1
 3476              		.cfi_startproc
 3477              		@ args = 0, pretend = 0, frame = 8
 3478              		@ frame_needed = 1, uses_anonymous_args = 0
 3479              		@ link register save eliminated.
 3480 0000 80B4     		push	{r7}
 3481              		.cfi_def_cfa_offset 4
 3482              		.cfi_offset 7, -4
 3483 0002 83B0     		sub	sp, sp, #12
 3484              		.cfi_def_cfa_offset 16
 3485 0004 00AF     		add	r7, sp, #0
 3486              		.cfi_def_cfa_register 7
 3487 0006 7860     		str	r0, [r7, #4]
 3488 0008 0B46     		mov	r3, r1
 3489 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3490 000c 1346     		mov	r3, r2	@ movhi
 3491 000e 3B80     		strh	r3, [r7]	@ movhi
1122:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3492              		.loc 1 1122 5
 3493 0010 7B88     		ldrh	r3, [r7, #2]
 3494 0012 032B     		cmp	r3, #3
 3495 0014 50D8     		bhi	.L149
 3496 0016 01A2     		adr	r2, .L144
 3497 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3498              		.p2align 2
 3499              	.L144:
 3500 001c 2D000000 		.word	.L147+1
 3501 0020 4F000000 		.word	.L146+1
 3502 0024 73000000 		.word	.L145+1
 3503 0028 95000000 		.word	.L143+1
 3504              		.p2align 1
 3505              	.L147:
1123:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1124:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1125:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 3506              		.loc 1 1125 36
 3507 002c 7B68     		ldr	r3, [r7, #4]
 3508 002e 1833     		adds	r3, r3, #24
 3509 0030 1B68     		ldr	r3, [r3]
 3510 0032 7A68     		ldr	r2, [r7, #4]
 3511 0034 1832     		adds	r2, r2, #24
 3512 0036 23F00403 		bic	r3, r3, #4
 3513 003a 1360     		str	r3, [r2]
1126:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 3514              		.loc 1 1126 36
 3515 003c 7B68     		ldr	r3, [r7, #4]
 3516 003e 1833     		adds	r3, r3, #24
 3517 0040 1A68     		ldr	r2, [r3]
 3518              		.loc 1 1126 39
 3519 0042 3B88     		ldrh	r3, [r7]
 3520              		.loc 1 1126 36
 3521 0044 7968     		ldr	r1, [r7, #4]
 3522 0046 1831     		adds	r1, r1, #24
 3523 0048 1343     		orrs	r3, r3, r2
 3524 004a 0B60     		str	r3, [r1]
1127:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3525              		.loc 1 1127 9
 3526 004c 35E0     		b	.L148
 3527              	.L146:
1128:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1129:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1130:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 3528              		.loc 1 1130 36
 3529 004e 7B68     		ldr	r3, [r7, #4]
 3530 0050 1833     		adds	r3, r3, #24
 3531 0052 1B68     		ldr	r3, [r3]
 3532 0054 7A68     		ldr	r2, [r7, #4]
 3533 0056 1832     		adds	r2, r2, #24
 3534 0058 23F48063 		bic	r3, r3, #1024
 3535 005c 1360     		str	r3, [r2]
1131:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 3536              		.loc 1 1131 36
 3537 005e 7B68     		ldr	r3, [r7, #4]
 3538 0060 1833     		adds	r3, r3, #24
 3539 0062 1A68     		ldr	r2, [r3]
 3540              		.loc 1 1131 50
 3541 0064 3B88     		ldrh	r3, [r7]
 3542              		.loc 1 1131 39
 3543 0066 1B02     		lsls	r3, r3, #8
 3544              		.loc 1 1131 36
 3545 0068 7968     		ldr	r1, [r7, #4]
 3546 006a 1831     		adds	r1, r1, #24
 3547 006c 1343     		orrs	r3, r3, r2
 3548 006e 0B60     		str	r3, [r1]
1132:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3549              		.loc 1 1132 9
 3550 0070 23E0     		b	.L148
 3551              	.L145:
1133:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1134:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1135:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 3552              		.loc 1 1135 36
 3553 0072 7B68     		ldr	r3, [r7, #4]
 3554 0074 1C33     		adds	r3, r3, #28
 3555 0076 1B68     		ldr	r3, [r3]
 3556 0078 7A68     		ldr	r2, [r7, #4]
 3557 007a 1C32     		adds	r2, r2, #28
 3558 007c 23F00403 		bic	r3, r3, #4
 3559 0080 1360     		str	r3, [r2]
1136:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 3560              		.loc 1 1136 36
 3561 0082 7B68     		ldr	r3, [r7, #4]
 3562 0084 1C33     		adds	r3, r3, #28
 3563 0086 1A68     		ldr	r2, [r3]
 3564              		.loc 1 1136 39
 3565 0088 3B88     		ldrh	r3, [r7]
 3566              		.loc 1 1136 36
 3567 008a 7968     		ldr	r1, [r7, #4]
 3568 008c 1C31     		adds	r1, r1, #28
 3569 008e 1343     		orrs	r3, r3, r2
 3570 0090 0B60     		str	r3, [r1]
1137:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3571              		.loc 1 1137 9
 3572 0092 12E0     		b	.L148
 3573              	.L143:
1138:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1139:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1140:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 3574              		.loc 1 1140 36
 3575 0094 7B68     		ldr	r3, [r7, #4]
 3576 0096 1C33     		adds	r3, r3, #28
 3577 0098 1B68     		ldr	r3, [r3]
 3578 009a 7A68     		ldr	r2, [r7, #4]
 3579 009c 1C32     		adds	r2, r2, #28
 3580 009e 23F48063 		bic	r3, r3, #1024
 3581 00a2 1360     		str	r3, [r2]
1141:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 3582              		.loc 1 1141 36
 3583 00a4 7B68     		ldr	r3, [r7, #4]
 3584 00a6 1C33     		adds	r3, r3, #28
 3585 00a8 1A68     		ldr	r2, [r3]
 3586              		.loc 1 1141 50
 3587 00aa 3B88     		ldrh	r3, [r7]
 3588              		.loc 1 1141 39
 3589 00ac 1B02     		lsls	r3, r3, #8
 3590              		.loc 1 1141 36
 3591 00ae 7968     		ldr	r1, [r7, #4]
 3592 00b0 1C31     		adds	r1, r1, #28
 3593 00b2 1343     		orrs	r3, r3, r2
 3594 00b4 0B60     		str	r3, [r1]
1142:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3595              		.loc 1 1142 9
 3596 00b6 00E0     		b	.L148
 3597              	.L149:
1143:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1144:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3598              		.loc 1 1144 9
 3599 00b8 00BF     		nop
 3600              	.L148:
1145:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1146:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3601              		.loc 1 1146 1
 3602 00ba 00BF     		nop
 3603 00bc 0C37     		adds	r7, r7, #12
 3604              		.cfi_def_cfa_offset 4
 3605 00be BD46     		mov	sp, r7
 3606              		.cfi_def_cfa_register 13
 3607              		@ sp needed
 3608 00c0 80BC     		pop	{r7}
 3609              		.cfi_restore 7
 3610              		.cfi_def_cfa_offset 0
 3611 00c2 7047     		bx	lr
 3612              		.cfi_endproc
 3613              	.LFE161:
 3615              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 3616              		.align	1
 3617              		.global	timer_channel_output_clear_config
 3618              		.syntax unified
 3619              		.thumb
 3620              		.thumb_func
 3621              		.fpu softvfp
 3623              	timer_channel_output_clear_config:
 3624              	.LFB162:
1147:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1148:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1149:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output clear function
1150:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1151:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1152:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1153:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1154:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1155:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2
1156:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3
1157:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  occlear: channel output clear function
1158:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1159:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1160:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1161:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1162:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1163:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1164:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1165:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3625              		.loc 1 1165 1
 3626              		.cfi_startproc
 3627              		@ args = 0, pretend = 0, frame = 8
 3628              		@ frame_needed = 1, uses_anonymous_args = 0
 3629              		@ link register save eliminated.
 3630 0000 80B4     		push	{r7}
 3631              		.cfi_def_cfa_offset 4
 3632              		.cfi_offset 7, -4
 3633 0002 83B0     		sub	sp, sp, #12
 3634              		.cfi_def_cfa_offset 16
 3635 0004 00AF     		add	r7, sp, #0
 3636              		.cfi_def_cfa_register 7
 3637 0006 7860     		str	r0, [r7, #4]
 3638 0008 0B46     		mov	r3, r1
 3639 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3640 000c 1346     		mov	r3, r2	@ movhi
 3641 000e 3B80     		strh	r3, [r7]	@ movhi
1166:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3642              		.loc 1 1166 5
 3643 0010 7B88     		ldrh	r3, [r7, #2]
 3644 0012 032B     		cmp	r3, #3
 3645 0014 50D8     		bhi	.L158
 3646 0016 01A2     		adr	r2, .L153
 3647 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3648              		.p2align 2
 3649              	.L153:
 3650 001c 2D000000 		.word	.L156+1
 3651 0020 4F000000 		.word	.L155+1
 3652 0024 73000000 		.word	.L154+1
 3653 0028 95000000 		.word	.L152+1
 3654              		.p2align 1
 3655              	.L156:
1167:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1168:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1169:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 3656              		.loc 1 1169 36
 3657 002c 7B68     		ldr	r3, [r7, #4]
 3658 002e 1833     		adds	r3, r3, #24
 3659 0030 1B68     		ldr	r3, [r3]
 3660 0032 7A68     		ldr	r2, [r7, #4]
 3661 0034 1832     		adds	r2, r2, #24
 3662 0036 23F08003 		bic	r3, r3, #128
 3663 003a 1360     		str	r3, [r2]
1170:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 3664              		.loc 1 1170 36
 3665 003c 7B68     		ldr	r3, [r7, #4]
 3666 003e 1833     		adds	r3, r3, #24
 3667 0040 1A68     		ldr	r2, [r3]
 3668              		.loc 1 1170 39
 3669 0042 3B88     		ldrh	r3, [r7]
 3670              		.loc 1 1170 36
 3671 0044 7968     		ldr	r1, [r7, #4]
 3672 0046 1831     		adds	r1, r1, #24
 3673 0048 1343     		orrs	r3, r3, r2
 3674 004a 0B60     		str	r3, [r1]
1171:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3675              		.loc 1 1171 9
 3676 004c 35E0     		b	.L157
 3677              	.L155:
1172:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1173:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1174:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 3678              		.loc 1 1174 36
 3679 004e 7B68     		ldr	r3, [r7, #4]
 3680 0050 1833     		adds	r3, r3, #24
 3681 0052 1B68     		ldr	r3, [r3]
 3682 0054 7A68     		ldr	r2, [r7, #4]
 3683 0056 1832     		adds	r2, r2, #24
 3684 0058 23F40043 		bic	r3, r3, #32768
 3685 005c 1360     		str	r3, [r2]
1175:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 3686              		.loc 1 1175 36
 3687 005e 7B68     		ldr	r3, [r7, #4]
 3688 0060 1833     		adds	r3, r3, #24
 3689 0062 1A68     		ldr	r2, [r3]
 3690              		.loc 1 1175 50
 3691 0064 3B88     		ldrh	r3, [r7]
 3692              		.loc 1 1175 39
 3693 0066 1B02     		lsls	r3, r3, #8
 3694              		.loc 1 1175 36
 3695 0068 7968     		ldr	r1, [r7, #4]
 3696 006a 1831     		adds	r1, r1, #24
 3697 006c 1343     		orrs	r3, r3, r2
 3698 006e 0B60     		str	r3, [r1]
1176:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3699              		.loc 1 1176 9
 3700 0070 23E0     		b	.L157
 3701              	.L154:
1177:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1178:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1179:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 3702              		.loc 1 1179 36
 3703 0072 7B68     		ldr	r3, [r7, #4]
 3704 0074 1C33     		adds	r3, r3, #28
 3705 0076 1B68     		ldr	r3, [r3]
 3706 0078 7A68     		ldr	r2, [r7, #4]
 3707 007a 1C32     		adds	r2, r2, #28
 3708 007c 23F08003 		bic	r3, r3, #128
 3709 0080 1360     		str	r3, [r2]
1180:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 3710              		.loc 1 1180 36
 3711 0082 7B68     		ldr	r3, [r7, #4]
 3712 0084 1C33     		adds	r3, r3, #28
 3713 0086 1A68     		ldr	r2, [r3]
 3714              		.loc 1 1180 39
 3715 0088 3B88     		ldrh	r3, [r7]
 3716              		.loc 1 1180 36
 3717 008a 7968     		ldr	r1, [r7, #4]
 3718 008c 1C31     		adds	r1, r1, #28
 3719 008e 1343     		orrs	r3, r3, r2
 3720 0090 0B60     		str	r3, [r1]
1181:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3721              		.loc 1 1181 9
 3722 0092 12E0     		b	.L157
 3723              	.L152:
1182:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1183:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1184:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 3724              		.loc 1 1184 36
 3725 0094 7B68     		ldr	r3, [r7, #4]
 3726 0096 1C33     		adds	r3, r3, #28
 3727 0098 1B68     		ldr	r3, [r3]
 3728 009a 7A68     		ldr	r2, [r7, #4]
 3729 009c 1C32     		adds	r2, r2, #28
 3730 009e 23F40043 		bic	r3, r3, #32768
 3731 00a2 1360     		str	r3, [r2]
1185:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 3732              		.loc 1 1185 36
 3733 00a4 7B68     		ldr	r3, [r7, #4]
 3734 00a6 1C33     		adds	r3, r3, #28
 3735 00a8 1A68     		ldr	r2, [r3]
 3736              		.loc 1 1185 50
 3737 00aa 3B88     		ldrh	r3, [r7]
 3738              		.loc 1 1185 39
 3739 00ac 1B02     		lsls	r3, r3, #8
 3740              		.loc 1 1185 36
 3741 00ae 7968     		ldr	r1, [r7, #4]
 3742 00b0 1C31     		adds	r1, r1, #28
 3743 00b2 1343     		orrs	r3, r3, r2
 3744 00b4 0B60     		str	r3, [r1]
1186:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3745              		.loc 1 1186 9
 3746 00b6 00E0     		b	.L157
 3747              	.L158:
1187:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1188:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3748              		.loc 1 1188 9
 3749 00b8 00BF     		nop
 3750              	.L157:
1189:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1190:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3751              		.loc 1 1190 1
 3752 00ba 00BF     		nop
 3753 00bc 0C37     		adds	r7, r7, #12
 3754              		.cfi_def_cfa_offset 4
 3755 00be BD46     		mov	sp, r7
 3756              		.cfi_def_cfa_register 13
 3757              		@ sp needed
 3758 00c0 80BC     		pop	{r7}
 3759              		.cfi_restore 7
 3760              		.cfi_def_cfa_offset 0
 3761 00c2 7047     		bx	lr
 3762              		.cfi_endproc
 3763              	.LFE162:
 3765              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 3766              		.align	1
 3767              		.global	timer_channel_output_polarity_config
 3768              		.syntax unified
 3769              		.thumb
 3770              		.thumb_func
 3771              		.fpu softvfp
 3773              	timer_channel_output_polarity_config:
 3774              	.LFB163:
1191:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1192:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1193:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel output polarity 
1194:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1195:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1196:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1197:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1198:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1199:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1200:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1201:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocpolarity: channel output polarity 
1202:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1203:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1204:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1205:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1206:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1207:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1208:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1209:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3775              		.loc 1 1209 1
 3776              		.cfi_startproc
 3777              		@ args = 0, pretend = 0, frame = 8
 3778              		@ frame_needed = 1, uses_anonymous_args = 0
 3779              		@ link register save eliminated.
 3780 0000 80B4     		push	{r7}
 3781              		.cfi_def_cfa_offset 4
 3782              		.cfi_offset 7, -4
 3783 0002 83B0     		sub	sp, sp, #12
 3784              		.cfi_def_cfa_offset 16
 3785 0004 00AF     		add	r7, sp, #0
 3786              		.cfi_def_cfa_register 7
 3787 0006 7860     		str	r0, [r7, #4]
 3788 0008 0B46     		mov	r3, r1
 3789 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3790 000c 1346     		mov	r3, r2	@ movhi
 3791 000e 3B80     		strh	r3, [r7]	@ movhi
1210:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3792              		.loc 1 1210 5
 3793 0010 7B88     		ldrh	r3, [r7, #2]
 3794 0012 032B     		cmp	r3, #3
 3795 0014 51D8     		bhi	.L167
 3796 0016 01A2     		adr	r2, .L162
 3797 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3798              		.p2align 2
 3799              	.L162:
 3800 001c 2D000000 		.word	.L165+1
 3801 0020 4F000000 		.word	.L164+1
 3802 0024 73000000 		.word	.L163+1
 3803 0028 97000000 		.word	.L161+1
 3804              		.p2align 1
 3805              	.L165:
1211:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1212:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1213:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 3806              		.loc 1 1213 36
 3807 002c 7B68     		ldr	r3, [r7, #4]
 3808 002e 2033     		adds	r3, r3, #32
 3809 0030 1B68     		ldr	r3, [r3]
 3810 0032 7A68     		ldr	r2, [r7, #4]
 3811 0034 2032     		adds	r2, r2, #32
 3812 0036 23F00203 		bic	r3, r3, #2
 3813 003a 1360     		str	r3, [r2]
1214:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 3814              		.loc 1 1214 36
 3815 003c 7B68     		ldr	r3, [r7, #4]
 3816 003e 2033     		adds	r3, r3, #32
 3817 0040 1A68     		ldr	r2, [r3]
 3818              		.loc 1 1214 39
 3819 0042 3B88     		ldrh	r3, [r7]
 3820              		.loc 1 1214 36
 3821 0044 7968     		ldr	r1, [r7, #4]
 3822 0046 2031     		adds	r1, r1, #32
 3823 0048 1343     		orrs	r3, r3, r2
 3824 004a 0B60     		str	r3, [r1]
1215:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3825              		.loc 1 1215 9
 3826 004c 36E0     		b	.L166
 3827              	.L164:
1216:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1217:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1218:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 3828              		.loc 1 1218 36
 3829 004e 7B68     		ldr	r3, [r7, #4]
 3830 0050 2033     		adds	r3, r3, #32
 3831 0052 1B68     		ldr	r3, [r3]
 3832 0054 7A68     		ldr	r2, [r7, #4]
 3833 0056 2032     		adds	r2, r2, #32
 3834 0058 23F02003 		bic	r3, r3, #32
 3835 005c 1360     		str	r3, [r2]
1219:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 3836              		.loc 1 1219 36
 3837 005e 7B68     		ldr	r3, [r7, #4]
 3838 0060 2033     		adds	r3, r3, #32
 3839 0062 1A68     		ldr	r2, [r3]
 3840              		.loc 1 1219 50
 3841 0064 3B88     		ldrh	r3, [r7]
 3842              		.loc 1 1219 39
 3843 0066 1B01     		lsls	r3, r3, #4
 3844              		.loc 1 1219 36
 3845 0068 7968     		ldr	r1, [r7, #4]
 3846 006a 2031     		adds	r1, r1, #32
 3847 006c 1343     		orrs	r3, r3, r2
 3848 006e 0B60     		str	r3, [r1]
1220:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3849              		.loc 1 1220 9
 3850 0070 24E0     		b	.L166
 3851              	.L163:
1221:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1222:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1223:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 3852              		.loc 1 1223 36
 3853 0072 7B68     		ldr	r3, [r7, #4]
 3854 0074 2033     		adds	r3, r3, #32
 3855 0076 1B68     		ldr	r3, [r3]
 3856 0078 7A68     		ldr	r2, [r7, #4]
 3857 007a 2032     		adds	r2, r2, #32
 3858 007c 23F40073 		bic	r3, r3, #512
 3859 0080 1360     		str	r3, [r2]
1224:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 3860              		.loc 1 1224 36
 3861 0082 7B68     		ldr	r3, [r7, #4]
 3862 0084 2033     		adds	r3, r3, #32
 3863 0086 1A68     		ldr	r2, [r3]
 3864              		.loc 1 1224 50
 3865 0088 3B88     		ldrh	r3, [r7]
 3866              		.loc 1 1224 39
 3867 008a 1B02     		lsls	r3, r3, #8
 3868              		.loc 1 1224 36
 3869 008c 7968     		ldr	r1, [r7, #4]
 3870 008e 2031     		adds	r1, r1, #32
 3871 0090 1343     		orrs	r3, r3, r2
 3872 0092 0B60     		str	r3, [r1]
1225:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3873              		.loc 1 1225 9
 3874 0094 12E0     		b	.L166
 3875              	.L161:
1226:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1227:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1228:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 3876              		.loc 1 1228 36
 3877 0096 7B68     		ldr	r3, [r7, #4]
 3878 0098 2033     		adds	r3, r3, #32
 3879 009a 1B68     		ldr	r3, [r3]
 3880 009c 7A68     		ldr	r2, [r7, #4]
 3881 009e 2032     		adds	r2, r2, #32
 3882 00a0 23F40053 		bic	r3, r3, #8192
 3883 00a4 1360     		str	r3, [r2]
1229:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 3884              		.loc 1 1229 36
 3885 00a6 7B68     		ldr	r3, [r7, #4]
 3886 00a8 2033     		adds	r3, r3, #32
 3887 00aa 1A68     		ldr	r2, [r3]
 3888              		.loc 1 1229 50
 3889 00ac 3B88     		ldrh	r3, [r7]
 3890              		.loc 1 1229 39
 3891 00ae 1B03     		lsls	r3, r3, #12
 3892              		.loc 1 1229 36
 3893 00b0 7968     		ldr	r1, [r7, #4]
 3894 00b2 2031     		adds	r1, r1, #32
 3895 00b4 1343     		orrs	r3, r3, r2
 3896 00b6 0B60     		str	r3, [r1]
1230:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3897              		.loc 1 1230 9
 3898 00b8 00E0     		b	.L166
 3899              	.L167:
1231:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1232:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3900              		.loc 1 1232 9
 3901 00ba 00BF     		nop
 3902              	.L166:
1233:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1234:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 3903              		.loc 1 1234 1
 3904 00bc 00BF     		nop
 3905 00be 0C37     		adds	r7, r7, #12
 3906              		.cfi_def_cfa_offset 4
 3907 00c0 BD46     		mov	sp, r7
 3908              		.cfi_def_cfa_register 13
 3909              		@ sp needed
 3910 00c2 80BC     		pop	{r7}
 3911              		.cfi_restore 7
 3912              		.cfi_def_cfa_offset 0
 3913 00c4 7047     		bx	lr
 3914              		.cfi_endproc
 3915              	.LFE163:
 3917 00c6 00BF     		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 3918              		.align	1
 3919              		.global	timer_channel_complementary_output_polarity_config
 3920              		.syntax unified
 3921              		.thumb
 3922              		.thumb_func
 3923              		.fpu softvfp
 3925              	timer_channel_complementary_output_polarity_config:
 3926              	.LFB164:
1235:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1236:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1237:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1238:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1239:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel:
1240:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1241:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7..13))
1242:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7,8,11))
1243:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1244:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity 
1245:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1246:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1247:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1248:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1249:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1250:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1251:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1252:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 3927              		.loc 1 1252 1
 3928              		.cfi_startproc
 3929              		@ args = 0, pretend = 0, frame = 8
 3930              		@ frame_needed = 1, uses_anonymous_args = 0
 3931              		@ link register save eliminated.
 3932 0000 80B4     		push	{r7}
 3933              		.cfi_def_cfa_offset 4
 3934              		.cfi_offset 7, -4
 3935 0002 83B0     		sub	sp, sp, #12
 3936              		.cfi_def_cfa_offset 16
 3937 0004 00AF     		add	r7, sp, #0
 3938              		.cfi_def_cfa_register 7
 3939 0006 7860     		str	r0, [r7, #4]
 3940 0008 0B46     		mov	r3, r1
 3941 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 3942 000c 1346     		mov	r3, r2	@ movhi
 3943 000e 3B80     		strh	r3, [r7]	@ movhi
1253:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 3944              		.loc 1 1253 5
 3945 0010 7B88     		ldrh	r3, [r7, #2]
 3946 0012 022B     		cmp	r3, #2
 3947 0014 29D0     		beq	.L169
 3948 0016 022B     		cmp	r3, #2
 3949 0018 39DC     		bgt	.L174
 3950 001a 002B     		cmp	r3, #0
 3951 001c 02D0     		beq	.L171
 3952 001e 012B     		cmp	r3, #1
 3953 0020 11D0     		beq	.L172
1254:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1255:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1259:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1260:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1264:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1265:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1269:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1270:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3954              		.loc 1 1270 9
 3955 0022 34E0     		b	.L174
 3956              	.L171:
1256:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 3957              		.loc 1 1256 36
 3958 0024 7B68     		ldr	r3, [r7, #4]
 3959 0026 2033     		adds	r3, r3, #32
 3960 0028 1B68     		ldr	r3, [r3]
 3961 002a 7A68     		ldr	r2, [r7, #4]
 3962 002c 2032     		adds	r2, r2, #32
 3963 002e 23F00803 		bic	r3, r3, #8
 3964 0032 1360     		str	r3, [r2]
1257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3965              		.loc 1 1257 36
 3966 0034 7B68     		ldr	r3, [r7, #4]
 3967 0036 2033     		adds	r3, r3, #32
 3968 0038 1A68     		ldr	r2, [r3]
1257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3969              		.loc 1 1257 39
 3970 003a 3B88     		ldrh	r3, [r7]
1257:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3971              		.loc 1 1257 36
 3972 003c 7968     		ldr	r1, [r7, #4]
 3973 003e 2031     		adds	r1, r1, #32
 3974 0040 1343     		orrs	r3, r3, r2
 3975 0042 0B60     		str	r3, [r1]
1258:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 3976              		.loc 1 1258 9
 3977 0044 24E0     		b	.L173
 3978              	.L172:
1261:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 3979              		.loc 1 1261 36
 3980 0046 7B68     		ldr	r3, [r7, #4]
 3981 0048 2033     		adds	r3, r3, #32
 3982 004a 1B68     		ldr	r3, [r3]
 3983 004c 7A68     		ldr	r2, [r7, #4]
 3984 004e 2032     		adds	r2, r2, #32
 3985 0050 23F08003 		bic	r3, r3, #128
 3986 0054 1360     		str	r3, [r2]
1262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3987              		.loc 1 1262 36
 3988 0056 7B68     		ldr	r3, [r7, #4]
 3989 0058 2033     		adds	r3, r3, #32
 3990 005a 1A68     		ldr	r2, [r3]
1262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3991              		.loc 1 1262 50
 3992 005c 3B88     		ldrh	r3, [r7]
1262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3993              		.loc 1 1262 39
 3994 005e 1B01     		lsls	r3, r3, #4
1262:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 3995              		.loc 1 1262 36
 3996 0060 7968     		ldr	r1, [r7, #4]
 3997 0062 2031     		adds	r1, r1, #32
 3998 0064 1343     		orrs	r3, r3, r2
 3999 0066 0B60     		str	r3, [r1]
1263:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 4000              		.loc 1 1263 9
 4001 0068 12E0     		b	.L173
 4002              	.L169:
1266:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 4003              		.loc 1 1266 36
 4004 006a 7B68     		ldr	r3, [r7, #4]
 4005 006c 2033     		adds	r3, r3, #32
 4006 006e 1B68     		ldr	r3, [r3]
 4007 0070 7A68     		ldr	r2, [r7, #4]
 4008 0072 2032     		adds	r2, r2, #32
 4009 0074 23F40063 		bic	r3, r3, #2048
 4010 0078 1360     		str	r3, [r2]
1267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4011              		.loc 1 1267 36
 4012 007a 7B68     		ldr	r3, [r7, #4]
 4013 007c 2033     		adds	r3, r3, #32
 4014 007e 1A68     		ldr	r2, [r3]
1267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4015              		.loc 1 1267 50
 4016 0080 3B88     		ldrh	r3, [r7]
1267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4017              		.loc 1 1267 39
 4018 0082 1B02     		lsls	r3, r3, #8
1267:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4019              		.loc 1 1267 36
 4020 0084 7968     		ldr	r1, [r7, #4]
 4021 0086 2031     		adds	r1, r1, #32
 4022 0088 1343     		orrs	r3, r3, r2
 4023 008a 0B60     		str	r3, [r1]
1268:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 4024              		.loc 1 1268 9
 4025 008c 00E0     		b	.L173
 4026              	.L174:
 4027              		.loc 1 1270 9
 4028 008e 00BF     		nop
 4029              	.L173:
1271:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1272:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4030              		.loc 1 1272 1
 4031 0090 00BF     		nop
 4032 0092 0C37     		adds	r7, r7, #12
 4033              		.cfi_def_cfa_offset 4
 4034 0094 BD46     		mov	sp, r7
 4035              		.cfi_def_cfa_register 13
 4036              		@ sp needed
 4037 0096 80BC     		pop	{r7}
 4038              		.cfi_restore 7
 4039              		.cfi_def_cfa_offset 0
 4040 0098 7047     		bx	lr
 4041              		.cfi_endproc
 4042              	.LFE164:
 4044              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 4045              		.align	1
 4046              		.global	timer_channel_output_state_config
 4047              		.syntax unified
 4048              		.thumb
 4049              		.thumb_func
 4050              		.fpu softvfp
 4052              	timer_channel_output_state_config:
 4053              	.LFB165:
1273:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1274:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1275:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel enable state
1276:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1277:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1278:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1279:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1280:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1281:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1282:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1283:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  state: TIMER channel enable state
1284:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1285:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1286:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1287:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1288:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1289:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1290:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1291:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4054              		.loc 1 1291 1
 4055              		.cfi_startproc
 4056              		@ args = 0, pretend = 0, frame = 16
 4057              		@ frame_needed = 1, uses_anonymous_args = 0
 4058              		@ link register save eliminated.
 4059 0000 80B4     		push	{r7}
 4060              		.cfi_def_cfa_offset 4
 4061              		.cfi_offset 7, -4
 4062 0002 85B0     		sub	sp, sp, #20
 4063              		.cfi_def_cfa_offset 24
 4064 0004 00AF     		add	r7, sp, #0
 4065              		.cfi_def_cfa_register 7
 4066 0006 F860     		str	r0, [r7, #12]
 4067 0008 0B46     		mov	r3, r1
 4068 000a 7A60     		str	r2, [r7, #4]
 4069 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1292:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 4070              		.loc 1 1292 5
 4071 000e 7B89     		ldrh	r3, [r7, #10]
 4072 0010 032B     		cmp	r3, #3
 4073 0012 53D8     		bhi	.L183
 4074 0014 01A2     		adr	r2, .L178
 4075 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4076 001a 00BF     		.p2align 2
 4077              	.L178:
 4078 001c 2D000000 		.word	.L181+1
 4079 0020 51000000 		.word	.L180+1
 4080 0024 75000000 		.word	.L179+1
 4081 0028 99000000 		.word	.L177+1
 4082              		.p2align 1
 4083              	.L181:
1293:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1294:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1295:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 4084              		.loc 1 1295 36
 4085 002c FB68     		ldr	r3, [r7, #12]
 4086 002e 2033     		adds	r3, r3, #32
 4087 0030 1B68     		ldr	r3, [r3]
 4088 0032 FA68     		ldr	r2, [r7, #12]
 4089 0034 2032     		adds	r2, r2, #32
 4090 0036 23F00103 		bic	r3, r3, #1
 4091 003a 1360     		str	r3, [r2]
1296:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 4092              		.loc 1 1296 36
 4093 003c FB68     		ldr	r3, [r7, #12]
 4094 003e 2033     		adds	r3, r3, #32
 4095 0040 1A68     		ldr	r2, [r3]
 4096 0042 FB68     		ldr	r3, [r7, #12]
 4097 0044 2033     		adds	r3, r3, #32
 4098 0046 1946     		mov	r1, r3
 4099 0048 7B68     		ldr	r3, [r7, #4]
 4100 004a 1343     		orrs	r3, r3, r2
 4101 004c 0B60     		str	r3, [r1]
1297:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4102              		.loc 1 1297 9
 4103 004e 36E0     		b	.L182
 4104              	.L180:
1298:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1299:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1300:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 4105              		.loc 1 1300 36
 4106 0050 FB68     		ldr	r3, [r7, #12]
 4107 0052 2033     		adds	r3, r3, #32
 4108 0054 1B68     		ldr	r3, [r3]
 4109 0056 FA68     		ldr	r2, [r7, #12]
 4110 0058 2032     		adds	r2, r2, #32
 4111 005a 23F01003 		bic	r3, r3, #16
 4112 005e 1360     		str	r3, [r2]
1301:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 4113              		.loc 1 1301 36
 4114 0060 FB68     		ldr	r3, [r7, #12]
 4115 0062 2033     		adds	r3, r3, #32
 4116 0064 1A68     		ldr	r2, [r3]
 4117              		.loc 1 1301 39
 4118 0066 7B68     		ldr	r3, [r7, #4]
 4119 0068 1B01     		lsls	r3, r3, #4
 4120              		.loc 1 1301 36
 4121 006a F968     		ldr	r1, [r7, #12]
 4122 006c 2031     		adds	r1, r1, #32
 4123 006e 1343     		orrs	r3, r3, r2
 4124 0070 0B60     		str	r3, [r1]
1302:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4125              		.loc 1 1302 9
 4126 0072 24E0     		b	.L182
 4127              	.L179:
1303:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1304:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1305:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 4128              		.loc 1 1305 36
 4129 0074 FB68     		ldr	r3, [r7, #12]
 4130 0076 2033     		adds	r3, r3, #32
 4131 0078 1B68     		ldr	r3, [r3]
 4132 007a FA68     		ldr	r2, [r7, #12]
 4133 007c 2032     		adds	r2, r2, #32
 4134 007e 23F48073 		bic	r3, r3, #256
 4135 0082 1360     		str	r3, [r2]
1306:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 4136              		.loc 1 1306 36
 4137 0084 FB68     		ldr	r3, [r7, #12]
 4138 0086 2033     		adds	r3, r3, #32
 4139 0088 1A68     		ldr	r2, [r3]
 4140              		.loc 1 1306 39
 4141 008a 7B68     		ldr	r3, [r7, #4]
 4142 008c 1B02     		lsls	r3, r3, #8
 4143              		.loc 1 1306 36
 4144 008e F968     		ldr	r1, [r7, #12]
 4145 0090 2031     		adds	r1, r1, #32
 4146 0092 1343     		orrs	r3, r3, r2
 4147 0094 0B60     		str	r3, [r1]
1307:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4148              		.loc 1 1307 9
 4149 0096 12E0     		b	.L182
 4150              	.L177:
1308:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1309:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1310:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 4151              		.loc 1 1310 36
 4152 0098 FB68     		ldr	r3, [r7, #12]
 4153 009a 2033     		adds	r3, r3, #32
 4154 009c 1B68     		ldr	r3, [r3]
 4155 009e FA68     		ldr	r2, [r7, #12]
 4156 00a0 2032     		adds	r2, r2, #32
 4157 00a2 23F48053 		bic	r3, r3, #4096
 4158 00a6 1360     		str	r3, [r2]
1311:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 4159              		.loc 1 1311 36
 4160 00a8 FB68     		ldr	r3, [r7, #12]
 4161 00aa 2033     		adds	r3, r3, #32
 4162 00ac 1A68     		ldr	r2, [r3]
 4163              		.loc 1 1311 39
 4164 00ae 7B68     		ldr	r3, [r7, #4]
 4165 00b0 1B03     		lsls	r3, r3, #12
 4166              		.loc 1 1311 36
 4167 00b2 F968     		ldr	r1, [r7, #12]
 4168 00b4 2031     		adds	r1, r1, #32
 4169 00b6 1343     		orrs	r3, r3, r2
 4170 00b8 0B60     		str	r3, [r1]
1312:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4171              		.loc 1 1312 9
 4172 00ba 00E0     		b	.L182
 4173              	.L183:
1313:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1314:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4174              		.loc 1 1314 9
 4175 00bc 00BF     		nop
 4176              	.L182:
1315:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1316:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4177              		.loc 1 1316 1
 4178 00be 00BF     		nop
 4179 00c0 1437     		adds	r7, r7, #20
 4180              		.cfi_def_cfa_offset 4
 4181 00c2 BD46     		mov	sp, r7
 4182              		.cfi_def_cfa_register 13
 4183              		@ sp needed
 4184 00c4 80BC     		pop	{r7}
 4185              		.cfi_restore 7
 4186              		.cfi_def_cfa_offset 0
 4187 00c6 7047     		bx	lr
 4188              		.cfi_endproc
 4189              	.LFE165:
 4191              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 4192              		.align	1
 4193              		.global	timer_channel_complementary_output_state_config
 4194              		.syntax unified
 4195              		.thumb
 4196              		.thumb_func
 4197              		.fpu softvfp
 4199              	timer_channel_complementary_output_state_config:
 4200              	.LFB166:
1317:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1318:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1319:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1320:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1321:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1322:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1323:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0,7))
1324:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0,7))
1325:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0,7))
1326:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1327:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1328:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1329:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1330:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1331:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1332:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1333:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1334:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4201              		.loc 1 1334 1
 4202              		.cfi_startproc
 4203              		@ args = 0, pretend = 0, frame = 8
 4204              		@ frame_needed = 1, uses_anonymous_args = 0
 4205              		@ link register save eliminated.
 4206 0000 80B4     		push	{r7}
 4207              		.cfi_def_cfa_offset 4
 4208              		.cfi_offset 7, -4
 4209 0002 83B0     		sub	sp, sp, #12
 4210              		.cfi_def_cfa_offset 16
 4211 0004 00AF     		add	r7, sp, #0
 4212              		.cfi_def_cfa_register 7
 4213 0006 7860     		str	r0, [r7, #4]
 4214 0008 0B46     		mov	r3, r1
 4215 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4216 000c 1346     		mov	r3, r2	@ movhi
 4217 000e 3B80     		strh	r3, [r7]	@ movhi
1335:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 4218              		.loc 1 1335 5
 4219 0010 7B88     		ldrh	r3, [r7, #2]
 4220 0012 022B     		cmp	r3, #2
 4221 0014 29D0     		beq	.L185
 4222 0016 022B     		cmp	r3, #2
 4223 0018 39DC     		bgt	.L190
 4224 001a 002B     		cmp	r3, #0
 4225 001c 02D0     		beq	.L187
 4226 001e 012B     		cmp	r3, #1
 4227 0020 11D0     		beq	.L188
1336:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1337:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1341:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1342:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1346:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1347:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
1351:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1352:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4228              		.loc 1 1352 9
 4229 0022 34E0     		b	.L190
 4230              	.L187:
1338:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 4231              		.loc 1 1338 36
 4232 0024 7B68     		ldr	r3, [r7, #4]
 4233 0026 2033     		adds	r3, r3, #32
 4234 0028 1B68     		ldr	r3, [r3]
 4235 002a 7A68     		ldr	r2, [r7, #4]
 4236 002c 2032     		adds	r2, r2, #32
 4237 002e 23F00403 		bic	r3, r3, #4
 4238 0032 1360     		str	r3, [r2]
1339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4239              		.loc 1 1339 36
 4240 0034 7B68     		ldr	r3, [r7, #4]
 4241 0036 2033     		adds	r3, r3, #32
 4242 0038 1A68     		ldr	r2, [r3]
1339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4243              		.loc 1 1339 39
 4244 003a 3B88     		ldrh	r3, [r7]
1339:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4245              		.loc 1 1339 36
 4246 003c 7968     		ldr	r1, [r7, #4]
 4247 003e 2031     		adds	r1, r1, #32
 4248 0040 1343     		orrs	r3, r3, r2
 4249 0042 0B60     		str	r3, [r1]
1340:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
 4250              		.loc 1 1340 9
 4251 0044 24E0     		b	.L189
 4252              	.L188:
1343:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 4253              		.loc 1 1343 36
 4254 0046 7B68     		ldr	r3, [r7, #4]
 4255 0048 2033     		adds	r3, r3, #32
 4256 004a 1B68     		ldr	r3, [r3]
 4257 004c 7A68     		ldr	r2, [r7, #4]
 4258 004e 2032     		adds	r2, r2, #32
 4259 0050 23F04003 		bic	r3, r3, #64
 4260 0054 1360     		str	r3, [r2]
1344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4261              		.loc 1 1344 36
 4262 0056 7B68     		ldr	r3, [r7, #4]
 4263 0058 2033     		adds	r3, r3, #32
 4264 005a 1A68     		ldr	r2, [r3]
1344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4265              		.loc 1 1344 50
 4266 005c 3B88     		ldrh	r3, [r7]
1344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4267              		.loc 1 1344 39
 4268 005e 1B01     		lsls	r3, r3, #4
1344:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4269              		.loc 1 1344 36
 4270 0060 7968     		ldr	r1, [r7, #4]
 4271 0062 2031     		adds	r1, r1, #32
 4272 0064 1343     		orrs	r3, r3, r2
 4273 0066 0B60     		str	r3, [r1]
1345:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
 4274              		.loc 1 1345 9
 4275 0068 12E0     		b	.L189
 4276              	.L185:
1348:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 4277              		.loc 1 1348 36
 4278 006a 7B68     		ldr	r3, [r7, #4]
 4279 006c 2033     		adds	r3, r3, #32
 4280 006e 1B68     		ldr	r3, [r3]
 4281 0070 7A68     		ldr	r2, [r7, #4]
 4282 0072 2032     		adds	r2, r2, #32
 4283 0074 23F48063 		bic	r3, r3, #1024
 4284 0078 1360     		str	r3, [r2]
1349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4285              		.loc 1 1349 36
 4286 007a 7B68     		ldr	r3, [r7, #4]
 4287 007c 2033     		adds	r3, r3, #32
 4288 007e 1A68     		ldr	r2, [r3]
1349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4289              		.loc 1 1349 50
 4290 0080 3B88     		ldrh	r3, [r7]
1349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4291              		.loc 1 1349 39
 4292 0082 1B02     		lsls	r3, r3, #8
1349:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4293              		.loc 1 1349 36
 4294 0084 7968     		ldr	r1, [r7, #4]
 4295 0086 2031     		adds	r1, r1, #32
 4296 0088 1343     		orrs	r3, r3, r2
 4297 008a 0B60     		str	r3, [r1]
1350:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
 4298              		.loc 1 1350 9
 4299 008c 00E0     		b	.L189
 4300              	.L190:
 4301              		.loc 1 1352 9
 4302 008e 00BF     		nop
 4303              	.L189:
1353:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1354:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4304              		.loc 1 1354 1
 4305 0090 00BF     		nop
 4306 0092 0C37     		adds	r7, r7, #12
 4307              		.cfi_def_cfa_offset 4
 4308 0094 BD46     		mov	sp, r7
 4309              		.cfi_def_cfa_register 13
 4310              		@ sp needed
 4311 0096 80BC     		pop	{r7}
 4312              		.cfi_restore 7
 4313              		.cfi_def_cfa_offset 0
 4314 0098 7047     		bx	lr
 4315              		.cfi_endproc
 4316              	.LFE166:
 4318              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 4319              		.align	1
 4320              		.global	timer_channel_input_struct_para_init
 4321              		.syntax unified
 4322              		.thumb
 4323              		.thumb_func
 4324              		.fpu softvfp
 4326              	timer_channel_input_struct_para_init:
 4327              	.LFB167:
1355:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1356:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1357:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1358:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1359:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1360:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1361:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1362:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1363:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4328              		.loc 1 1363 1
 4329              		.cfi_startproc
 4330              		@ args = 0, pretend = 0, frame = 8
 4331              		@ frame_needed = 1, uses_anonymous_args = 0
 4332              		@ link register save eliminated.
 4333 0000 80B4     		push	{r7}
 4334              		.cfi_def_cfa_offset 4
 4335              		.cfi_offset 7, -4
 4336 0002 83B0     		sub	sp, sp, #12
 4337              		.cfi_def_cfa_offset 16
 4338 0004 00AF     		add	r7, sp, #0
 4339              		.cfi_def_cfa_register 7
 4340 0006 7860     		str	r0, [r7, #4]
1364:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1365:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 4341              		.loc 1 1365 25
 4342 0008 7B68     		ldr	r3, [r7, #4]
 4343 000a 0022     		movs	r2, #0
 4344 000c 1A80     		strh	r2, [r3]	@ movhi
1366:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 4345              		.loc 1 1366 25
 4346 000e 7B68     		ldr	r3, [r7, #4]
 4347 0010 0122     		movs	r2, #1
 4348 0012 5A80     		strh	r2, [r3, #2]	@ movhi
1367:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 4349              		.loc 1 1367 25
 4350 0014 7B68     		ldr	r3, [r7, #4]
 4351 0016 0022     		movs	r2, #0
 4352 0018 9A80     		strh	r2, [r3, #4]	@ movhi
1368:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     icpara->icfilter    = 0U;
 4353              		.loc 1 1368 25
 4354 001a 7B68     		ldr	r3, [r7, #4]
 4355 001c 0022     		movs	r2, #0
 4356 001e DA80     		strh	r2, [r3, #6]	@ movhi
1369:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4357              		.loc 1 1369 1
 4358 0020 00BF     		nop
 4359 0022 0C37     		adds	r7, r7, #12
 4360              		.cfi_def_cfa_offset 4
 4361 0024 BD46     		mov	sp, r7
 4362              		.cfi_def_cfa_register 13
 4363              		@ sp needed
 4364 0026 80BC     		pop	{r7}
 4365              		.cfi_restore 7
 4366              		.cfi_def_cfa_offset 0
 4367 0028 7047     		bx	lr
 4368              		.cfi_endproc
 4369              	.LFE167:
 4371              		.section	.text.timer_input_capture_config,"ax",%progbits
 4372              		.align	1
 4373              		.global	timer_input_capture_config
 4374              		.syntax unified
 4375              		.thumb
 4376              		.thumb_func
 4377              		.fpu softvfp
 4379              	timer_input_capture_config:
 4380              	.LFB168:
1370:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1371:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1372:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input capture parameter 
1373:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1374:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1375:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1376:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1377:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1378:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1379:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1380:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpara: TIMER channel intput parameter struct
1381:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1382:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI,TIMER_IC_SE
1383:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1384:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1385:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out]  none
1386:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval      none
1387:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1388:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_capture_config(uint32_t timer_periph,uint16_t channel, timer_ic_parameter_struct* 
1389:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4381              		.loc 1 1389 1
 4382              		.cfi_startproc
 4383              		@ args = 0, pretend = 0, frame = 16
 4384              		@ frame_needed = 1, uses_anonymous_args = 0
 4385 0000 80B5     		push	{r7, lr}
 4386              		.cfi_def_cfa_offset 8
 4387              		.cfi_offset 7, -8
 4388              		.cfi_offset 14, -4
 4389 0002 84B0     		sub	sp, sp, #16
 4390              		.cfi_def_cfa_offset 24
 4391 0004 00AF     		add	r7, sp, #0
 4392              		.cfi_def_cfa_register 7
 4393 0006 F860     		str	r0, [r7, #12]
 4394 0008 0B46     		mov	r3, r1
 4395 000a 7A60     		str	r2, [r7, #4]
 4396 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1390:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 4397              		.loc 1 1390 5
 4398 000e 7B89     		ldrh	r3, [r7, #10]
 4399 0010 032B     		cmp	r3, #3
 4400 0012 00F22781 		bhi	.L200
 4401 0016 01A2     		adr	r2, .L195
 4402 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4403              		.p2align 2
 4404              	.L195:
 4405 001c 2D000000 		.word	.L198+1
 4406 0020 BB000000 		.word	.L197+1
 4407 0024 49010000 		.word	.L196+1
 4408 0028 D7010000 		.word	.L194+1
 4409              		.p2align 1
 4410              	.L198:
1391:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1392:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1393:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1394:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 4411              		.loc 1 1394 36
 4412 002c FB68     		ldr	r3, [r7, #12]
 4413 002e 2033     		adds	r3, r3, #32
 4414 0030 1B68     		ldr	r3, [r3]
 4415 0032 FA68     		ldr	r2, [r7, #12]
 4416 0034 2032     		adds	r2, r2, #32
 4417 0036 23F00103 		bic	r3, r3, #1
 4418 003a 1360     		str	r3, [r2]
1395:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1396:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1397:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 4419              		.loc 1 1397 36
 4420 003c FB68     		ldr	r3, [r7, #12]
 4421 003e 2033     		adds	r3, r3, #32
 4422 0040 1B68     		ldr	r3, [r3]
 4423 0042 FA68     		ldr	r2, [r7, #12]
 4424 0044 2032     		adds	r2, r2, #32
 4425 0046 23F00A03 		bic	r3, r3, #10
 4426 004a 1360     		str	r3, [r2]
1398:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 4427              		.loc 1 1398 36
 4428 004c FB68     		ldr	r3, [r7, #12]
 4429 004e 2033     		adds	r3, r3, #32
 4430 0050 1B68     		ldr	r3, [r3]
 4431              		.loc 1 1398 56
 4432 0052 7A68     		ldr	r2, [r7, #4]
 4433 0054 1288     		ldrh	r2, [r2]
 4434              		.loc 1 1398 39
 4435 0056 1146     		mov	r1, r2
 4436              		.loc 1 1398 36
 4437 0058 FA68     		ldr	r2, [r7, #12]
 4438 005a 2032     		adds	r2, r2, #32
 4439 005c 0B43     		orrs	r3, r3, r1
 4440 005e 1360     		str	r3, [r2]
1399:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1400:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 4441              		.loc 1 1400 36
 4442 0060 FB68     		ldr	r3, [r7, #12]
 4443 0062 1833     		adds	r3, r3, #24
 4444 0064 1B68     		ldr	r3, [r3]
 4445 0066 FA68     		ldr	r2, [r7, #12]
 4446 0068 1832     		adds	r2, r2, #24
 4447 006a 23F00303 		bic	r3, r3, #3
 4448 006e 1360     		str	r3, [r2]
1401:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 4449              		.loc 1 1401 36
 4450 0070 FB68     		ldr	r3, [r7, #12]
 4451 0072 1833     		adds	r3, r3, #24
 4452 0074 1B68     		ldr	r3, [r3]
 4453              		.loc 1 1401 56
 4454 0076 7A68     		ldr	r2, [r7, #4]
 4455 0078 5288     		ldrh	r2, [r2, #2]
 4456              		.loc 1 1401 39
 4457 007a 1146     		mov	r1, r2
 4458              		.loc 1 1401 36
 4459 007c FA68     		ldr	r2, [r7, #12]
 4460 007e 1832     		adds	r2, r2, #24
 4461 0080 0B43     		orrs	r3, r3, r1
 4462 0082 1360     		str	r3, [r2]
1402:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1403:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 4463              		.loc 1 1403 36
 4464 0084 FB68     		ldr	r3, [r7, #12]
 4465 0086 1833     		adds	r3, r3, #24
 4466 0088 1B68     		ldr	r3, [r3]
 4467 008a FA68     		ldr	r2, [r7, #12]
 4468 008c 1832     		adds	r2, r2, #24
 4469 008e 23F0F003 		bic	r3, r3, #240
 4470 0092 1360     		str	r3, [r2]
1404:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 4471              		.loc 1 1404 36
 4472 0094 FB68     		ldr	r3, [r7, #12]
 4473 0096 1833     		adds	r3, r3, #24
 4474 0098 1A68     		ldr	r2, [r3]
 4475              		.loc 1 1404 67
 4476 009a 7B68     		ldr	r3, [r7, #4]
 4477 009c DB88     		ldrh	r3, [r3, #6]
 4478              		.loc 1 1404 39
 4479 009e 1B01     		lsls	r3, r3, #4
 4480              		.loc 1 1404 36
 4481 00a0 F968     		ldr	r1, [r7, #12]
 4482 00a2 1831     		adds	r1, r1, #24
 4483 00a4 1343     		orrs	r3, r3, r2
 4484 00a6 0B60     		str	r3, [r1]
1405:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1406:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1407:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 4485              		.loc 1 1407 36
 4486 00a8 FB68     		ldr	r3, [r7, #12]
 4487 00aa 2033     		adds	r3, r3, #32
 4488 00ac 1B68     		ldr	r3, [r3]
 4489 00ae FA68     		ldr	r2, [r7, #12]
 4490 00b0 2032     		adds	r2, r2, #32
 4491 00b2 43F00103 		orr	r3, r3, #1
 4492 00b6 1360     		str	r3, [r2]
1408:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4493              		.loc 1 1408 9
 4494 00b8 D5E0     		b	.L199
 4495              	.L197:
1409:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     
1410:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1411:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1412:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1413:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 4496              		.loc 1 1413 36
 4497 00ba FB68     		ldr	r3, [r7, #12]
 4498 00bc 2033     		adds	r3, r3, #32
 4499 00be 1B68     		ldr	r3, [r3]
 4500 00c0 FA68     		ldr	r2, [r7, #12]
 4501 00c2 2032     		adds	r2, r2, #32
 4502 00c4 23F01003 		bic	r3, r3, #16
 4503 00c8 1360     		str	r3, [r2]
1414:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1415:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1416:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 4504              		.loc 1 1416 36
 4505 00ca FB68     		ldr	r3, [r7, #12]
 4506 00cc 2033     		adds	r3, r3, #32
 4507 00ce 1B68     		ldr	r3, [r3]
 4508 00d0 FA68     		ldr	r2, [r7, #12]
 4509 00d2 2032     		adds	r2, r2, #32
 4510 00d4 23F0A003 		bic	r3, r3, #160
 4511 00d8 1360     		str	r3, [r2]
1417:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 4512              		.loc 1 1417 36
 4513 00da FB68     		ldr	r3, [r7, #12]
 4514 00dc 2033     		adds	r3, r3, #32
 4515 00de 1A68     		ldr	r2, [r3]
 4516              		.loc 1 1417 67
 4517 00e0 7B68     		ldr	r3, [r7, #4]
 4518 00e2 1B88     		ldrh	r3, [r3]
 4519              		.loc 1 1417 39
 4520 00e4 1B01     		lsls	r3, r3, #4
 4521              		.loc 1 1417 36
 4522 00e6 F968     		ldr	r1, [r7, #12]
 4523 00e8 2031     		adds	r1, r1, #32
 4524 00ea 1343     		orrs	r3, r3, r2
 4525 00ec 0B60     		str	r3, [r1]
1418:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1419:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 4526              		.loc 1 1419 36
 4527 00ee FB68     		ldr	r3, [r7, #12]
 4528 00f0 1833     		adds	r3, r3, #24
 4529 00f2 1B68     		ldr	r3, [r3]
 4530 00f4 FA68     		ldr	r2, [r7, #12]
 4531 00f6 1832     		adds	r2, r2, #24
 4532 00f8 23F44073 		bic	r3, r3, #768
 4533 00fc 1360     		str	r3, [r2]
1420:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 4534              		.loc 1 1420 36
 4535 00fe FB68     		ldr	r3, [r7, #12]
 4536 0100 1833     		adds	r3, r3, #24
 4537 0102 1A68     		ldr	r2, [r3]
 4538              		.loc 1 1420 67
 4539 0104 7B68     		ldr	r3, [r7, #4]
 4540 0106 5B88     		ldrh	r3, [r3, #2]
 4541              		.loc 1 1420 39
 4542 0108 1B02     		lsls	r3, r3, #8
 4543              		.loc 1 1420 36
 4544 010a F968     		ldr	r1, [r7, #12]
 4545 010c 1831     		adds	r1, r1, #24
 4546 010e 1343     		orrs	r3, r3, r2
 4547 0110 0B60     		str	r3, [r1]
1421:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1422:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 4548              		.loc 1 1422 36
 4549 0112 FB68     		ldr	r3, [r7, #12]
 4550 0114 1833     		adds	r3, r3, #24
 4551 0116 1B68     		ldr	r3, [r3]
 4552 0118 FA68     		ldr	r2, [r7, #12]
 4553 011a 1832     		adds	r2, r2, #24
 4554 011c 23F47043 		bic	r3, r3, #61440
 4555 0120 1360     		str	r3, [r2]
1423:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 4556              		.loc 1 1423 36
 4557 0122 FB68     		ldr	r3, [r7, #12]
 4558 0124 1833     		adds	r3, r3, #24
 4559 0126 1A68     		ldr	r2, [r3]
 4560              		.loc 1 1423 67
 4561 0128 7B68     		ldr	r3, [r7, #4]
 4562 012a DB88     		ldrh	r3, [r3, #6]
 4563              		.loc 1 1423 39
 4564 012c 1B03     		lsls	r3, r3, #12
 4565              		.loc 1 1423 36
 4566 012e F968     		ldr	r1, [r7, #12]
 4567 0130 1831     		adds	r1, r1, #24
 4568 0132 1343     		orrs	r3, r3, r2
 4569 0134 0B60     		str	r3, [r1]
1424:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1425:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1426:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 4570              		.loc 1 1426 36
 4571 0136 FB68     		ldr	r3, [r7, #12]
 4572 0138 2033     		adds	r3, r3, #32
 4573 013a 1B68     		ldr	r3, [r3]
 4574 013c FA68     		ldr	r2, [r7, #12]
 4575 013e 2032     		adds	r2, r2, #32
 4576 0140 43F01003 		orr	r3, r3, #16
 4577 0144 1360     		str	r3, [r2]
1427:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4578              		.loc 1 1427 9
 4579 0146 8EE0     		b	.L199
 4580              	.L196:
1428:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1429:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1430:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2EN bit */
1431:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 4581              		.loc 1 1431 36
 4582 0148 FB68     		ldr	r3, [r7, #12]
 4583 014a 2033     		adds	r3, r3, #32
 4584 014c 1B68     		ldr	r3, [r3]
 4585 014e FA68     		ldr	r2, [r7, #12]
 4586 0150 2032     		adds	r2, r2, #32
 4587 0152 23F48073 		bic	r3, r3, #256
 4588 0156 1360     		str	r3, [r2]
1432:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1433:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2P and CH2NP bits */
1434:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P|TIMER_CHCTL2_CH2NP));
 4589              		.loc 1 1434 36
 4590 0158 FB68     		ldr	r3, [r7, #12]
 4591 015a 2033     		adds	r3, r3, #32
 4592 015c 1B68     		ldr	r3, [r3]
 4593 015e FA68     		ldr	r2, [r7, #12]
 4594 0160 2032     		adds	r2, r2, #32
 4595 0162 23F42063 		bic	r3, r3, #2560
 4596 0166 1360     		str	r3, [r2]
1435:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 4597              		.loc 1 1435 36
 4598 0168 FB68     		ldr	r3, [r7, #12]
 4599 016a 2033     		adds	r3, r3, #32
 4600 016c 1A68     		ldr	r2, [r3]
 4601              		.loc 1 1435 67
 4602 016e 7B68     		ldr	r3, [r7, #4]
 4603 0170 1B88     		ldrh	r3, [r3]
 4604              		.loc 1 1435 39
 4605 0172 1B02     		lsls	r3, r3, #8
 4606              		.loc 1 1435 36
 4607 0174 F968     		ldr	r1, [r7, #12]
 4608 0176 2031     		adds	r1, r1, #32
 4609 0178 1343     		orrs	r3, r3, r2
 4610 017a 0B60     		str	r3, [r1]
1436:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1437:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2MS bit */
1438:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
 4611              		.loc 1 1438 36
 4612 017c FB68     		ldr	r3, [r7, #12]
 4613 017e 1C33     		adds	r3, r3, #28
 4614 0180 1B68     		ldr	r3, [r3]
 4615 0182 FA68     		ldr	r2, [r7, #12]
 4616 0184 1C32     		adds	r2, r2, #28
 4617 0186 23F00303 		bic	r3, r3, #3
 4618 018a 1360     		str	r3, [r2]
1439:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 4619              		.loc 1 1439 36
 4620 018c FB68     		ldr	r3, [r7, #12]
 4621 018e 1C33     		adds	r3, r3, #28
 4622 0190 1B68     		ldr	r3, [r3]
 4623              		.loc 1 1439 67
 4624 0192 7A68     		ldr	r2, [r7, #4]
 4625 0194 5288     		ldrh	r2, [r2, #2]
 4626              		.loc 1 1439 39
 4627 0196 1146     		mov	r1, r2
 4628              		.loc 1 1439 36
 4629 0198 FA68     		ldr	r2, [r7, #12]
 4630 019a 1C32     		adds	r2, r2, #28
 4631 019c 0B43     		orrs	r3, r3, r1
 4632 019e 1360     		str	r3, [r2]
1440:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1441:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH2CAPFLT bit */
1442:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
 4633              		.loc 1 1442 36
 4634 01a0 FB68     		ldr	r3, [r7, #12]
 4635 01a2 1C33     		adds	r3, r3, #28
 4636 01a4 1B68     		ldr	r3, [r3]
 4637 01a6 FA68     		ldr	r2, [r7, #12]
 4638 01a8 1C32     		adds	r2, r2, #28
 4639 01aa 23F0F003 		bic	r3, r3, #240
 4640 01ae 1360     		str	r3, [r2]
1443:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 4641              		.loc 1 1443 36
 4642 01b0 FB68     		ldr	r3, [r7, #12]
 4643 01b2 1C33     		adds	r3, r3, #28
 4644 01b4 1A68     		ldr	r2, [r3]
 4645              		.loc 1 1443 67
 4646 01b6 7B68     		ldr	r3, [r7, #4]
 4647 01b8 DB88     		ldrh	r3, [r3, #6]
 4648              		.loc 1 1443 39
 4649 01ba 1B01     		lsls	r3, r3, #4
 4650              		.loc 1 1443 36
 4651 01bc F968     		ldr	r1, [r7, #12]
 4652 01be 1C31     		adds	r1, r1, #28
 4653 01c0 1343     		orrs	r3, r3, r2
 4654 01c2 0B60     		str	r3, [r1]
1444:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1445:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH2EN bit */
1446:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
 4655              		.loc 1 1446 36
 4656 01c4 FB68     		ldr	r3, [r7, #12]
 4657 01c6 2033     		adds	r3, r3, #32
 4658 01c8 1B68     		ldr	r3, [r3]
 4659 01ca FA68     		ldr	r2, [r7, #12]
 4660 01cc 2032     		adds	r2, r2, #32
 4661 01ce 43F48073 		orr	r3, r3, #256
 4662 01d2 1360     		str	r3, [r2]
1447:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4663              		.loc 1 1447 9
 4664 01d4 47E0     		b	.L199
 4665              	.L194:
1448:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1449:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1450:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3EN bit */
1451:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 4666              		.loc 1 1451 36
 4667 01d6 FB68     		ldr	r3, [r7, #12]
 4668 01d8 2033     		adds	r3, r3, #32
 4669 01da 1B68     		ldr	r3, [r3]
 4670 01dc FA68     		ldr	r2, [r7, #12]
 4671 01de 2032     		adds	r2, r2, #32
 4672 01e0 23F48053 		bic	r3, r3, #4096
 4673 01e4 1360     		str	r3, [r2]
1452:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1453:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3P bits */
1454:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
 4674              		.loc 1 1454 36
 4675 01e6 FB68     		ldr	r3, [r7, #12]
 4676 01e8 2033     		adds	r3, r3, #32
 4677 01ea 1B68     		ldr	r3, [r3]
 4678 01ec FA68     		ldr	r2, [r7, #12]
 4679 01ee 2032     		adds	r2, r2, #32
 4680 01f0 23F40053 		bic	r3, r3, #8192
 4681 01f4 1360     		str	r3, [r2]
1455:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 4682              		.loc 1 1455 36
 4683 01f6 FB68     		ldr	r3, [r7, #12]
 4684 01f8 2033     		adds	r3, r3, #32
 4685 01fa 1A68     		ldr	r2, [r3]
 4686              		.loc 1 1455 67
 4687 01fc 7B68     		ldr	r3, [r7, #4]
 4688 01fe 1B88     		ldrh	r3, [r3]
 4689              		.loc 1 1455 39
 4690 0200 1B03     		lsls	r3, r3, #12
 4691              		.loc 1 1455 36
 4692 0202 F968     		ldr	r1, [r7, #12]
 4693 0204 2031     		adds	r1, r1, #32
 4694 0206 1343     		orrs	r3, r3, r2
 4695 0208 0B60     		str	r3, [r1]
1456:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1457:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3MS bit */
1458:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
 4696              		.loc 1 1458 36
 4697 020a FB68     		ldr	r3, [r7, #12]
 4698 020c 1C33     		adds	r3, r3, #28
 4699 020e 1B68     		ldr	r3, [r3]
 4700 0210 FA68     		ldr	r2, [r7, #12]
 4701 0212 1C32     		adds	r2, r2, #28
 4702 0214 23F44073 		bic	r3, r3, #768
 4703 0218 1360     		str	r3, [r2]
1459:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 4704              		.loc 1 1459 36
 4705 021a FB68     		ldr	r3, [r7, #12]
 4706 021c 1C33     		adds	r3, r3, #28
 4707 021e 1A68     		ldr	r2, [r3]
 4708              		.loc 1 1459 67
 4709 0220 7B68     		ldr	r3, [r7, #4]
 4710 0222 5B88     		ldrh	r3, [r3, #2]
 4711              		.loc 1 1459 39
 4712 0224 1B02     		lsls	r3, r3, #8
 4713              		.loc 1 1459 36
 4714 0226 F968     		ldr	r1, [r7, #12]
 4715 0228 1C31     		adds	r1, r1, #28
 4716 022a 1343     		orrs	r3, r3, r2
 4717 022c 0B60     		str	r3, [r1]
1460:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1461:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH3CAPFLT bit */
1462:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
 4718              		.loc 1 1462 36
 4719 022e FB68     		ldr	r3, [r7, #12]
 4720 0230 1C33     		adds	r3, r3, #28
 4721 0232 1B68     		ldr	r3, [r3]
 4722 0234 FA68     		ldr	r2, [r7, #12]
 4723 0236 1C32     		adds	r2, r2, #28
 4724 0238 23F47043 		bic	r3, r3, #61440
 4725 023c 1360     		str	r3, [r2]
1463:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 4726              		.loc 1 1463 36
 4727 023e FB68     		ldr	r3, [r7, #12]
 4728 0240 1C33     		adds	r3, r3, #28
 4729 0242 1A68     		ldr	r2, [r3]
 4730              		.loc 1 1463 67
 4731 0244 7B68     		ldr	r3, [r7, #4]
 4732 0246 DB88     		ldrh	r3, [r3, #6]
 4733              		.loc 1 1463 39
 4734 0248 1B03     		lsls	r3, r3, #12
 4735              		.loc 1 1463 36
 4736 024a F968     		ldr	r1, [r7, #12]
 4737 024c 1C31     		adds	r1, r1, #28
 4738 024e 1343     		orrs	r3, r3, r2
 4739 0250 0B60     		str	r3, [r1]
1464:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1465:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH3EN bit */
1466:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
 4740              		.loc 1 1466 36
 4741 0252 FB68     		ldr	r3, [r7, #12]
 4742 0254 2033     		adds	r3, r3, #32
 4743 0256 1B68     		ldr	r3, [r3]
 4744 0258 FA68     		ldr	r2, [r7, #12]
 4745 025a 2032     		adds	r2, r2, #32
 4746 025c 43F48053 		orr	r3, r3, #4096
 4747 0260 1360     		str	r3, [r2]
1467:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4748              		.loc 1 1467 9
 4749 0262 00E0     		b	.L199
 4750              	.L200:
1468:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1469:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4751              		.loc 1 1469 9
 4752 0264 00BF     		nop
 4753              	.L199:
1470:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1471:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1472:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
 4754              		.loc 1 1472 90
 4755 0266 7B68     		ldr	r3, [r7, #4]
 4756 0268 9A88     		ldrh	r2, [r3, #4]
 4757              		.loc 1 1472 5
 4758 026a 7B89     		ldrh	r3, [r7, #10]
 4759 026c 1946     		mov	r1, r3
 4760 026e F868     		ldr	r0, [r7, #12]
 4761 0270 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1473:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4762              		.loc 1 1473 1
 4763 0274 00BF     		nop
 4764 0276 1037     		adds	r7, r7, #16
 4765              		.cfi_def_cfa_offset 8
 4766 0278 BD46     		mov	sp, r7
 4767              		.cfi_def_cfa_register 13
 4768              		@ sp needed
 4769 027a 80BD     		pop	{r7, pc}
 4770              		.cfi_endproc
 4771              	.LFE168:
 4773              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 4774              		.align	1
 4775              		.global	timer_channel_input_capture_prescaler_config
 4776              		.syntax unified
 4777              		.thumb
 4778              		.thumb_func
 4779              		.fpu softvfp
 4781              	timer_channel_input_capture_prescaler_config:
 4782              	.LFB169:
1474:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1475:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1476:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1477:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1478:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1479:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1480:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1481:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1482:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1483:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1484:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1485:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1486:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1487:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1488:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1489:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1490:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1491:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1492:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1493:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1494:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4783              		.loc 1 1494 1
 4784              		.cfi_startproc
 4785              		@ args = 0, pretend = 0, frame = 8
 4786              		@ frame_needed = 1, uses_anonymous_args = 0
 4787              		@ link register save eliminated.
 4788 0000 80B4     		push	{r7}
 4789              		.cfi_def_cfa_offset 4
 4790              		.cfi_offset 7, -4
 4791 0002 83B0     		sub	sp, sp, #12
 4792              		.cfi_def_cfa_offset 16
 4793 0004 00AF     		add	r7, sp, #0
 4794              		.cfi_def_cfa_register 7
 4795 0006 7860     		str	r0, [r7, #4]
 4796 0008 0B46     		mov	r3, r1
 4797 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 4798 000c 1346     		mov	r3, r2	@ movhi
 4799 000e 3B80     		strh	r3, [r7]	@ movhi
1495:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 4800              		.loc 1 1495 5
 4801 0010 7B88     		ldrh	r3, [r7, #2]
 4802 0012 032B     		cmp	r3, #3
 4803 0014 50D8     		bhi	.L209
 4804 0016 01A2     		adr	r2, .L204
 4805 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4806              		.p2align 2
 4807              	.L204:
 4808 001c 2D000000 		.word	.L207+1
 4809 0020 4F000000 		.word	.L206+1
 4810 0024 73000000 		.word	.L205+1
 4811 0028 95000000 		.word	.L203+1
 4812              		.p2align 1
 4813              	.L207:
1496:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_0 */
1497:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1498:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 4814              		.loc 1 1498 36
 4815 002c 7B68     		ldr	r3, [r7, #4]
 4816 002e 1833     		adds	r3, r3, #24
 4817 0030 1B68     		ldr	r3, [r3]
 4818 0032 7A68     		ldr	r2, [r7, #4]
 4819 0034 1832     		adds	r2, r2, #24
 4820 0036 23F00C03 		bic	r3, r3, #12
 4821 003a 1360     		str	r3, [r2]
1499:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 4822              		.loc 1 1499 36
 4823 003c 7B68     		ldr	r3, [r7, #4]
 4824 003e 1833     		adds	r3, r3, #24
 4825 0040 1A68     		ldr	r2, [r3]
 4826              		.loc 1 1499 39
 4827 0042 3B88     		ldrh	r3, [r7]
 4828              		.loc 1 1499 36
 4829 0044 7968     		ldr	r1, [r7, #4]
 4830 0046 1831     		adds	r1, r1, #24
 4831 0048 1343     		orrs	r3, r3, r2
 4832 004a 0B60     		str	r3, [r1]
1500:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4833              		.loc 1 1500 9
 4834 004c 35E0     		b	.L208
 4835              	.L206:
1501:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_1 */
1502:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1503:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 4836              		.loc 1 1503 36
 4837 004e 7B68     		ldr	r3, [r7, #4]
 4838 0050 1833     		adds	r3, r3, #24
 4839 0052 1B68     		ldr	r3, [r3]
 4840 0054 7A68     		ldr	r2, [r7, #4]
 4841 0056 1832     		adds	r2, r2, #24
 4842 0058 23F44063 		bic	r3, r3, #3072
 4843 005c 1360     		str	r3, [r2]
1504:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 4844              		.loc 1 1504 36
 4845 005e 7B68     		ldr	r3, [r7, #4]
 4846 0060 1833     		adds	r3, r3, #24
 4847 0062 1A68     		ldr	r2, [r3]
 4848              		.loc 1 1504 40
 4849 0064 3B88     		ldrh	r3, [r7]
 4850              		.loc 1 1504 60
 4851 0066 1B02     		lsls	r3, r3, #8
 4852              		.loc 1 1504 36
 4853 0068 7968     		ldr	r1, [r7, #4]
 4854 006a 1831     		adds	r1, r1, #24
 4855 006c 1343     		orrs	r3, r3, r2
 4856 006e 0B60     		str	r3, [r1]
1505:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4857              		.loc 1 1505 9
 4858 0070 23E0     		b	.L208
 4859              	.L205:
1506:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_2 */
1507:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1508:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 4860              		.loc 1 1508 36
 4861 0072 7B68     		ldr	r3, [r7, #4]
 4862 0074 1C33     		adds	r3, r3, #28
 4863 0076 1B68     		ldr	r3, [r3]
 4864 0078 7A68     		ldr	r2, [r7, #4]
 4865 007a 1C32     		adds	r2, r2, #28
 4866 007c 23F00C03 		bic	r3, r3, #12
 4867 0080 1360     		str	r3, [r2]
1509:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 4868              		.loc 1 1509 36
 4869 0082 7B68     		ldr	r3, [r7, #4]
 4870 0084 1C33     		adds	r3, r3, #28
 4871 0086 1A68     		ldr	r2, [r3]
 4872              		.loc 1 1509 39
 4873 0088 3B88     		ldrh	r3, [r7]
 4874              		.loc 1 1509 36
 4875 008a 7968     		ldr	r1, [r7, #4]
 4876 008c 1C31     		adds	r1, r1, #28
 4877 008e 1343     		orrs	r3, r3, r2
 4878 0090 0B60     		str	r3, [r1]
1510:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4879              		.loc 1 1510 9
 4880 0092 12E0     		b	.L208
 4881              	.L203:
1511:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER_CH_3 */
1512:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1513:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 4882              		.loc 1 1513 36
 4883 0094 7B68     		ldr	r3, [r7, #4]
 4884 0096 1C33     		adds	r3, r3, #28
 4885 0098 1B68     		ldr	r3, [r3]
 4886 009a 7A68     		ldr	r2, [r7, #4]
 4887 009c 1C32     		adds	r2, r2, #28
 4888 009e 23F44063 		bic	r3, r3, #3072
 4889 00a2 1360     		str	r3, [r2]
1514:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 4890              		.loc 1 1514 36
 4891 00a4 7B68     		ldr	r3, [r7, #4]
 4892 00a6 1C33     		adds	r3, r3, #28
 4893 00a8 1A68     		ldr	r2, [r3]
 4894              		.loc 1 1514 40
 4895 00aa 3B88     		ldrh	r3, [r7]
 4896              		.loc 1 1514 60
 4897 00ac 1B02     		lsls	r3, r3, #8
 4898              		.loc 1 1514 36
 4899 00ae 7968     		ldr	r1, [r7, #4]
 4900 00b0 1C31     		adds	r1, r1, #28
 4901 00b2 1343     		orrs	r3, r3, r2
 4902 00b4 0B60     		str	r3, [r1]
1515:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4903              		.loc 1 1515 9
 4904 00b6 00E0     		b	.L208
 4905              	.L209:
1516:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1517:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4906              		.loc 1 1517 9
 4907 00b8 00BF     		nop
 4908              	.L208:
1518:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1519:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 4909              		.loc 1 1519 1
 4910 00ba 00BF     		nop
 4911 00bc 0C37     		adds	r7, r7, #12
 4912              		.cfi_def_cfa_offset 4
 4913 00be BD46     		mov	sp, r7
 4914              		.cfi_def_cfa_register 13
 4915              		@ sp needed
 4916 00c0 80BC     		pop	{r7}
 4917              		.cfi_restore 7
 4918              		.cfi_def_cfa_offset 0
 4919 00c2 7047     		bx	lr
 4920              		.cfi_endproc
 4921              	.LFE169:
 4923              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 4924              		.align	1
 4925              		.global	timer_channel_capture_value_register_read
 4926              		.syntax unified
 4927              		.thumb
 4928              		.thumb_func
 4929              		.fpu softvfp
 4931              	timer_channel_capture_value_register_read:
 4932              	.LFB170:
1520:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1521:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1522:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      read TIMER channel capture compare register value
1523:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1524:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1525:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1526:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0(TIMERx(x=0..4,7..13))
1527:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1(TIMERx(x=0..4,7,8,11))
1528:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_2: TIMER channel2(TIMERx(x=0..4,7))
1529:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_3: TIMER channel3(TIMERx(x=0..4,7))
1530:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1531:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     channel capture compare register value
1532:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1533:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1534:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 4933              		.loc 1 1534 1
 4934              		.cfi_startproc
 4935              		@ args = 0, pretend = 0, frame = 16
 4936              		@ frame_needed = 1, uses_anonymous_args = 0
 4937              		@ link register save eliminated.
 4938 0000 80B4     		push	{r7}
 4939              		.cfi_def_cfa_offset 4
 4940              		.cfi_offset 7, -4
 4941 0002 85B0     		sub	sp, sp, #20
 4942              		.cfi_def_cfa_offset 24
 4943 0004 00AF     		add	r7, sp, #0
 4944              		.cfi_def_cfa_register 7
 4945 0006 7860     		str	r0, [r7, #4]
 4946 0008 0B46     		mov	r3, r1
 4947 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1535:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint32_t count_value = 0U;
 4948              		.loc 1 1535 14
 4949 000c 0023     		movs	r3, #0
 4950 000e FB60     		str	r3, [r7, #12]
1536:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1537:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     switch(channel){
 4951              		.loc 1 1537 5
 4952 0010 7B88     		ldrh	r3, [r7, #2]
 4953 0012 032B     		cmp	r3, #3
 4954 0014 1ED8     		bhi	.L219
 4955 0016 01A2     		adr	r2, .L213
 4956 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 4957              		.p2align 2
 4958              	.L213:
 4959 001c 2D000000 		.word	.L216+1
 4960 0020 37000000 		.word	.L215+1
 4961 0024 41000000 		.word	.L214+1
 4962 0028 4B000000 		.word	.L212+1
 4963              		.p2align 1
 4964              	.L216:
1538:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 0 capture compare register value */
1539:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_0:
1540:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 4965              		.loc 1 1540 23
 4966 002c 7B68     		ldr	r3, [r7, #4]
 4967 002e 3433     		adds	r3, r3, #52
 4968              		.loc 1 1540 21
 4969 0030 1B68     		ldr	r3, [r3]
 4970 0032 FB60     		str	r3, [r7, #12]
1541:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4971              		.loc 1 1541 9
 4972 0034 0FE0     		b	.L217
 4973              	.L215:
1542:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 1 capture compare register value */
1543:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_1:
1544:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 4974              		.loc 1 1544 23
 4975 0036 7B68     		ldr	r3, [r7, #4]
 4976 0038 3833     		adds	r3, r3, #56
 4977              		.loc 1 1544 21
 4978 003a 1B68     		ldr	r3, [r3]
 4979 003c FB60     		str	r3, [r7, #12]
1545:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4980              		.loc 1 1545 9
 4981 003e 0AE0     		b	.L217
 4982              	.L214:
1546:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 2 capture compare register value */
1547:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_2:
1548:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 4983              		.loc 1 1548 23
 4984 0040 7B68     		ldr	r3, [r7, #4]
 4985 0042 3C33     		adds	r3, r3, #60
 4986              		.loc 1 1548 21
 4987 0044 1B68     		ldr	r3, [r3]
 4988 0046 FB60     		str	r3, [r7, #12]
1549:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4989              		.loc 1 1549 9
 4990 0048 05E0     		b	.L217
 4991              	.L212:
1550:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* read TIMER channel 3 capture compare register value */
1551:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     case TIMER_CH_3:
1552:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 4992              		.loc 1 1552 23
 4993 004a 7B68     		ldr	r3, [r7, #4]
 4994 004c 4033     		adds	r3, r3, #64
 4995              		.loc 1 1552 21
 4996 004e 1B68     		ldr	r3, [r3]
 4997 0050 FB60     		str	r3, [r7, #12]
1553:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 4998              		.loc 1 1553 9
 4999 0052 00E0     		b	.L217
 5000              	.L219:
1554:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     default:
1555:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         break;
 5001              		.loc 1 1555 9
 5002 0054 00BF     		nop
 5003              	.L217:
1556:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1557:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     return (count_value);
 5004              		.loc 1 1557 12
 5005 0056 FB68     		ldr	r3, [r7, #12]
1558:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5006              		.loc 1 1558 1
 5007 0058 1846     		mov	r0, r3
 5008 005a 1437     		adds	r7, r7, #20
 5009              		.cfi_def_cfa_offset 4
 5010 005c BD46     		mov	sp, r7
 5011              		.cfi_def_cfa_register 13
 5012              		@ sp needed
 5013 005e 80BC     		pop	{r7}
 5014              		.cfi_restore 7
 5015              		.cfi_def_cfa_offset 0
 5016 0060 7047     		bx	lr
 5017              		.cfi_endproc
 5018              	.LFE170:
 5020 0062 00BF     		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 5021              		.align	1
 5022              		.global	timer_input_pwm_capture_config
 5023              		.syntax unified
 5024              		.thumb
 5025              		.thumb_func
 5026              		.fpu softvfp
 5028              	timer_input_pwm_capture_config:
 5029              	.LFB171:
1559:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1560:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1561:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER input pwm capture function 
1562:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1563:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  channel: 
1564:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1565:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_0: TIMER channel0
1566:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CH_1: TIMER channel1
1567:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****      \param[in]  icpwm:TIMER channel intput pwm parameter struct
1568:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icpolarity: TIMER_IC_POLARITY_RISING,TIMER_IC_POLARITY_FALLING
1569:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icselection: TIMER_IC_SELECTION_DIRECTTI,TIMER_IC_SELECTION_INDIRECTTI
1570:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icprescaler: TIMER_IC_PSC_DIV1,TIMER_IC_PSC_DIV2,TIMER_IC_PSC_DIV4,TIMER_IC_PSC_DI
1571:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                  icfilter: 0~15
1572:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1573:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1574:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1575:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1576:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5030              		.loc 1 1576 1
 5031              		.cfi_startproc
 5032              		@ args = 0, pretend = 0, frame = 24
 5033              		@ frame_needed = 1, uses_anonymous_args = 0
 5034 0000 80B5     		push	{r7, lr}
 5035              		.cfi_def_cfa_offset 8
 5036              		.cfi_offset 7, -8
 5037              		.cfi_offset 14, -4
 5038 0002 86B0     		sub	sp, sp, #24
 5039              		.cfi_def_cfa_offset 32
 5040 0004 00AF     		add	r7, sp, #0
 5041              		.cfi_def_cfa_register 7
 5042 0006 F860     		str	r0, [r7, #12]
 5043 0008 0B46     		mov	r3, r1
 5044 000a 7A60     		str	r2, [r7, #4]
 5045 000c 7B81     		strh	r3, [r7, #10]	@ movhi
1577:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icpolarity  = 0x0U;
 5046              		.loc 1 1577 14
 5047 000e 0023     		movs	r3, #0
 5048 0010 FB82     		strh	r3, [r7, #22]	@ movhi
1578:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     uint16_t icselection = 0x0U;
 5049              		.loc 1 1578 14
 5050 0012 0023     		movs	r3, #0
 5051 0014 BB82     		strh	r3, [r7, #20]	@ movhi
1579:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1580:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input polarity */
1581:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 5052              		.loc 1 1581 41
 5053 0016 7B68     		ldr	r3, [r7, #4]
 5054 0018 1B88     		ldrh	r3, [r3]
 5055              		.loc 1 1581 7
 5056 001a 002B     		cmp	r3, #0
 5057 001c 02D1     		bne	.L221
1582:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 5058              		.loc 1 1582 20
 5059 001e 0223     		movs	r3, #2
 5060 0020 FB82     		strh	r3, [r7, #22]	@ movhi
 5061 0022 01E0     		b	.L222
 5062              	.L221:
1583:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1584:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
 5063              		.loc 1 1584 20
 5064 0024 0023     		movs	r3, #0
 5065 0026 FB82     		strh	r3, [r7, #22]	@ movhi
 5066              	.L222:
1585:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1586:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1587:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* Set channel input mode selection */
1588:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 5067              		.loc 1 1588 44
 5068 0028 7B68     		ldr	r3, [r7, #4]
 5069 002a 5B88     		ldrh	r3, [r3, #2]
 5070              		.loc 1 1588 7
 5071 002c 012B     		cmp	r3, #1
 5072 002e 02D1     		bne	.L223
1589:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 5073              		.loc 1 1589 21
 5074 0030 0223     		movs	r3, #2
 5075 0032 BB82     		strh	r3, [r7, #20]	@ movhi
 5076 0034 01E0     		b	.L224
 5077              	.L223:
1590:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1591:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 5078              		.loc 1 1591 21
 5079 0036 0123     		movs	r3, #1
 5080 0038 BB82     		strh	r3, [r7, #20]	@ movhi
 5081              	.L224:
1592:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1593:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1594:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CH_0 == channel){
 5082              		.loc 1 1594 7
 5083 003a 7B89     		ldrh	r3, [r7, #10]
 5084 003c 002B     		cmp	r3, #0
 5085 003e 40F09980 		bne	.L225
1595:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1596:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 5086              		.loc 1 1596 36
 5087 0042 FB68     		ldr	r3, [r7, #12]
 5088 0044 2033     		adds	r3, r3, #32
 5089 0046 1B68     		ldr	r3, [r3]
 5090 0048 FA68     		ldr	r2, [r7, #12]
 5091 004a 2032     		adds	r2, r2, #32
 5092 004c 23F00103 		bic	r3, r3, #1
 5093 0050 1360     		str	r3, [r2]
1597:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1598:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 5094              		.loc 1 1598 36
 5095 0052 FB68     		ldr	r3, [r7, #12]
 5096 0054 2033     		adds	r3, r3, #32
 5097 0056 1B68     		ldr	r3, [r3]
 5098 0058 FA68     		ldr	r2, [r7, #12]
 5099 005a 2032     		adds	r2, r2, #32
 5100 005c 23F00A03 		bic	r3, r3, #10
 5101 0060 1360     		str	r3, [r2]
1599:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1600:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 5102              		.loc 1 1600 36
 5103 0062 FB68     		ldr	r3, [r7, #12]
 5104 0064 2033     		adds	r3, r3, #32
 5105 0066 1B68     		ldr	r3, [r3]
 5106              		.loc 1 1600 55
 5107 0068 7A68     		ldr	r2, [r7, #4]
 5108 006a 1288     		ldrh	r2, [r2]
 5109              		.loc 1 1600 39
 5110 006c 1146     		mov	r1, r2
 5111              		.loc 1 1600 36
 5112 006e FA68     		ldr	r2, [r7, #12]
 5113 0070 2032     		adds	r2, r2, #32
 5114 0072 0B43     		orrs	r3, r3, r1
 5115 0074 1360     		str	r3, [r2]
1601:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1602:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 5116              		.loc 1 1602 36
 5117 0076 FB68     		ldr	r3, [r7, #12]
 5118 0078 1833     		adds	r3, r3, #24
 5119 007a 1B68     		ldr	r3, [r3]
 5120 007c FA68     		ldr	r2, [r7, #12]
 5121 007e 1832     		adds	r2, r2, #24
 5122 0080 23F00303 		bic	r3, r3, #3
 5123 0084 1360     		str	r3, [r2]
1603:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1604:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 5124              		.loc 1 1604 36
 5125 0086 FB68     		ldr	r3, [r7, #12]
 5126 0088 1833     		adds	r3, r3, #24
 5127 008a 1B68     		ldr	r3, [r3]
 5128              		.loc 1 1604 55
 5129 008c 7A68     		ldr	r2, [r7, #4]
 5130 008e 5288     		ldrh	r2, [r2, #2]
 5131              		.loc 1 1604 39
 5132 0090 1146     		mov	r1, r2
 5133              		.loc 1 1604 36
 5134 0092 FA68     		ldr	r2, [r7, #12]
 5135 0094 1832     		adds	r2, r2, #24
 5136 0096 0B43     		orrs	r3, r3, r1
 5137 0098 1360     		str	r3, [r2]
1605:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1606:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 5138              		.loc 1 1606 36
 5139 009a FB68     		ldr	r3, [r7, #12]
 5140 009c 1833     		adds	r3, r3, #24
 5141 009e 1B68     		ldr	r3, [r3]
 5142 00a0 FA68     		ldr	r2, [r7, #12]
 5143 00a2 1832     		adds	r2, r2, #24
 5144 00a4 23F0F003 		bic	r3, r3, #240
 5145 00a8 1360     		str	r3, [r2]
1607:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1608:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 5146              		.loc 1 1608 36
 5147 00aa FB68     		ldr	r3, [r7, #12]
 5148 00ac 1833     		adds	r3, r3, #24
 5149 00ae 1A68     		ldr	r2, [r3]
 5150              		.loc 1 1608 56
 5151 00b0 7B68     		ldr	r3, [r7, #4]
 5152 00b2 DB88     		ldrh	r3, [r3, #6]
 5153              		.loc 1 1608 68
 5154 00b4 1B01     		lsls	r3, r3, #4
 5155              		.loc 1 1608 36
 5156 00b6 F968     		ldr	r1, [r7, #12]
 5157 00b8 1831     		adds	r1, r1, #24
 5158 00ba 1343     		orrs	r3, r3, r2
 5159 00bc 0B60     		str	r3, [r1]
1609:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1610:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 5160              		.loc 1 1610 36
 5161 00be FB68     		ldr	r3, [r7, #12]
 5162 00c0 2033     		adds	r3, r3, #32
 5163 00c2 1B68     		ldr	r3, [r3]
 5164 00c4 FA68     		ldr	r2, [r7, #12]
 5165 00c6 2032     		adds	r2, r2, #32
 5166 00c8 43F00103 		orr	r3, r3, #1
 5167 00cc 1360     		str	r3, [r2]
1611:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1612:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_0,(uint16_t)(icpwm->icpr
 5168              		.loc 1 1612 94
 5169 00ce 7B68     		ldr	r3, [r7, #4]
 5170 00d0 9B88     		ldrh	r3, [r3, #4]
 5171              		.loc 1 1612 9
 5172 00d2 1A46     		mov	r2, r3
 5173 00d4 0021     		movs	r1, #0
 5174 00d6 F868     		ldr	r0, [r7, #12]
 5175 00d8 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1613:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1614:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1615:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 5176              		.loc 1 1615 36
 5177 00dc FB68     		ldr	r3, [r7, #12]
 5178 00de 2033     		adds	r3, r3, #32
 5179 00e0 1B68     		ldr	r3, [r3]
 5180 00e2 FA68     		ldr	r2, [r7, #12]
 5181 00e4 2032     		adds	r2, r2, #32
 5182 00e6 23F01003 		bic	r3, r3, #16
 5183 00ea 1360     		str	r3, [r2]
1616:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1617:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 5184              		.loc 1 1617 36
 5185 00ec FB68     		ldr	r3, [r7, #12]
 5186 00ee 2033     		adds	r3, r3, #32
 5187 00f0 1B68     		ldr	r3, [r3]
 5188 00f2 FA68     		ldr	r2, [r7, #12]
 5189 00f4 2032     		adds	r2, r2, #32
 5190 00f6 23F0A003 		bic	r3, r3, #160
 5191 00fa 1360     		str	r3, [r2]
1618:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1619:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity << 4U);
 5192              		.loc 1 1619 36
 5193 00fc FB68     		ldr	r3, [r7, #12]
 5194 00fe 2033     		adds	r3, r3, #32
 5195 0100 1A68     		ldr	r2, [r3]
 5196              		.loc 1 1619 50
 5197 0102 FB8A     		ldrh	r3, [r7, #22]
 5198              		.loc 1 1619 39
 5199 0104 1B01     		lsls	r3, r3, #4
 5200              		.loc 1 1619 36
 5201 0106 F968     		ldr	r1, [r7, #12]
 5202 0108 2031     		adds	r1, r1, #32
 5203 010a 1343     		orrs	r3, r3, r2
 5204 010c 0B60     		str	r3, [r1]
1620:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1621:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 5205              		.loc 1 1621 36
 5206 010e FB68     		ldr	r3, [r7, #12]
 5207 0110 1833     		adds	r3, r3, #24
 5208 0112 1B68     		ldr	r3, [r3]
 5209 0114 FA68     		ldr	r2, [r7, #12]
 5210 0116 1832     		adds	r2, r2, #24
 5211 0118 23F44073 		bic	r3, r3, #768
 5212 011c 1360     		str	r3, [r2]
1622:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1623:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 5213              		.loc 1 1623 36
 5214 011e FB68     		ldr	r3, [r7, #12]
 5215 0120 1833     		adds	r3, r3, #24
 5216 0122 1A68     		ldr	r2, [r3]
 5217              		.loc 1 1623 50
 5218 0124 BB8A     		ldrh	r3, [r7, #20]
 5219              		.loc 1 1623 39
 5220 0126 1B02     		lsls	r3, r3, #8
 5221              		.loc 1 1623 36
 5222 0128 F968     		ldr	r1, [r7, #12]
 5223 012a 1831     		adds	r1, r1, #24
 5224 012c 1343     		orrs	r3, r3, r2
 5225 012e 0B60     		str	r3, [r1]
1624:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1625:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 5226              		.loc 1 1625 36
 5227 0130 FB68     		ldr	r3, [r7, #12]
 5228 0132 1833     		adds	r3, r3, #24
 5229 0134 1B68     		ldr	r3, [r3]
 5230 0136 FA68     		ldr	r2, [r7, #12]
 5231 0138 1832     		adds	r2, r2, #24
 5232 013a 23F47043 		bic	r3, r3, #61440
 5233 013e 1360     		str	r3, [r2]
1626:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1627:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 5234              		.loc 1 1627 36
 5235 0140 FB68     		ldr	r3, [r7, #12]
 5236 0142 1833     		adds	r3, r3, #24
 5237 0144 1A68     		ldr	r2, [r3]
 5238              		.loc 1 1627 66
 5239 0146 7B68     		ldr	r3, [r7, #4]
 5240 0148 DB88     		ldrh	r3, [r3, #6]
 5241              		.loc 1 1627 39
 5242 014a 1B03     		lsls	r3, r3, #12
 5243              		.loc 1 1627 36
 5244 014c F968     		ldr	r1, [r7, #12]
 5245 014e 1831     		adds	r1, r1, #24
 5246 0150 1343     		orrs	r3, r3, r2
 5247 0152 0B60     		str	r3, [r1]
1628:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1629:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 5248              		.loc 1 1629 36
 5249 0154 FB68     		ldr	r3, [r7, #12]
 5250 0156 2033     		adds	r3, r3, #32
 5251 0158 1B68     		ldr	r3, [r3]
 5252 015a FA68     		ldr	r2, [r7, #12]
 5253 015c 2032     		adds	r2, r2, #32
 5254 015e 43F01003 		orr	r3, r3, #16
 5255 0162 1360     		str	r3, [r2]
1630:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1631:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph,TIMER_CH_1,(uint16_t)(icpwm->icpr
 5256              		.loc 1 1631 94
 5257 0164 7B68     		ldr	r3, [r7, #4]
 5258 0166 9B88     		ldrh	r3, [r3, #4]
 5259              		.loc 1 1631 9
 5260 0168 1A46     		mov	r2, r3
 5261 016a 0121     		movs	r1, #1
 5262 016c F868     		ldr	r0, [r7, #12]
 5263 016e FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1632:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1633:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1635:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
1636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
1637:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
1638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1639:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1641:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1643:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1645:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1647:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1649:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1651:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1652:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1654:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
1656:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1658:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1660:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1662:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1664:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
1665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1666:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1668:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1670:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1671:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5264              		.loc 1 1671 1
 5265 0172 95E0     		b	.L227
 5266              	.L225:
1634:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1P and CH1NP bits */
 5267              		.loc 1 1634 36
 5268 0174 FB68     		ldr	r3, [r7, #12]
 5269 0176 2033     		adds	r3, r3, #32
 5270 0178 1B68     		ldr	r3, [r3]
 5271 017a FA68     		ldr	r2, [r7, #12]
 5272 017c 2032     		adds	r2, r2, #32
 5273 017e 23F01003 		bic	r3, r3, #16
 5274 0182 1360     		str	r3, [r2]
1636:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1P and CH1NP bits */
 5275              		.loc 1 1636 36
 5276 0184 FB68     		ldr	r3, [r7, #12]
 5277 0186 2033     		adds	r3, r3, #32
 5278 0188 1B68     		ldr	r3, [r3]
 5279 018a FA68     		ldr	r2, [r7, #12]
 5280 018c 2032     		adds	r2, r2, #32
 5281 018e 23F0A003 		bic	r3, r3, #160
 5282 0192 1360     		str	r3, [r2]
1638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 5283              		.loc 1 1638 36
 5284 0194 FB68     		ldr	r3, [r7, #12]
 5285 0196 2033     		adds	r3, r3, #32
 5286 0198 1A68     		ldr	r2, [r3]
1638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 5287              		.loc 1 1638 66
 5288 019a 7B68     		ldr	r3, [r7, #4]
 5289 019c 1B88     		ldrh	r3, [r3]
1638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 5290              		.loc 1 1638 39
 5291 019e 1B01     		lsls	r3, r3, #4
1638:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
 5292              		.loc 1 1638 36
 5293 01a0 F968     		ldr	r1, [r7, #12]
 5294 01a2 2031     		adds	r1, r1, #32
 5295 01a4 1343     		orrs	r3, r3, r2
 5296 01a6 0B60     		str	r3, [r1]
1640:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
 5297              		.loc 1 1640 36
 5298 01a8 FB68     		ldr	r3, [r7, #12]
 5299 01aa 1833     		adds	r3, r3, #24
 5300 01ac 1B68     		ldr	r3, [r3]
 5301 01ae FA68     		ldr	r2, [r7, #12]
 5302 01b0 1832     		adds	r2, r2, #24
 5303 01b2 23F44073 		bic	r3, r3, #768
 5304 01b6 1360     		str	r3, [r2]
1642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 5305              		.loc 1 1642 36
 5306 01b8 FB68     		ldr	r3, [r7, #12]
 5307 01ba 1833     		adds	r3, r3, #24
 5308 01bc 1A68     		ldr	r2, [r3]
1642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 5309              		.loc 1 1642 66
 5310 01be 7B68     		ldr	r3, [r7, #4]
 5311 01c0 5B88     		ldrh	r3, [r3, #2]
1642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 5312              		.loc 1 1642 39
 5313 01c2 1B02     		lsls	r3, r3, #8
1642:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
 5314              		.loc 1 1642 36
 5315 01c4 F968     		ldr	r1, [r7, #12]
 5316 01c6 1831     		adds	r1, r1, #24
 5317 01c8 1343     		orrs	r3, r3, r2
 5318 01ca 0B60     		str	r3, [r1]
1644:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
 5319              		.loc 1 1644 36
 5320 01cc FB68     		ldr	r3, [r7, #12]
 5321 01ce 1833     		adds	r3, r3, #24
 5322 01d0 1B68     		ldr	r3, [r3]
 5323 01d2 FA68     		ldr	r2, [r7, #12]
 5324 01d4 1832     		adds	r2, r2, #24
 5325 01d6 23F47043 		bic	r3, r3, #61440
 5326 01da 1360     		str	r3, [r2]
1646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 5327              		.loc 1 1646 36
 5328 01dc FB68     		ldr	r3, [r7, #12]
 5329 01de 1833     		adds	r3, r3, #24
 5330 01e0 1A68     		ldr	r2, [r3]
1646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 5331              		.loc 1 1646 66
 5332 01e2 7B68     		ldr	r3, [r7, #4]
 5333 01e4 DB88     		ldrh	r3, [r3, #6]
1646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 5334              		.loc 1 1646 39
 5335 01e6 1B03     		lsls	r3, r3, #12
1646:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
 5336              		.loc 1 1646 36
 5337 01e8 F968     		ldr	r1, [r7, #12]
 5338 01ea 1831     		adds	r1, r1, #24
 5339 01ec 1343     		orrs	r3, r3, r2
 5340 01ee 0B60     		str	r3, [r1]
1648:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 5341              		.loc 1 1648 36
 5342 01f0 FB68     		ldr	r3, [r7, #12]
 5343 01f2 2033     		adds	r3, r3, #32
 5344 01f4 1B68     		ldr	r3, [r3]
 5345 01f6 FA68     		ldr	r2, [r7, #12]
 5346 01f8 2032     		adds	r2, r2, #32
 5347 01fa 43F01003 		orr	r3, r3, #16
 5348 01fe 1360     		str	r3, [r2]
1650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 5349              		.loc 1 1650 96
 5350 0200 7B68     		ldr	r3, [r7, #4]
 5351 0202 9B88     		ldrh	r3, [r3, #4]
1650:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
 5352              		.loc 1 1650 9
 5353 0204 1A46     		mov	r2, r3
 5354 0206 0121     		movs	r1, #1
 5355 0208 F868     		ldr	r0, [r7, #12]
 5356 020a FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
1653:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
 5357              		.loc 1 1653 36
 5358 020e FB68     		ldr	r3, [r7, #12]
 5359 0210 2033     		adds	r3, r3, #32
 5360 0212 1B68     		ldr	r3, [r3]
 5361 0214 FA68     		ldr	r2, [r7, #12]
 5362 0216 2032     		adds	r2, r2, #32
 5363 0218 23F00103 		bic	r3, r3, #1
 5364 021c 1360     		str	r3, [r2]
1655:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
 5365              		.loc 1 1655 36
 5366 021e FB68     		ldr	r3, [r7, #12]
 5367 0220 2033     		adds	r3, r3, #32
 5368 0222 1B68     		ldr	r3, [r3]
 5369 0224 FA68     		ldr	r2, [r7, #12]
 5370 0226 2032     		adds	r2, r2, #32
 5371 0228 23F00A03 		bic	r3, r3, #10
 5372 022c 1360     		str	r3, [r2]
1657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 5373              		.loc 1 1657 36
 5374 022e FB68     		ldr	r3, [r7, #12]
 5375 0230 2033     		adds	r3, r3, #32
 5376 0232 1A68     		ldr	r2, [r3]
1657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 5377              		.loc 1 1657 39
 5378 0234 FB8A     		ldrh	r3, [r7, #22]
1657:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
 5379              		.loc 1 1657 36
 5380 0236 F968     		ldr	r1, [r7, #12]
 5381 0238 2031     		adds	r1, r1, #32
 5382 023a 1343     		orrs	r3, r3, r2
 5383 023c 0B60     		str	r3, [r1]
1659:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
 5384              		.loc 1 1659 36
 5385 023e FB68     		ldr	r3, [r7, #12]
 5386 0240 1833     		adds	r3, r3, #24
 5387 0242 1B68     		ldr	r3, [r3]
 5388 0244 FA68     		ldr	r2, [r7, #12]
 5389 0246 1832     		adds	r2, r2, #24
 5390 0248 23F00303 		bic	r3, r3, #3
 5391 024c 1360     		str	r3, [r2]
1661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 5392              		.loc 1 1661 36
 5393 024e FB68     		ldr	r3, [r7, #12]
 5394 0250 1833     		adds	r3, r3, #24
 5395 0252 1A68     		ldr	r2, [r3]
1661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 5396              		.loc 1 1661 39
 5397 0254 BB8A     		ldrh	r3, [r7, #20]
1661:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
 5398              		.loc 1 1661 36
 5399 0256 F968     		ldr	r1, [r7, #12]
 5400 0258 1831     		adds	r1, r1, #24
 5401 025a 1343     		orrs	r3, r3, r2
 5402 025c 0B60     		str	r3, [r1]
1663:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0CAPFLT bit */
 5403              		.loc 1 1663 36
 5404 025e FB68     		ldr	r3, [r7, #12]
 5405 0260 1833     		adds	r3, r3, #24
 5406 0262 1B68     		ldr	r3, [r3]
 5407 0264 FA68     		ldr	r2, [r7, #12]
 5408 0266 1832     		adds	r2, r2, #24
 5409 0268 23F0F003 		bic	r3, r3, #240
 5410 026c 1360     		str	r3, [r2]
1665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 5411              		.loc 1 1665 36
 5412 026e FB68     		ldr	r3, [r7, #12]
 5413 0270 1833     		adds	r3, r3, #24
 5414 0272 1A68     		ldr	r2, [r3]
1665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 5415              		.loc 1 1665 56
 5416 0274 7B68     		ldr	r3, [r7, #4]
 5417 0276 DB88     		ldrh	r3, [r3, #6]
1665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 5418              		.loc 1 1665 68
 5419 0278 1B01     		lsls	r3, r3, #4
1665:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
 5420              		.loc 1 1665 36
 5421 027a F968     		ldr	r1, [r7, #12]
 5422 027c 1831     		adds	r1, r1, #24
 5423 027e 1343     		orrs	r3, r3, r2
 5424 0280 0B60     		str	r3, [r1]
1667:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 5425              		.loc 1 1667 36
 5426 0282 FB68     		ldr	r3, [r7, #12]
 5427 0284 2033     		adds	r3, r3, #32
 5428 0286 1B68     		ldr	r3, [r3]
 5429 0288 FA68     		ldr	r2, [r7, #12]
 5430 028a 2032     		adds	r2, r2, #32
 5431 028c 43F00103 		orr	r3, r3, #1
 5432 0290 1360     		str	r3, [r2]
1669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 5433              		.loc 1 1669 96
 5434 0292 7B68     		ldr	r3, [r7, #4]
 5435 0294 9B88     		ldrh	r3, [r3, #4]
1669:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
 5436              		.loc 1 1669 9
 5437 0296 1A46     		mov	r2, r3
 5438 0298 0021     		movs	r1, #0
 5439 029a F868     		ldr	r0, [r7, #12]
 5440 029c FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 5441              	.L227:
 5442              		.loc 1 1671 1
 5443 02a0 00BF     		nop
 5444 02a2 1837     		adds	r7, r7, #24
 5445              		.cfi_def_cfa_offset 8
 5446 02a4 BD46     		mov	sp, r7
 5447              		.cfi_def_cfa_register 13
 5448              		@ sp needed
 5449 02a6 80BD     		pop	{r7, pc}
 5450              		.cfi_endproc
 5451              	.LFE171:
 5453              		.section	.text.timer_hall_mode_config,"ax",%progbits
 5454              		.align	1
 5455              		.global	timer_hall_mode_config
 5456              		.syntax unified
 5457              		.thumb
 5458              		.thumb_func
 5459              		.fpu softvfp
 5461              	timer_hall_mode_config:
 5462              	.LFB172:
1672:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1673:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1674:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER hall sensor mode
1675:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1676:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  hallmode: 
1677:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1678:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1679:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1680:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1681:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1682:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1683:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)
1684:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5463              		.loc 1 1684 1
 5464              		.cfi_startproc
 5465              		@ args = 0, pretend = 0, frame = 8
 5466              		@ frame_needed = 1, uses_anonymous_args = 0
 5467              		@ link register save eliminated.
 5468 0000 80B4     		push	{r7}
 5469              		.cfi_def_cfa_offset 4
 5470              		.cfi_offset 7, -4
 5471 0002 83B0     		sub	sp, sp, #12
 5472              		.cfi_def_cfa_offset 16
 5473 0004 00AF     		add	r7, sp, #0
 5474              		.cfi_def_cfa_register 7
 5475 0006 7860     		str	r0, [r7, #4]
 5476 0008 3960     		str	r1, [r7]
1685:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 5477              		.loc 1 1685 7
 5478 000a 3B68     		ldr	r3, [r7]
 5479 000c 002B     		cmp	r3, #0
 5480 000e 08D1     		bne	.L229
1686:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
 5481              		.loc 1 1686 34
 5482 0010 7B68     		ldr	r3, [r7, #4]
 5483 0012 0433     		adds	r3, r3, #4
 5484 0014 1B68     		ldr	r3, [r3]
 5485 0016 7A68     		ldr	r2, [r7, #4]
 5486 0018 0432     		adds	r2, r2, #4
 5487 001a 43F08003 		orr	r3, r3, #128
 5488 001e 1360     		str	r3, [r2]
1687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
1688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
1689:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1690:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1691:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1692:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5489              		.loc 1 1692 1
 5490 0020 0AE0     		b	.L231
 5491              	.L229:
1687:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 5492              		.loc 1 1687 13
 5493 0022 3B68     		ldr	r3, [r7]
 5494 0024 012B     		cmp	r3, #1
 5495 0026 07D1     		bne	.L231
1688:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 5496              		.loc 1 1688 34
 5497 0028 7B68     		ldr	r3, [r7, #4]
 5498 002a 0433     		adds	r3, r3, #4
 5499 002c 1B68     		ldr	r3, [r3]
 5500 002e 7A68     		ldr	r2, [r7, #4]
 5501 0030 0432     		adds	r2, r2, #4
 5502 0032 23F08003 		bic	r3, r3, #128
 5503 0036 1360     		str	r3, [r2]
 5504              	.L231:
 5505              		.loc 1 1692 1
 5506 0038 00BF     		nop
 5507 003a 0C37     		adds	r7, r7, #12
 5508              		.cfi_def_cfa_offset 4
 5509 003c BD46     		mov	sp, r7
 5510              		.cfi_def_cfa_register 13
 5511              		@ sp needed
 5512 003e 80BC     		pop	{r7}
 5513              		.cfi_restore 7
 5514              		.cfi_def_cfa_offset 0
 5515 0040 7047     		bx	lr
 5516              		.cfi_endproc
 5517              	.LFE172:
 5519              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 5520              		.align	1
 5521              		.global	timer_input_trigger_source_select
 5522              		.syntax unified
 5523              		.thumb
 5524              		.thumb_func
 5525              		.fpu softvfp
 5527              	timer_input_trigger_source_select:
 5528              	.LFB173:
1693:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1694:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1695:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER input trigger source 
1696:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1697:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1698:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1699:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1700:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1701:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1702:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1703:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1704:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1705:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1706:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: external trigger(x=0..4,7)
1707:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1708:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1709:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1710:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1711:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5529              		.loc 1 1711 1
 5530              		.cfi_startproc
 5531              		@ args = 0, pretend = 0, frame = 8
 5532              		@ frame_needed = 1, uses_anonymous_args = 0
 5533              		@ link register save eliminated.
 5534 0000 80B4     		push	{r7}
 5535              		.cfi_def_cfa_offset 4
 5536              		.cfi_offset 7, -4
 5537 0002 83B0     		sub	sp, sp, #12
 5538              		.cfi_def_cfa_offset 16
 5539 0004 00AF     		add	r7, sp, #0
 5540              		.cfi_def_cfa_register 7
 5541 0006 7860     		str	r0, [r7, #4]
 5542 0008 3960     		str	r1, [r7]
1712:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 5543              		.loc 1 1712 31
 5544 000a 7B68     		ldr	r3, [r7, #4]
 5545 000c 0833     		adds	r3, r3, #8
 5546 000e 1B68     		ldr	r3, [r3]
 5547 0010 7A68     		ldr	r2, [r7, #4]
 5548 0012 0832     		adds	r2, r2, #8
 5549 0014 23F07003 		bic	r3, r3, #112
 5550 0018 1360     		str	r3, [r2]
1713:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 5551              		.loc 1 1713 31
 5552 001a 7B68     		ldr	r3, [r7, #4]
 5553 001c 0833     		adds	r3, r3, #8
 5554 001e 1A68     		ldr	r2, [r3]
 5555 0020 7B68     		ldr	r3, [r7, #4]
 5556 0022 0833     		adds	r3, r3, #8
 5557 0024 1946     		mov	r1, r3
 5558 0026 3B68     		ldr	r3, [r7]
 5559 0028 1343     		orrs	r3, r3, r2
 5560 002a 0B60     		str	r3, [r1]
1714:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5561              		.loc 1 1714 1
 5562 002c 00BF     		nop
 5563 002e 0C37     		adds	r7, r7, #12
 5564              		.cfi_def_cfa_offset 4
 5565 0030 BD46     		mov	sp, r7
 5566              		.cfi_def_cfa_register 13
 5567              		@ sp needed
 5568 0032 80BC     		pop	{r7}
 5569              		.cfi_restore 7
 5570              		.cfi_def_cfa_offset 0
 5571 0034 7047     		bx	lr
 5572              		.cfi_endproc
 5573              	.LFE173:
 5575              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 5576              		.align	1
 5577              		.global	timer_master_output_trigger_source_select
 5578              		.syntax unified
 5579              		.thumb
 5580              		.thumb_func
 5581              		.fpu softvfp
 5583              	timer_master_output_trigger_source_select:
 5584              	.LFB174:
1715:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1716:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1717:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER master mode output trigger source 
1718:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1719:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outrigger: 
1720:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1721:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output
1722:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1723:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output
1724:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channal0 as trigg
1725:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output
1726:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output
1727:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output
1728:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output
1729:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1730:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1731:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1732:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1733:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5585              		.loc 1 1733 1
 5586              		.cfi_startproc
 5587              		@ args = 0, pretend = 0, frame = 8
 5588              		@ frame_needed = 1, uses_anonymous_args = 0
 5589              		@ link register save eliminated.
 5590 0000 80B4     		push	{r7}
 5591              		.cfi_def_cfa_offset 4
 5592              		.cfi_offset 7, -4
 5593 0002 83B0     		sub	sp, sp, #12
 5594              		.cfi_def_cfa_offset 16
 5595 0004 00AF     		add	r7, sp, #0
 5596              		.cfi_def_cfa_register 7
 5597 0006 7860     		str	r0, [r7, #4]
 5598 0008 3960     		str	r1, [r7]
1734:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 5599              		.loc 1 1734 30
 5600 000a 7B68     		ldr	r3, [r7, #4]
 5601 000c 0433     		adds	r3, r3, #4
 5602 000e 1B68     		ldr	r3, [r3]
 5603 0010 7A68     		ldr	r2, [r7, #4]
 5604 0012 0432     		adds	r2, r2, #4
 5605 0014 23F07003 		bic	r3, r3, #112
 5606 0018 1360     		str	r3, [r2]
1735:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 5607              		.loc 1 1735 30
 5608 001a 7B68     		ldr	r3, [r7, #4]
 5609 001c 0433     		adds	r3, r3, #4
 5610 001e 1A68     		ldr	r2, [r3]
 5611 0020 7B68     		ldr	r3, [r7, #4]
 5612 0022 0433     		adds	r3, r3, #4
 5613 0024 1946     		mov	r1, r3
 5614 0026 3B68     		ldr	r3, [r7]
 5615 0028 1343     		orrs	r3, r3, r2
 5616 002a 0B60     		str	r3, [r1]
1736:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5617              		.loc 1 1736 1
 5618 002c 00BF     		nop
 5619 002e 0C37     		adds	r7, r7, #12
 5620              		.cfi_def_cfa_offset 4
 5621 0030 BD46     		mov	sp, r7
 5622              		.cfi_def_cfa_register 13
 5623              		@ sp needed
 5624 0032 80BC     		pop	{r7}
 5625              		.cfi_restore 7
 5626              		.cfi_def_cfa_offset 0
 5627 0034 7047     		bx	lr
 5628              		.cfi_endproc
 5629              	.LFE174:
 5631              		.section	.text.timer_slave_mode_select,"ax",%progbits
 5632              		.align	1
 5633              		.global	timer_slave_mode_select
 5634              		.syntax unified
 5635              		.thumb
 5636              		.thumb_func
 5637              		.fpu softvfp
 5639              	timer_slave_mode_select:
 5640              	.LFB175:
1737:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1738:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1739:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      select TIMER slave mode 
1740:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1741:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  slavemode:
1742:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1743:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable(TIMERx(x=0..4,7,8,11))
1744:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0(TIMERx(x=0..4,7))
1745:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1(TIMERx(x=0..4,7))
1746:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2(TIMERx(x=0..4,7))
1747:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode(TIMERx(x=0..4,7,8,11))
1748:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode(TIMERx(x=0..4,7,8,11))
1749:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode(TIMERx(x=0..4,7,8,11))
1750:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0.
1751:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1752:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1753:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1754:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1755:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1756:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5641              		.loc 1 1756 1
 5642              		.cfi_startproc
 5643              		@ args = 0, pretend = 0, frame = 8
 5644              		@ frame_needed = 1, uses_anonymous_args = 0
 5645              		@ link register save eliminated.
 5646 0000 80B4     		push	{r7}
 5647              		.cfi_def_cfa_offset 4
 5648              		.cfi_offset 7, -4
 5649 0002 83B0     		sub	sp, sp, #12
 5650              		.cfi_def_cfa_offset 16
 5651 0004 00AF     		add	r7, sp, #0
 5652              		.cfi_def_cfa_register 7
 5653 0006 7860     		str	r0, [r7, #4]
 5654 0008 3960     		str	r1, [r7]
1757:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 5655              		.loc 1 1757 31
 5656 000a 7B68     		ldr	r3, [r7, #4]
 5657 000c 0833     		adds	r3, r3, #8
 5658 000e 1B68     		ldr	r3, [r3]
 5659 0010 7A68     		ldr	r2, [r7, #4]
 5660 0012 0832     		adds	r2, r2, #8
 5661 0014 23F00703 		bic	r3, r3, #7
 5662 0018 1360     		str	r3, [r2]
1758:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1759:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 5663              		.loc 1 1759 31
 5664 001a 7B68     		ldr	r3, [r7, #4]
 5665 001c 0833     		adds	r3, r3, #8
 5666 001e 1A68     		ldr	r2, [r3]
 5667 0020 7B68     		ldr	r3, [r7, #4]
 5668 0022 0833     		adds	r3, r3, #8
 5669 0024 1946     		mov	r1, r3
 5670 0026 3B68     		ldr	r3, [r7]
 5671 0028 1343     		orrs	r3, r3, r2
 5672 002a 0B60     		str	r3, [r1]
1760:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5673              		.loc 1 1760 1
 5674 002c 00BF     		nop
 5675 002e 0C37     		adds	r7, r7, #12
 5676              		.cfi_def_cfa_offset 4
 5677 0030 BD46     		mov	sp, r7
 5678              		.cfi_def_cfa_register 13
 5679              		@ sp needed
 5680 0032 80BC     		pop	{r7}
 5681              		.cfi_restore 7
 5682              		.cfi_def_cfa_offset 0
 5683 0034 7047     		bx	lr
 5684              		.cfi_endproc
 5685              	.LFE175:
 5687              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 5688              		.align	1
 5689              		.global	timer_master_slave_mode_config
 5690              		.syntax unified
 5691              		.thumb
 5692              		.thumb_func
 5693              		.fpu softvfp
 5695              	timer_master_slave_mode_config:
 5696              	.LFB176:
1761:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1762:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1763:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER master slave mode 
1764:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1765:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  masterslave:
1766:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1767:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1768:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1769:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1770:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1771:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */ 
1772:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1773:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5697              		.loc 1 1773 1
 5698              		.cfi_startproc
 5699              		@ args = 0, pretend = 0, frame = 8
 5700              		@ frame_needed = 1, uses_anonymous_args = 0
 5701              		@ link register save eliminated.
 5702 0000 80B4     		push	{r7}
 5703              		.cfi_def_cfa_offset 4
 5704              		.cfi_offset 7, -4
 5705 0002 83B0     		sub	sp, sp, #12
 5706              		.cfi_def_cfa_offset 16
 5707 0004 00AF     		add	r7, sp, #0
 5708              		.cfi_def_cfa_register 7
 5709 0006 7860     		str	r0, [r7, #4]
 5710 0008 3960     		str	r1, [r7]
1774:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 5711              		.loc 1 1774 7
 5712 000a 3B68     		ldr	r3, [r7]
 5713 000c 002B     		cmp	r3, #0
 5714 000e 08D1     		bne	.L236
1775:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
 5715              		.loc 1 1775 35
 5716 0010 7B68     		ldr	r3, [r7, #4]
 5717 0012 0833     		adds	r3, r3, #8
 5718 0014 1B68     		ldr	r3, [r3]
 5719 0016 7A68     		ldr	r2, [r7, #4]
 5720 0018 0832     		adds	r2, r2, #8
 5721 001a 43F08003 		orr	r3, r3, #128
 5722 001e 1360     		str	r3, [r2]
1776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
1777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
1778:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1779:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
1780:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1781:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5723              		.loc 1 1781 1
 5724 0020 0AE0     		b	.L238
 5725              	.L236:
1776:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 5726              		.loc 1 1776 13
 5727 0022 3B68     		ldr	r3, [r7]
 5728 0024 012B     		cmp	r3, #1
 5729 0026 07D1     		bne	.L238
1777:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 5730              		.loc 1 1777 35
 5731 0028 7B68     		ldr	r3, [r7, #4]
 5732 002a 0833     		adds	r3, r3, #8
 5733 002c 1B68     		ldr	r3, [r3]
 5734 002e 7A68     		ldr	r2, [r7, #4]
 5735 0030 0832     		adds	r2, r2, #8
 5736 0032 23F08003 		bic	r3, r3, #128
 5737 0036 1360     		str	r3, [r2]
 5738              	.L238:
 5739              		.loc 1 1781 1
 5740 0038 00BF     		nop
 5741 003a 0C37     		adds	r7, r7, #12
 5742              		.cfi_def_cfa_offset 4
 5743 003c BD46     		mov	sp, r7
 5744              		.cfi_def_cfa_register 13
 5745              		@ sp needed
 5746 003e 80BC     		pop	{r7}
 5747              		.cfi_restore 7
 5748              		.cfi_def_cfa_offset 0
 5749 0040 7047     		bx	lr
 5750              		.cfi_endproc
 5751              	.LFE176:
 5753              		.section	.text.timer_external_trigger_config,"ax",%progbits
 5754              		.align	1
 5755              		.global	timer_external_trigger_config
 5756              		.syntax unified
 5757              		.thumb
 5758              		.thumb_func
 5759              		.fpu softvfp
 5761              	timer_external_trigger_config:
 5762              	.LFB177:
1782:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1783:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1784:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER external trigger input
1785:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1786:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler:
1787:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1788:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1789:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1790:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1791:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1792:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity:
1793:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1794:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1795:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1796:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1797:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1798:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1799:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1800:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler,
1801:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint32_t extpolarity, uint32_t extfilter)
1802:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5763              		.loc 1 1802 1
 5764              		.cfi_startproc
 5765              		@ args = 0, pretend = 0, frame = 16
 5766              		@ frame_needed = 1, uses_anonymous_args = 0
 5767              		@ link register save eliminated.
 5768 0000 80B4     		push	{r7}
 5769              		.cfi_def_cfa_offset 4
 5770              		.cfi_offset 7, -4
 5771 0002 85B0     		sub	sp, sp, #20
 5772              		.cfi_def_cfa_offset 24
 5773 0004 00AF     		add	r7, sp, #0
 5774              		.cfi_def_cfa_register 7
 5775 0006 F860     		str	r0, [r7, #12]
 5776 0008 B960     		str	r1, [r7, #8]
 5777 000a 7A60     		str	r2, [r7, #4]
 5778 000c 3B60     		str	r3, [r7]
1803:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 5779              		.loc 1 1803 31
 5780 000e FB68     		ldr	r3, [r7, #12]
 5781 0010 0833     		adds	r3, r3, #8
 5782 0012 1B68     		ldr	r3, [r3]
 5783 0014 FA68     		ldr	r2, [r7, #12]
 5784 0016 0832     		adds	r2, r2, #8
 5785 0018 23F43F43 		bic	r3, r3, #48896
 5786 001c 1360     		str	r3, [r2]
1804:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 5787              		.loc 1 1804 31
 5788 001e FB68     		ldr	r3, [r7, #12]
 5789 0020 0833     		adds	r3, r3, #8
 5790 0022 1A68     		ldr	r2, [r3]
 5791              		.loc 1 1804 58
 5792 0024 B968     		ldr	r1, [r7, #8]
 5793 0026 7B68     		ldr	r3, [r7, #4]
 5794 0028 0B43     		orrs	r3, r3, r1
 5795              		.loc 1 1804 31
 5796 002a F968     		ldr	r1, [r7, #12]
 5797 002c 0831     		adds	r1, r1, #8
 5798 002e 1343     		orrs	r3, r3, r2
 5799 0030 0B60     		str	r3, [r1]
1805:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 5800              		.loc 1 1805 31
 5801 0032 FB68     		ldr	r3, [r7, #12]
 5802 0034 0833     		adds	r3, r3, #8
 5803 0036 1A68     		ldr	r2, [r3]
 5804              		.loc 1 1805 55
 5805 0038 3B68     		ldr	r3, [r7]
 5806 003a 1B02     		lsls	r3, r3, #8
 5807              		.loc 1 1805 31
 5808 003c F968     		ldr	r1, [r7, #12]
 5809 003e 0831     		adds	r1, r1, #8
 5810 0040 1343     		orrs	r3, r3, r2
 5811 0042 0B60     		str	r3, [r1]
1806:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5812              		.loc 1 1806 1
 5813 0044 00BF     		nop
 5814 0046 1437     		adds	r7, r7, #20
 5815              		.cfi_def_cfa_offset 4
 5816 0048 BD46     		mov	sp, r7
 5817              		.cfi_def_cfa_register 13
 5818              		@ sp needed
 5819 004a 80BC     		pop	{r7}
 5820              		.cfi_restore 7
 5821              		.cfi_def_cfa_offset 0
 5822 004c 7047     		bx	lr
 5823              		.cfi_endproc
 5824              	.LFE177:
 5826              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 5827              		.align	1
 5828              		.global	timer_quadrature_decoder_mode_config
 5829              		.syntax unified
 5830              		.thumb
 5831              		.thumb_func
 5832              		.fpu softvfp
 5834              	timer_quadrature_decoder_mode_config:
 5835              	.LFB178:
1807:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1808:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1809:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1810:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1811:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  decomode: 
1812:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1813:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1814:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1815:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1816:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic0polarity: 
1817:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1818:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1819:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1820:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ic1polarity:
1821:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1822:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1823:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1824:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1825:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1826:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1827:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode,
1828:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                    uint16_t ic0polarity, uint16_t ic1polarity)
1829:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5836              		.loc 1 1829 1
 5837              		.cfi_startproc
 5838              		@ args = 0, pretend = 0, frame = 16
 5839              		@ frame_needed = 1, uses_anonymous_args = 0
 5840              		@ link register save eliminated.
 5841 0000 80B4     		push	{r7}
 5842              		.cfi_def_cfa_offset 4
 5843              		.cfi_offset 7, -4
 5844 0002 85B0     		sub	sp, sp, #20
 5845              		.cfi_def_cfa_offset 24
 5846 0004 00AF     		add	r7, sp, #0
 5847              		.cfi_def_cfa_register 7
 5848 0006 F860     		str	r0, [r7, #12]
 5849 0008 B960     		str	r1, [r7, #8]
 5850 000a 1146     		mov	r1, r2
 5851 000c 1A46     		mov	r2, r3
 5852 000e 0B46     		mov	r3, r1	@ movhi
 5853 0010 FB80     		strh	r3, [r7, #6]	@ movhi
 5854 0012 1346     		mov	r3, r2	@ movhi
 5855 0014 BB80     		strh	r3, [r7, #4]	@ movhi
1830:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 5856              		.loc 1 1830 31
 5857 0016 FB68     		ldr	r3, [r7, #12]
 5858 0018 0833     		adds	r3, r3, #8
 5859 001a 1B68     		ldr	r3, [r3]
 5860 001c FA68     		ldr	r2, [r7, #12]
 5861 001e 0832     		adds	r2, r2, #8
 5862 0020 23F00703 		bic	r3, r3, #7
 5863 0024 1360     		str	r3, [r2]
1831:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 5864              		.loc 1 1831 31
 5865 0026 FB68     		ldr	r3, [r7, #12]
 5866 0028 0833     		adds	r3, r3, #8
 5867 002a 1A68     		ldr	r2, [r3]
 5868 002c FB68     		ldr	r3, [r7, #12]
 5869 002e 0833     		adds	r3, r3, #8
 5870 0030 1946     		mov	r1, r3
 5871 0032 BB68     		ldr	r3, [r7, #8]
 5872 0034 1343     		orrs	r3, r3, r2
 5873 0036 0B60     		str	r3, [r1]
1832:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1833:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS))&((~(uint32_t)TIMER_C
 5874              		.loc 1 1833 32
 5875 0038 FB68     		ldr	r3, [r7, #12]
 5876 003a 1833     		adds	r3, r3, #24
 5877 003c 1B68     		ldr	r3, [r3]
 5878 003e FA68     		ldr	r2, [r7, #12]
 5879 0040 1832     		adds	r2, r2, #24
 5880 0042 23F44073 		bic	r3, r3, #768
 5881 0046 23F00303 		bic	r3, r3, #3
 5882 004a 1360     		str	r3, [r2]
1834:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI|((uint32_t)TIMER_IC_SELECT
 5883              		.loc 1 1834 32
 5884 004c FB68     		ldr	r3, [r7, #12]
 5885 004e 1833     		adds	r3, r3, #24
 5886 0050 1B68     		ldr	r3, [r3]
 5887 0052 FA68     		ldr	r2, [r7, #12]
 5888 0054 1832     		adds	r2, r2, #24
 5889 0056 43F48073 		orr	r3, r3, #256
 5890 005a 43F00103 		orr	r3, r3, #1
 5891 005e 1360     		str	r3, [r2]
1835:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1836:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 5892              		.loc 1 1836 32
 5893 0060 FB68     		ldr	r3, [r7, #12]
 5894 0062 2033     		adds	r3, r3, #32
 5895 0064 1B68     		ldr	r3, [r3]
 5896 0066 FA68     		ldr	r2, [r7, #12]
 5897 0068 2032     		adds	r2, r2, #32
 5898 006a 23F00A03 		bic	r3, r3, #10
 5899 006e 1360     		str	r3, [r2]
1837:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 5900              		.loc 1 1837 32
 5901 0070 FB68     		ldr	r3, [r7, #12]
 5902 0072 2033     		adds	r3, r3, #32
 5903 0074 1B68     		ldr	r3, [r3]
 5904 0076 FA68     		ldr	r2, [r7, #12]
 5905 0078 2032     		adds	r2, r2, #32
 5906 007a 23F0A003 		bic	r3, r3, #160
 5907 007e 1360     		str	r3, [r2]
1838:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity|((uint32_t)ic1polarity << 4U));
 5908              		.loc 1 1838 32
 5909 0080 FB68     		ldr	r3, [r7, #12]
 5910 0082 2033     		adds	r3, r3, #32
 5911 0084 1A68     		ldr	r2, [r3]
 5912              		.loc 1 1838 36
 5913 0086 F988     		ldrh	r1, [r7, #6]
 5914              		.loc 1 1838 59
 5915 0088 BB88     		ldrh	r3, [r7, #4]
 5916              		.loc 1 1838 81
 5917 008a 1B01     		lsls	r3, r3, #4
 5918              		.loc 1 1838 57
 5919 008c 0B43     		orrs	r3, r3, r1
 5920              		.loc 1 1838 32
 5921 008e F968     		ldr	r1, [r7, #12]
 5922 0090 2031     		adds	r1, r1, #32
 5923 0092 1343     		orrs	r3, r3, r2
 5924 0094 0B60     		str	r3, [r1]
1839:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5925              		.loc 1 1839 1
 5926 0096 00BF     		nop
 5927 0098 1437     		adds	r7, r7, #20
 5928              		.cfi_def_cfa_offset 4
 5929 009a BD46     		mov	sp, r7
 5930              		.cfi_def_cfa_register 13
 5931              		@ sp needed
 5932 009c 80BC     		pop	{r7}
 5933              		.cfi_restore 7
 5934              		.cfi_def_cfa_offset 0
 5935 009e 7047     		bx	lr
 5936              		.cfi_endproc
 5937              	.LFE178:
 5939              		.section	.text.timer_internal_clock_config,"ax",%progbits
 5940              		.align	1
 5941              		.global	timer_internal_clock_config
 5942              		.syntax unified
 5943              		.thumb
 5944              		.thumb_func
 5945              		.fpu softvfp
 5947              	timer_internal_clock_config:
 5948              	.LFB179:
1840:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1841:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1842:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER internal clock mode
1843:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1844:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1845:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1846:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1847:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1848:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5949              		.loc 1 1848 1
 5950              		.cfi_startproc
 5951              		@ args = 0, pretend = 0, frame = 8
 5952              		@ frame_needed = 1, uses_anonymous_args = 0
 5953              		@ link register save eliminated.
 5954 0000 80B4     		push	{r7}
 5955              		.cfi_def_cfa_offset 4
 5956              		.cfi_offset 7, -4
 5957 0002 83B0     		sub	sp, sp, #12
 5958              		.cfi_def_cfa_offset 16
 5959 0004 00AF     		add	r7, sp, #0
 5960              		.cfi_def_cfa_register 7
 5961 0006 7860     		str	r0, [r7, #4]
1849:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 5962              		.loc 1 1849 31
 5963 0008 7B68     		ldr	r3, [r7, #4]
 5964 000a 0833     		adds	r3, r3, #8
 5965 000c 1B68     		ldr	r3, [r3]
 5966 000e 7A68     		ldr	r2, [r7, #4]
 5967 0010 0832     		adds	r2, r2, #8
 5968 0012 23F00703 		bic	r3, r3, #7
 5969 0016 1360     		str	r3, [r2]
1850:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 5970              		.loc 1 1850 1
 5971 0018 00BF     		nop
 5972 001a 0C37     		adds	r7, r7, #12
 5973              		.cfi_def_cfa_offset 4
 5974 001c BD46     		mov	sp, r7
 5975              		.cfi_def_cfa_register 13
 5976              		@ sp needed
 5977 001e 80BC     		pop	{r7}
 5978              		.cfi_restore 7
 5979              		.cfi_def_cfa_offset 0
 5980 0020 7047     		bx	lr
 5981              		.cfi_endproc
 5982              	.LFE179:
 5984              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 5985              		.align	1
 5986              		.global	timer_internal_trigger_as_external_clock_config
 5987              		.syntax unified
 5988              		.thumb
 5989              		.thumb_func
 5990              		.fpu softvfp
 5992              	timer_internal_trigger_as_external_clock_config:
 5993              	.LFB180:
1851:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1852:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1853:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1854:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1855:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  intrigger:
1856:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1857:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1858:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1859:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1860:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1861:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1862:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1863:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1864:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1865:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 5994              		.loc 1 1865 1
 5995              		.cfi_startproc
 5996              		@ args = 0, pretend = 0, frame = 8
 5997              		@ frame_needed = 1, uses_anonymous_args = 0
 5998 0000 80B5     		push	{r7, lr}
 5999              		.cfi_def_cfa_offset 8
 6000              		.cfi_offset 7, -8
 6001              		.cfi_offset 14, -4
 6002 0002 82B0     		sub	sp, sp, #8
 6003              		.cfi_def_cfa_offset 16
 6004 0004 00AF     		add	r7, sp, #0
 6005              		.cfi_def_cfa_register 7
 6006 0006 7860     		str	r0, [r7, #4]
 6007 0008 3960     		str	r1, [r7]
1866:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 6008              		.loc 1 1866 5
 6009 000a 3968     		ldr	r1, [r7]
 6010 000c 7868     		ldr	r0, [r7, #4]
 6011 000e FFF7FEFF 		bl	timer_input_trigger_source_select
1867:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 6012              		.loc 1 1867 31
 6013 0012 7B68     		ldr	r3, [r7, #4]
 6014 0014 0833     		adds	r3, r3, #8
 6015 0016 1B68     		ldr	r3, [r3]
 6016 0018 7A68     		ldr	r2, [r7, #4]
 6017 001a 0832     		adds	r2, r2, #8
 6018 001c 23F00703 		bic	r3, r3, #7
 6019 0020 1360     		str	r3, [r2]
1868:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 6020              		.loc 1 1868 31
 6021 0022 7B68     		ldr	r3, [r7, #4]
 6022 0024 0833     		adds	r3, r3, #8
 6023 0026 1B68     		ldr	r3, [r3]
 6024 0028 7A68     		ldr	r2, [r7, #4]
 6025 002a 0832     		adds	r2, r2, #8
 6026 002c 43F00703 		orr	r3, r3, #7
 6027 0030 1360     		str	r3, [r2]
1869:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6028              		.loc 1 1869 1
 6029 0032 00BF     		nop
 6030 0034 0837     		adds	r7, r7, #8
 6031              		.cfi_def_cfa_offset 8
 6032 0036 BD46     		mov	sp, r7
 6033              		.cfi_def_cfa_register 13
 6034              		@ sp needed
 6035 0038 80BD     		pop	{r7, pc}
 6036              		.cfi_endproc
 6037              	.LFE180:
 6039              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 6040              		.align	1
 6041              		.global	timer_external_trigger_as_external_clock_config
 6042              		.syntax unified
 6043              		.thumb
 6044              		.thumb_func
 6045              		.fpu softvfp
 6047              	timer_external_trigger_as_external_clock_config:
 6048              	.LFB181:
1870:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1871:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1872:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1873:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1874:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extrigger:
1875:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1876:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1877:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1878:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1879:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1880:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1881:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active high or rising edge active
1882:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active low or falling edge active
1883:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1884:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1885:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1886:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1887:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger,
1888:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint16_t extpolarity, uint32_t extfilter)
1889:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 6049              		.loc 1 1889 1
 6050              		.cfi_startproc
 6051              		@ args = 0, pretend = 0, frame = 16
 6052              		@ frame_needed = 1, uses_anonymous_args = 0
 6053 0000 80B5     		push	{r7, lr}
 6054              		.cfi_def_cfa_offset 8
 6055              		.cfi_offset 7, -8
 6056              		.cfi_offset 14, -4
 6057 0002 84B0     		sub	sp, sp, #16
 6058              		.cfi_def_cfa_offset 24
 6059 0004 00AF     		add	r7, sp, #0
 6060              		.cfi_def_cfa_register 7
 6061 0006 F860     		str	r0, [r7, #12]
 6062 0008 B960     		str	r1, [r7, #8]
 6063 000a 3B60     		str	r3, [r7]
 6064 000c 1346     		mov	r3, r2	@ movhi
 6065 000e FB80     		strh	r3, [r7, #6]	@ movhi
1890:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 6066              		.loc 1 1890 7
 6067 0010 BB68     		ldr	r3, [r7, #8]
 6068 0012 602B     		cmp	r3, #96
 6069 0014 42D1     		bne	.L244
1891:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1EN bit */
1892:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 6070              		.loc 1 1892 36
 6071 0016 FB68     		ldr	r3, [r7, #12]
 6072 0018 2033     		adds	r3, r3, #32
 6073 001a 1B68     		ldr	r3, [r3]
 6074 001c FA68     		ldr	r2, [r7, #12]
 6075 001e 2032     		adds	r2, r2, #32
 6076 0020 23F01003 		bic	r3, r3, #16
 6077 0024 1360     		str	r3, [r2]
1893:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1NP bit */
1894:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P|TIMER_CHCTL2_CH1NP));
 6078              		.loc 1 1894 36
 6079 0026 FB68     		ldr	r3, [r7, #12]
 6080 0028 2033     		adds	r3, r3, #32
 6081 002a 1B68     		ldr	r3, [r3]
 6082 002c FA68     		ldr	r2, [r7, #12]
 6083 002e 2032     		adds	r2, r2, #32
 6084 0030 23F0A003 		bic	r3, r3, #160
 6085 0034 1360     		str	r3, [r2]
1895:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1NP bit */
1896:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
 6086              		.loc 1 1896 36
 6087 0036 FB68     		ldr	r3, [r7, #12]
 6088 0038 2033     		adds	r3, r3, #32
 6089 003a 1A68     		ldr	r2, [r3]
 6090              		.loc 1 1896 50
 6091 003c FB88     		ldrh	r3, [r7, #6]
 6092              		.loc 1 1896 39
 6093 003e 1B01     		lsls	r3, r3, #4
 6094              		.loc 1 1896 36
 6095 0040 F968     		ldr	r1, [r7, #12]
 6096 0042 2031     		adds	r1, r1, #32
 6097 0044 1343     		orrs	r3, r3, r2
 6098 0046 0B60     		str	r3, [r1]
1897:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1MS bit */
1898:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 6099              		.loc 1 1898 36
 6100 0048 FB68     		ldr	r3, [r7, #12]
 6101 004a 1833     		adds	r3, r3, #24
 6102 004c 1B68     		ldr	r3, [r3]
 6103 004e FA68     		ldr	r2, [r7, #12]
 6104 0050 1832     		adds	r2, r2, #24
 6105 0052 23F44073 		bic	r3, r3, #768
 6106 0056 1360     		str	r3, [r2]
1899:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1MS bit */
1900:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
 6107              		.loc 1 1900 36
 6108 0058 FB68     		ldr	r3, [r7, #12]
 6109 005a 1833     		adds	r3, r3, #24
 6110 005c 1B68     		ldr	r3, [r3]
 6111 005e FA68     		ldr	r2, [r7, #12]
 6112 0060 1832     		adds	r2, r2, #24
 6113 0062 43F48073 		orr	r3, r3, #256
 6114 0066 1360     		str	r3, [r2]
1901:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH1CAPFLT bit */
1902:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 6115              		.loc 1 1902 36
 6116 0068 FB68     		ldr	r3, [r7, #12]
 6117 006a 1833     		adds	r3, r3, #24
 6118 006c 1B68     		ldr	r3, [r3]
 6119 006e FA68     		ldr	r2, [r7, #12]
 6120 0070 1832     		adds	r2, r2, #24
 6121 0072 23F47043 		bic	r3, r3, #61440
 6122 0076 1360     		str	r3, [r2]
1903:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1CAPFLT bit */
1904:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
 6123              		.loc 1 1904 36
 6124 0078 FB68     		ldr	r3, [r7, #12]
 6125 007a 1833     		adds	r3, r3, #24
 6126 007c 1A68     		ldr	r2, [r3]
 6127              		.loc 1 1904 60
 6128 007e 3B68     		ldr	r3, [r7]
 6129 0080 1B03     		lsls	r3, r3, #12
 6130              		.loc 1 1904 36
 6131 0082 F968     		ldr	r1, [r7, #12]
 6132 0084 1831     		adds	r1, r1, #24
 6133 0086 1343     		orrs	r3, r3, r2
 6134 0088 0B60     		str	r3, [r1]
1905:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH1EN bit */
1906:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 6135              		.loc 1 1906 36
 6136 008a FB68     		ldr	r3, [r7, #12]
 6137 008c 2033     		adds	r3, r3, #32
 6138 008e 1B68     		ldr	r3, [r3]
 6139 0090 FA68     		ldr	r2, [r7, #12]
 6140 0092 2032     		adds	r2, r2, #32
 6141 0094 43F01003 		orr	r3, r3, #16
 6142 0098 1360     		str	r3, [r2]
 6143 009a 40E0     		b	.L245
 6144              	.L244:
1907:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
1908:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0EN bit */
1909:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 6145              		.loc 1 1909 36
 6146 009c FB68     		ldr	r3, [r7, #12]
 6147 009e 2033     		adds	r3, r3, #32
 6148 00a0 1B68     		ldr	r3, [r3]
 6149 00a2 FA68     		ldr	r2, [r7, #12]
 6150 00a4 2032     		adds	r2, r2, #32
 6151 00a6 23F00103 		bic	r3, r3, #1
 6152 00aa 1360     		str	r3, [r2]
1910:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0P and CH0NP bits */
1911:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P|TIMER_CHCTL2_CH0NP));
 6153              		.loc 1 1911 36
 6154 00ac FB68     		ldr	r3, [r7, #12]
 6155 00ae 2033     		adds	r3, r3, #32
 6156 00b0 1B68     		ldr	r3, [r3]
 6157 00b2 FA68     		ldr	r2, [r7, #12]
 6158 00b4 2032     		adds	r2, r2, #32
 6159 00b6 23F00A03 		bic	r3, r3, #10
 6160 00ba 1360     		str	r3, [r2]
1912:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0P and CH0NP bits */
1913:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 6161              		.loc 1 1913 36
 6162 00bc FB68     		ldr	r3, [r7, #12]
 6163 00be 2033     		adds	r3, r3, #32
 6164 00c0 1A68     		ldr	r2, [r3]
 6165              		.loc 1 1913 39
 6166 00c2 FB88     		ldrh	r3, [r7, #6]
 6167              		.loc 1 1913 36
 6168 00c4 F968     		ldr	r1, [r7, #12]
 6169 00c6 2031     		adds	r1, r1, #32
 6170 00c8 1343     		orrs	r3, r3, r2
 6171 00ca 0B60     		str	r3, [r1]
1914:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0MS bit */
1915:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 6172              		.loc 1 1915 36
 6173 00cc FB68     		ldr	r3, [r7, #12]
 6174 00ce 1833     		adds	r3, r3, #24
 6175 00d0 1B68     		ldr	r3, [r3]
 6176 00d2 FA68     		ldr	r2, [r7, #12]
 6177 00d4 1832     		adds	r2, r2, #24
 6178 00d6 23F00303 		bic	r3, r3, #3
 6179 00da 1360     		str	r3, [r2]
1916:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0MS bit */
1917:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 6180              		.loc 1 1917 36
 6181 00dc FB68     		ldr	r3, [r7, #12]
 6182 00de 1833     		adds	r3, r3, #24
 6183 00e0 1B68     		ldr	r3, [r3]
 6184 00e2 FA68     		ldr	r2, [r7, #12]
 6185 00e4 1832     		adds	r2, r2, #24
 6186 00e6 43F00103 		orr	r3, r3, #1
 6187 00ea 1360     		str	r3, [r2]
1918:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1919:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 6188              		.loc 1 1919 36
 6189 00ec FB68     		ldr	r3, [r7, #12]
 6190 00ee 1833     		adds	r3, r3, #24
 6191 00f0 1B68     		ldr	r3, [r3]
 6192 00f2 FA68     		ldr	r2, [r7, #12]
 6193 00f4 1832     		adds	r2, r2, #24
 6194 00f6 23F0F003 		bic	r3, r3, #240
 6195 00fa 1360     		str	r3, [r2]
1920:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* reset the CH0CAPFLT bit */
1921:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 6196              		.loc 1 1921 36
 6197 00fc FB68     		ldr	r3, [r7, #12]
 6198 00fe 1833     		adds	r3, r3, #24
 6199 0100 1A68     		ldr	r2, [r3]
 6200              		.loc 1 1921 60
 6201 0102 3B68     		ldr	r3, [r7]
 6202 0104 1B01     		lsls	r3, r3, #4
 6203              		.loc 1 1921 36
 6204 0106 F968     		ldr	r1, [r7, #12]
 6205 0108 1831     		adds	r1, r1, #24
 6206 010a 1343     		orrs	r3, r3, r2
 6207 010c 0B60     		str	r3, [r1]
1922:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* set the CH0EN bit */
1923:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 6208              		.loc 1 1923 36
 6209 010e FB68     		ldr	r3, [r7, #12]
 6210 0110 2033     		adds	r3, r3, #32
 6211 0112 1B68     		ldr	r3, [r3]
 6212 0114 FA68     		ldr	r2, [r7, #12]
 6213 0116 2032     		adds	r2, r2, #32
 6214 0118 43F00103 		orr	r3, r3, #1
 6215 011c 1360     		str	r3, [r2]
 6216              	.L245:
1924:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
1925:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* select TIMER input trigger source */
1926:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_input_trigger_source_select(timer_periph,extrigger);
 6217              		.loc 1 1926 5
 6218 011e B968     		ldr	r1, [r7, #8]
 6219 0120 F868     		ldr	r0, [r7, #12]
 6220 0122 FFF7FEFF 		bl	timer_input_trigger_source_select
1927:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit */
1928:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 6221              		.loc 1 1928 31
 6222 0126 FB68     		ldr	r3, [r7, #12]
 6223 0128 0833     		adds	r3, r3, #8
 6224 012a 1B68     		ldr	r3, [r3]
 6225 012c FA68     		ldr	r2, [r7, #12]
 6226 012e 0832     		adds	r2, r2, #8
 6227 0130 23F00703 		bic	r3, r3, #7
 6228 0134 1360     		str	r3, [r2]
1929:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit */
1930:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 6229              		.loc 1 1930 31
 6230 0136 FB68     		ldr	r3, [r7, #12]
 6231 0138 0833     		adds	r3, r3, #8
 6232 013a 1B68     		ldr	r3, [r3]
 6233 013c FA68     		ldr	r2, [r7, #12]
 6234 013e 0832     		adds	r2, r2, #8
 6235 0140 43F00703 		orr	r3, r3, #7
 6236 0144 1360     		str	r3, [r2]
1931:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6237              		.loc 1 1931 1
 6238 0146 00BF     		nop
 6239 0148 1037     		adds	r7, r7, #16
 6240              		.cfi_def_cfa_offset 8
 6241 014a BD46     		mov	sp, r7
 6242              		.cfi_def_cfa_register 13
 6243              		@ sp needed
 6244 014c 80BD     		pop	{r7, pc}
 6245              		.cfi_endproc
 6246              	.LFE181:
 6248              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 6249              		.align	1
 6250              		.global	timer_external_clock_mode0_config
 6251              		.syntax unified
 6252              		.thumb
 6253              		.thumb_func
 6254              		.fpu softvfp
 6256              	timer_external_clock_mode0_config:
 6257              	.LFB182:
1932:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1933:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1934:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode0
1935:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1936:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1937:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1938:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1939:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1940:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1941:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1942:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1943:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1944:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1945:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1946:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1947:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1948:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1949:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1950:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler,
1951:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1952:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 6258              		.loc 1 1952 1
 6259              		.cfi_startproc
 6260              		@ args = 0, pretend = 0, frame = 16
 6261              		@ frame_needed = 1, uses_anonymous_args = 0
 6262 0000 80B5     		push	{r7, lr}
 6263              		.cfi_def_cfa_offset 8
 6264              		.cfi_offset 7, -8
 6265              		.cfi_offset 14, -4
 6266 0002 84B0     		sub	sp, sp, #16
 6267              		.cfi_def_cfa_offset 24
 6268 0004 00AF     		add	r7, sp, #0
 6269              		.cfi_def_cfa_register 7
 6270 0006 F860     		str	r0, [r7, #12]
 6271 0008 B960     		str	r1, [r7, #8]
 6272 000a 7A60     		str	r2, [r7, #4]
 6273 000c 3B60     		str	r3, [r7]
1953:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1954:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 6274              		.loc 1 1954 5
 6275 000e 3B68     		ldr	r3, [r7]
 6276 0010 7A68     		ldr	r2, [r7, #4]
 6277 0012 B968     		ldr	r1, [r7, #8]
 6278 0014 F868     		ldr	r0, [r7, #12]
 6279 0016 FFF7FEFF 		bl	timer_external_trigger_config
1955:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1956:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* reset the SMC bit,TRGS bit */
1957:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 6280              		.loc 1 1957 31
 6281 001a FB68     		ldr	r3, [r7, #12]
 6282 001c 0833     		adds	r3, r3, #8
 6283 001e 1B68     		ldr	r3, [r3]
 6284 0020 FA68     		ldr	r2, [r7, #12]
 6285 0022 0832     		adds	r2, r2, #8
 6286 0024 23F07703 		bic	r3, r3, #119
 6287 0028 1360     		str	r3, [r2]
1958:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* set the SMC bit,TRGS bit */
1959:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 6288              		.loc 1 1959 31
 6289 002a FB68     		ldr	r3, [r7, #12]
 6290 002c 0833     		adds	r3, r3, #8
 6291 002e 1B68     		ldr	r3, [r3]
 6292 0030 FA68     		ldr	r2, [r7, #12]
 6293 0032 0832     		adds	r2, r2, #8
 6294 0034 43F07703 		orr	r3, r3, #119
 6295 0038 1360     		str	r3, [r2]
1960:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6296              		.loc 1 1960 1
 6297 003a 00BF     		nop
 6298 003c 1037     		adds	r7, r7, #16
 6299              		.cfi_def_cfa_offset 8
 6300 003e BD46     		mov	sp, r7
 6301              		.cfi_def_cfa_register 13
 6302              		@ sp needed
 6303 0040 80BD     		pop	{r7, pc}
 6304              		.cfi_endproc
 6305              	.LFE182:
 6307              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 6308              		.align	1
 6309              		.global	timer_external_clock_mode1_config
 6310              		.syntax unified
 6311              		.thumb
 6312              		.thumb_func
 6313              		.fpu softvfp
 6315              	timer_external_clock_mode1_config:
 6316              	.LFB183:
1961:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1962:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1963:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER the external clock mode1
1964:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1965:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extprescaler: 
1966:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1967:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1968:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1969:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1970:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1971:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extpolarity: 
1972:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
1973:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1974:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1975:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1976:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1977:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1978:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1979:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler,
1980:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                                        uint32_t extpolarity, uint32_t extfilter)
1981:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 6317              		.loc 1 1981 1
 6318              		.cfi_startproc
 6319              		@ args = 0, pretend = 0, frame = 16
 6320              		@ frame_needed = 1, uses_anonymous_args = 0
 6321 0000 80B5     		push	{r7, lr}
 6322              		.cfi_def_cfa_offset 8
 6323              		.cfi_offset 7, -8
 6324              		.cfi_offset 14, -4
 6325 0002 84B0     		sub	sp, sp, #16
 6326              		.cfi_def_cfa_offset 24
 6327 0004 00AF     		add	r7, sp, #0
 6328              		.cfi_def_cfa_register 7
 6329 0006 F860     		str	r0, [r7, #12]
 6330 0008 B960     		str	r1, [r7, #8]
 6331 000a 7A60     		str	r2, [r7, #4]
 6332 000c 3B60     		str	r3, [r7]
1982:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     /* configure TIMER external trigger input */
1983:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 6333              		.loc 1 1983 5
 6334 000e 3B68     		ldr	r3, [r7]
 6335 0010 7A68     		ldr	r2, [r7, #4]
 6336 0012 B968     		ldr	r1, [r7, #8]
 6337 0014 F868     		ldr	r0, [r7, #12]
 6338 0016 FFF7FEFF 		bl	timer_external_trigger_config
1984:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1985:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 6339              		.loc 1 1985 31
 6340 001a FB68     		ldr	r3, [r7, #12]
 6341 001c 0833     		adds	r3, r3, #8
 6342 001e 1B68     		ldr	r3, [r3]
 6343 0020 FA68     		ldr	r2, [r7, #12]
 6344 0022 0832     		adds	r2, r2, #8
 6345 0024 43F48043 		orr	r3, r3, #16384
 6346 0028 1360     		str	r3, [r2]
1986:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6347              		.loc 1 1986 1
 6348 002a 00BF     		nop
 6349 002c 1037     		adds	r7, r7, #16
 6350              		.cfi_def_cfa_offset 8
 6351 002e BD46     		mov	sp, r7
 6352              		.cfi_def_cfa_register 13
 6353              		@ sp needed
 6354 0030 80BD     		pop	{r7, pc}
 6355              		.cfi_endproc
 6356              	.LFE183:
 6358              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 6359              		.align	1
 6360              		.global	timer_external_clock_mode1_disable
 6361              		.syntax unified
 6362              		.thumb
 6363              		.thumb_func
 6364              		.fpu softvfp
 6366              	timer_external_clock_mode1_disable:
 6367              	.LFB184:
1987:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1988:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
1989:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      disable TIMER the external clock mode1
1990:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1991:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
1992:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
1993:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
1994:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1995:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 6368              		.loc 1 1995 1
 6369              		.cfi_startproc
 6370              		@ args = 0, pretend = 0, frame = 8
 6371              		@ frame_needed = 1, uses_anonymous_args = 0
 6372              		@ link register save eliminated.
 6373 0000 80B4     		push	{r7}
 6374              		.cfi_def_cfa_offset 4
 6375              		.cfi_offset 7, -4
 6376 0002 83B0     		sub	sp, sp, #12
 6377              		.cfi_def_cfa_offset 16
 6378 0004 00AF     		add	r7, sp, #0
 6379              		.cfi_def_cfa_register 7
 6380 0006 7860     		str	r0, [r7, #4]
1996:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 6381              		.loc 1 1996 31
 6382 0008 7B68     		ldr	r3, [r7, #4]
 6383 000a 0833     		adds	r3, r3, #8
 6384 000c 1B68     		ldr	r3, [r3]
 6385 000e 7A68     		ldr	r2, [r7, #4]
 6386 0010 0832     		adds	r2, r2, #8
 6387 0012 23F48043 		bic	r3, r3, #16384
 6388 0016 1360     		str	r3, [r2]
1997:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6389              		.loc 1 1997 1
 6390 0018 00BF     		nop
 6391 001a 0C37     		adds	r7, r7, #12
 6392              		.cfi_def_cfa_offset 4
 6393 001c BD46     		mov	sp, r7
 6394              		.cfi_def_cfa_register 13
 6395              		@ sp needed
 6396 001e 80BC     		pop	{r7}
 6397              		.cfi_restore 7
 6398              		.cfi_def_cfa_offset 0
 6399 0020 7047     		bx	lr
 6400              		.cfi_endproc
 6401              	.LFE184:
 6403              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 6404              		.align	1
 6405              		.global	timer_write_chxval_register_config
 6406              		.syntax unified
 6407              		.thumb
 6408              		.thumb_func
 6409              		.fpu softvfp
 6411              	timer_write_chxval_register_config:
 6412              	.LFB185:
1998:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
1999:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2000:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER write CHxVAL register selection
2001:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
2002:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  ccsel:
2003:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2004:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
2005:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_CHVSEL_ENABLE: when write the CHxVAL register, if the write value is same a
2006:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2007:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2008:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2009:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
2010:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 6413              		.loc 1 2010 1
 6414              		.cfi_startproc
 6415              		@ args = 0, pretend = 0, frame = 8
 6416              		@ frame_needed = 1, uses_anonymous_args = 0
 6417              		@ link register save eliminated.
 6418 0000 80B4     		push	{r7}
 6419              		.cfi_def_cfa_offset 4
 6420              		.cfi_offset 7, -4
 6421 0002 83B0     		sub	sp, sp, #12
 6422              		.cfi_def_cfa_offset 16
 6423 0004 00AF     		add	r7, sp, #0
 6424              		.cfi_def_cfa_register 7
 6425 0006 7860     		str	r0, [r7, #4]
 6426 0008 0B46     		mov	r3, r1
 6427 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2011:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel){
 6428              		.loc 1 2011 7
 6429 000c 7B88     		ldrh	r3, [r7, #2]
 6430 000e 022B     		cmp	r3, #2
 6431 0010 08D1     		bne	.L250
2012:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
 6432              		.loc 1 2012 33
 6433 0012 7B68     		ldr	r3, [r7, #4]
 6434 0014 FC33     		adds	r3, r3, #252
 6435 0016 1B68     		ldr	r3, [r3]
 6436 0018 7A68     		ldr	r2, [r7, #4]
 6437 001a FC32     		adds	r2, r2, #252
 6438 001c 43F00203 		orr	r3, r3, #2
 6439 0020 1360     		str	r3, [r2]
2013:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
2014:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
2015:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2016:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2017:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
2018:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6440              		.loc 1 2018 1
 6441 0022 0AE0     		b	.L252
 6442              	.L250:
2013:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 6443              		.loc 1 2013 13
 6444 0024 7B88     		ldrh	r3, [r7, #2]
 6445 0026 002B     		cmp	r3, #0
 6446 0028 07D1     		bne	.L252
2014:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 6447              		.loc 1 2014 33
 6448 002a 7B68     		ldr	r3, [r7, #4]
 6449 002c FC33     		adds	r3, r3, #252
 6450 002e 1B68     		ldr	r3, [r3]
 6451 0030 7A68     		ldr	r2, [r7, #4]
 6452 0032 FC32     		adds	r2, r2, #252
 6453 0034 23F00203 		bic	r3, r3, #2
 6454 0038 1360     		str	r3, [r2]
 6455              	.L252:
 6456              		.loc 1 2018 1
 6457 003a 00BF     		nop
 6458 003c 0C37     		adds	r7, r7, #12
 6459              		.cfi_def_cfa_offset 4
 6460 003e BD46     		mov	sp, r7
 6461              		.cfi_def_cfa_register 13
 6462              		@ sp needed
 6463 0040 80BC     		pop	{r7}
 6464              		.cfi_restore 7
 6465              		.cfi_def_cfa_offset 0
 6466 0042 7047     		bx	lr
 6467              		.cfi_endproc
 6468              	.LFE185:
 6470              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 6471              		.align	1
 6472              		.global	timer_output_value_selection_config
 6473              		.syntax unified
 6474              		.thumb
 6475              		.thumb_func
 6476              		.fpu softvfp
 6478              	timer_output_value_selection_config:
 6479              	.LFB186:
2019:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** 
2020:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** /*!
2021:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \brief      configure TIMER output value selection
2022:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
2023:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[in]  outsel:
2024:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****                 only one parameter can be selected which is shown as below:
2025:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
2026:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
2027:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \param[out] none
2028:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     \retval     none
2029:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** */
2030:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
2031:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** {
 6480              		.loc 1 2031 1
 6481              		.cfi_startproc
 6482              		@ args = 0, pretend = 0, frame = 8
 6483              		@ frame_needed = 1, uses_anonymous_args = 0
 6484              		@ link register save eliminated.
 6485 0000 80B4     		push	{r7}
 6486              		.cfi_def_cfa_offset 4
 6487              		.cfi_offset 7, -4
 6488 0002 83B0     		sub	sp, sp, #12
 6489              		.cfi_def_cfa_offset 16
 6490 0004 00AF     		add	r7, sp, #0
 6491              		.cfi_def_cfa_register 7
 6492 0006 7860     		str	r0, [r7, #4]
 6493 0008 0B46     		mov	r3, r1
 6494 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2032:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel){
 6495              		.loc 1 2032 7
 6496 000c 7B88     		ldrh	r3, [r7, #2]
 6497 000e 012B     		cmp	r3, #1
 6498 0010 08D1     		bne	.L254
2033:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
 6499              		.loc 1 2033 33
 6500 0012 7B68     		ldr	r3, [r7, #4]
 6501 0014 FC33     		adds	r3, r3, #252
 6502 0016 1B68     		ldr	r3, [r3]
 6503 0018 7A68     		ldr	r2, [r7, #4]
 6504 001a FC32     		adds	r2, r2, #252
 6505 001c 43F00103 		orr	r3, r3, #1
 6506 0020 1360     		str	r3, [r2]
2034:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
2035:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
2036:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
2037:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****         /* illegal parameters */
2038:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }
2039:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c **** }
 6507              		.loc 1 2039 1
 6508 0022 0AE0     		b	.L256
 6509              	.L254:
2034:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 6510              		.loc 1 2034 13
 6511 0024 7B88     		ldrh	r3, [r7, #2]
 6512 0026 002B     		cmp	r3, #0
 6513 0028 07D1     		bne	.L256
2035:../Firmware/GD32F30x_standard_peripheral/Source/gd32f30x_timer.c ****     }else{
 6514              		.loc 1 2035 33
 6515 002a 7B68     		ldr	r3, [r7, #4]
 6516 002c FC33     		adds	r3, r3, #252
 6517 002e 1B68     		ldr	r3, [r3]
 6518 0030 7A68     		ldr	r2, [r7, #4]
 6519 0032 FC32     		adds	r2, r2, #252
 6520 0034 23F00103 		bic	r3, r3, #1
 6521 0038 1360     		str	r3, [r2]
 6522              	.L256:
 6523              		.loc 1 2039 1
 6524 003a 00BF     		nop
 6525 003c 0C37     		adds	r7, r7, #12
 6526              		.cfi_def_cfa_offset 4
 6527 003e BD46     		mov	sp, r7
 6528              		.cfi_def_cfa_register 13
 6529              		@ sp needed
 6530 0040 80BC     		pop	{r7}
 6531              		.cfi_restore 7
 6532              		.cfi_def_cfa_offset 0
 6533 0042 7047     		bx	lr
 6534              		.cfi_endproc
 6535              	.LFE186:
 6537              		.text
 6538              	.Letext0:
 6539              		.file 2 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 6540              		.file 3 "c:\\gd32embeddedbuilder_1.5.3.31964\\gd32embeddedbuilder_1.5.3.31964\\tools\\gnu tools ar
 6541              		.file 4 "../Firmware/CMSIS/core_cm4.h"
 6542              		.file 5 "../Firmware/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 6543              		.file 6 "../Firmware/CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 6544              		.file 7 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 6545              		.file 8 "../Firmware/GD32F30x_standard_peripheral/Include/gd32f30x_timer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_timer.c
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:16     .text.timer_deinit:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:24     .text.timer_deinit:00000000 timer_deinit
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:185    .text.timer_deinit:00000114 $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:196    .text.timer_struct_para_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:203    .text.timer_struct_para_init:00000000 timer_struct_para_init
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:257    .text.timer_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:264    .text.timer_init:00000000 timer_init
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:429    .text.timer_init:000000dc $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:440    .text.timer_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:447    .text.timer_enable:00000000 timer_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:483    .text.timer_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:490    .text.timer_disable:00000000 timer_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:526    .text.timer_auto_reload_shadow_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:533    .text.timer_auto_reload_shadow_enable:00000000 timer_auto_reload_shadow_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:569    .text.timer_auto_reload_shadow_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:576    .text.timer_auto_reload_shadow_disable:00000000 timer_auto_reload_shadow_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:612    .text.timer_update_event_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:619    .text.timer_update_event_enable:00000000 timer_update_event_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:655    .text.timer_update_event_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:662    .text.timer_update_event_disable:00000000 timer_update_event_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:698    .text.timer_counter_alignment:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:705    .text.timer_counter_alignment:00000000 timer_counter_alignment
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:752    .text.timer_counter_up_direction:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:759    .text.timer_counter_up_direction:00000000 timer_counter_up_direction
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:795    .text.timer_counter_down_direction:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:802    .text.timer_counter_down_direction:00000000 timer_counter_down_direction
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:838    .text.timer_prescaler_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:845    .text.timer_prescaler_config:00000000 timer_prescaler_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:900    .text.timer_repetition_value_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:907    .text.timer_repetition_value_config:00000000 timer_repetition_value_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:947    .text.timer_autoreload_value_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:954    .text.timer_autoreload_value_config:00000000 timer_autoreload_value_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:994    .text.timer_counter_value_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1001   .text.timer_counter_value_config:00000000 timer_counter_value_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1041   .text.timer_counter_read:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1048   .text.timer_counter_read:00000000 timer_counter_read
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1089   .text.timer_prescaler_read:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1096   .text.timer_prescaler_read:00000000 timer_prescaler_read
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1137   .text.timer_single_pulse_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1144   .text.timer_single_pulse_mode_config:00000000 timer_single_pulse_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1199   .text.timer_update_source_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1206   .text.timer_update_source_config:00000000 timer_update_source_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1261   .text.timer_interrupt_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1268   .text.timer_interrupt_enable:00000000 timer_interrupt_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1309   .text.timer_interrupt_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1316   .text.timer_interrupt_disable:00000000 timer_interrupt_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1359   .text.timer_interrupt_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1366   .text.timer_interrupt_flag_get:00000000 timer_interrupt_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1426   .text.timer_interrupt_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1433   .text.timer_interrupt_flag_clear:00000000 timer_interrupt_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1473   .text.timer_flag_get:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1480   .text.timer_flag_get:00000000 timer_flag_get
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1528   .text.timer_flag_clear:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1535   .text.timer_flag_clear:00000000 timer_flag_clear
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1575   .text.timer_dma_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1582   .text.timer_dma_enable:00000000 timer_dma_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1625   .text.timer_dma_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1632   .text.timer_dma_disable:00000000 timer_dma_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1677   .text.timer_channel_dma_request_source_select:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1684   .text.timer_channel_dma_request_source_select:00000000 timer_channel_dma_request_source_select
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1744   .text.timer_dma_transfer_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1751   .text.timer_dma_transfer_config:00000000 timer_dma_transfer_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1805   .text.timer_event_software_generate:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1812   .text.timer_event_software_generate:00000000 timer_event_software_generate
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1855   .text.timer_break_struct_para_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1862   .text.timer_break_struct_para_init:00000000 timer_break_struct_para_init
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1920   .text.timer_break_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:1927   .text.timer_break_config:00000000 timer_break_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2002   .text.timer_break_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2009   .text.timer_break_enable:00000000 timer_break_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2047   .text.timer_break_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2054   .text.timer_break_disable:00000000 timer_break_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2092   .text.timer_automatic_output_enable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2099   .text.timer_automatic_output_enable:00000000 timer_automatic_output_enable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2137   .text.timer_automatic_output_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2144   .text.timer_automatic_output_disable:00000000 timer_automatic_output_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2182   .text.timer_primary_output_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2189   .text.timer_primary_output_config:00000000 timer_primary_output_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2245   .text.timer_channel_control_shadow_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2252   .text.timer_channel_control_shadow_config:00000000 timer_channel_control_shadow_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2308   .text.timer_channel_control_shadow_update_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2315   .text.timer_channel_control_shadow_update_config:00000000 timer_channel_control_shadow_update_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2375   .text.timer_channel_output_struct_para_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2382   .text.timer_channel_output_struct_para_init:00000000 timer_channel_output_struct_para_init
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2436   .text.timer_channel_output_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2443   .text.timer_channel_output_config:00000000 timer_channel_output_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2469   .text.timer_channel_output_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2473   .text.timer_channel_output_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2785   .text.timer_channel_output_config:00000224 $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:2789   .text.timer_channel_output_config:0000022c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3063   .text.timer_channel_output_config:000003d4 $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3069   .text.timer_channel_output_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3076   .text.timer_channel_output_mode_config:00000000 timer_channel_output_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3103   .text.timer_channel_output_mode_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3107   .text.timer_channel_output_mode_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3219   .text.timer_channel_output_pulse_value_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3226   .text.timer_channel_output_pulse_value_config:00000000 timer_channel_output_pulse_value_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3252   .text.timer_channel_output_pulse_value_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3256   .text.timer_channel_output_pulse_value_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3316   .text.timer_channel_output_shadow_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3323   .text.timer_channel_output_shadow_config:00000000 timer_channel_output_shadow_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3350   .text.timer_channel_output_shadow_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3354   .text.timer_channel_output_shadow_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3466   .text.timer_channel_output_fast_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3473   .text.timer_channel_output_fast_config:00000000 timer_channel_output_fast_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3500   .text.timer_channel_output_fast_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3504   .text.timer_channel_output_fast_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3616   .text.timer_channel_output_clear_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3623   .text.timer_channel_output_clear_config:00000000 timer_channel_output_clear_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3650   .text.timer_channel_output_clear_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3654   .text.timer_channel_output_clear_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3766   .text.timer_channel_output_polarity_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3773   .text.timer_channel_output_polarity_config:00000000 timer_channel_output_polarity_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3800   .text.timer_channel_output_polarity_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3804   .text.timer_channel_output_polarity_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3918   .text.timer_channel_complementary_output_polarity_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:3925   .text.timer_channel_complementary_output_polarity_config:00000000 timer_channel_complementary_output_polarity_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4045   .text.timer_channel_output_state_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4052   .text.timer_channel_output_state_config:00000000 timer_channel_output_state_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4078   .text.timer_channel_output_state_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4082   .text.timer_channel_output_state_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4192   .text.timer_channel_complementary_output_state_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4199   .text.timer_channel_complementary_output_state_config:00000000 timer_channel_complementary_output_state_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4319   .text.timer_channel_input_struct_para_init:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4326   .text.timer_channel_input_struct_para_init:00000000 timer_channel_input_struct_para_init
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4372   .text.timer_input_capture_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4379   .text.timer_input_capture_config:00000000 timer_input_capture_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4405   .text.timer_input_capture_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4409   .text.timer_input_capture_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4781   .text.timer_channel_input_capture_prescaler_config:00000000 timer_channel_input_capture_prescaler_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4774   .text.timer_channel_input_capture_prescaler_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4808   .text.timer_channel_input_capture_prescaler_config:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4812   .text.timer_channel_input_capture_prescaler_config:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4924   .text.timer_channel_capture_value_register_read:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4931   .text.timer_channel_capture_value_register_read:00000000 timer_channel_capture_value_register_read
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4959   .text.timer_channel_capture_value_register_read:0000001c $d
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:4963   .text.timer_channel_capture_value_register_read:0000002c $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5021   .text.timer_input_pwm_capture_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5028   .text.timer_input_pwm_capture_config:00000000 timer_input_pwm_capture_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5454   .text.timer_hall_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5461   .text.timer_hall_mode_config:00000000 timer_hall_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5520   .text.timer_input_trigger_source_select:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5527   .text.timer_input_trigger_source_select:00000000 timer_input_trigger_source_select
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5576   .text.timer_master_output_trigger_source_select:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5583   .text.timer_master_output_trigger_source_select:00000000 timer_master_output_trigger_source_select
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5632   .text.timer_slave_mode_select:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5639   .text.timer_slave_mode_select:00000000 timer_slave_mode_select
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5688   .text.timer_master_slave_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5695   .text.timer_master_slave_mode_config:00000000 timer_master_slave_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5754   .text.timer_external_trigger_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5761   .text.timer_external_trigger_config:00000000 timer_external_trigger_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5827   .text.timer_quadrature_decoder_mode_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5834   .text.timer_quadrature_decoder_mode_config:00000000 timer_quadrature_decoder_mode_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5940   .text.timer_internal_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5947   .text.timer_internal_clock_config:00000000 timer_internal_clock_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5985   .text.timer_internal_trigger_as_external_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:5992   .text.timer_internal_trigger_as_external_clock_config:00000000 timer_internal_trigger_as_external_clock_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6040   .text.timer_external_trigger_as_external_clock_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6047   .text.timer_external_trigger_as_external_clock_config:00000000 timer_external_trigger_as_external_clock_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6249   .text.timer_external_clock_mode0_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6256   .text.timer_external_clock_mode0_config:00000000 timer_external_clock_mode0_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6308   .text.timer_external_clock_mode1_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6315   .text.timer_external_clock_mode1_config:00000000 timer_external_clock_mode1_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6359   .text.timer_external_clock_mode1_disable:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6366   .text.timer_external_clock_mode1_disable:00000000 timer_external_clock_mode1_disable
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6404   .text.timer_write_chxval_register_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6411   .text.timer_write_chxval_register_config:00000000 timer_write_chxval_register_config
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6471   .text.timer_output_value_selection_config:00000000 $t
C:\Users\gaswerke\AppData\Local\Temp\ccYHv24N.s:6478   .text.timer_output_value_selection_config:00000000 timer_output_value_selection_config
                           .group:00000000 wm4.0.0b2cbd0a579afdcbc37120f4ceb86892
                           .group:00000000 wm4.gd32f30x.h.39.a203e36f89dbb1753b66e1e665732b11
                           .group:00000000 wm4.core_cm4.h.47.434d5634a5df7142236685d6945e71d7
                           .group:00000000 wm4._newlib_version.h.4.9ba035841e762c3308916a0ce96032e7
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm4_simd.h.43.bf657009d9c246d6ac6e7b120cdd899a
                           .group:00000000 wm4.core_cm4.h.196.6f0a9ac4bbc7fecc10f22e6a71f29e52
                           .group:00000000 wm4.system_gd32f30x.h.38.120525a84dcd3d76a4734e6bcde7b49c
                           .group:00000000 wm4.gd32f30x.h.294.5e6753de52124d3e3ab34f8aafd628cc
                           .group:00000000 wm4.gd32f30x_rcu.h.41.eb7011467c51e1274d4ea5dfbe3b7403
                           .group:00000000 wm4.gd32f30x_adc.h.36.124b47377c29d63ea85a6515ff99e7d0
                           .group:00000000 wm4.gd32f30x_can.h.36.85eb2b9bdffce148e9f2cf53e35a47f8
                           .group:00000000 wm4.gd32f30x_crc.h.36.3e50e7397bf79ecca0d280169ab2b7e1
                           .group:00000000 wm4.gd32f30x_ctc.h.36.42aeab0e42f8a7b6cc58608cdc08a712
                           .group:00000000 wm4.gd32f30x_dac.h.36.f867e713911fc6770d5f38223b88a122
                           .group:00000000 wm4.gd32f30x_dbg.h.36.4d3777753862ded915f1f9e71f4c290a
                           .group:00000000 wm4.gd32f30x_dma.h.36.00aa3536820feed4ebeab0c0060e7723
                           .group:00000000 wm4.gd32f30x_exti.h.36.64affc4e75ae7f53393e90b0bfc38f38
                           .group:00000000 wm4.gd32f30x_fmc.h.37.17b3f65aacec1755989aca30031b6a7c
                           .group:00000000 wm4.gd32f30x_fwdgt.h.36.1e7c1bfe259ede52150f5b1c58591a95
                           .group:00000000 wm4.gd32f30x_gpio.h.36.faffc48a681d1163918cf519d3cc7454
                           .group:00000000 wm4.gd32f30x_i2c.h.36.5765e4fd7e67145781f52c3602fdf526
                           .group:00000000 wm4.gd32f30x_pmu.h.37.9dd0def5d1159a6e20d49fadc0da3d91
                           .group:00000000 wm4.gd32f30x_bkp.h.36.74dcfa31c344ae6ddc6f3a850e1b1f1c
                           .group:00000000 wm4.gd32f30x_rtc.h.37.6e2dc4b1c1143d8443b19d8b8578e187
                           .group:00000000 wm4.gd32f30x_sdio.h.36.6dde0ac1ffebc8ac87750ca48ebf5355
                           .group:00000000 wm4.gd32f30x_spi.h.36.761dbcfdf151612384a2a7e1dfbd70a2
                           .group:00000000 wm4.gd32f30x_usart.h.36.c16033d6419d9317c5e1d5c9a4db894a
                           .group:00000000 wm4.gd32f30x_wwdgt.h.37.074fc90df4806e0bcba242ad61cb154f
                           .group:00000000 wm4.gd32f30x_misc.h.36.ca5ec56efc9d42fdcdbc33fa419c4320
                           .group:00000000 wm4.gd32f30x_enet.h.36.7f39b2eaaae239e349e809a8bdf838ed
                           .group:00000000 wm4.gd32f30x_exmc.h.36.6a5eb51a45aba96edb0f318836bccfc7
                           .group:00000000 wm4.gd32f30x_timer.h.41.7daed62eac3d3bee347188e058051cc2

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
