# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Eksamen2022.srcs/sim_1/new/Logik_tb.vhd" \

# Do not sort compile order
nosort
