#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun  4 07:07:51 2023
# Process ID: 1096
# Current directory: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14408 D:\Semester 02\Computer Organization And digital Design\New Labs\Micro Processor\3_Bit_Adder\3_Bit_Adder.xpr
# Log file: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/vivado.log
# Journal file: D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/3_Bit_Adder/3_Bit_Adder.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.xpr}
update_compile_order -fileset sources_1
file mkdir D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new
file mkdir D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new
file mkdir D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new
file mkdir D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new
file mkdir D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new
file mkdir {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new}
close [ open {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new/AdderSubs_TB.vhd} w ]
add_files -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/4 bit adder substractor new/4 bit adder substractor new.srcs/sim_1/new/AdderSubs_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AdderSubs_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source AdderSubs_TB.tcl
close_sim
launch_simulation
source AdderSubs_TB.tcl
close_sim
launch_simulation
source AdderSubs_TB.tcl
close_sim
launch_simulation
source AdderSubs_TB.tcl
close_sim
close_project
open_project {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.xpr}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank.vhd} w ]
add_files -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank.vhd}}
update_compile_order -fileset sim_1
launch_simulation
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBank_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBank_TB.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/RegisterBank_TB.vhd}
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd} w ]
add_files -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source RegisterBank.tcl
close_sim
launch_simulation
source RegisterBank.tcl
close_sim
launch_simulation
source RegisterBank.tcl
close_sim
launch_simulation
source RegisterBank.tcl
close_sim
launch_simulation
source RegisterBank.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Register_Bank_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd}
import_files -norecurse {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/Decoder_3_to_8/Decoder_3_to_8.srcs/sources_1/new/Decoder_3_to_8.vhd}}
update_compile_order -fileset sources_1
close_sim
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
add_files -norecurse {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sources_1/new/RegisterBank.vhd}}
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd} w ]
add_files -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}}
close_sim
launch_simulation
source Register_Bank_TB.tcl
close_sim
launch_simulation
source Register_Bank_TB.tcl
export_ip_user_files -of_objects  [get_files {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}}
file delete -force {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_TB.vhd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_Sim.vhd} w ]
add_files -fileset sim_1 {{D:/Semester 02/Computer Organization And digital Design/New Labs/Micro Processor/RegisterBank/RegisterBank.srcs/sim_1/new/Register_Bank_Sim.vhd}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Register_Bank_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_sim
close_sim
