{
  "design": {
    "design_info": {
      "boundary_crc": "0x7A28D0517CF77C75",
      "device": "xc7a100tfgg484-2L",
      "name": "prime_finder_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "s00_couplers": {
          "auto_ds": ""
        }
      },
      "axi_pcie_0": "",
      "axi_protocol_convert_0": "",
      "proc_sys_reset_0": "",
      "util_ds_buf": "",
      "xlconstant_0": "",
      "prime_finder_0": ""
    },
    "interface_ports": {
      "pcie_clkin": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "pci_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "prime_finder_design_axi_interconnect_0_1",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "prime_finder_design_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_pcie_0": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "xci_name": "prime_finder_design_axi_pcie_0_1",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x40000000"
          },
          "AXIBAR_AS_0": {
            "value": "false"
          },
          "AXIBAR_NUM": {
            "value": "1"
          },
          "BAR1_ENABLED": {
            "value": "false"
          },
          "BAR1_SCALE": {
            "value": "N/A"
          },
          "BAR1_SIZE": {
            "value": "8"
          },
          "BAR1_TYPE": {
            "value": "N/A"
          },
          "DEVICE_ID": {
            "value": "0x7014"
          },
          "MAX_LINK_SPEED": {
            "value": "2.5_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "NO_OF_LANES": {
            "value": "X4"
          },
          "PCIEBAR2AXIBAR_0": {
            "value": "0x40000000"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "64"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "M_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            },
            "S_AXI": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI"
            },
            "S_AXI_CTL": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_CTL"
            }
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "prime_finder_design_axi_protocol_convert_0_0",
        "addressing": {
          "interface_ports": {
            "S_AXI": {
              "mode": "Slave",
              "bridges": [
                "M_AXI"
              ]
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "prime_finder_design_proc_sys_reset_0_1",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "prime_finder_design_util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "prime_finder_design_xlconstant_0_1"
      },
      "prime_finder_0": {
        "vlnv": "xilinx.com:module_ref:prime_finder:1.0",
        "xci_name": "prime_finder_design_prime_finder_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "prime_finder",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_aximm": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "interface_aximm",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "prime_finder_design_axi_pcie_0_1_axi_aclk_out",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "wstrb",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "rresp",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_aximm",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "prime_finder_design_axi_pcie_0_1_axi_aclk_out",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "prime_finder_0/interface_aximm",
          "axi_protocol_convert_0/M_AXI"
        ]
      },
      "pcie_clkin_1": {
        "interface_ports": [
          "pcie_clkin",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "axi_pcie_0/pcie_7x_mgt"
        ]
      },
      "axi_pcie_0_M_AXI": {
        "interface_ports": [
          "axi_pcie_0/M_AXI",
          "axi_interconnect_0/S00_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      }
    },
    "nets": {
      "axi_pcie_0_axi_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_aclk_out",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_protocol_convert_0/aclk",
          "prime_finder_0/aclk"
        ]
      },
      "axi_pcie_0_axi_ctl_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_ctl_aclk_out",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "axi_pcie_0_mmcm_lock": {
        "ports": [
          "axi_pcie_0/mmcm_lock",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "pci_reset_1": {
        "ports": [
          "pci_reset",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_protocol_convert_0/aresetn",
          "prime_finder_0/aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_pcie_0/axi_aresetn"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "axi_pcie_0/REFCLK"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "proc_sys_reset_0/ext_reset_in",
          "axi_pcie_0/INTX_MSI_Request"
        ]
      }
    },
    "addressing": {
      "/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_prime_finder_0_reg0": {
                "address_block": "/prime_finder_0/interface_aximm/reg0",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}