<stg><name>exp<256u></name>


<trans_list>

<trans id="372" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="5" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="12" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="13" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
memset.loop65:0 %base_word_num_bits_buf_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_0_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
memset.loop65:1 %base_word_num_bits_buf_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_1_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
memset.loop65:2 %base_word_num_bits_buf_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_2_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
memset.loop65:3 %base_word_num_bits_buf_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_3_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:4 %exponent_word_num_bits9_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits9

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits9_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:5 %exponent_word_num_bits8_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits8

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits8_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:6 %exponent_word_num_bits7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits7

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits7_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:7 %exponent_word_num_bits_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %exponent_word_num_bits

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:8 %base_word_num_bits6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits6

]]></Node>
<StgValue><ssdm name="base_word_num_bits6_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:9 %base_word_num_bits5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits5

]]></Node>
<StgValue><ssdm name="base_word_num_bits5_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:10 %base_word_num_bits4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits4

]]></Node>
<StgValue><ssdm name="base_word_num_bits4_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:11 %base_word_num_bits_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %base_word_num_bits

]]></Node>
<StgValue><ssdm name="base_word_num_bits_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:12 %p_read316 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read316"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:13 %p_read215 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read215"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:14 %p_read114 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read114"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop65:15 %p_read13 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="64">
<![CDATA[
memset.loop65:16 %s = trunc i64 %exponent_word_num_bits_read

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
memset.loop65:17 %br_ln0 = br void %byval.copy

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
byval.copy:0 %invdar_t = phi i2 0, void %memset.loop65, i2 %indvarinc, void %byval.copy

]]></Node>
<StgValue><ssdm name="invdar_t"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
byval.copy:1 %indvarinc = add i2 %invdar_t, i2 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
byval.copy:2 %base_word_num_bits_buf_0_0_load = load i64 %base_word_num_bits_buf_0_0

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_0_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
byval.copy:3 %base_word_num_bits_buf_1_0_load = load i64 %base_word_num_bits_buf_1_0

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_1_0_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
byval.copy:4 %base_word_num_bits_buf_2_0_load = load i64 %base_word_num_bits_buf_2_0

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_2_0_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
byval.copy:5 %base_word_num_bits_buf_3_0_load = load i64 %base_word_num_bits_buf_3_0

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_3_0_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
byval.copy:6 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_read, i64 %base_word_num_bits4_read, i64 %base_word_num_bits5_read, i64 %base_word_num_bits6_read, i2 %invdar_t

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
byval.copy:7 %base_word_num_bits_buf_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %tmp, i64 %base_word_num_bits_buf_0_0_load, i64 %base_word_num_bits_buf_0_0_load, i64 %base_word_num_bits_buf_0_0_load, i2 %invdar_t

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_0_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
byval.copy:8 %base_word_num_bits_buf_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_1_0_load, i64 %tmp, i64 %base_word_num_bits_buf_1_0_load, i64 %base_word_num_bits_buf_1_0_load, i2 %invdar_t

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_1_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
byval.copy:9 %base_word_num_bits_buf_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_2_0_load, i64 %base_word_num_bits_buf_2_0_load, i64 %tmp, i64 %base_word_num_bits_buf_2_0_load, i2 %invdar_t

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_2_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
byval.copy:10 %base_word_num_bits_buf_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_3_0_load, i64 %base_word_num_bits_buf_3_0_load, i64 %base_word_num_bits_buf_3_0_load, i64 %tmp, i2 %invdar_t

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_3_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
byval.copy:11 %empty = icmp_eq  i2 %invdar_t, i2 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
byval.copy:12 %empty_243 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
byval.copy:13 %store_ln0 = store i64 %base_word_num_bits_buf_3_1, i64 %base_word_num_bits_buf_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
byval.copy:14 %store_ln0 = store i64 %base_word_num_bits_buf_2_1, i64 %base_word_num_bits_buf_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
byval.copy:15 %store_ln0 = store i64 %base_word_num_bits_buf_1_1, i64 %base_word_num_bits_buf_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
byval.copy:16 %store_ln0 = store i64 %base_word_num_bits_buf_0_1, i64 %base_word_num_bits_buf_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
byval.copy:17 %br_ln0 = br i1 %empty, void %byval.copy, void %memset.loop651

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:0 %r_word_num_bits_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:1 %r_word_num_bits_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:2 %r_word_num_bits_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:3 %r_word_num_bits_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:4 %result_word_num_bits_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:5 %result_word_num_bits_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:6 %result_word_num_bits_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:7 %result_word_num_bits_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_3"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:8 %z_words_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="z_words_0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:9 %z_words_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="z_words_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:10 %z_words_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="z_words_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
memset.loop651:11 %z_words_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="z_words_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop651:12 %store_ln0 = store i64 0, i64 %result_word_num_bits_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop651:13 %store_ln0 = store i64 0, i64 %result_word_num_bits_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop651:14 %store_ln0 = store i64 0, i64 %result_word_num_bits_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop651:15 %store_ln45 = store i64 1, i64 %result_word_num_bits_0

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
memset.loop651:16 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 0, void %memset.loop651, i3 %i_71, void %.split12

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result = phi i1 1, void %memset.loop651, i1 %result_15, void %.split12

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_71 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_71"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln82 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_244 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln82 = br i1 %icmp_ln82, void %.split12, void %_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="3">
<![CDATA[
.split12:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split12:1 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %base_word_num_bits_buf_0_1, i64 %base_word_num_bits_buf_1_1, i64 %base_word_num_bits_buf_2_1, i64 %base_word_num_bits_buf_3_1, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split12:2 %tmp_22 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 2, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:3 %icmp_ln83 = icmp_eq  i64 %tmp_s, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split12:4 %result_15 = and i1 %icmp_ln83, i1 %result

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.split12:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxeqILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:0 %br_ln425 = br i1 %result, void %memset.loop57.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
memset.loop57.preheader:0 %result_word_num_bits_0_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_0_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="32">
<![CDATA[
memset.loop57.preheader:1 %result_word_num_bits_1_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_1_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
memset.loop57.preheader:2 %result_word_num_bits_2_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_2_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
memset.loop57.preheader:3 %result_word_num_bits_3_load = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_3_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop57.preheader:4 %store_ln82 = store i64 0, i64 %result_word_num_bits_3_load

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop57.preheader:5 %store_ln82 = store i64 0, i64 %result_word_num_bits_2_load

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop57.preheader:6 %store_ln82 = store i64 0, i64 %result_word_num_bits_1_load

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
memset.loop57.preheader:7 %store_ln82 = store i64 1, i64 %result_word_num_bits_0_load

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
memset.loop57.preheader:8 %br_ln82 = br void %memset.loop57

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader:0 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:0 %base_word_num_bits_buf_3_2 = phi i64 %base_word_num_bits_buf_3_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_3_1, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_3_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:1 %base_word_num_bits_buf_2_2 = phi i64 %base_word_num_bits_buf_2_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_2_1, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_2_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:2 %base_word_num_bits_buf_1_2 = phi i64 %base_word_num_bits_buf_1_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_1_1, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_1_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:3 %base_word_num_bits_buf_0_2 = phi i64 %base_word_num_bits_buf_0_ret, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %base_word_num_bits_buf_0_1, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_0_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:4 %exponent_word_num_bits_buf_0 = phi i64 %r_word_num_bits_0_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits_read, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits_buf_0"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:5 %exponent_word_num_bits7_buf_0 = phi i64 %r_word_num_bits_1_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits7_read, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits7_buf_0"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:6 %exponent_word_num_bits8_buf_0 = phi i64 %r_word_num_bits_2_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits8_read, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits8_buf_0"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
memset.loop57:7 %exponent_word_num_bits9_buf_0 = phi i64 %r_word_num_bits_3_load, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit, i64 %exponent_word_num_bits9_read, void %memset.loop57.preheader

]]></Node>
<StgValue><ssdm name="exponent_word_num_bits9_buf_0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop57:8 %result_word_num_bits_0_load_2 = load i64 %result_word_num_bits_0_load

]]></Node>
<StgValue><ssdm name="result_word_num_bits_0_load_2"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop57:9 %result_word_num_bits_1_load_2 = load i64 %result_word_num_bits_1_load

]]></Node>
<StgValue><ssdm name="result_word_num_bits_1_load_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop57:10 %result_word_num_bits_2_load_2 = load i64 %result_word_num_bits_2_load

]]></Node>
<StgValue><ssdm name="result_word_num_bits_2_load_2"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop57:11 %result_word_num_bits_3_load_2 = load i64 %result_word_num_bits_3_load

]]></Node>
<StgValue><ssdm name="result_word_num_bits_3_load_2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
memset.loop57:12 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_74 = phi i3 0, void %memset.loop57, i3 %i_75, void %.split4

]]></Node>
<StgValue><ssdm name="i_74"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_16 = phi i1 1, void %memset.loop57, i1 %result_17, void %.split4

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_75 = add i3 %i_74, i3 1

]]></Node>
<StgValue><ssdm name="i_75"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln82_2 = icmp_eq  i3 %i_74, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_248 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln82 = br i1 %icmp_ln82_2, void %.split4, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="3">
<![CDATA[
.split4:0 %trunc_ln50_28 = trunc i3 %i_74

]]></Node>
<StgValue><ssdm name="trunc_ln50_28"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:1 %tmp_25 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_buf_0, i64 %exponent_word_num_bits7_buf_0, i64 %exponent_word_num_bits8_buf_0, i64 %exponent_word_num_bits9_buf_0, i2 %trunc_ln50_28

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split4:2 %tmp_26 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_28

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:3 %icmp_ln83_2 = icmp_eq  i64 %tmp_25, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="icmp_ln83_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:4 %result_17 = and i1 %icmp_ln83_2, i1 %result_16

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:0 %br_ln428 = br i1 %result_16, void %memset.loop55.preheader, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
memset.loop55.preheader:0 %br_ln29 = br void %memset.loop55

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit:0 %br_ln0 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
memset.loop55:0 %phi_ln29_11 = phi i2 %add_ln29_18, void, i2 0, void %memset.loop55.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_11"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
memset.loop55:1 %add_ln29_18 = add i2 %phi_ln29_11, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_18"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
memset.loop55:2 %switch_ln29 = switch i2 %phi_ln29_11, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch18:0 %store_ln29 = store i64 0, i64 %z_words_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch17:0 %store_ln29 = store i64 0, i64 %z_words_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch16:0 %store_ln29 = store i64 0, i64 %z_words_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch19:0 %store_ln29 = store i64 0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %icmp_ln29_27 = icmp_eq  i2 %phi_ln29_11, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_27"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %empty_249 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln29 = br i1 %icmp_ln29_27, void %memset.loop55, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.preheader:0 %br_ln219 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i:0 %i_78 = phi i3 %i_81, void %.split6196, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_78"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i:1 %i_81 = add i3 %i_78, i3 1

]]></Node>
<StgValue><ssdm name="i_81"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i:2 %icmp_ln219 = icmp_eq  i3 %i_78, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i:3 %empty_250 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.i:4 %br_ln219 = br i1 %icmp_ln219, void %.split6, void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="3">
<![CDATA[
.split6:0 %trunc_ln50_30 = trunc i3 %i_78

]]></Node>
<StgValue><ssdm name="trunc_ln50_30"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split6:1 %tmp_29 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_buf_0, i64 %exponent_word_num_bits7_buf_0, i64 %exponent_word_num_bits8_buf_0, i64 %exponent_word_num_bits9_buf_0, i2 %trunc_ln50_30

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split6:2 %tmp_30 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:3 %z_words_0_4 = and i64 %tmp_30, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="z_words_0_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split6:4 %switch_ln220 = switch i2 %trunc_ln50_30, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln220 = store i64 %z_words_0_4, i64 %z_words_2

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln220 = br void %.split6196

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln220 = store i64 %z_words_0_4, i64 %z_words_1

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln220 = br void %.split6196

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln220 = store i64 %z_words_0_4, i64 %z_words_0

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln220 = br void %.split6196

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln220 = store i64 %z_words_0_4, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_30" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln220 = br void %.split6196

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.split6196:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop:0 %z_words_0_load = load i64 %z_words_0

]]></Node>
<StgValue><ssdm name="z_words_0_load"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop:1 %z_words_1_load = load i64 %z_words_1

]]></Node>
<StgValue><ssdm name="z_words_1_load"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop:2 %z_words_2_load = load i64 %z_words_2

]]></Node>
<StgValue><ssdm name="z_words_2_load"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
memset.loop:3 %z_words_3_load = load i64 %z_words_3

]]></Node>
<StgValue><ssdm name="z_words_3_load"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
memset.loop:4 %br_ln82 = br void

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i_79 = phi i3 0, void %memset.loop, i3 %i_80, void %.split8

]]></Node>
<StgValue><ssdm name="i_79"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %result_18 = phi i1 1, void %memset.loop, i1 %result_19, void %.split8

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %i_80 = add i3 %i_79, i3 1

]]></Node>
<StgValue><ssdm name="i_80"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln82_3 = icmp_eq  i3 %i_79, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82_3"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_251 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln82 = br i1 %icmp_ln82_3, void %.split8, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="3">
<![CDATA[
.split8:0 %trunc_ln50_31 = trunc i3 %i_79

]]></Node>
<StgValue><ssdm name="trunc_ln50_31"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split8:1 %tmp_31 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_0_load, i64 %z_words_1_load, i64 %z_words_2_load, i64 %z_words_3_load, i2 %trunc_ln50_31

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split8:2 %tmp_32 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:3 %icmp_ln83_3 = icmp_eq  i64 %tmp_31, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="icmp_ln83_3"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split8:4 %result_19 = and i1 %icmp_ln83_3, i1 %result_18

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.split8:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit:0 %br_ln430 = br i1 %result_18, void, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
<literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %result_word_num_bits_0_load_1 = load i64 %result_word_num_bits_0

]]></Node>
<StgValue><ssdm name="result_word_num_bits_0_load_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
<literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1 %result_word_num_bits_1_load_1 = load i64 %result_word_num_bits_1

]]></Node>
<StgValue><ssdm name="result_word_num_bits_1_load_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
<literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2 %result_word_num_bits_2_load_1 = load i64 %result_word_num_bits_2

]]></Node>
<StgValue><ssdm name="result_word_num_bits_2_load_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
<literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3 %result_word_num_bits_3_load_1 = load i64 %result_word_num_bits_3

]]></Node>
<StgValue><ssdm name="result_word_num_bits_3_load_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="1"/>
<literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:4 %call_ret4 = call i256 @operator*=<256u, uint<256u>, void>, i64 %result_word_num_bits_0_load_1, i64 %result_word_num_bits_1_load_1, i64 %result_word_num_bits_2_load_1, i64 %result_word_num_bits_3_load_1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
:4 %call_ret4 = call i256 @operator*=<256u, uint<256u>, void>, i64 %result_word_num_bits_0_load_1, i64 %result_word_num_bits_1_load_1, i64 %result_word_num_bits_2_load_1, i64 %result_word_num_bits_3_load_1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="256">
<![CDATA[
:5 %result_word_num_bits_0_ret = extractvalue i256 %call_ret4

]]></Node>
<StgValue><ssdm name="result_word_num_bits_0_ret"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:6 %store_ln431 = store i64 %result_word_num_bits_0_ret, i64 %result_word_num_bits_0

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="256">
<![CDATA[
:7 %result_word_num_bits_1_ret = extractvalue i256 %call_ret4

]]></Node>
<StgValue><ssdm name="result_word_num_bits_1_ret"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln431 = store i64 %result_word_num_bits_1_ret, i64 %result_word_num_bits_1

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="256">
<![CDATA[
:9 %result_word_num_bits_2_ret = extractvalue i256 %call_ret4

]]></Node>
<StgValue><ssdm name="result_word_num_bits_2_ret"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:10 %store_ln431 = store i64 %result_word_num_bits_2_ret, i64 %result_word_num_bits_2

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="256">
<![CDATA[
:11 %result_word_num_bits_3_ret = extractvalue i256 %call_ret4

]]></Node>
<StgValue><ssdm name="result_word_num_bits_3_ret"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:12 %store_ln431 = store i64 %result_word_num_bits_3_ret, i64 %result_word_num_bits_3

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:13 %store_ln431 = store i64 %result_word_num_bits_3_ret, i64 %result_word_num_bits_3_load

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:14 %store_ln431 = store i64 %result_word_num_bits_2_ret, i64 %result_word_num_bits_2_load

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:15 %store_ln431 = store i64 %result_word_num_bits_1_ret, i64 %result_word_num_bits_1_load

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:16 %store_ln431 = store i64 %result_word_num_bits_0_ret, i64 %result_word_num_bits_0_load

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln431 = br void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln431"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:0 %call_ret = call i256 @operator*=<256u, uint<256u>, void>.1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="194" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:0 %call_ret = call i256 @operator*=<256u, uint<256u>, void>.1, i64 %base_word_num_bits_buf_0_2, i64 %base_word_num_bits_buf_1_2, i64 %base_word_num_bits_buf_2_2, i64 %base_word_num_bits_buf_3_2

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:1 %base_word_num_bits_buf_0_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_0_ret"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:2 %base_word_num_bits_buf_1_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_1_ret"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:3 %base_word_num_bits_buf_2_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_2_ret"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:4 %base_word_num_bits_buf_3_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="base_word_num_bits_buf_3_ret"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge:5 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %phi_ln29_12 = phi i2 0, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit._crit_edge, i2 %add_ln29_19, void

]]></Node>
<StgValue><ssdm name="phi_ln29_12"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln29_19 = add i2 %phi_ln29_12, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_19"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2 %switch_ln29 = switch i2 %phi_ln29_12, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch6:0 %store_ln29 = store i64 0, i64 %r_word_num_bits_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch5:0 %store_ln29 = store i64 0, i64 %r_word_num_bits_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch4:0 %store_ln29 = store i64 0, i64 %r_word_num_bits_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch7:0 %store_ln29 = store i64 0, i64 %r_word_num_bits_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln29_12" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %icmp_ln29_28 = icmp_eq  i2 %phi_ln29_12, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_28"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1 %empty_252 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln29 = br i1 %icmp_ln29_28, void, void %.lr.ph.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.i.preheader:0 %br_ln272 = br void %.lr.ph.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:0 %i_82 = phi i3 %i_83, void %.split1040, i3 0, void %.lr.ph.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_82"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:1 %carry_4 = phi i64 %carry_5, void %.split1040, i64 0, void %.lr.ph.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="carry_4"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i.i:2 %i_83 = add i3 %i_82, i3 1

]]></Node>
<StgValue><ssdm name="i_83"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i.i:3 %icmp_ln272 = icmp_eq  i3 %i_82, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i.i.i:4 %empty_253 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i.i:5 %br_ln272 = br i1 %icmp_ln272, void %.split10, void %_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="3">
<![CDATA[
.split10:0 %trunc_ln274 = trunc i3 %i_82

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split10:1 %xor_ln50 = xor i2 %trunc_ln274, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split10:2 %tmp_33 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_buf_0, i64 %exponent_word_num_bits7_buf_0, i64 %exponent_word_num_bits8_buf_0, i64 %exponent_word_num_bits9_buf_0, i2 %xor_ln50

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10:3 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %tmp_33, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split10:4 %tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %carry_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split10:5 %or_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_218, i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split10:6 %switch_ln274 = switch i2 %xor_ln50, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln274"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln274 = br void %.split1040

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_1

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln274 = br void %.split1040

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_0

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln274 = br void %.split1040

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln274 = store i64 %or_ln1, i64 %r_word_num_bits_3

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
<literal name="xor_ln50" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln274 = br void %.split1040

]]></Node>
<StgValue><ssdm name="br_ln274"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split1040:0 %carry_5 = shl i64 %tmp_33, i64 63

]]></Node>
<StgValue><ssdm name="carry_5"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.split1040:1 %br_ln0 = br void %.lr.ph.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit:0 %r_word_num_bits_0_load = load i64 %r_word_num_bits_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_0_load"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit:1 %r_word_num_bits_1_load = load i64 %r_word_num_bits_1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_1_load"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit:2 %r_word_num_bits_2_load = load i64 %r_word_num_bits_2

]]></Node>
<StgValue><ssdm name="r_word_num_bits_2_load"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit:3 %r_word_num_bits_3_load = load i64 %r_word_num_bits_3

]]></Node>
<StgValue><ssdm name="r_word_num_bits_3_load"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrSILj256EivEERNS_4uintIXT_EEES3_RKT0_.exit:4 %br_ln428 = br void %memset.loop57

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:0 %i_72 = phi i3 %i_73, void %.split2, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_72"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:1 %k = phi i1 %k_19, void %.split2, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:2 %i_73 = add i3 %i_72, i3 1

]]></Node>
<StgValue><ssdm name="i_73"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:3 %icmp_ln211 = icmp_eq  i3 %i_72, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:4 %empty_245 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split2, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="3">
<![CDATA[
.split2:0 %trunc_ln50_27 = trunc i3 %i_72

]]></Node>
<StgValue><ssdm name="trunc_ln50_27"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split2:1 %tmp_23 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %exponent_word_num_bits_read, i64 %exponent_word_num_bits7_read, i64 %exponent_word_num_bits8_read, i64 %exponent_word_num_bits9_read, i2 %trunc_ln50_27

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split2:2 %tmp_24 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 256, i64 0, i64 0, i64 0, i2 %trunc_ln50_27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:3 %sub_ln213 = sub i64 %tmp_23, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:4 %k1 = icmp_ult  i64 %tmp_23, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="1">
<![CDATA[
.split2:5 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split2:6 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:7 %k_19 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_19"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.split2:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i:0 %br_ln285 = br i1 %k, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit, void %branch4248.preheader

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="32">
<![CDATA[
branch4248.preheader:0 %agg_result_word_num_bits3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits3_0"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
branch4248.preheader:1 %agg_result_word_num_bits2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits2_0"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
branch4248.preheader:2 %agg_result_word_num_bits_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits_0"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="32">
<![CDATA[
branch4248.preheader:3 %agg_result_word_num_bits16_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits16_0"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch4248.preheader:4 %br_ln0 = br void %branch4248

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4248:0 %write_flag4_0 = phi i1 %write_flag4_1, void %branch4248, i1 0, void %branch4248.preheader

]]></Node>
<StgValue><ssdm name="write_flag4_0"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4248:1 %write_flag8_0 = phi i1 %write_flag8_1, void %branch4248, i1 0, void %branch4248.preheader

]]></Node>
<StgValue><ssdm name="write_flag8_0"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4248:2 %write_flag11_0 = phi i1 %write_flag11_1, void %branch4248, i1 0, void %branch4248.preheader

]]></Node>
<StgValue><ssdm name="write_flag11_0"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4248:3 %write_flag_0 = phi i1 %write_flag_1, void %branch4248, i1 0, void %branch4248.preheader

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch4248:4 %phi_ln29 = phi i2 %add_ln29, void %branch4248, i2 0, void %branch4248.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4248:5 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="64">
<![CDATA[
branch4248:6 %agg_result_word_num_bits3_0_load = load i64 %agg_result_word_num_bits3_0

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits3_0_load"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
branch4248:7 %agg_result_word_num_bits2_0_load = load i64 %agg_result_word_num_bits2_0

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits2_0_load"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64">
<![CDATA[
branch4248:8 %agg_result_word_num_bits_0_load = load i64 %agg_result_word_num_bits_0

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits_0_load"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64">
<![CDATA[
branch4248:9 %agg_result_word_num_bits16_0_load = load i64 %agg_result_word_num_bits16_0

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits16_0_load"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4248:10 %agg_result_word_num_bits3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_word_num_bits3_0_load, i64 %agg_result_word_num_bits3_0_load, i64 %agg_result_word_num_bits3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits3_1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4248:11 %write_flag_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4248:12 %write_flag11_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 1, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="write_flag11_1"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4248:13 %agg_result_word_num_bits2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_word_num_bits2_0_load, i64 %agg_result_word_num_bits2_0_load, i64 0, i64 %agg_result_word_num_bits2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits2_1"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4248:14 %agg_result_word_num_bits_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_word_num_bits_0_load, i64 %agg_result_word_num_bits_0_load, i64 %agg_result_word_num_bits_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits_1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4248:15 %write_flag8_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag8_0, i1 %write_flag8_0, i1 1, i1 %write_flag8_0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="write_flag8_1"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4248:16 %agg_result_word_num_bits16_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_word_num_bits16_0_load, i64 0, i64 %agg_result_word_num_bits16_0_load, i64 %agg_result_word_num_bits16_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits16_1"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4248:17 %write_flag4_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag4_0, i1 1, i1 %write_flag4_0, i1 %write_flag4_0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="write_flag4_1"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4248:18 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch4248:19 %empty_246 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4248:20 %store_ln29 = store i64 %agg_result_word_num_bits16_1, i64 %agg_result_word_num_bits16_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4248:21 %store_ln29 = store i64 %agg_result_word_num_bits_1, i64 %agg_result_word_num_bits_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4248:22 %store_ln29 = store i64 %agg_result_word_num_bits2_1, i64 %agg_result_word_num_bits2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4248:23 %store_ln29 = store i64 %agg_result_word_num_bits3_1, i64 %agg_result_word_num_bits3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4248:24 %br_ln29 = br i1 %icmp_ln29, void %branch4248, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %zext_ln247 = zext i6 %s

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %exponent_word_num_bits_read, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="59" op_0_bw="58">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %zext_ln248 = zext i58 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %sub_i_i = sub i59 4, i59 %zext_ln248

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="59">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %sub_i_i_cast = sext i59 %sub_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_cast"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %empty_247 = xor i6 %s, i6 63

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:6 %zext_ln252 = zext i6 %empty_247

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="58" op_1_bw="58">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:7 %icmp_ln252 = icmp_eq  i58 %trunc_ln, i58 4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:8 %br_ln252 = br i1 %icmp_ln252, void %.lr.ph.i.i.preheader, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:0 %agg_result_word_num_bits3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits3_2"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:1 %write_flag_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag_2"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:2 %write_flag11_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag11_2"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:3 %agg_result_word_num_bits2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits2_2"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:4 %agg_result_word_num_bits_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits_2"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:5 %write_flag8_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag8_2"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:6 %agg_result_word_num_bits16_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits16_2"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:7 %write_flag4_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="write_flag4_2"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:8 %trunc_ln32 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %exponent_word_num_bits_read, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph.i.i.preheader:9 %store_ln29 = store i1 %write_flag4_1, i1 %write_flag4_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:10 %store_ln29 = store i64 %agg_result_word_num_bits16_1, i64 %agg_result_word_num_bits16_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph.i.i.preheader:11 %store_ln29 = store i1 %write_flag8_1, i1 %write_flag8_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:12 %store_ln29 = store i64 %agg_result_word_num_bits_1, i64 %agg_result_word_num_bits_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:13 %store_ln29 = store i64 %agg_result_word_num_bits2_1, i64 %agg_result_word_num_bits2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph.i.i.preheader:14 %store_ln29 = store i1 %write_flag11_1, i1 %write_flag11_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph.i.i.preheader:15 %store_ln29 = store i1 %write_flag_1, i1 %write_flag_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:16 %store_ln29 = store i64 %agg_result_word_num_bits3_1, i64 %agg_result_word_num_bits3_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.preheader:17 %br_ln0 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %i_76 = phi i64 %i_77, void %.split239, i64 0, void %.lr.ph.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_76"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:1 %carry = phi i63 %trunc_ln33, void %.split239, i63 0, void %.lr.ph.i.i.preheader

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i:2 %i_77 = add i64 %i_76, i64 1

]]></Node>
<StgValue><ssdm name="i_77"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:3 %agg_result_word_num_bits3_2_load = load i64 %agg_result_word_num_bits3_2

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits3_2_load"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:4 %write_flag_2_load = load i1 %write_flag_2

]]></Node>
<StgValue><ssdm name="write_flag_2_load"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:5 %write_flag11_2_load = load i1 %write_flag11_2

]]></Node>
<StgValue><ssdm name="write_flag11_2_load"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:6 %agg_result_word_num_bits2_2_load = load i64 %agg_result_word_num_bits2_2

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits2_2_load"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:7 %agg_result_word_num_bits_2_load = load i64 %agg_result_word_num_bits_2

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits_2_load"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:8 %write_flag8_2_load = load i1 %write_flag8_2

]]></Node>
<StgValue><ssdm name="write_flag8_2_load"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:9 %agg_result_word_num_bits16_2_load = load i64 %agg_result_word_num_bits16_2

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits16_2_load"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:10 %write_flag4_2_load = load i1 %write_flag4_2

]]></Node>
<StgValue><ssdm name="write_flag4_2_load"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i:12 %icmp_ln252_3 = icmp_eq  i64 %i_76, i64 %sub_i_i_cast

]]></Node>
<StgValue><ssdm name="icmp_ln252_3"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:13 %br_ln252 = br i1 %icmp_ln252_3, void %.split, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="64">
<![CDATA[
.split:0 %trunc_ln50_29 = trunc i64 %i_76

]]></Node>
<StgValue><ssdm name="trunc_ln50_29"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:1 %tmp_27 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_29

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:2 %shl_ln254 = shl i64 %tmp_27, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="shl_ln254"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="63" op_0_bw="64">
<![CDATA[
.split:3 %trunc_ln254 = trunc i64 %shl_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split:4 %or_ln254 = or i63 %trunc_ln254, i63 %carry

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split:5 %tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split:6 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_217, i63 %or_ln254

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:7 %add_ln48 = add i2 %trunc_ln50_29, i2 %trunc_ln32

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:8 %switch_ln254 = switch i2 %add_ln48, void %branch3243, i2 0, void %.split..split239_crit_edge, i2 1, void %branch1241, i2 2, void %branch2242

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2242:0 %store_ln254 = store i1 1, i1 %write_flag8_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2242:1 %store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits2_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch2242:2 %br_ln254 = br void %.split239

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1241:0 %store_ln254 = store i1 1, i1 %write_flag4_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1241:1 %store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits16_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch1241:2 %br_ln254 = br void %.split239

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split239_crit_edge:0 %store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split239_crit_edge:1 %store_ln254 = store i1 1, i1 %write_flag_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
.split..split239_crit_edge:2 %br_ln254 = br void %.split239

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3243:0 %store_ln254 = store i1 1, i1 %write_flag11_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3243:1 %store_ln254 = store i64 %or_ln, i64 %agg_result_word_num_bits3_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch3243:2 %br_ln254 = br void %.split239

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split239:0 %lshr_ln255 = lshr i64 %tmp_27, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="lshr_ln255"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split239:1 %trunc_ln33 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
.split239:2 %br_ln0 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26:0 %br_ln0 = br void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="355" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:0 %write_flag4_4 = phi i1 %write_flag4_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag4_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="write_flag4_4"/></StgValue>
</operation>

<operation id="356" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:1 %agg_result_word_num_bits16_4 = phi i64 %agg_result_word_num_bits16_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_1_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits16_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits16_4"/></StgValue>
</operation>

<operation id="357" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:2 %write_flag8_4 = phi i1 %write_flag8_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag8_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="write_flag8_4"/></StgValue>
</operation>

<operation id="358" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:3 %agg_result_word_num_bits_4 = phi i64 %agg_result_word_num_bits_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_0_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits_4"/></StgValue>
</operation>

<operation id="359" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:4 %agg_result_word_num_bits2_4 = phi i64 %agg_result_word_num_bits2_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_2_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits2_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits2_4"/></StgValue>
</operation>

<operation id="360" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:5 %write_flag11_4 = phi i1 %write_flag11_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag11_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="write_flag11_4"/></StgValue>
</operation>

<operation id="361" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:6 %write_flag_4 = phi i1 %write_flag_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i1 1, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i1 1, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i1 %write_flag_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="write_flag_4"/></StgValue>
</operation>

<operation id="362" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:7 %agg_result_word_num_bits3_4 = phi i64 %agg_result_word_num_bits3_1, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %_ZN4intxltILj256EEEbRKNS_4uintIXT_EEES4_.exit.i, i64 %result_word_num_bits_3_load_2, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit, i64 %agg_result_word_num_bits3_2_load, void %_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit.loopexit26

]]></Node>
<StgValue><ssdm name="agg_result_word_num_bits3_4"/></StgValue>
</operation>

<operation id="363" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:8 %select_ln436 = select i1 %write_flag_4, i64 %agg_result_word_num_bits_4, i64 %p_read13

]]></Node>
<StgValue><ssdm name="select_ln436"/></StgValue>
</operation>

<operation id="364" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:9 %select_ln436_1 = select i1 %write_flag4_4, i64 %agg_result_word_num_bits16_4, i64 %p_read114

]]></Node>
<StgValue><ssdm name="select_ln436_1"/></StgValue>
</operation>

<operation id="365" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:10 %select_ln436_2 = select i1 %write_flag8_4, i64 %agg_result_word_num_bits2_4, i64 %p_read215

]]></Node>
<StgValue><ssdm name="select_ln436_2"/></StgValue>
</operation>

<operation id="366" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:11 %select_ln436_3 = select i1 %write_flag11_4, i64 %agg_result_word_num_bits3_4, i64 %p_read316

]]></Node>
<StgValue><ssdm name="select_ln436_3"/></StgValue>
</operation>

<operation id="367" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:12 %mrv = insertvalue i256 <undef>, i64 %select_ln436

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="368" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:13 %mrv_1 = insertvalue i256 %mrv, i64 %select_ln436_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:14 %mrv_2 = insertvalue i256 %mrv_1, i64 %select_ln436_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:15 %mrv_3 = insertvalue i256 %mrv_2, i64 %select_ln436_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="256">
<![CDATA[
_ZN4intxlsILj256ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit:16 %ret_ln436 = ret i256 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln436"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="408" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="409" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="410" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="411" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="412" name="base_word_num_bits" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="base_word_num_bits"/></StgValue>
</port>
<port id="413" name="base_word_num_bits4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="base_word_num_bits4"/></StgValue>
</port>
<port id="414" name="base_word_num_bits5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="base_word_num_bits5"/></StgValue>
</port>
<port id="415" name="base_word_num_bits6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="base_word_num_bits6"/></StgValue>
</port>
<port id="416" name="exponent_word_num_bits" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="exponent_word_num_bits"/></StgValue>
</port>
<port id="417" name="exponent_word_num_bits7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="exponent_word_num_bits7"/></StgValue>
</port>
<port id="418" name="exponent_word_num_bits8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="exponent_word_num_bits8"/></StgValue>
</port>
<port id="419" name="exponent_word_num_bits9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="exponent_word_num_bits9"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="421" from="StgValue_420" to="base_word_num_bits_buf_0_0" fromId="420" toId="18">
</dataflow>
<dataflow id="422" from="StgValue_420" to="base_word_num_bits_buf_1_0" fromId="420" toId="19">
</dataflow>
<dataflow id="423" from="StgValue_420" to="base_word_num_bits_buf_2_0" fromId="420" toId="20">
</dataflow>
<dataflow id="424" from="StgValue_420" to="base_word_num_bits_buf_3_0" fromId="420" toId="21">
</dataflow>
<dataflow id="426" from="_ssdm_op_Read.ap_auto.i64" to="exponent_word_num_bits9_read" fromId="425" toId="22">
</dataflow>
<dataflow id="427" from="exponent_word_num_bits9" to="exponent_word_num_bits9_read" fromId="419" toId="22">
</dataflow>
<dataflow id="428" from="_ssdm_op_Read.ap_auto.i64" to="exponent_word_num_bits8_read" fromId="425" toId="23">
</dataflow>
<dataflow id="429" from="exponent_word_num_bits8" to="exponent_word_num_bits8_read" fromId="418" toId="23">
</dataflow>
<dataflow id="430" from="_ssdm_op_Read.ap_auto.i64" to="exponent_word_num_bits7_read" fromId="425" toId="24">
</dataflow>
<dataflow id="431" from="exponent_word_num_bits7" to="exponent_word_num_bits7_read" fromId="417" toId="24">
</dataflow>
<dataflow id="432" from="_ssdm_op_Read.ap_auto.i64" to="exponent_word_num_bits_read" fromId="425" toId="25">
</dataflow>
<dataflow id="433" from="exponent_word_num_bits" to="exponent_word_num_bits_read" fromId="416" toId="25">
</dataflow>
<dataflow id="434" from="_ssdm_op_Read.ap_auto.i64" to="base_word_num_bits6_read" fromId="425" toId="26">
</dataflow>
<dataflow id="435" from="base_word_num_bits6" to="base_word_num_bits6_read" fromId="415" toId="26">
</dataflow>
<dataflow id="436" from="_ssdm_op_Read.ap_auto.i64" to="base_word_num_bits5_read" fromId="425" toId="27">
</dataflow>
<dataflow id="437" from="base_word_num_bits5" to="base_word_num_bits5_read" fromId="414" toId="27">
</dataflow>
<dataflow id="438" from="_ssdm_op_Read.ap_auto.i64" to="base_word_num_bits4_read" fromId="425" toId="28">
</dataflow>
<dataflow id="439" from="base_word_num_bits4" to="base_word_num_bits4_read" fromId="413" toId="28">
</dataflow>
<dataflow id="440" from="_ssdm_op_Read.ap_auto.i64" to="base_word_num_bits_read" fromId="425" toId="29">
</dataflow>
<dataflow id="441" from="base_word_num_bits" to="base_word_num_bits_read" fromId="412" toId="29">
</dataflow>
<dataflow id="442" from="_ssdm_op_Read.ap_auto.i64" to="p_read316" fromId="425" toId="30">
</dataflow>
<dataflow id="443" from="p_read3" to="p_read316" fromId="411" toId="30">
</dataflow>
<dataflow id="444" from="_ssdm_op_Read.ap_auto.i64" to="p_read215" fromId="425" toId="31">
</dataflow>
<dataflow id="445" from="p_read2" to="p_read215" fromId="410" toId="31">
</dataflow>
<dataflow id="446" from="_ssdm_op_Read.ap_auto.i64" to="p_read114" fromId="425" toId="32">
</dataflow>
<dataflow id="447" from="p_read1" to="p_read114" fromId="409" toId="32">
</dataflow>
<dataflow id="448" from="_ssdm_op_Read.ap_auto.i64" to="p_read13" fromId="425" toId="33">
</dataflow>
<dataflow id="449" from="p_read" to="p_read13" fromId="408" toId="33">
</dataflow>
<dataflow id="450" from="exponent_word_num_bits_read" to="s" fromId="25" toId="34">
</dataflow>
<dataflow id="452" from="StgValue_451" to="invdar_t" fromId="451" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln0" to="invdar_t" fromId="35" toId="36">
</dataflow>
<dataflow id="454" from="indvarinc" to="invdar_t" fromId="37" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln0" to="invdar_t" fromId="53" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="456" from="invdar_t" to="indvarinc" fromId="36" toId="37">
</dataflow>
<dataflow id="458" from="StgValue_457" to="indvarinc" fromId="457" toId="37">
</dataflow>
<dataflow id="459" from="base_word_num_bits_buf_0_0" to="base_word_num_bits_buf_0_0_load" fromId="18" toId="38">
</dataflow>
<dataflow id="460" from="base_word_num_bits_buf_1_0" to="base_word_num_bits_buf_1_0_load" fromId="19" toId="39">
</dataflow>
<dataflow id="461" from="base_word_num_bits_buf_2_0" to="base_word_num_bits_buf_2_0_load" fromId="20" toId="40">
</dataflow>
<dataflow id="462" from="base_word_num_bits_buf_3_0" to="base_word_num_bits_buf_3_0_load" fromId="21" toId="41">
</dataflow>
<dataflow id="464" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp" fromId="463" toId="42">
</dataflow>
<dataflow id="465" from="base_word_num_bits_read" to="tmp" fromId="29" toId="42">
</dataflow>
<dataflow id="466" from="base_word_num_bits4_read" to="tmp" fromId="28" toId="42">
</dataflow>
<dataflow id="467" from="base_word_num_bits5_read" to="tmp" fromId="27" toId="42">
</dataflow>
<dataflow id="468" from="base_word_num_bits6_read" to="tmp" fromId="26" toId="42">
</dataflow>
<dataflow id="469" from="invdar_t" to="tmp" fromId="36" toId="42">
</dataflow>
<dataflow id="470" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="base_word_num_bits_buf_0_1" fromId="463" toId="43">
</dataflow>
<dataflow id="471" from="tmp" to="base_word_num_bits_buf_0_1" fromId="42" toId="43">
</dataflow>
<dataflow id="472" from="base_word_num_bits_buf_0_0_load" to="base_word_num_bits_buf_0_1" fromId="38" toId="43">
</dataflow>
<dataflow id="473" from="base_word_num_bits_buf_0_0_load" to="base_word_num_bits_buf_0_1" fromId="38" toId="43">
</dataflow>
<dataflow id="474" from="base_word_num_bits_buf_0_0_load" to="base_word_num_bits_buf_0_1" fromId="38" toId="43">
</dataflow>
<dataflow id="475" from="invdar_t" to="base_word_num_bits_buf_0_1" fromId="36" toId="43">
</dataflow>
<dataflow id="476" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="base_word_num_bits_buf_1_1" fromId="463" toId="44">
</dataflow>
<dataflow id="477" from="base_word_num_bits_buf_1_0_load" to="base_word_num_bits_buf_1_1" fromId="39" toId="44">
</dataflow>
<dataflow id="478" from="tmp" to="base_word_num_bits_buf_1_1" fromId="42" toId="44">
</dataflow>
<dataflow id="479" from="base_word_num_bits_buf_1_0_load" to="base_word_num_bits_buf_1_1" fromId="39" toId="44">
</dataflow>
<dataflow id="480" from="base_word_num_bits_buf_1_0_load" to="base_word_num_bits_buf_1_1" fromId="39" toId="44">
</dataflow>
<dataflow id="481" from="invdar_t" to="base_word_num_bits_buf_1_1" fromId="36" toId="44">
</dataflow>
<dataflow id="482" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="base_word_num_bits_buf_2_1" fromId="463" toId="45">
</dataflow>
<dataflow id="483" from="base_word_num_bits_buf_2_0_load" to="base_word_num_bits_buf_2_1" fromId="40" toId="45">
</dataflow>
<dataflow id="484" from="base_word_num_bits_buf_2_0_load" to="base_word_num_bits_buf_2_1" fromId="40" toId="45">
</dataflow>
<dataflow id="485" from="tmp" to="base_word_num_bits_buf_2_1" fromId="42" toId="45">
</dataflow>
<dataflow id="486" from="base_word_num_bits_buf_2_0_load" to="base_word_num_bits_buf_2_1" fromId="40" toId="45">
</dataflow>
<dataflow id="487" from="invdar_t" to="base_word_num_bits_buf_2_1" fromId="36" toId="45">
</dataflow>
<dataflow id="488" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="base_word_num_bits_buf_3_1" fromId="463" toId="46">
</dataflow>
<dataflow id="489" from="base_word_num_bits_buf_3_0_load" to="base_word_num_bits_buf_3_1" fromId="41" toId="46">
</dataflow>
<dataflow id="490" from="base_word_num_bits_buf_3_0_load" to="base_word_num_bits_buf_3_1" fromId="41" toId="46">
</dataflow>
<dataflow id="491" from="base_word_num_bits_buf_3_0_load" to="base_word_num_bits_buf_3_1" fromId="41" toId="46">
</dataflow>
<dataflow id="492" from="tmp" to="base_word_num_bits_buf_3_1" fromId="42" toId="46">
</dataflow>
<dataflow id="493" from="invdar_t" to="base_word_num_bits_buf_3_1" fromId="36" toId="46">
</dataflow>
<dataflow id="494" from="invdar_t" to="empty" fromId="36" toId="47">
</dataflow>
<dataflow id="496" from="StgValue_495" to="empty" fromId="495" toId="47">
</dataflow>
<dataflow id="498" from="_ssdm_op_SpecLoopTripCount" to="empty_243" fromId="497" toId="48">
</dataflow>
<dataflow id="500" from="StgValue_499" to="empty_243" fromId="499" toId="48">
</dataflow>
<dataflow id="501" from="StgValue_499" to="empty_243" fromId="499" toId="48">
</dataflow>
<dataflow id="502" from="StgValue_499" to="empty_243" fromId="499" toId="48">
</dataflow>
<dataflow id="503" from="base_word_num_bits_buf_3_1" to="store_ln0" fromId="46" toId="49">
</dataflow>
<dataflow id="504" from="base_word_num_bits_buf_3_0" to="store_ln0" fromId="21" toId="49">
</dataflow>
<dataflow id="505" from="base_word_num_bits_buf_2_1" to="store_ln0" fromId="45" toId="50">
</dataflow>
<dataflow id="506" from="base_word_num_bits_buf_2_0" to="store_ln0" fromId="20" toId="50">
</dataflow>
<dataflow id="507" from="base_word_num_bits_buf_1_1" to="store_ln0" fromId="44" toId="51">
</dataflow>
<dataflow id="508" from="base_word_num_bits_buf_1_0" to="store_ln0" fromId="19" toId="51">
</dataflow>
<dataflow id="509" from="base_word_num_bits_buf_0_1" to="store_ln0" fromId="43" toId="52">
</dataflow>
<dataflow id="510" from="base_word_num_bits_buf_0_0" to="store_ln0" fromId="18" toId="52">
</dataflow>
<dataflow id="511" from="empty" to="br_ln0" fromId="47" toId="53">
</dataflow>
<dataflow id="513" from="StgValue_512" to="r_word_num_bits_0" fromId="512" toId="54">
</dataflow>
<dataflow id="514" from="StgValue_512" to="r_word_num_bits_1" fromId="512" toId="55">
</dataflow>
<dataflow id="515" from="StgValue_512" to="r_word_num_bits_2" fromId="512" toId="56">
</dataflow>
<dataflow id="516" from="StgValue_512" to="r_word_num_bits_3" fromId="512" toId="57">
</dataflow>
<dataflow id="517" from="StgValue_512" to="result_word_num_bits_0" fromId="512" toId="58">
</dataflow>
<dataflow id="518" from="StgValue_512" to="result_word_num_bits_1" fromId="512" toId="59">
</dataflow>
<dataflow id="519" from="StgValue_512" to="result_word_num_bits_2" fromId="512" toId="60">
</dataflow>
<dataflow id="520" from="StgValue_512" to="result_word_num_bits_3" fromId="512" toId="61">
</dataflow>
<dataflow id="521" from="StgValue_512" to="z_words_0" fromId="512" toId="62">
</dataflow>
<dataflow id="522" from="StgValue_512" to="z_words_1" fromId="512" toId="63">
</dataflow>
<dataflow id="523" from="StgValue_512" to="z_words_2" fromId="512" toId="64">
</dataflow>
<dataflow id="524" from="StgValue_512" to="z_words_3" fromId="512" toId="65">
</dataflow>
<dataflow id="526" from="StgValue_525" to="store_ln0" fromId="525" toId="66">
</dataflow>
<dataflow id="527" from="result_word_num_bits_1" to="store_ln0" fromId="59" toId="66">
</dataflow>
<dataflow id="528" from="StgValue_525" to="store_ln0" fromId="525" toId="67">
</dataflow>
<dataflow id="529" from="result_word_num_bits_2" to="store_ln0" fromId="60" toId="67">
</dataflow>
<dataflow id="530" from="StgValue_525" to="store_ln0" fromId="525" toId="68">
</dataflow>
<dataflow id="531" from="result_word_num_bits_3" to="store_ln0" fromId="61" toId="68">
</dataflow>
<dataflow id="532" from="StgValue_512" to="store_ln45" fromId="512" toId="69">
</dataflow>
<dataflow id="533" from="result_word_num_bits_0" to="store_ln45" fromId="58" toId="69">
</dataflow>
<dataflow id="535" from="StgValue_534" to="i" fromId="534" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="536" from="br_ln82" to="i" fromId="70" toId="71">
</dataflow>
<dataflow id="537" from="i_71" to="i" fromId="73" toId="71">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="538" from="br_ln0" to="i" fromId="82" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="540" from="StgValue_539" to="result" fromId="539" toId="72">
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="541" from="br_ln82" to="result" fromId="70" toId="72">
</dataflow>
<dataflow id="542" from="result_15" to="result" fromId="81" toId="72">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="543" from="br_ln0" to="result" fromId="82" toId="72">
<BackEdge/>
</dataflow>
<dataflow id="544" from="i" to="i_71" fromId="71" toId="73">
</dataflow>
<dataflow id="546" from="StgValue_545" to="i_71" fromId="545" toId="73">
</dataflow>
<dataflow id="547" from="i" to="icmp_ln82" fromId="71" toId="74">
</dataflow>
<dataflow id="549" from="StgValue_548" to="icmp_ln82" fromId="548" toId="74">
</dataflow>
<dataflow id="550" from="_ssdm_op_SpecLoopTripCount" to="empty_244" fromId="497" toId="75">
</dataflow>
<dataflow id="551" from="StgValue_499" to="empty_244" fromId="499" toId="75">
</dataflow>
<dataflow id="552" from="StgValue_499" to="empty_244" fromId="499" toId="75">
</dataflow>
<dataflow id="553" from="StgValue_499" to="empty_244" fromId="499" toId="75">
</dataflow>
<dataflow id="554" from="icmp_ln82" to="br_ln82" fromId="74" toId="76">
</dataflow>
<dataflow id="555" from="i" to="trunc_ln50" fromId="71" toId="77">
</dataflow>
<dataflow id="556" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_s" fromId="463" toId="78">
</dataflow>
<dataflow id="557" from="base_word_num_bits_buf_0_1" to="tmp_s" fromId="43" toId="78">
</dataflow>
<dataflow id="558" from="base_word_num_bits_buf_1_1" to="tmp_s" fromId="44" toId="78">
</dataflow>
<dataflow id="559" from="base_word_num_bits_buf_2_1" to="tmp_s" fromId="45" toId="78">
</dataflow>
<dataflow id="560" from="base_word_num_bits_buf_3_1" to="tmp_s" fromId="46" toId="78">
</dataflow>
<dataflow id="561" from="trunc_ln50" to="tmp_s" fromId="77" toId="78">
</dataflow>
<dataflow id="562" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_22" fromId="463" toId="79">
</dataflow>
<dataflow id="564" from="StgValue_563" to="tmp_22" fromId="563" toId="79">
</dataflow>
<dataflow id="565" from="StgValue_525" to="tmp_22" fromId="525" toId="79">
</dataflow>
<dataflow id="566" from="StgValue_525" to="tmp_22" fromId="525" toId="79">
</dataflow>
<dataflow id="567" from="StgValue_525" to="tmp_22" fromId="525" toId="79">
</dataflow>
<dataflow id="568" from="trunc_ln50" to="tmp_22" fromId="77" toId="79">
</dataflow>
<dataflow id="569" from="tmp_s" to="icmp_ln83" fromId="78" toId="80">
</dataflow>
<dataflow id="570" from="tmp_22" to="icmp_ln83" fromId="79" toId="80">
</dataflow>
<dataflow id="571" from="icmp_ln83" to="result_15" fromId="80" toId="81">
</dataflow>
<dataflow id="572" from="result" to="result_15" fromId="72" toId="81">
</dataflow>
<dataflow id="573" from="result" to="br_ln425" fromId="72" toId="83">
</dataflow>
<dataflow id="574" from="StgValue_420" to="result_word_num_bits_0_load" fromId="420" toId="84">
</dataflow>
<dataflow id="575" from="StgValue_420" to="result_word_num_bits_1_load" fromId="420" toId="85">
</dataflow>
<dataflow id="576" from="StgValue_420" to="result_word_num_bits_2_load" fromId="420" toId="86">
</dataflow>
<dataflow id="577" from="StgValue_420" to="result_word_num_bits_3_load" fromId="420" toId="87">
</dataflow>
<dataflow id="578" from="StgValue_525" to="store_ln82" fromId="525" toId="88">
</dataflow>
<dataflow id="579" from="result_word_num_bits_3_load" to="store_ln82" fromId="87" toId="88">
</dataflow>
<dataflow id="580" from="StgValue_525" to="store_ln82" fromId="525" toId="89">
</dataflow>
<dataflow id="581" from="result_word_num_bits_2_load" to="store_ln82" fromId="86" toId="89">
</dataflow>
<dataflow id="582" from="StgValue_525" to="store_ln82" fromId="525" toId="90">
</dataflow>
<dataflow id="583" from="result_word_num_bits_1_load" to="store_ln82" fromId="85" toId="90">
</dataflow>
<dataflow id="584" from="StgValue_512" to="store_ln82" fromId="512" toId="91">
</dataflow>
<dataflow id="585" from="result_word_num_bits_0_load" to="store_ln82" fromId="84" toId="91">
</dataflow>
<dataflow id="586" from="base_word_num_bits_buf_3_ret" to="base_word_num_bits_buf_3_2" fromId="198" toId="94">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="587" from="br_ln428" to="base_word_num_bits_buf_3_2" fromId="242" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="588" from="base_word_num_bits_buf_3_1" to="base_word_num_bits_buf_3_2" fromId="46" toId="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="589" from="br_ln82" to="base_word_num_bits_buf_3_2" fromId="92" toId="94">
</dataflow>
<dataflow id="590" from="base_word_num_bits_buf_2_ret" to="base_word_num_bits_buf_2_2" fromId="197" toId="95">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="591" from="br_ln428" to="base_word_num_bits_buf_2_2" fromId="242" toId="95">
<BackEdge/>
</dataflow>
<dataflow id="592" from="base_word_num_bits_buf_2_1" to="base_word_num_bits_buf_2_2" fromId="45" toId="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="593" from="br_ln82" to="base_word_num_bits_buf_2_2" fromId="92" toId="95">
</dataflow>
<dataflow id="594" from="base_word_num_bits_buf_1_ret" to="base_word_num_bits_buf_1_2" fromId="196" toId="96">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="595" from="br_ln428" to="base_word_num_bits_buf_1_2" fromId="242" toId="96">
<BackEdge/>
</dataflow>
<dataflow id="596" from="base_word_num_bits_buf_1_1" to="base_word_num_bits_buf_1_2" fromId="44" toId="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="597" from="br_ln82" to="base_word_num_bits_buf_1_2" fromId="92" toId="96">
</dataflow>
<dataflow id="598" from="base_word_num_bits_buf_0_ret" to="base_word_num_bits_buf_0_2" fromId="195" toId="97">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="599" from="br_ln428" to="base_word_num_bits_buf_0_2" fromId="242" toId="97">
<BackEdge/>
</dataflow>
<dataflow id="600" from="base_word_num_bits_buf_0_1" to="base_word_num_bits_buf_0_2" fromId="43" toId="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="601" from="br_ln82" to="base_word_num_bits_buf_0_2" fromId="92" toId="97">
</dataflow>
<dataflow id="602" from="r_word_num_bits_0_load" to="exponent_word_num_bits_buf_0" fromId="238" toId="98">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="603" from="br_ln428" to="exponent_word_num_bits_buf_0" fromId="242" toId="98">
<BackEdge/>
</dataflow>
<dataflow id="604" from="exponent_word_num_bits_read" to="exponent_word_num_bits_buf_0" fromId="25" toId="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="605" from="br_ln82" to="exponent_word_num_bits_buf_0" fromId="92" toId="98">
</dataflow>
<dataflow id="606" from="r_word_num_bits_1_load" to="exponent_word_num_bits7_buf_0" fromId="239" toId="99">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="607" from="br_ln428" to="exponent_word_num_bits7_buf_0" fromId="242" toId="99">
<BackEdge/>
</dataflow>
<dataflow id="608" from="exponent_word_num_bits7_read" to="exponent_word_num_bits7_buf_0" fromId="24" toId="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="609" from="br_ln82" to="exponent_word_num_bits7_buf_0" fromId="92" toId="99">
</dataflow>
<dataflow id="610" from="r_word_num_bits_2_load" to="exponent_word_num_bits8_buf_0" fromId="240" toId="100">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="611" from="br_ln428" to="exponent_word_num_bits8_buf_0" fromId="242" toId="100">
<BackEdge/>
</dataflow>
<dataflow id="612" from="exponent_word_num_bits8_read" to="exponent_word_num_bits8_buf_0" fromId="23" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="613" from="br_ln82" to="exponent_word_num_bits8_buf_0" fromId="92" toId="100">
</dataflow>
<dataflow id="614" from="r_word_num_bits_3_load" to="exponent_word_num_bits9_buf_0" fromId="241" toId="101">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="615" from="br_ln428" to="exponent_word_num_bits9_buf_0" fromId="242" toId="101">
<BackEdge/>
</dataflow>
<dataflow id="616" from="exponent_word_num_bits9_read" to="exponent_word_num_bits9_buf_0" fromId="22" toId="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="617" from="br_ln82" to="exponent_word_num_bits9_buf_0" fromId="92" toId="101">
</dataflow>
<dataflow id="618" from="result_word_num_bits_0_load" to="result_word_num_bits_0_load_2" fromId="84" toId="102">
</dataflow>
<dataflow id="619" from="result_word_num_bits_1_load" to="result_word_num_bits_1_load_2" fromId="85" toId="103">
</dataflow>
<dataflow id="620" from="result_word_num_bits_2_load" to="result_word_num_bits_2_load_2" fromId="86" toId="104">
</dataflow>
<dataflow id="621" from="result_word_num_bits_3_load" to="result_word_num_bits_3_load_2" fromId="87" toId="105">
</dataflow>
<dataflow id="622" from="StgValue_534" to="i_74" fromId="534" toId="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="623" from="br_ln82" to="i_74" fromId="106" toId="107">
</dataflow>
<dataflow id="624" from="i_75" to="i_74" fromId="109" toId="107">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="625" from="br_ln0" to="i_74" fromId="118" toId="107">
<BackEdge/>
</dataflow>
<dataflow id="626" from="StgValue_539" to="result_16" fromId="539" toId="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="627" from="br_ln82" to="result_16" fromId="106" toId="108">
</dataflow>
<dataflow id="628" from="result_17" to="result_16" fromId="117" toId="108">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="629" from="br_ln0" to="result_16" fromId="118" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="630" from="i_74" to="i_75" fromId="107" toId="109">
</dataflow>
<dataflow id="631" from="StgValue_545" to="i_75" fromId="545" toId="109">
</dataflow>
<dataflow id="632" from="i_74" to="icmp_ln82_2" fromId="107" toId="110">
</dataflow>
<dataflow id="633" from="StgValue_548" to="icmp_ln82_2" fromId="548" toId="110">
</dataflow>
<dataflow id="634" from="_ssdm_op_SpecLoopTripCount" to="empty_248" fromId="497" toId="111">
</dataflow>
<dataflow id="635" from="StgValue_499" to="empty_248" fromId="499" toId="111">
</dataflow>
<dataflow id="636" from="StgValue_499" to="empty_248" fromId="499" toId="111">
</dataflow>
<dataflow id="637" from="StgValue_499" to="empty_248" fromId="499" toId="111">
</dataflow>
<dataflow id="638" from="icmp_ln82_2" to="br_ln82" fromId="110" toId="112">
</dataflow>
<dataflow id="639" from="i_74" to="trunc_ln50_28" fromId="107" toId="113">
</dataflow>
<dataflow id="640" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_25" fromId="463" toId="114">
</dataflow>
<dataflow id="641" from="exponent_word_num_bits_buf_0" to="tmp_25" fromId="98" toId="114">
</dataflow>
<dataflow id="642" from="exponent_word_num_bits7_buf_0" to="tmp_25" fromId="99" toId="114">
</dataflow>
<dataflow id="643" from="exponent_word_num_bits8_buf_0" to="tmp_25" fromId="100" toId="114">
</dataflow>
<dataflow id="644" from="exponent_word_num_bits9_buf_0" to="tmp_25" fromId="101" toId="114">
</dataflow>
<dataflow id="645" from="trunc_ln50_28" to="tmp_25" fromId="113" toId="114">
</dataflow>
<dataflow id="646" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_26" fromId="463" toId="115">
</dataflow>
<dataflow id="647" from="StgValue_525" to="tmp_26" fromId="525" toId="115">
</dataflow>
<dataflow id="648" from="StgValue_525" to="tmp_26" fromId="525" toId="115">
</dataflow>
<dataflow id="649" from="StgValue_525" to="tmp_26" fromId="525" toId="115">
</dataflow>
<dataflow id="650" from="StgValue_525" to="tmp_26" fromId="525" toId="115">
</dataflow>
<dataflow id="651" from="trunc_ln50_28" to="tmp_26" fromId="113" toId="115">
</dataflow>
<dataflow id="652" from="tmp_25" to="icmp_ln83_2" fromId="114" toId="116">
</dataflow>
<dataflow id="653" from="tmp_26" to="icmp_ln83_2" fromId="115" toId="116">
</dataflow>
<dataflow id="654" from="icmp_ln83_2" to="result_17" fromId="116" toId="117">
</dataflow>
<dataflow id="655" from="result_16" to="result_17" fromId="108" toId="117">
</dataflow>
<dataflow id="656" from="result_16" to="br_ln428" fromId="108" toId="119">
</dataflow>
<dataflow id="657" from="add_ln29_18" to="phi_ln29_11" fromId="123" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_27" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="658" from="br_ln29" to="phi_ln29_11" fromId="135" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="659" from="StgValue_451" to="phi_ln29_11" fromId="451" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="660" from="br_ln29" to="phi_ln29_11" fromId="120" toId="122">
</dataflow>
<dataflow id="661" from="phi_ln29_11" to="add_ln29_18" fromId="122" toId="123">
</dataflow>
<dataflow id="662" from="StgValue_457" to="add_ln29_18" fromId="457" toId="123">
</dataflow>
<dataflow id="663" from="phi_ln29_11" to="switch_ln29" fromId="122" toId="124">
</dataflow>
<dataflow id="664" from="StgValue_451" to="switch_ln29" fromId="451" toId="124">
</dataflow>
<dataflow id="665" from="StgValue_457" to="switch_ln29" fromId="457" toId="124">
</dataflow>
<dataflow id="667" from="StgValue_666" to="switch_ln29" fromId="666" toId="124">
</dataflow>
<dataflow id="668" from="StgValue_525" to="store_ln29" fromId="525" toId="125">
</dataflow>
<dataflow id="669" from="z_words_2" to="store_ln29" fromId="64" toId="125">
</dataflow>
<dataflow id="670" from="StgValue_525" to="store_ln29" fromId="525" toId="127">
</dataflow>
<dataflow id="671" from="z_words_1" to="store_ln29" fromId="63" toId="127">
</dataflow>
<dataflow id="672" from="StgValue_525" to="store_ln29" fromId="525" toId="129">
</dataflow>
<dataflow id="673" from="z_words_0" to="store_ln29" fromId="62" toId="129">
</dataflow>
<dataflow id="674" from="StgValue_525" to="store_ln29" fromId="525" toId="131">
</dataflow>
<dataflow id="675" from="z_words_3" to="store_ln29" fromId="65" toId="131">
</dataflow>
<dataflow id="676" from="phi_ln29_11" to="icmp_ln29_27" fromId="122" toId="133">
</dataflow>
<dataflow id="677" from="StgValue_495" to="icmp_ln29_27" fromId="495" toId="133">
</dataflow>
<dataflow id="678" from="_ssdm_op_SpecLoopTripCount" to="empty_249" fromId="497" toId="134">
</dataflow>
<dataflow id="679" from="StgValue_499" to="empty_249" fromId="499" toId="134">
</dataflow>
<dataflow id="680" from="StgValue_499" to="empty_249" fromId="499" toId="134">
</dataflow>
<dataflow id="681" from="StgValue_499" to="empty_249" fromId="499" toId="134">
</dataflow>
<dataflow id="682" from="icmp_ln29_27" to="br_ln29" fromId="133" toId="135">
</dataflow>
<dataflow id="683" from="i_81" to="i_78" fromId="138" toId="137">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="684" from="br_ln0" to="i_78" fromId="155" toId="137">
<BackEdge/>
</dataflow>
<dataflow id="685" from="StgValue_534" to="i_78" fromId="534" toId="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="686" from="br_ln219" to="i_78" fromId="136" toId="137">
</dataflow>
<dataflow id="687" from="i_78" to="i_81" fromId="137" toId="138">
</dataflow>
<dataflow id="688" from="StgValue_545" to="i_81" fromId="545" toId="138">
</dataflow>
<dataflow id="689" from="i_78" to="icmp_ln219" fromId="137" toId="139">
</dataflow>
<dataflow id="690" from="StgValue_548" to="icmp_ln219" fromId="548" toId="139">
</dataflow>
<dataflow id="691" from="_ssdm_op_SpecLoopTripCount" to="empty_250" fromId="497" toId="140">
</dataflow>
<dataflow id="692" from="StgValue_499" to="empty_250" fromId="499" toId="140">
</dataflow>
<dataflow id="693" from="StgValue_499" to="empty_250" fromId="499" toId="140">
</dataflow>
<dataflow id="694" from="StgValue_499" to="empty_250" fromId="499" toId="140">
</dataflow>
<dataflow id="695" from="icmp_ln219" to="br_ln219" fromId="139" toId="141">
</dataflow>
<dataflow id="696" from="i_78" to="trunc_ln50_30" fromId="137" toId="142">
</dataflow>
<dataflow id="697" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_29" fromId="463" toId="143">
</dataflow>
<dataflow id="698" from="exponent_word_num_bits_buf_0" to="tmp_29" fromId="98" toId="143">
</dataflow>
<dataflow id="699" from="exponent_word_num_bits7_buf_0" to="tmp_29" fromId="99" toId="143">
</dataflow>
<dataflow id="700" from="exponent_word_num_bits8_buf_0" to="tmp_29" fromId="100" toId="143">
</dataflow>
<dataflow id="701" from="exponent_word_num_bits9_buf_0" to="tmp_29" fromId="101" toId="143">
</dataflow>
<dataflow id="702" from="trunc_ln50_30" to="tmp_29" fromId="142" toId="143">
</dataflow>
<dataflow id="703" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_30" fromId="463" toId="144">
</dataflow>
<dataflow id="704" from="StgValue_512" to="tmp_30" fromId="512" toId="144">
</dataflow>
<dataflow id="705" from="StgValue_525" to="tmp_30" fromId="525" toId="144">
</dataflow>
<dataflow id="706" from="StgValue_525" to="tmp_30" fromId="525" toId="144">
</dataflow>
<dataflow id="707" from="StgValue_525" to="tmp_30" fromId="525" toId="144">
</dataflow>
<dataflow id="708" from="trunc_ln50_30" to="tmp_30" fromId="142" toId="144">
</dataflow>
<dataflow id="709" from="tmp_30" to="z_words_0_4" fromId="144" toId="145">
</dataflow>
<dataflow id="710" from="tmp_29" to="z_words_0_4" fromId="143" toId="145">
</dataflow>
<dataflow id="711" from="trunc_ln50_30" to="switch_ln220" fromId="142" toId="146">
</dataflow>
<dataflow id="712" from="StgValue_451" to="switch_ln220" fromId="451" toId="146">
</dataflow>
<dataflow id="713" from="StgValue_457" to="switch_ln220" fromId="457" toId="146">
</dataflow>
<dataflow id="714" from="StgValue_666" to="switch_ln220" fromId="666" toId="146">
</dataflow>
<dataflow id="715" from="z_words_0_4" to="store_ln220" fromId="145" toId="147">
</dataflow>
<dataflow id="716" from="z_words_2" to="store_ln220" fromId="64" toId="147">
</dataflow>
<dataflow id="717" from="z_words_0_4" to="store_ln220" fromId="145" toId="149">
</dataflow>
<dataflow id="718" from="z_words_1" to="store_ln220" fromId="63" toId="149">
</dataflow>
<dataflow id="719" from="z_words_0_4" to="store_ln220" fromId="145" toId="151">
</dataflow>
<dataflow id="720" from="z_words_0" to="store_ln220" fromId="62" toId="151">
</dataflow>
<dataflow id="721" from="z_words_0_4" to="store_ln220" fromId="145" toId="153">
</dataflow>
<dataflow id="722" from="z_words_3" to="store_ln220" fromId="65" toId="153">
</dataflow>
<dataflow id="723" from="z_words_0" to="z_words_0_load" fromId="62" toId="156">
</dataflow>
<dataflow id="724" from="z_words_1" to="z_words_1_load" fromId="63" toId="157">
</dataflow>
<dataflow id="725" from="z_words_2" to="z_words_2_load" fromId="64" toId="158">
</dataflow>
<dataflow id="726" from="z_words_3" to="z_words_3_load" fromId="65" toId="159">
</dataflow>
<dataflow id="727" from="StgValue_534" to="i_79" fromId="534" toId="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="728" from="br_ln82" to="i_79" fromId="160" toId="161">
</dataflow>
<dataflow id="729" from="i_80" to="i_79" fromId="163" toId="161">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="730" from="br_ln0" to="i_79" fromId="172" toId="161">
<BackEdge/>
</dataflow>
<dataflow id="731" from="StgValue_539" to="result_18" fromId="539" toId="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="732" from="br_ln82" to="result_18" fromId="160" toId="162">
</dataflow>
<dataflow id="733" from="result_19" to="result_18" fromId="171" toId="162">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="734" from="br_ln0" to="result_18" fromId="172" toId="162">
<BackEdge/>
</dataflow>
<dataflow id="735" from="i_79" to="i_80" fromId="161" toId="163">
</dataflow>
<dataflow id="736" from="StgValue_545" to="i_80" fromId="545" toId="163">
</dataflow>
<dataflow id="737" from="i_79" to="icmp_ln82_3" fromId="161" toId="164">
</dataflow>
<dataflow id="738" from="StgValue_548" to="icmp_ln82_3" fromId="548" toId="164">
</dataflow>
<dataflow id="739" from="_ssdm_op_SpecLoopTripCount" to="empty_251" fromId="497" toId="165">
</dataflow>
<dataflow id="740" from="StgValue_499" to="empty_251" fromId="499" toId="165">
</dataflow>
<dataflow id="741" from="StgValue_499" to="empty_251" fromId="499" toId="165">
</dataflow>
<dataflow id="742" from="StgValue_499" to="empty_251" fromId="499" toId="165">
</dataflow>
<dataflow id="743" from="icmp_ln82_3" to="br_ln82" fromId="164" toId="166">
</dataflow>
<dataflow id="744" from="i_79" to="trunc_ln50_31" fromId="161" toId="167">
</dataflow>
<dataflow id="745" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_31" fromId="463" toId="168">
</dataflow>
<dataflow id="746" from="z_words_0_load" to="tmp_31" fromId="156" toId="168">
</dataflow>
<dataflow id="747" from="z_words_1_load" to="tmp_31" fromId="157" toId="168">
</dataflow>
<dataflow id="748" from="z_words_2_load" to="tmp_31" fromId="158" toId="168">
</dataflow>
<dataflow id="749" from="z_words_3_load" to="tmp_31" fromId="159" toId="168">
</dataflow>
<dataflow id="750" from="trunc_ln50_31" to="tmp_31" fromId="167" toId="168">
</dataflow>
<dataflow id="751" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_32" fromId="463" toId="169">
</dataflow>
<dataflow id="752" from="StgValue_525" to="tmp_32" fromId="525" toId="169">
</dataflow>
<dataflow id="753" from="StgValue_525" to="tmp_32" fromId="525" toId="169">
</dataflow>
<dataflow id="754" from="StgValue_525" to="tmp_32" fromId="525" toId="169">
</dataflow>
<dataflow id="755" from="StgValue_525" to="tmp_32" fromId="525" toId="169">
</dataflow>
<dataflow id="756" from="trunc_ln50_31" to="tmp_32" fromId="167" toId="169">
</dataflow>
<dataflow id="757" from="tmp_31" to="icmp_ln83_3" fromId="168" toId="170">
</dataflow>
<dataflow id="758" from="tmp_32" to="icmp_ln83_3" fromId="169" toId="170">
</dataflow>
<dataflow id="759" from="icmp_ln83_3" to="result_19" fromId="170" toId="171">
</dataflow>
<dataflow id="760" from="result_18" to="result_19" fromId="162" toId="171">
</dataflow>
<dataflow id="761" from="result_18" to="br_ln430" fromId="162" toId="173">
</dataflow>
<dataflow id="762" from="result_word_num_bits_0" to="result_word_num_bits_0_load_1" fromId="58" toId="174">
</dataflow>
<dataflow id="763" from="result_word_num_bits_1" to="result_word_num_bits_1_load_1" fromId="59" toId="175">
</dataflow>
<dataflow id="764" from="result_word_num_bits_2" to="result_word_num_bits_2_load_1" fromId="60" toId="176">
</dataflow>
<dataflow id="765" from="result_word_num_bits_3" to="result_word_num_bits_3_load_1" fromId="61" toId="177">
</dataflow>
<dataflow id="767" from="operator*=<256u, uint<256u>, void>" to="call_ret4" fromId="766" toId="178">
</dataflow>
<dataflow id="768" from="result_word_num_bits_0_load_1" to="call_ret4" fromId="174" toId="178">
</dataflow>
<dataflow id="769" from="result_word_num_bits_1_load_1" to="call_ret4" fromId="175" toId="178">
</dataflow>
<dataflow id="770" from="result_word_num_bits_2_load_1" to="call_ret4" fromId="176" toId="178">
</dataflow>
<dataflow id="771" from="result_word_num_bits_3_load_1" to="call_ret4" fromId="177" toId="178">
</dataflow>
<dataflow id="772" from="base_word_num_bits_buf_0_2" to="call_ret4" fromId="97" toId="178">
</dataflow>
<dataflow id="773" from="base_word_num_bits_buf_1_2" to="call_ret4" fromId="96" toId="178">
</dataflow>
<dataflow id="774" from="base_word_num_bits_buf_2_2" to="call_ret4" fromId="95" toId="178">
</dataflow>
<dataflow id="775" from="base_word_num_bits_buf_3_2" to="call_ret4" fromId="94" toId="178">
</dataflow>
<dataflow id="776" from="operator*=<256u, uint<256u>, void>" to="call_ret4" fromId="766" toId="179">
</dataflow>
<dataflow id="777" from="result_word_num_bits_0_load_1" to="call_ret4" fromId="174" toId="179">
</dataflow>
<dataflow id="778" from="result_word_num_bits_1_load_1" to="call_ret4" fromId="175" toId="179">
</dataflow>
<dataflow id="779" from="result_word_num_bits_2_load_1" to="call_ret4" fromId="176" toId="179">
</dataflow>
<dataflow id="780" from="result_word_num_bits_3_load_1" to="call_ret4" fromId="177" toId="179">
</dataflow>
<dataflow id="781" from="base_word_num_bits_buf_0_2" to="call_ret4" fromId="97" toId="179">
</dataflow>
<dataflow id="782" from="base_word_num_bits_buf_1_2" to="call_ret4" fromId="96" toId="179">
</dataflow>
<dataflow id="783" from="base_word_num_bits_buf_2_2" to="call_ret4" fromId="95" toId="179">
</dataflow>
<dataflow id="784" from="base_word_num_bits_buf_3_2" to="call_ret4" fromId="94" toId="179">
</dataflow>
<dataflow id="785" from="call_ret4" to="result_word_num_bits_0_ret" fromId="179" toId="180">
</dataflow>
<dataflow id="786" from="result_word_num_bits_0_ret" to="store_ln431" fromId="180" toId="181">
</dataflow>
<dataflow id="787" from="result_word_num_bits_0" to="store_ln431" fromId="58" toId="181">
</dataflow>
<dataflow id="788" from="call_ret4" to="result_word_num_bits_1_ret" fromId="179" toId="182">
</dataflow>
<dataflow id="789" from="result_word_num_bits_1_ret" to="store_ln431" fromId="182" toId="183">
</dataflow>
<dataflow id="790" from="result_word_num_bits_1" to="store_ln431" fromId="59" toId="183">
</dataflow>
<dataflow id="791" from="call_ret4" to="result_word_num_bits_2_ret" fromId="179" toId="184">
</dataflow>
<dataflow id="792" from="result_word_num_bits_2_ret" to="store_ln431" fromId="184" toId="185">
</dataflow>
<dataflow id="793" from="result_word_num_bits_2" to="store_ln431" fromId="60" toId="185">
</dataflow>
<dataflow id="794" from="call_ret4" to="result_word_num_bits_3_ret" fromId="179" toId="186">
</dataflow>
<dataflow id="795" from="result_word_num_bits_3_ret" to="store_ln431" fromId="186" toId="187">
</dataflow>
<dataflow id="796" from="result_word_num_bits_3" to="store_ln431" fromId="61" toId="187">
</dataflow>
<dataflow id="797" from="result_word_num_bits_3_ret" to="store_ln431" fromId="186" toId="188">
</dataflow>
<dataflow id="798" from="result_word_num_bits_3_load" to="store_ln431" fromId="87" toId="188">
</dataflow>
<dataflow id="799" from="result_word_num_bits_2_ret" to="store_ln431" fromId="184" toId="189">
</dataflow>
<dataflow id="800" from="result_word_num_bits_2_load" to="store_ln431" fromId="86" toId="189">
</dataflow>
<dataflow id="801" from="result_word_num_bits_1_ret" to="store_ln431" fromId="182" toId="190">
</dataflow>
<dataflow id="802" from="result_word_num_bits_1_load" to="store_ln431" fromId="85" toId="190">
</dataflow>
<dataflow id="803" from="result_word_num_bits_0_ret" to="store_ln431" fromId="180" toId="191">
</dataflow>
<dataflow id="804" from="result_word_num_bits_0_load" to="store_ln431" fromId="84" toId="191">
</dataflow>
<dataflow id="806" from="operator*=<256u, uint<256u>, void>.1" to="call_ret" fromId="805" toId="193">
</dataflow>
<dataflow id="807" from="base_word_num_bits_buf_0_2" to="call_ret" fromId="97" toId="193">
</dataflow>
<dataflow id="808" from="base_word_num_bits_buf_1_2" to="call_ret" fromId="96" toId="193">
</dataflow>
<dataflow id="809" from="base_word_num_bits_buf_2_2" to="call_ret" fromId="95" toId="193">
</dataflow>
<dataflow id="810" from="base_word_num_bits_buf_3_2" to="call_ret" fromId="94" toId="193">
</dataflow>
<dataflow id="811" from="operator*=<256u, uint<256u>, void>.1" to="call_ret" fromId="805" toId="194">
</dataflow>
<dataflow id="812" from="base_word_num_bits_buf_0_2" to="call_ret" fromId="97" toId="194">
</dataflow>
<dataflow id="813" from="base_word_num_bits_buf_1_2" to="call_ret" fromId="96" toId="194">
</dataflow>
<dataflow id="814" from="base_word_num_bits_buf_2_2" to="call_ret" fromId="95" toId="194">
</dataflow>
<dataflow id="815" from="base_word_num_bits_buf_3_2" to="call_ret" fromId="94" toId="194">
</dataflow>
<dataflow id="816" from="call_ret" to="base_word_num_bits_buf_0_ret" fromId="194" toId="195">
</dataflow>
<dataflow id="817" from="call_ret" to="base_word_num_bits_buf_1_ret" fromId="194" toId="196">
</dataflow>
<dataflow id="818" from="call_ret" to="base_word_num_bits_buf_2_ret" fromId="194" toId="197">
</dataflow>
<dataflow id="819" from="call_ret" to="base_word_num_bits_buf_3_ret" fromId="194" toId="198">
</dataflow>
<dataflow id="820" from="StgValue_451" to="phi_ln29_12" fromId="451" toId="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="821" from="br_ln29" to="phi_ln29_12" fromId="199" toId="200">
</dataflow>
<dataflow id="822" from="add_ln29_19" to="phi_ln29_12" fromId="201" toId="200">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_28" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="823" from="br_ln29" to="phi_ln29_12" fromId="213" toId="200">
<BackEdge/>
</dataflow>
<dataflow id="824" from="phi_ln29_12" to="add_ln29_19" fromId="200" toId="201">
</dataflow>
<dataflow id="825" from="StgValue_457" to="add_ln29_19" fromId="457" toId="201">
</dataflow>
<dataflow id="826" from="phi_ln29_12" to="switch_ln29" fromId="200" toId="202">
</dataflow>
<dataflow id="827" from="StgValue_451" to="switch_ln29" fromId="451" toId="202">
</dataflow>
<dataflow id="828" from="StgValue_457" to="switch_ln29" fromId="457" toId="202">
</dataflow>
<dataflow id="829" from="StgValue_666" to="switch_ln29" fromId="666" toId="202">
</dataflow>
<dataflow id="830" from="StgValue_525" to="store_ln29" fromId="525" toId="203">
</dataflow>
<dataflow id="831" from="r_word_num_bits_2" to="store_ln29" fromId="56" toId="203">
</dataflow>
<dataflow id="832" from="StgValue_525" to="store_ln29" fromId="525" toId="205">
</dataflow>
<dataflow id="833" from="r_word_num_bits_1" to="store_ln29" fromId="55" toId="205">
</dataflow>
<dataflow id="834" from="StgValue_525" to="store_ln29" fromId="525" toId="207">
</dataflow>
<dataflow id="835" from="r_word_num_bits_0" to="store_ln29" fromId="54" toId="207">
</dataflow>
<dataflow id="836" from="StgValue_525" to="store_ln29" fromId="525" toId="209">
</dataflow>
<dataflow id="837" from="r_word_num_bits_3" to="store_ln29" fromId="57" toId="209">
</dataflow>
<dataflow id="838" from="phi_ln29_12" to="icmp_ln29_28" fromId="200" toId="211">
</dataflow>
<dataflow id="839" from="StgValue_495" to="icmp_ln29_28" fromId="495" toId="211">
</dataflow>
<dataflow id="840" from="_ssdm_op_SpecLoopTripCount" to="empty_252" fromId="497" toId="212">
</dataflow>
<dataflow id="841" from="StgValue_499" to="empty_252" fromId="499" toId="212">
</dataflow>
<dataflow id="842" from="StgValue_499" to="empty_252" fromId="499" toId="212">
</dataflow>
<dataflow id="843" from="StgValue_499" to="empty_252" fromId="499" toId="212">
</dataflow>
<dataflow id="844" from="icmp_ln29_28" to="br_ln29" fromId="211" toId="213">
</dataflow>
<dataflow id="845" from="i_83" to="i_82" fromId="217" toId="215">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="846" from="br_ln0" to="i_82" fromId="237" toId="215">
<BackEdge/>
</dataflow>
<dataflow id="847" from="StgValue_534" to="i_82" fromId="534" toId="215">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="848" from="br_ln272" to="i_82" fromId="214" toId="215">
</dataflow>
<dataflow id="849" from="carry_5" to="carry_4" fromId="236" toId="216">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="850" from="br_ln0" to="carry_4" fromId="237" toId="216">
<BackEdge/>
</dataflow>
<dataflow id="851" from="StgValue_525" to="carry_4" fromId="525" toId="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_28" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="852" from="br_ln272" to="carry_4" fromId="214" toId="216">
</dataflow>
<dataflow id="853" from="i_82" to="i_83" fromId="215" toId="217">
</dataflow>
<dataflow id="854" from="StgValue_545" to="i_83" fromId="545" toId="217">
</dataflow>
<dataflow id="855" from="i_82" to="icmp_ln272" fromId="215" toId="218">
</dataflow>
<dataflow id="856" from="StgValue_548" to="icmp_ln272" fromId="548" toId="218">
</dataflow>
<dataflow id="857" from="_ssdm_op_SpecLoopTripCount" to="empty_253" fromId="497" toId="219">
</dataflow>
<dataflow id="858" from="StgValue_499" to="empty_253" fromId="499" toId="219">
</dataflow>
<dataflow id="859" from="StgValue_499" to="empty_253" fromId="499" toId="219">
</dataflow>
<dataflow id="860" from="StgValue_499" to="empty_253" fromId="499" toId="219">
</dataflow>
<dataflow id="861" from="icmp_ln272" to="br_ln272" fromId="218" toId="220">
</dataflow>
<dataflow id="862" from="i_82" to="trunc_ln274" fromId="215" toId="221">
</dataflow>
<dataflow id="863" from="trunc_ln274" to="xor_ln50" fromId="221" toId="222">
</dataflow>
<dataflow id="864" from="StgValue_495" to="xor_ln50" fromId="495" toId="222">
</dataflow>
<dataflow id="865" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_33" fromId="463" toId="223">
</dataflow>
<dataflow id="866" from="exponent_word_num_bits_buf_0" to="tmp_33" fromId="98" toId="223">
</dataflow>
<dataflow id="867" from="exponent_word_num_bits7_buf_0" to="tmp_33" fromId="99" toId="223">
</dataflow>
<dataflow id="868" from="exponent_word_num_bits8_buf_0" to="tmp_33" fromId="100" toId="223">
</dataflow>
<dataflow id="869" from="exponent_word_num_bits9_buf_0" to="tmp_33" fromId="101" toId="223">
</dataflow>
<dataflow id="870" from="xor_ln50" to="tmp_33" fromId="222" toId="223">
</dataflow>
<dataflow id="872" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="lshr_ln" fromId="871" toId="224">
</dataflow>
<dataflow id="873" from="tmp_33" to="lshr_ln" fromId="223" toId="224">
</dataflow>
<dataflow id="874" from="StgValue_420" to="lshr_ln" fromId="420" toId="224">
</dataflow>
<dataflow id="876" from="StgValue_875" to="lshr_ln" fromId="875" toId="224">
</dataflow>
<dataflow id="878" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_218" fromId="877" toId="225">
</dataflow>
<dataflow id="879" from="carry_4" to="tmp_218" fromId="216" toId="225">
</dataflow>
<dataflow id="880" from="StgValue_875" to="tmp_218" fromId="875" toId="225">
</dataflow>
<dataflow id="882" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="or_ln1" fromId="881" toId="226">
</dataflow>
<dataflow id="883" from="tmp_218" to="or_ln1" fromId="225" toId="226">
</dataflow>
<dataflow id="884" from="lshr_ln" to="or_ln1" fromId="224" toId="226">
</dataflow>
<dataflow id="885" from="xor_ln50" to="switch_ln274" fromId="222" toId="227">
</dataflow>
<dataflow id="886" from="StgValue_451" to="switch_ln274" fromId="451" toId="227">
</dataflow>
<dataflow id="887" from="StgValue_457" to="switch_ln274" fromId="457" toId="227">
</dataflow>
<dataflow id="888" from="StgValue_666" to="switch_ln274" fromId="666" toId="227">
</dataflow>
<dataflow id="889" from="or_ln1" to="store_ln274" fromId="226" toId="228">
</dataflow>
<dataflow id="890" from="r_word_num_bits_2" to="store_ln274" fromId="56" toId="228">
</dataflow>
<dataflow id="891" from="or_ln1" to="store_ln274" fromId="226" toId="230">
</dataflow>
<dataflow id="892" from="r_word_num_bits_1" to="store_ln274" fromId="55" toId="230">
</dataflow>
<dataflow id="893" from="or_ln1" to="store_ln274" fromId="226" toId="232">
</dataflow>
<dataflow id="894" from="r_word_num_bits_0" to="store_ln274" fromId="54" toId="232">
</dataflow>
<dataflow id="895" from="or_ln1" to="store_ln274" fromId="226" toId="234">
</dataflow>
<dataflow id="896" from="r_word_num_bits_3" to="store_ln274" fromId="57" toId="234">
</dataflow>
<dataflow id="897" from="tmp_33" to="carry_5" fromId="223" toId="236">
</dataflow>
<dataflow id="899" from="StgValue_898" to="carry_5" fromId="898" toId="236">
</dataflow>
<dataflow id="900" from="r_word_num_bits_0" to="r_word_num_bits_0_load" fromId="54" toId="238">
</dataflow>
<dataflow id="901" from="r_word_num_bits_1" to="r_word_num_bits_1_load" fromId="55" toId="239">
</dataflow>
<dataflow id="902" from="r_word_num_bits_2" to="r_word_num_bits_2_load" fromId="56" toId="240">
</dataflow>
<dataflow id="903" from="r_word_num_bits_3" to="r_word_num_bits_3_load" fromId="57" toId="241">
</dataflow>
<dataflow id="904" from="i_73" to="i_72" fromId="245" toId="243">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="905" from="br_ln0" to="i_72" fromId="257" toId="243">
<BackEdge/>
</dataflow>
<dataflow id="906" from="StgValue_534" to="i_72" fromId="534" toId="243">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="907" from="br_ln211" to="i_72" fromId="93" toId="243">
</dataflow>
<dataflow id="908" from="k_19" to="k" fromId="256" toId="244">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="909" from="br_ln0" to="k" fromId="257" toId="244">
<BackEdge/>
</dataflow>
<dataflow id="911" from="StgValue_910" to="k" fromId="910" toId="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
<literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="912" from="br_ln211" to="k" fromId="93" toId="244">
</dataflow>
<dataflow id="913" from="i_72" to="i_73" fromId="243" toId="245">
</dataflow>
<dataflow id="914" from="StgValue_545" to="i_73" fromId="545" toId="245">
</dataflow>
<dataflow id="915" from="i_72" to="icmp_ln211" fromId="243" toId="246">
</dataflow>
<dataflow id="916" from="StgValue_548" to="icmp_ln211" fromId="548" toId="246">
</dataflow>
<dataflow id="917" from="_ssdm_op_SpecLoopTripCount" to="empty_245" fromId="497" toId="247">
</dataflow>
<dataflow id="918" from="StgValue_499" to="empty_245" fromId="499" toId="247">
</dataflow>
<dataflow id="919" from="StgValue_499" to="empty_245" fromId="499" toId="247">
</dataflow>
<dataflow id="920" from="StgValue_499" to="empty_245" fromId="499" toId="247">
</dataflow>
<dataflow id="921" from="icmp_ln211" to="br_ln211" fromId="246" toId="248">
</dataflow>
<dataflow id="922" from="i_72" to="trunc_ln50_27" fromId="243" toId="249">
</dataflow>
<dataflow id="923" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_23" fromId="463" toId="250">
</dataflow>
<dataflow id="924" from="exponent_word_num_bits_read" to="tmp_23" fromId="25" toId="250">
</dataflow>
<dataflow id="925" from="exponent_word_num_bits7_read" to="tmp_23" fromId="24" toId="250">
</dataflow>
<dataflow id="926" from="exponent_word_num_bits8_read" to="tmp_23" fromId="23" toId="250">
</dataflow>
<dataflow id="927" from="exponent_word_num_bits9_read" to="tmp_23" fromId="22" toId="250">
</dataflow>
<dataflow id="928" from="trunc_ln50_27" to="tmp_23" fromId="249" toId="250">
</dataflow>
<dataflow id="929" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_24" fromId="463" toId="251">
</dataflow>
<dataflow id="931" from="StgValue_930" to="tmp_24" fromId="930" toId="251">
</dataflow>
<dataflow id="932" from="StgValue_525" to="tmp_24" fromId="525" toId="251">
</dataflow>
<dataflow id="933" from="StgValue_525" to="tmp_24" fromId="525" toId="251">
</dataflow>
<dataflow id="934" from="StgValue_525" to="tmp_24" fromId="525" toId="251">
</dataflow>
<dataflow id="935" from="trunc_ln50_27" to="tmp_24" fromId="249" toId="251">
</dataflow>
<dataflow id="936" from="tmp_23" to="sub_ln213" fromId="250" toId="252">
</dataflow>
<dataflow id="937" from="tmp_24" to="sub_ln213" fromId="251" toId="252">
</dataflow>
<dataflow id="938" from="tmp_23" to="k1" fromId="250" toId="253">
</dataflow>
<dataflow id="939" from="tmp_24" to="k1" fromId="251" toId="253">
</dataflow>
<dataflow id="940" from="k" to="zext_ln215" fromId="244" toId="254">
</dataflow>
<dataflow id="941" from="sub_ln213" to="k2" fromId="252" toId="255">
</dataflow>
<dataflow id="942" from="zext_ln215" to="k2" fromId="254" toId="255">
</dataflow>
<dataflow id="943" from="k1" to="k_19" fromId="253" toId="256">
</dataflow>
<dataflow id="944" from="k2" to="k_19" fromId="255" toId="256">
</dataflow>
<dataflow id="945" from="k" to="br_ln285" fromId="244" toId="258">
</dataflow>
<dataflow id="946" from="StgValue_420" to="agg_result_word_num_bits3_0" fromId="420" toId="259">
</dataflow>
<dataflow id="947" from="StgValue_420" to="agg_result_word_num_bits2_0" fromId="420" toId="260">
</dataflow>
<dataflow id="948" from="StgValue_420" to="agg_result_word_num_bits_0" fromId="420" toId="261">
</dataflow>
<dataflow id="949" from="StgValue_420" to="agg_result_word_num_bits16_0" fromId="420" toId="262">
</dataflow>
<dataflow id="950" from="write_flag4_1" to="write_flag4_0" fromId="281" toId="264">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="951" from="br_ln29" to="write_flag4_0" fromId="288" toId="264">
<BackEdge/>
</dataflow>
<dataflow id="952" from="StgValue_910" to="write_flag4_0" fromId="910" toId="264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="953" from="br_ln0" to="write_flag4_0" fromId="263" toId="264">
</dataflow>
<dataflow id="954" from="write_flag8_1" to="write_flag8_0" fromId="279" toId="265">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="955" from="br_ln29" to="write_flag8_0" fromId="288" toId="265">
<BackEdge/>
</dataflow>
<dataflow id="956" from="StgValue_910" to="write_flag8_0" fromId="910" toId="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="957" from="br_ln0" to="write_flag8_0" fromId="263" toId="265">
</dataflow>
<dataflow id="958" from="write_flag11_1" to="write_flag11_0" fromId="276" toId="266">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="959" from="br_ln29" to="write_flag11_0" fromId="288" toId="266">
<BackEdge/>
</dataflow>
<dataflow id="960" from="StgValue_910" to="write_flag11_0" fromId="910" toId="266">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="961" from="br_ln0" to="write_flag11_0" fromId="263" toId="266">
</dataflow>
<dataflow id="962" from="write_flag_1" to="write_flag_0" fromId="275" toId="267">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="963" from="br_ln29" to="write_flag_0" fromId="288" toId="267">
<BackEdge/>
</dataflow>
<dataflow id="964" from="StgValue_910" to="write_flag_0" fromId="910" toId="267">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="965" from="br_ln0" to="write_flag_0" fromId="263" toId="267">
</dataflow>
<dataflow id="966" from="add_ln29" to="phi_ln29" fromId="269" toId="268">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="967" from="br_ln29" to="phi_ln29" fromId="288" toId="268">
<BackEdge/>
</dataflow>
<dataflow id="968" from="StgValue_451" to="phi_ln29" fromId="451" toId="268">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="969" from="br_ln0" to="phi_ln29" fromId="263" toId="268">
</dataflow>
<dataflow id="970" from="phi_ln29" to="add_ln29" fromId="268" toId="269">
</dataflow>
<dataflow id="971" from="StgValue_457" to="add_ln29" fromId="457" toId="269">
</dataflow>
<dataflow id="972" from="agg_result_word_num_bits3_0" to="agg_result_word_num_bits3_0_load" fromId="259" toId="270">
</dataflow>
<dataflow id="973" from="agg_result_word_num_bits2_0" to="agg_result_word_num_bits2_0_load" fromId="260" toId="271">
</dataflow>
<dataflow id="974" from="agg_result_word_num_bits_0" to="agg_result_word_num_bits_0_load" fromId="261" toId="272">
</dataflow>
<dataflow id="975" from="agg_result_word_num_bits16_0" to="agg_result_word_num_bits16_0_load" fromId="262" toId="273">
</dataflow>
<dataflow id="976" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_word_num_bits3_1" fromId="463" toId="274">
</dataflow>
<dataflow id="977" from="agg_result_word_num_bits3_0_load" to="agg_result_word_num_bits3_1" fromId="270" toId="274">
</dataflow>
<dataflow id="978" from="agg_result_word_num_bits3_0_load" to="agg_result_word_num_bits3_1" fromId="270" toId="274">
</dataflow>
<dataflow id="979" from="agg_result_word_num_bits3_0_load" to="agg_result_word_num_bits3_1" fromId="270" toId="274">
</dataflow>
<dataflow id="980" from="StgValue_525" to="agg_result_word_num_bits3_1" fromId="525" toId="274">
</dataflow>
<dataflow id="981" from="phi_ln29" to="agg_result_word_num_bits3_1" fromId="268" toId="274">
</dataflow>
<dataflow id="983" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag_1" fromId="982" toId="275">
</dataflow>
<dataflow id="984" from="StgValue_539" to="write_flag_1" fromId="539" toId="275">
</dataflow>
<dataflow id="985" from="write_flag_0" to="write_flag_1" fromId="267" toId="275">
</dataflow>
<dataflow id="986" from="write_flag_0" to="write_flag_1" fromId="267" toId="275">
</dataflow>
<dataflow id="987" from="write_flag_0" to="write_flag_1" fromId="267" toId="275">
</dataflow>
<dataflow id="988" from="phi_ln29" to="write_flag_1" fromId="268" toId="275">
</dataflow>
<dataflow id="989" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag11_1" fromId="982" toId="276">
</dataflow>
<dataflow id="990" from="write_flag11_0" to="write_flag11_1" fromId="266" toId="276">
</dataflow>
<dataflow id="991" from="write_flag11_0" to="write_flag11_1" fromId="266" toId="276">
</dataflow>
<dataflow id="992" from="write_flag11_0" to="write_flag11_1" fromId="266" toId="276">
</dataflow>
<dataflow id="993" from="StgValue_539" to="write_flag11_1" fromId="539" toId="276">
</dataflow>
<dataflow id="994" from="phi_ln29" to="write_flag11_1" fromId="268" toId="276">
</dataflow>
<dataflow id="995" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_word_num_bits2_1" fromId="463" toId="277">
</dataflow>
<dataflow id="996" from="agg_result_word_num_bits2_0_load" to="agg_result_word_num_bits2_1" fromId="271" toId="277">
</dataflow>
<dataflow id="997" from="agg_result_word_num_bits2_0_load" to="agg_result_word_num_bits2_1" fromId="271" toId="277">
</dataflow>
<dataflow id="998" from="StgValue_525" to="agg_result_word_num_bits2_1" fromId="525" toId="277">
</dataflow>
<dataflow id="999" from="agg_result_word_num_bits2_0_load" to="agg_result_word_num_bits2_1" fromId="271" toId="277">
</dataflow>
<dataflow id="1000" from="phi_ln29" to="agg_result_word_num_bits2_1" fromId="268" toId="277">
</dataflow>
<dataflow id="1001" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_word_num_bits_1" fromId="463" toId="278">
</dataflow>
<dataflow id="1002" from="StgValue_525" to="agg_result_word_num_bits_1" fromId="525" toId="278">
</dataflow>
<dataflow id="1003" from="agg_result_word_num_bits_0_load" to="agg_result_word_num_bits_1" fromId="272" toId="278">
</dataflow>
<dataflow id="1004" from="agg_result_word_num_bits_0_load" to="agg_result_word_num_bits_1" fromId="272" toId="278">
</dataflow>
<dataflow id="1005" from="agg_result_word_num_bits_0_load" to="agg_result_word_num_bits_1" fromId="272" toId="278">
</dataflow>
<dataflow id="1006" from="phi_ln29" to="agg_result_word_num_bits_1" fromId="268" toId="278">
</dataflow>
<dataflow id="1007" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag8_1" fromId="982" toId="279">
</dataflow>
<dataflow id="1008" from="write_flag8_0" to="write_flag8_1" fromId="265" toId="279">
</dataflow>
<dataflow id="1009" from="write_flag8_0" to="write_flag8_1" fromId="265" toId="279">
</dataflow>
<dataflow id="1010" from="StgValue_539" to="write_flag8_1" fromId="539" toId="279">
</dataflow>
<dataflow id="1011" from="write_flag8_0" to="write_flag8_1" fromId="265" toId="279">
</dataflow>
<dataflow id="1012" from="phi_ln29" to="write_flag8_1" fromId="268" toId="279">
</dataflow>
<dataflow id="1013" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="agg_result_word_num_bits16_1" fromId="463" toId="280">
</dataflow>
<dataflow id="1014" from="agg_result_word_num_bits16_0_load" to="agg_result_word_num_bits16_1" fromId="273" toId="280">
</dataflow>
<dataflow id="1015" from="StgValue_525" to="agg_result_word_num_bits16_1" fromId="525" toId="280">
</dataflow>
<dataflow id="1016" from="agg_result_word_num_bits16_0_load" to="agg_result_word_num_bits16_1" fromId="273" toId="280">
</dataflow>
<dataflow id="1017" from="agg_result_word_num_bits16_0_load" to="agg_result_word_num_bits16_1" fromId="273" toId="280">
</dataflow>
<dataflow id="1018" from="phi_ln29" to="agg_result_word_num_bits16_1" fromId="268" toId="280">
</dataflow>
<dataflow id="1019" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="write_flag4_1" fromId="982" toId="281">
</dataflow>
<dataflow id="1020" from="write_flag4_0" to="write_flag4_1" fromId="264" toId="281">
</dataflow>
<dataflow id="1021" from="StgValue_539" to="write_flag4_1" fromId="539" toId="281">
</dataflow>
<dataflow id="1022" from="write_flag4_0" to="write_flag4_1" fromId="264" toId="281">
</dataflow>
<dataflow id="1023" from="write_flag4_0" to="write_flag4_1" fromId="264" toId="281">
</dataflow>
<dataflow id="1024" from="phi_ln29" to="write_flag4_1" fromId="268" toId="281">
</dataflow>
<dataflow id="1025" from="phi_ln29" to="icmp_ln29" fromId="268" toId="282">
</dataflow>
<dataflow id="1026" from="StgValue_495" to="icmp_ln29" fromId="495" toId="282">
</dataflow>
<dataflow id="1027" from="_ssdm_op_SpecLoopTripCount" to="empty_246" fromId="497" toId="283">
</dataflow>
<dataflow id="1028" from="StgValue_499" to="empty_246" fromId="499" toId="283">
</dataflow>
<dataflow id="1029" from="StgValue_499" to="empty_246" fromId="499" toId="283">
</dataflow>
<dataflow id="1030" from="StgValue_499" to="empty_246" fromId="499" toId="283">
</dataflow>
<dataflow id="1031" from="agg_result_word_num_bits16_1" to="store_ln29" fromId="280" toId="284">
</dataflow>
<dataflow id="1032" from="agg_result_word_num_bits16_0" to="store_ln29" fromId="262" toId="284">
</dataflow>
<dataflow id="1033" from="agg_result_word_num_bits_1" to="store_ln29" fromId="278" toId="285">
</dataflow>
<dataflow id="1034" from="agg_result_word_num_bits_0" to="store_ln29" fromId="261" toId="285">
</dataflow>
<dataflow id="1035" from="agg_result_word_num_bits2_1" to="store_ln29" fromId="277" toId="286">
</dataflow>
<dataflow id="1036" from="agg_result_word_num_bits2_0" to="store_ln29" fromId="260" toId="286">
</dataflow>
<dataflow id="1037" from="agg_result_word_num_bits3_1" to="store_ln29" fromId="274" toId="287">
</dataflow>
<dataflow id="1038" from="agg_result_word_num_bits3_0" to="store_ln29" fromId="259" toId="287">
</dataflow>
<dataflow id="1039" from="icmp_ln29" to="br_ln29" fromId="282" toId="288">
</dataflow>
<dataflow id="1040" from="s" to="zext_ln247" fromId="34" toId="289">
</dataflow>
<dataflow id="1042" from="_ssdm_op_PartSelect.i58.i64.i32.i32" to="trunc_ln" fromId="1041" toId="290">
</dataflow>
<dataflow id="1043" from="exponent_word_num_bits_read" to="trunc_ln" fromId="25" toId="290">
</dataflow>
<dataflow id="1045" from="StgValue_1044" to="trunc_ln" fromId="1044" toId="290">
</dataflow>
<dataflow id="1046" from="StgValue_875" to="trunc_ln" fromId="875" toId="290">
</dataflow>
<dataflow id="1047" from="trunc_ln" to="zext_ln248" fromId="290" toId="291">
</dataflow>
<dataflow id="1049" from="StgValue_1048" to="sub_i_i" fromId="1048" toId="292">
</dataflow>
<dataflow id="1050" from="zext_ln248" to="sub_i_i" fromId="291" toId="292">
</dataflow>
<dataflow id="1051" from="sub_i_i" to="sub_i_i_cast" fromId="292" toId="293">
</dataflow>
<dataflow id="1052" from="s" to="empty_247" fromId="34" toId="294">
</dataflow>
<dataflow id="1054" from="StgValue_1053" to="empty_247" fromId="1053" toId="294">
</dataflow>
<dataflow id="1055" from="empty_247" to="zext_ln252" fromId="294" toId="295">
</dataflow>
<dataflow id="1056" from="trunc_ln" to="icmp_ln252" fromId="290" toId="296">
</dataflow>
<dataflow id="1058" from="StgValue_1057" to="icmp_ln252" fromId="1057" toId="296">
</dataflow>
<dataflow id="1059" from="icmp_ln252" to="br_ln252" fromId="296" toId="297">
</dataflow>
<dataflow id="1060" from="StgValue_420" to="agg_result_word_num_bits3_2" fromId="420" toId="298">
</dataflow>
<dataflow id="1061" from="StgValue_420" to="write_flag_2" fromId="420" toId="299">
</dataflow>
<dataflow id="1062" from="StgValue_420" to="write_flag11_2" fromId="420" toId="300">
</dataflow>
<dataflow id="1063" from="StgValue_420" to="agg_result_word_num_bits2_2" fromId="420" toId="301">
</dataflow>
<dataflow id="1064" from="StgValue_420" to="agg_result_word_num_bits_2" fromId="420" toId="302">
</dataflow>
<dataflow id="1065" from="StgValue_420" to="write_flag8_2" fromId="420" toId="303">
</dataflow>
<dataflow id="1066" from="StgValue_420" to="agg_result_word_num_bits16_2" fromId="420" toId="304">
</dataflow>
<dataflow id="1067" from="StgValue_420" to="write_flag4_2" fromId="420" toId="305">
</dataflow>
<dataflow id="1069" from="_ssdm_op_PartSelect.i2.i64.i32.i32" to="trunc_ln32" fromId="1068" toId="306">
</dataflow>
<dataflow id="1070" from="exponent_word_num_bits_read" to="trunc_ln32" fromId="25" toId="306">
</dataflow>
<dataflow id="1071" from="StgValue_1044" to="trunc_ln32" fromId="1044" toId="306">
</dataflow>
<dataflow id="1073" from="StgValue_1072" to="trunc_ln32" fromId="1072" toId="306">
</dataflow>
<dataflow id="1074" from="write_flag4_1" to="store_ln29" fromId="281" toId="307">
</dataflow>
<dataflow id="1075" from="write_flag4_2" to="store_ln29" fromId="305" toId="307">
</dataflow>
<dataflow id="1076" from="agg_result_word_num_bits16_1" to="store_ln29" fromId="280" toId="308">
</dataflow>
<dataflow id="1077" from="agg_result_word_num_bits16_2" to="store_ln29" fromId="304" toId="308">
</dataflow>
<dataflow id="1078" from="write_flag8_1" to="store_ln29" fromId="279" toId="309">
</dataflow>
<dataflow id="1079" from="write_flag8_2" to="store_ln29" fromId="303" toId="309">
</dataflow>
<dataflow id="1080" from="agg_result_word_num_bits_1" to="store_ln29" fromId="278" toId="310">
</dataflow>
<dataflow id="1081" from="agg_result_word_num_bits_2" to="store_ln29" fromId="302" toId="310">
</dataflow>
<dataflow id="1082" from="agg_result_word_num_bits2_1" to="store_ln29" fromId="277" toId="311">
</dataflow>
<dataflow id="1083" from="agg_result_word_num_bits2_2" to="store_ln29" fromId="301" toId="311">
</dataflow>
<dataflow id="1084" from="write_flag11_1" to="store_ln29" fromId="276" toId="312">
</dataflow>
<dataflow id="1085" from="write_flag11_2" to="store_ln29" fromId="300" toId="312">
</dataflow>
<dataflow id="1086" from="write_flag_1" to="store_ln29" fromId="275" toId="313">
</dataflow>
<dataflow id="1087" from="write_flag_2" to="store_ln29" fromId="299" toId="313">
</dataflow>
<dataflow id="1088" from="agg_result_word_num_bits3_1" to="store_ln29" fromId="274" toId="314">
</dataflow>
<dataflow id="1089" from="agg_result_word_num_bits3_2" to="store_ln29" fromId="298" toId="314">
</dataflow>
<dataflow id="1090" from="i_77" to="i_76" fromId="318" toId="316">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1091" from="br_ln0" to="i_76" fromId="353" toId="316">
<BackEdge/>
</dataflow>
<dataflow id="1092" from="StgValue_525" to="i_76" fromId="525" toId="316">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1093" from="br_ln0" to="i_76" fromId="315" toId="316">
</dataflow>
<dataflow id="1094" from="trunc_ln33" to="carry" fromId="352" toId="317">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1095" from="br_ln0" to="carry" fromId="353" toId="317">
<BackEdge/>
</dataflow>
<dataflow id="1097" from="StgValue_1096" to="carry" fromId="1096" toId="317">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1098" from="br_ln0" to="carry" fromId="315" toId="317">
</dataflow>
<dataflow id="1099" from="i_76" to="i_77" fromId="316" toId="318">
</dataflow>
<dataflow id="1100" from="StgValue_512" to="i_77" fromId="512" toId="318">
</dataflow>
<dataflow id="1101" from="agg_result_word_num_bits3_2" to="agg_result_word_num_bits3_2_load" fromId="298" toId="319">
</dataflow>
<dataflow id="1102" from="write_flag_2" to="write_flag_2_load" fromId="299" toId="320">
</dataflow>
<dataflow id="1103" from="write_flag11_2" to="write_flag11_2_load" fromId="300" toId="321">
</dataflow>
<dataflow id="1104" from="agg_result_word_num_bits2_2" to="agg_result_word_num_bits2_2_load" fromId="301" toId="322">
</dataflow>
<dataflow id="1105" from="agg_result_word_num_bits_2" to="agg_result_word_num_bits_2_load" fromId="302" toId="323">
</dataflow>
<dataflow id="1106" from="write_flag8_2" to="write_flag8_2_load" fromId="303" toId="324">
</dataflow>
<dataflow id="1107" from="agg_result_word_num_bits16_2" to="agg_result_word_num_bits16_2_load" fromId="304" toId="325">
</dataflow>
<dataflow id="1108" from="write_flag4_2" to="write_flag4_2_load" fromId="305" toId="326">
</dataflow>
<dataflow id="1110" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="1109" toId="327">
</dataflow>
<dataflow id="1112" from="StgValue_1111" to="specpipeline_ln0" fromId="1111" toId="327">
</dataflow>
<dataflow id="1114" from="StgValue_1113" to="specpipeline_ln0" fromId="1113" toId="327">
</dataflow>
<dataflow id="1115" from="StgValue_420" to="specpipeline_ln0" fromId="420" toId="327">
</dataflow>
<dataflow id="1116" from="StgValue_1113" to="specpipeline_ln0" fromId="1113" toId="327">
</dataflow>
<dataflow id="1118" from="p_str" to="specpipeline_ln0" fromId="1117" toId="327">
</dataflow>
<dataflow id="1119" from="i_76" to="icmp_ln252_3" fromId="316" toId="328">
</dataflow>
<dataflow id="1120" from="sub_i_i_cast" to="icmp_ln252_3" fromId="293" toId="328">
</dataflow>
<dataflow id="1121" from="icmp_ln252_3" to="br_ln252" fromId="328" toId="329">
</dataflow>
<dataflow id="1122" from="i_76" to="trunc_ln50_29" fromId="316" toId="330">
</dataflow>
<dataflow id="1123" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_27" fromId="463" toId="331">
</dataflow>
<dataflow id="1124" from="StgValue_512" to="tmp_27" fromId="512" toId="331">
</dataflow>
<dataflow id="1125" from="StgValue_525" to="tmp_27" fromId="525" toId="331">
</dataflow>
<dataflow id="1126" from="StgValue_525" to="tmp_27" fromId="525" toId="331">
</dataflow>
<dataflow id="1127" from="StgValue_525" to="tmp_27" fromId="525" toId="331">
</dataflow>
<dataflow id="1128" from="trunc_ln50_29" to="tmp_27" fromId="330" toId="331">
</dataflow>
<dataflow id="1129" from="tmp_27" to="shl_ln254" fromId="331" toId="332">
</dataflow>
<dataflow id="1130" from="zext_ln247" to="shl_ln254" fromId="289" toId="332">
</dataflow>
<dataflow id="1131" from="shl_ln254" to="trunc_ln254" fromId="332" toId="333">
</dataflow>
<dataflow id="1132" from="trunc_ln254" to="or_ln254" fromId="333" toId="334">
</dataflow>
<dataflow id="1133" from="carry" to="or_ln254" fromId="317" toId="334">
</dataflow>
<dataflow id="1134" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_217" fromId="877" toId="335">
</dataflow>
<dataflow id="1135" from="shl_ln254" to="tmp_217" fromId="332" toId="335">
</dataflow>
<dataflow id="1136" from="StgValue_875" to="tmp_217" fromId="875" toId="335">
</dataflow>
<dataflow id="1137" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="or_ln" fromId="881" toId="336">
</dataflow>
<dataflow id="1138" from="tmp_217" to="or_ln" fromId="335" toId="336">
</dataflow>
<dataflow id="1139" from="or_ln254" to="or_ln" fromId="334" toId="336">
</dataflow>
<dataflow id="1140" from="trunc_ln50_29" to="add_ln48" fromId="330" toId="337">
</dataflow>
<dataflow id="1141" from="trunc_ln32" to="add_ln48" fromId="306" toId="337">
</dataflow>
<dataflow id="1142" from="add_ln48" to="switch_ln254" fromId="337" toId="338">
</dataflow>
<dataflow id="1143" from="StgValue_451" to="switch_ln254" fromId="451" toId="338">
</dataflow>
<dataflow id="1144" from="StgValue_457" to="switch_ln254" fromId="457" toId="338">
</dataflow>
<dataflow id="1145" from="StgValue_666" to="switch_ln254" fromId="666" toId="338">
</dataflow>
<dataflow id="1146" from="StgValue_539" to="store_ln254" fromId="539" toId="339">
</dataflow>
<dataflow id="1147" from="write_flag8_2" to="store_ln254" fromId="303" toId="339">
</dataflow>
<dataflow id="1148" from="or_ln" to="store_ln254" fromId="336" toId="340">
</dataflow>
<dataflow id="1149" from="agg_result_word_num_bits2_2" to="store_ln254" fromId="301" toId="340">
</dataflow>
<dataflow id="1150" from="StgValue_539" to="store_ln254" fromId="539" toId="342">
</dataflow>
<dataflow id="1151" from="write_flag4_2" to="store_ln254" fromId="305" toId="342">
</dataflow>
<dataflow id="1152" from="or_ln" to="store_ln254" fromId="336" toId="343">
</dataflow>
<dataflow id="1153" from="agg_result_word_num_bits16_2" to="store_ln254" fromId="304" toId="343">
</dataflow>
<dataflow id="1154" from="or_ln" to="store_ln254" fromId="336" toId="345">
</dataflow>
<dataflow id="1155" from="agg_result_word_num_bits_2" to="store_ln254" fromId="302" toId="345">
</dataflow>
<dataflow id="1156" from="StgValue_539" to="store_ln254" fromId="539" toId="346">
</dataflow>
<dataflow id="1157" from="write_flag_2" to="store_ln254" fromId="299" toId="346">
</dataflow>
<dataflow id="1158" from="StgValue_539" to="store_ln254" fromId="539" toId="348">
</dataflow>
<dataflow id="1159" from="write_flag11_2" to="store_ln254" fromId="300" toId="348">
</dataflow>
<dataflow id="1160" from="or_ln" to="store_ln254" fromId="336" toId="349">
</dataflow>
<dataflow id="1161" from="agg_result_word_num_bits3_2" to="store_ln254" fromId="298" toId="349">
</dataflow>
<dataflow id="1162" from="tmp_27" to="lshr_ln255" fromId="331" toId="351">
</dataflow>
<dataflow id="1163" from="zext_ln252" to="lshr_ln255" fromId="295" toId="351">
</dataflow>
<dataflow id="1164" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln33" fromId="871" toId="352">
</dataflow>
<dataflow id="1165" from="lshr_ln255" to="trunc_ln33" fromId="351" toId="352">
</dataflow>
<dataflow id="1166" from="StgValue_420" to="trunc_ln33" fromId="420" toId="352">
</dataflow>
<dataflow id="1167" from="StgValue_875" to="trunc_ln33" fromId="875" toId="352">
</dataflow>
<dataflow id="1168" from="write_flag4_1" to="write_flag4_4" fromId="281" toId="355">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1169" from="br_ln252" to="write_flag4_4" fromId="297" toId="355">
</dataflow>
<dataflow id="1170" from="StgValue_539" to="write_flag4_4" fromId="539" toId="355">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1171" from="br_ln285" to="write_flag4_4" fromId="258" toId="355">
</dataflow>
<dataflow id="1172" from="StgValue_539" to="write_flag4_4" fromId="539" toId="355">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1173" from="br_ln0" to="write_flag4_4" fromId="121" toId="355">
</dataflow>
<dataflow id="1174" from="write_flag4_2_load" to="write_flag4_4" fromId="326" toId="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1175" from="br_ln0" to="write_flag4_4" fromId="354" toId="355">
</dataflow>
<dataflow id="1176" from="agg_result_word_num_bits16_1" to="agg_result_word_num_bits16_4" fromId="280" toId="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1177" from="br_ln252" to="agg_result_word_num_bits16_4" fromId="297" toId="356">
</dataflow>
<dataflow id="1178" from="StgValue_525" to="agg_result_word_num_bits16_4" fromId="525" toId="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1179" from="br_ln285" to="agg_result_word_num_bits16_4" fromId="258" toId="356">
</dataflow>
<dataflow id="1180" from="result_word_num_bits_1_load_2" to="agg_result_word_num_bits16_4" fromId="103" toId="356">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1181" from="br_ln0" to="agg_result_word_num_bits16_4" fromId="121" toId="356">
</dataflow>
<dataflow id="1182" from="agg_result_word_num_bits16_2_load" to="agg_result_word_num_bits16_4" fromId="325" toId="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1183" from="br_ln0" to="agg_result_word_num_bits16_4" fromId="354" toId="356">
</dataflow>
<dataflow id="1184" from="write_flag8_1" to="write_flag8_4" fromId="279" toId="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1185" from="br_ln252" to="write_flag8_4" fromId="297" toId="357">
</dataflow>
<dataflow id="1186" from="StgValue_539" to="write_flag8_4" fromId="539" toId="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1187" from="br_ln285" to="write_flag8_4" fromId="258" toId="357">
</dataflow>
<dataflow id="1188" from="StgValue_539" to="write_flag8_4" fromId="539" toId="357">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1189" from="br_ln0" to="write_flag8_4" fromId="121" toId="357">
</dataflow>
<dataflow id="1190" from="write_flag8_2_load" to="write_flag8_4" fromId="324" toId="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1191" from="br_ln0" to="write_flag8_4" fromId="354" toId="357">
</dataflow>
<dataflow id="1192" from="agg_result_word_num_bits_1" to="agg_result_word_num_bits_4" fromId="278" toId="358">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1193" from="br_ln252" to="agg_result_word_num_bits_4" fromId="297" toId="358">
</dataflow>
<dataflow id="1194" from="StgValue_525" to="agg_result_word_num_bits_4" fromId="525" toId="358">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1195" from="br_ln285" to="agg_result_word_num_bits_4" fromId="258" toId="358">
</dataflow>
<dataflow id="1196" from="result_word_num_bits_0_load_2" to="agg_result_word_num_bits_4" fromId="102" toId="358">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1197" from="br_ln0" to="agg_result_word_num_bits_4" fromId="121" toId="358">
</dataflow>
<dataflow id="1198" from="agg_result_word_num_bits_2_load" to="agg_result_word_num_bits_4" fromId="323" toId="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1199" from="br_ln0" to="agg_result_word_num_bits_4" fromId="354" toId="358">
</dataflow>
<dataflow id="1200" from="agg_result_word_num_bits2_1" to="agg_result_word_num_bits2_4" fromId="277" toId="359">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1201" from="br_ln252" to="agg_result_word_num_bits2_4" fromId="297" toId="359">
</dataflow>
<dataflow id="1202" from="StgValue_525" to="agg_result_word_num_bits2_4" fromId="525" toId="359">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1203" from="br_ln285" to="agg_result_word_num_bits2_4" fromId="258" toId="359">
</dataflow>
<dataflow id="1204" from="result_word_num_bits_2_load_2" to="agg_result_word_num_bits2_4" fromId="104" toId="359">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1205" from="br_ln0" to="agg_result_word_num_bits2_4" fromId="121" toId="359">
</dataflow>
<dataflow id="1206" from="agg_result_word_num_bits2_2_load" to="agg_result_word_num_bits2_4" fromId="322" toId="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1207" from="br_ln0" to="agg_result_word_num_bits2_4" fromId="354" toId="359">
</dataflow>
<dataflow id="1208" from="write_flag11_1" to="write_flag11_4" fromId="276" toId="360">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1209" from="br_ln252" to="write_flag11_4" fromId="297" toId="360">
</dataflow>
<dataflow id="1210" from="StgValue_539" to="write_flag11_4" fromId="539" toId="360">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1211" from="br_ln285" to="write_flag11_4" fromId="258" toId="360">
</dataflow>
<dataflow id="1212" from="StgValue_539" to="write_flag11_4" fromId="539" toId="360">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1213" from="br_ln0" to="write_flag11_4" fromId="121" toId="360">
</dataflow>
<dataflow id="1214" from="write_flag11_2_load" to="write_flag11_4" fromId="321" toId="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1215" from="br_ln0" to="write_flag11_4" fromId="354" toId="360">
</dataflow>
<dataflow id="1216" from="write_flag_1" to="write_flag_4" fromId="275" toId="361">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1217" from="br_ln252" to="write_flag_4" fromId="297" toId="361">
</dataflow>
<dataflow id="1218" from="StgValue_539" to="write_flag_4" fromId="539" toId="361">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1219" from="br_ln285" to="write_flag_4" fromId="258" toId="361">
</dataflow>
<dataflow id="1220" from="StgValue_539" to="write_flag_4" fromId="539" toId="361">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1221" from="br_ln0" to="write_flag_4" fromId="121" toId="361">
</dataflow>
<dataflow id="1222" from="write_flag_2_load" to="write_flag_4" fromId="320" toId="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1223" from="br_ln0" to="write_flag_4" fromId="354" toId="361">
</dataflow>
<dataflow id="1224" from="agg_result_word_num_bits3_1" to="agg_result_word_num_bits3_4" fromId="274" toId="362">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1225" from="br_ln252" to="agg_result_word_num_bits3_4" fromId="297" toId="362">
</dataflow>
<dataflow id="1226" from="StgValue_525" to="agg_result_word_num_bits3_4" fromId="525" toId="362">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1227" from="br_ln285" to="agg_result_word_num_bits3_4" fromId="258" toId="362">
</dataflow>
<dataflow id="1228" from="result_word_num_bits_3_load_2" to="agg_result_word_num_bits3_4" fromId="105" toId="362">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82_2" val="1"/>
<literal name="result_16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1229" from="br_ln0" to="agg_result_word_num_bits3_4" fromId="121" toId="362">
</dataflow>
<dataflow id="1230" from="agg_result_word_num_bits3_2_load" to="agg_result_word_num_bits3_4" fromId="319" toId="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1231" from="br_ln0" to="agg_result_word_num_bits3_4" fromId="354" toId="362">
</dataflow>
<dataflow id="1232" from="write_flag_4" to="select_ln436" fromId="361" toId="363">
</dataflow>
<dataflow id="1233" from="agg_result_word_num_bits_4" to="select_ln436" fromId="358" toId="363">
</dataflow>
<dataflow id="1234" from="p_read13" to="select_ln436" fromId="33" toId="363">
</dataflow>
<dataflow id="1235" from="write_flag4_4" to="select_ln436_1" fromId="355" toId="364">
</dataflow>
<dataflow id="1236" from="agg_result_word_num_bits16_4" to="select_ln436_1" fromId="356" toId="364">
</dataflow>
<dataflow id="1237" from="p_read114" to="select_ln436_1" fromId="32" toId="364">
</dataflow>
<dataflow id="1238" from="write_flag8_4" to="select_ln436_2" fromId="357" toId="365">
</dataflow>
<dataflow id="1239" from="agg_result_word_num_bits2_4" to="select_ln436_2" fromId="359" toId="365">
</dataflow>
<dataflow id="1240" from="p_read215" to="select_ln436_2" fromId="31" toId="365">
</dataflow>
<dataflow id="1241" from="write_flag11_4" to="select_ln436_3" fromId="360" toId="366">
</dataflow>
<dataflow id="1242" from="agg_result_word_num_bits3_4" to="select_ln436_3" fromId="362" toId="366">
</dataflow>
<dataflow id="1243" from="p_read316" to="select_ln436_3" fromId="30" toId="366">
</dataflow>
<dataflow id="1245" from="StgValue_1244" to="mrv" fromId="1244" toId="367">
</dataflow>
<dataflow id="1246" from="select_ln436" to="mrv" fromId="363" toId="367">
</dataflow>
<dataflow id="1247" from="mrv" to="mrv_1" fromId="367" toId="368">
</dataflow>
<dataflow id="1248" from="select_ln436_1" to="mrv_1" fromId="364" toId="368">
</dataflow>
<dataflow id="1249" from="mrv_1" to="mrv_2" fromId="368" toId="369">
</dataflow>
<dataflow id="1250" from="select_ln436_2" to="mrv_2" fromId="365" toId="369">
</dataflow>
<dataflow id="1251" from="mrv_2" to="mrv_3" fromId="369" toId="370">
</dataflow>
<dataflow id="1252" from="select_ln436_3" to="mrv_3" fromId="366" toId="370">
</dataflow>
<dataflow id="1253" from="mrv_3" to="ret_ln436" fromId="370" toId="371">
</dataflow>
<dataflow id="1254" from="empty" to="StgValue_2" fromId="47" toId="2">
</dataflow>
<dataflow id="1255" from="icmp_ln82" to="StgValue_3" fromId="74" toId="3">
</dataflow>
<dataflow id="1256" from="result" to="StgValue_3" fromId="72" toId="3">
</dataflow>
<dataflow id="1257" from="icmp_ln82_2" to="StgValue_5" fromId="110" toId="5">
</dataflow>
<dataflow id="1258" from="result_16" to="StgValue_5" fromId="108" toId="5">
</dataflow>
<dataflow id="1259" from="phi_ln29_11" to="StgValue_6" fromId="122" toId="6">
</dataflow>
<dataflow id="1260" from="icmp_ln29_27" to="StgValue_6" fromId="133" toId="6">
</dataflow>
<dataflow id="1261" from="icmp_ln219" to="StgValue_7" fromId="139" toId="7">
</dataflow>
<dataflow id="1262" from="trunc_ln50_30" to="StgValue_7" fromId="142" toId="7">
</dataflow>
<dataflow id="1263" from="icmp_ln82_3" to="StgValue_8" fromId="164" toId="8">
</dataflow>
<dataflow id="1264" from="result_18" to="StgValue_8" fromId="162" toId="8">
</dataflow>
<dataflow id="1265" from="result_18" to="StgValue_9" fromId="162" toId="9">
</dataflow>
<dataflow id="1266" from="phi_ln29_12" to="StgValue_11" fromId="200" toId="11">
</dataflow>
<dataflow id="1267" from="icmp_ln29_28" to="StgValue_11" fromId="211" toId="11">
</dataflow>
<dataflow id="1268" from="icmp_ln272" to="StgValue_12" fromId="218" toId="12">
</dataflow>
<dataflow id="1269" from="xor_ln50" to="StgValue_12" fromId="222" toId="12">
</dataflow>
<dataflow id="1270" from="icmp_ln211" to="StgValue_13" fromId="246" toId="13">
</dataflow>
<dataflow id="1271" from="k" to="StgValue_13" fromId="244" toId="13">
</dataflow>
<dataflow id="1272" from="icmp_ln29" to="StgValue_14" fromId="282" toId="14">
</dataflow>
<dataflow id="1273" from="icmp_ln252" to="StgValue_14" fromId="296" toId="14">
</dataflow>
<dataflow id="1274" from="icmp_ln252_3" to="StgValue_15" fromId="328" toId="15">
</dataflow>
<dataflow id="1275" from="add_ln48" to="StgValue_15" fromId="337" toId="15">
</dataflow>
<dataflow id="1276" from="icmp_ln29" to="StgValue_15" fromId="282" toId="15">
</dataflow>
<dataflow id="1277" from="icmp_ln252" to="StgValue_15" fromId="296" toId="15">
</dataflow>
</dataflows>


</stg>
