// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Processing_HW_process2 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        D0_dout,
        D0_num_data_valid,
        D0_fifo_cap,
        D0_empty_n,
        D0_read,
        D1_din,
        D1_num_data_valid,
        D1_fifo_cap,
        D1_full_n,
        D1_write,
        num_dout,
        num_num_data_valid,
        num_fifo_cap,
        num_empty_n,
        num_read,
        Buff0_re_address0,
        Buff0_re_ce0,
        Buff0_re_we0,
        Buff0_re_d0,
        Buff0_re_q0,
        Buff0_im_address0,
        Buff0_im_ce0,
        Buff0_im_we0,
        Buff0_im_d0,
        Buff0_im_q0,
        Buff1_re_address0,
        Buff1_re_ce0,
        Buff1_re_we0,
        Buff1_re_d0,
        Buff1_re_q0,
        Buff1_im_address0,
        Buff1_im_ce0,
        Buff1_im_we0,
        Buff1_im_d0,
        Buff1_im_q0,
        Buff2_re_address0,
        Buff2_re_ce0,
        Buff2_re_we0,
        Buff2_re_d0,
        Buff2_re_q0,
        Buff2_im_address0,
        Buff2_im_ce0,
        Buff2_im_we0,
        Buff2_im_d0,
        Buff2_im_q0,
        num_c46_din,
        num_c46_num_data_valid,
        num_c46_fifo_cap,
        num_c46_full_n,
        num_c46_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] D0_dout;
input  [10:0] D0_num_data_valid;
input  [10:0] D0_fifo_cap;
input   D0_empty_n;
output   D0_read;
output  [63:0] D1_din;
input  [10:0] D1_num_data_valid;
input  [10:0] D1_fifo_cap;
input   D1_full_n;
output   D1_write;
input  [31:0] num_dout;
input  [1:0] num_num_data_valid;
input  [1:0] num_fifo_cap;
input   num_empty_n;
output   num_read;
output  [9:0] Buff0_re_address0;
output   Buff0_re_ce0;
output   Buff0_re_we0;
output  [31:0] Buff0_re_d0;
input  [31:0] Buff0_re_q0;
output  [9:0] Buff0_im_address0;
output   Buff0_im_ce0;
output   Buff0_im_we0;
output  [31:0] Buff0_im_d0;
input  [31:0] Buff0_im_q0;
output  [9:0] Buff1_re_address0;
output   Buff1_re_ce0;
output   Buff1_re_we0;
output  [31:0] Buff1_re_d0;
input  [31:0] Buff1_re_q0;
output  [9:0] Buff1_im_address0;
output   Buff1_im_ce0;
output   Buff1_im_we0;
output  [31:0] Buff1_im_d0;
input  [31:0] Buff1_im_q0;
output  [9:0] Buff2_re_address0;
output   Buff2_re_ce0;
output   Buff2_re_we0;
output  [31:0] Buff2_re_d0;
input  [31:0] Buff2_re_q0;
output  [9:0] Buff2_im_address0;
output   Buff2_im_ce0;
output   Buff2_im_we0;
output  [31:0] Buff2_im_d0;
input  [31:0] Buff2_im_q0;
output  [31:0] num_c46_din;
input  [1:0] num_c46_num_data_valid;
input  [1:0] num_c46_fifo_cap;
input   num_c46_full_n;
output   num_c46_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg D0_read;
reg D1_write;
reg num_read;
reg[9:0] Buff0_re_address0;
reg Buff0_re_ce0;
reg Buff0_re_we0;
reg[9:0] Buff0_im_address0;
reg Buff0_im_ce0;
reg Buff0_im_we0;
reg[9:0] Buff1_re_address0;
reg Buff1_re_ce0;
reg Buff1_re_we0;
reg[9:0] Buff1_im_address0;
reg Buff1_im_ce0;
reg Buff1_im_we0;
reg[9:0] Buff2_re_address0;
reg Buff2_re_ce0;
reg Buff2_re_we0;
reg[9:0] Buff2_im_address0;
reg Buff2_im_ce0;
reg Buff2_im_we0;
reg num_c46_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    num_blk_n;
reg    num_c46_blk_n;
wire   [32:0] sub_i_i_fu_152_p2;
reg   [32:0] sub_i_i_reg_196;
wire   [1:0] ret_V_fu_166_p1;
reg   [1:0] ret_V_reg_201;
wire    ap_CS_fsm_state2;
wire   [31:0] counter_V_2_fu_179_p2;
reg   [31:0] counter_V_2_reg_208;
reg   [9:0] Buff3_re_address0;
reg    Buff3_re_ce0;
reg    Buff3_re_we0;
wire   [31:0] Buff3_re_q0;
reg   [9:0] Buff3_im_address0;
reg    Buff3_im_ce0;
reg    Buff3_im_we0;
wire   [31:0] Buff3_im_q0;
wire    grp_Windowing_fu_98_ap_start;
wire    grp_Windowing_fu_98_ap_done;
wire    grp_Windowing_fu_98_ap_idle;
wire    grp_Windowing_fu_98_ap_ready;
wire   [9:0] grp_Windowing_fu_98_Buff0_re_address0;
wire    grp_Windowing_fu_98_Buff0_re_ce0;
reg   [31:0] grp_Windowing_fu_98_Buff0_re_q0;
wire   [9:0] grp_Windowing_fu_98_Buff0_im_address0;
wire    grp_Windowing_fu_98_Buff0_im_ce0;
reg   [31:0] grp_Windowing_fu_98_Buff0_im_q0;
wire   [9:0] grp_Windowing_fu_98_Buff1_re_address0;
wire    grp_Windowing_fu_98_Buff1_re_ce0;
reg   [31:0] grp_Windowing_fu_98_Buff1_re_q0;
wire   [9:0] grp_Windowing_fu_98_Buff1_im_address0;
wire    grp_Windowing_fu_98_Buff1_im_ce0;
reg   [31:0] grp_Windowing_fu_98_Buff1_im_q0;
wire   [9:0] grp_Windowing_fu_98_Buff2_re_address0;
wire    grp_Windowing_fu_98_Buff2_re_ce0;
reg   [31:0] grp_Windowing_fu_98_Buff2_re_q0;
wire   [9:0] grp_Windowing_fu_98_Buff2_im_address0;
wire    grp_Windowing_fu_98_Buff2_im_ce0;
reg   [31:0] grp_Windowing_fu_98_Buff2_im_q0;
wire   [9:0] grp_Windowing_fu_98_Buff3_re_address0;
wire    grp_Windowing_fu_98_Buff3_re_ce0;
wire    grp_Windowing_fu_98_Buff3_re_we0;
wire   [31:0] grp_Windowing_fu_98_Buff3_re_d0;
reg   [31:0] grp_Windowing_fu_98_Buff3_re_q0;
wire   [9:0] grp_Windowing_fu_98_Buff3_im_address0;
wire    grp_Windowing_fu_98_Buff3_im_ce0;
wire    grp_Windowing_fu_98_Buff3_im_we0;
wire   [31:0] grp_Windowing_fu_98_Buff3_im_d0;
reg   [31:0] grp_Windowing_fu_98_Buff3_im_q0;
wire    grp_Windowing_fu_98_D0_read;
wire   [63:0] grp_Windowing_fu_98_D1_din;
wire    grp_Windowing_fu_98_D1_write;
reg    grp_Windowing_fu_98_ap_start_reg;
wire   [0:0] icmp_ln1027_fu_174_p2;
wire    ap_CS_fsm_state3;
reg   [31:0] counter_V_fu_72;
reg    ap_block_state3_on_subcall_done;
reg    ap_block_state1;
wire   [32:0] num_cast_fu_148_p1;
wire   [32:0] zext_ln1027_fu_170_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Windowing_fu_98_ap_start_reg = 1'b0;
end

Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Buff3_re_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Buff3_re_address0),
    .ce0(Buff3_re_ce0),
    .we0(Buff3_re_we0),
    .d0(grp_Windowing_fu_98_Buff3_re_d0),
    .q0(Buff3_re_q0)
);

Processing_HW_process2_Buff3_re_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
Buff3_im_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Buff3_im_address0),
    .ce0(Buff3_im_ce0),
    .we0(Buff3_im_we0),
    .d0(grp_Windowing_fu_98_Buff3_im_d0),
    .q0(Buff3_im_q0)
);

Processing_HW_Windowing grp_Windowing_fu_98(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Windowing_fu_98_ap_start),
    .ap_done(grp_Windowing_fu_98_ap_done),
    .ap_idle(grp_Windowing_fu_98_ap_idle),
    .ap_ready(grp_Windowing_fu_98_ap_ready),
    .Buff0_re_address0(grp_Windowing_fu_98_Buff0_re_address0),
    .Buff0_re_ce0(grp_Windowing_fu_98_Buff0_re_ce0),
    .Buff0_re_q0(grp_Windowing_fu_98_Buff0_re_q0),
    .Buff0_im_address0(grp_Windowing_fu_98_Buff0_im_address0),
    .Buff0_im_ce0(grp_Windowing_fu_98_Buff0_im_ce0),
    .Buff0_im_q0(grp_Windowing_fu_98_Buff0_im_q0),
    .Buff1_re_address0(grp_Windowing_fu_98_Buff1_re_address0),
    .Buff1_re_ce0(grp_Windowing_fu_98_Buff1_re_ce0),
    .Buff1_re_q0(grp_Windowing_fu_98_Buff1_re_q0),
    .Buff1_im_address0(grp_Windowing_fu_98_Buff1_im_address0),
    .Buff1_im_ce0(grp_Windowing_fu_98_Buff1_im_ce0),
    .Buff1_im_q0(grp_Windowing_fu_98_Buff1_im_q0),
    .Buff2_re_address0(grp_Windowing_fu_98_Buff2_re_address0),
    .Buff2_re_ce0(grp_Windowing_fu_98_Buff2_re_ce0),
    .Buff2_re_q0(grp_Windowing_fu_98_Buff2_re_q0),
    .Buff2_im_address0(grp_Windowing_fu_98_Buff2_im_address0),
    .Buff2_im_ce0(grp_Windowing_fu_98_Buff2_im_ce0),
    .Buff2_im_q0(grp_Windowing_fu_98_Buff2_im_q0),
    .Buff3_re_address0(grp_Windowing_fu_98_Buff3_re_address0),
    .Buff3_re_ce0(grp_Windowing_fu_98_Buff3_re_ce0),
    .Buff3_re_we0(grp_Windowing_fu_98_Buff3_re_we0),
    .Buff3_re_d0(grp_Windowing_fu_98_Buff3_re_d0),
    .Buff3_re_q0(grp_Windowing_fu_98_Buff3_re_q0),
    .Buff3_im_address0(grp_Windowing_fu_98_Buff3_im_address0),
    .Buff3_im_ce0(grp_Windowing_fu_98_Buff3_im_ce0),
    .Buff3_im_we0(grp_Windowing_fu_98_Buff3_im_we0),
    .Buff3_im_d0(grp_Windowing_fu_98_Buff3_im_d0),
    .Buff3_im_q0(grp_Windowing_fu_98_Buff3_im_q0),
    .D0_dout(D0_dout),
    .D0_num_data_valid(11'd0),
    .D0_fifo_cap(11'd0),
    .D0_empty_n(D0_empty_n),
    .D0_read(grp_Windowing_fu_98_D0_read),
    .D1_din(grp_Windowing_fu_98_D1_din),
    .D1_num_data_valid(11'd0),
    .D1_fifo_cap(11'd0),
    .D1_full_n(D1_full_n),
    .D1_write(grp_Windowing_fu_98_D1_write)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Windowing_fu_98_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd1) & (ret_V_fu_166_p1 == 2'd3)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd1) & (ret_V_fu_166_p1 == 2'd0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd1) & (ret_V_fu_166_p1 == 2'd1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd1) & (ret_V_fu_166_p1 == 2'd2)))) begin
            grp_Windowing_fu_98_ap_start_reg <= 1'b1;
        end else if ((grp_Windowing_fu_98_ap_ready == 1'b1)) begin
            grp_Windowing_fu_98_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (num_c46_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_72 <= 32'd0;
    end else if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
        counter_V_fu_72 <= counter_V_2_reg_208;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        counter_V_2_reg_208 <= counter_V_2_fu_179_p2;
        ret_V_reg_201 <= ret_V_fu_166_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_i_i_reg_196 <= sub_i_i_fu_152_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd1)) begin
            Buff0_im_address0 = grp_Windowing_fu_98_Buff3_im_address0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff0_im_address0 = grp_Windowing_fu_98_Buff2_im_address0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff0_im_address0 = grp_Windowing_fu_98_Buff1_im_address0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff0_im_address0 = grp_Windowing_fu_98_Buff0_im_address0;
        end else begin
            Buff0_im_address0 = 'bx;
        end
    end else begin
        Buff0_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd1)) begin
            Buff0_im_ce0 = grp_Windowing_fu_98_Buff3_im_ce0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff0_im_ce0 = grp_Windowing_fu_98_Buff2_im_ce0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff0_im_ce0 = grp_Windowing_fu_98_Buff1_im_ce0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff0_im_ce0 = grp_Windowing_fu_98_Buff0_im_ce0;
        end else begin
            Buff0_im_ce0 = 1'b0;
        end
    end else begin
        Buff0_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd1))) begin
        Buff0_im_we0 = grp_Windowing_fu_98_Buff3_im_we0;
    end else begin
        Buff0_im_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd1)) begin
            Buff0_re_address0 = grp_Windowing_fu_98_Buff3_re_address0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff0_re_address0 = grp_Windowing_fu_98_Buff2_re_address0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff0_re_address0 = grp_Windowing_fu_98_Buff1_re_address0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff0_re_address0 = grp_Windowing_fu_98_Buff0_re_address0;
        end else begin
            Buff0_re_address0 = 'bx;
        end
    end else begin
        Buff0_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd1)) begin
            Buff0_re_ce0 = grp_Windowing_fu_98_Buff3_re_ce0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff0_re_ce0 = grp_Windowing_fu_98_Buff2_re_ce0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff0_re_ce0 = grp_Windowing_fu_98_Buff1_re_ce0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff0_re_ce0 = grp_Windowing_fu_98_Buff0_re_ce0;
        end else begin
            Buff0_re_ce0 = 1'b0;
        end
    end else begin
        Buff0_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd1))) begin
        Buff0_re_we0 = grp_Windowing_fu_98_Buff3_re_we0;
    end else begin
        Buff0_re_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd2)) begin
            Buff1_im_address0 = grp_Windowing_fu_98_Buff3_im_address0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff1_im_address0 = grp_Windowing_fu_98_Buff2_im_address0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff1_im_address0 = grp_Windowing_fu_98_Buff1_im_address0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff1_im_address0 = grp_Windowing_fu_98_Buff0_im_address0;
        end else begin
            Buff1_im_address0 = 'bx;
        end
    end else begin
        Buff1_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd2)) begin
            Buff1_im_ce0 = grp_Windowing_fu_98_Buff3_im_ce0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff1_im_ce0 = grp_Windowing_fu_98_Buff2_im_ce0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff1_im_ce0 = grp_Windowing_fu_98_Buff1_im_ce0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff1_im_ce0 = grp_Windowing_fu_98_Buff0_im_ce0;
        end else begin
            Buff1_im_ce0 = 1'b0;
        end
    end else begin
        Buff1_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd2))) begin
        Buff1_im_we0 = grp_Windowing_fu_98_Buff3_im_we0;
    end else begin
        Buff1_im_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd2)) begin
            Buff1_re_address0 = grp_Windowing_fu_98_Buff3_re_address0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff1_re_address0 = grp_Windowing_fu_98_Buff2_re_address0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff1_re_address0 = grp_Windowing_fu_98_Buff1_re_address0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff1_re_address0 = grp_Windowing_fu_98_Buff0_re_address0;
        end else begin
            Buff1_re_address0 = 'bx;
        end
    end else begin
        Buff1_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd2)) begin
            Buff1_re_ce0 = grp_Windowing_fu_98_Buff3_re_ce0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff1_re_ce0 = grp_Windowing_fu_98_Buff2_re_ce0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff1_re_ce0 = grp_Windowing_fu_98_Buff1_re_ce0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff1_re_ce0 = grp_Windowing_fu_98_Buff0_re_ce0;
        end else begin
            Buff1_re_ce0 = 1'b0;
        end
    end else begin
        Buff1_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd2))) begin
        Buff1_re_we0 = grp_Windowing_fu_98_Buff3_re_we0;
    end else begin
        Buff1_re_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            Buff2_im_address0 = grp_Windowing_fu_98_Buff3_im_address0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff2_im_address0 = grp_Windowing_fu_98_Buff2_im_address0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff2_im_address0 = grp_Windowing_fu_98_Buff1_im_address0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff2_im_address0 = grp_Windowing_fu_98_Buff0_im_address0;
        end else begin
            Buff2_im_address0 = 'bx;
        end
    end else begin
        Buff2_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            Buff2_im_ce0 = grp_Windowing_fu_98_Buff3_im_ce0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff2_im_ce0 = grp_Windowing_fu_98_Buff2_im_ce0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff2_im_ce0 = grp_Windowing_fu_98_Buff1_im_ce0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff2_im_ce0 = grp_Windowing_fu_98_Buff0_im_ce0;
        end else begin
            Buff2_im_ce0 = 1'b0;
        end
    end else begin
        Buff2_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd3))) begin
        Buff2_im_we0 = grp_Windowing_fu_98_Buff3_im_we0;
    end else begin
        Buff2_im_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            Buff2_re_address0 = grp_Windowing_fu_98_Buff3_re_address0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff2_re_address0 = grp_Windowing_fu_98_Buff2_re_address0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff2_re_address0 = grp_Windowing_fu_98_Buff1_re_address0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff2_re_address0 = grp_Windowing_fu_98_Buff0_re_address0;
        end else begin
            Buff2_re_address0 = 'bx;
        end
    end else begin
        Buff2_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            Buff2_re_ce0 = grp_Windowing_fu_98_Buff3_re_ce0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            Buff2_re_ce0 = grp_Windowing_fu_98_Buff2_re_ce0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff2_re_ce0 = grp_Windowing_fu_98_Buff1_re_ce0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff2_re_ce0 = grp_Windowing_fu_98_Buff0_re_ce0;
        end else begin
            Buff2_re_ce0 = 1'b0;
        end
    end else begin
        Buff2_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd3))) begin
        Buff2_re_we0 = grp_Windowing_fu_98_Buff3_re_we0;
    end else begin
        Buff2_re_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd0)) begin
            Buff3_im_address0 = grp_Windowing_fu_98_Buff3_im_address0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff3_im_address0 = grp_Windowing_fu_98_Buff2_im_address0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff3_im_address0 = grp_Windowing_fu_98_Buff1_im_address0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff3_im_address0 = grp_Windowing_fu_98_Buff0_im_address0;
        end else begin
            Buff3_im_address0 = 'bx;
        end
    end else begin
        Buff3_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd0)) begin
            Buff3_im_ce0 = grp_Windowing_fu_98_Buff3_im_ce0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff3_im_ce0 = grp_Windowing_fu_98_Buff2_im_ce0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff3_im_ce0 = grp_Windowing_fu_98_Buff1_im_ce0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff3_im_ce0 = grp_Windowing_fu_98_Buff0_im_ce0;
        end else begin
            Buff3_im_ce0 = 1'b0;
        end
    end else begin
        Buff3_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd0))) begin
        Buff3_im_we0 = grp_Windowing_fu_98_Buff3_im_we0;
    end else begin
        Buff3_im_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd0)) begin
            Buff3_re_address0 = grp_Windowing_fu_98_Buff3_re_address0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff3_re_address0 = grp_Windowing_fu_98_Buff2_re_address0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff3_re_address0 = grp_Windowing_fu_98_Buff1_re_address0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff3_re_address0 = grp_Windowing_fu_98_Buff0_re_address0;
        end else begin
            Buff3_re_address0 = 'bx;
        end
    end else begin
        Buff3_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd0)) begin
            Buff3_re_ce0 = grp_Windowing_fu_98_Buff3_re_ce0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            Buff3_re_ce0 = grp_Windowing_fu_98_Buff2_re_ce0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            Buff3_re_ce0 = grp_Windowing_fu_98_Buff1_re_ce0;
        end else if ((ret_V_reg_201 == 2'd3)) begin
            Buff3_re_ce0 = grp_Windowing_fu_98_Buff0_re_ce0;
        end else begin
            Buff3_re_ce0 = 1'b0;
        end
    end else begin
        Buff3_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd0))) begin
        Buff3_re_we0 = grp_Windowing_fu_98_Buff3_re_we0;
    end else begin
        Buff3_re_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd3)) | ((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd0)) | ((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd1)) | ((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd2)))) begin
        D0_read = grp_Windowing_fu_98_D0_read;
    end else begin
        D0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd3)) | ((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd0)) | ((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd1)) | ((1'b1 == ap_CS_fsm_state3) & (ret_V_reg_201 == 2'd2)))) begin
        D1_write = grp_Windowing_fu_98_D1_write;
    end else begin
        D1_write = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (num_c46_full_n == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff0_im_q0 = Buff3_im_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff0_im_q0 = Buff0_im_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff0_im_q0 = Buff1_im_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff0_im_q0 = Buff2_im_q0;
        end else begin
            grp_Windowing_fu_98_Buff0_im_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff0_im_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff0_re_q0 = Buff3_re_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff0_re_q0 = Buff0_re_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff0_re_q0 = Buff1_re_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff0_re_q0 = Buff2_re_q0;
        end else begin
            grp_Windowing_fu_98_Buff0_re_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff0_re_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff1_im_q0 = Buff0_im_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff1_im_q0 = Buff1_im_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff1_im_q0 = Buff2_im_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff1_im_q0 = Buff3_im_q0;
        end else begin
            grp_Windowing_fu_98_Buff1_im_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff1_im_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff1_re_q0 = Buff0_re_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff1_re_q0 = Buff1_re_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff1_re_q0 = Buff2_re_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff1_re_q0 = Buff3_re_q0;
        end else begin
            grp_Windowing_fu_98_Buff1_re_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff1_re_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff2_im_q0 = Buff1_im_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff2_im_q0 = Buff2_im_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff2_im_q0 = Buff3_im_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff2_im_q0 = Buff0_im_q0;
        end else begin
            grp_Windowing_fu_98_Buff2_im_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff2_im_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff2_re_q0 = Buff1_re_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff2_re_q0 = Buff2_re_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff2_re_q0 = Buff3_re_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff2_re_q0 = Buff0_re_q0;
        end else begin
            grp_Windowing_fu_98_Buff2_re_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff2_re_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff3_im_q0 = Buff2_im_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff3_im_q0 = Buff3_im_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff3_im_q0 = Buff0_im_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff3_im_q0 = Buff1_im_q0;
        end else begin
            grp_Windowing_fu_98_Buff3_im_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff3_im_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((ret_V_reg_201 == 2'd3)) begin
            grp_Windowing_fu_98_Buff3_re_q0 = Buff2_re_q0;
        end else if ((ret_V_reg_201 == 2'd0)) begin
            grp_Windowing_fu_98_Buff3_re_q0 = Buff3_re_q0;
        end else if ((ret_V_reg_201 == 2'd1)) begin
            grp_Windowing_fu_98_Buff3_re_q0 = Buff0_re_q0;
        end else if ((ret_V_reg_201 == 2'd2)) begin
            grp_Windowing_fu_98_Buff3_re_q0 = Buff1_re_q0;
        end else begin
            grp_Windowing_fu_98_Buff3_re_q0 = 'bx;
        end
    end else begin
        grp_Windowing_fu_98_Buff3_re_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_blk_n = num_empty_n;
    end else begin
        num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_c46_blk_n = num_c46_full_n;
    end else begin
        num_c46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (num_c46_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_c46_write = 1'b1;
    end else begin
        num_c46_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (num_c46_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_read = 1'b1;
    end else begin
        num_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (num_c46_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_174_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Buff0_im_d0 = grp_Windowing_fu_98_Buff3_im_d0;

assign Buff0_re_d0 = grp_Windowing_fu_98_Buff3_re_d0;

assign Buff1_im_d0 = grp_Windowing_fu_98_Buff3_im_d0;

assign Buff1_re_d0 = grp_Windowing_fu_98_Buff3_re_d0;

assign Buff2_im_d0 = grp_Windowing_fu_98_Buff3_im_d0;

assign Buff2_re_d0 = grp_Windowing_fu_98_Buff3_re_d0;

assign D1_din = grp_Windowing_fu_98_D1_din;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (num_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (num_c46_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = (((grp_Windowing_fu_98_ap_done == 1'b0) & (ret_V_reg_201 == 2'd3)) | ((grp_Windowing_fu_98_ap_done == 1'b0) & (ret_V_reg_201 == 2'd0)) | ((grp_Windowing_fu_98_ap_done == 1'b0) & (ret_V_reg_201 == 2'd1)) | ((grp_Windowing_fu_98_ap_done == 1'b0) & (ret_V_reg_201 == 2'd2)));
end

assign ap_ready = internal_ap_ready;

assign counter_V_2_fu_179_p2 = (counter_V_fu_72 + 32'd1);

assign grp_Windowing_fu_98_ap_start = grp_Windowing_fu_98_ap_start_reg;

assign icmp_ln1027_fu_174_p2 = (($signed(sub_i_i_reg_196) > $signed(zext_ln1027_fu_170_p1)) ? 1'b1 : 1'b0);

assign num_c46_din = num_dout;

assign num_cast_fu_148_p1 = num_dout;

assign ret_V_fu_166_p1 = counter_V_fu_72[1:0];

assign start_out = real_start;

assign sub_i_i_fu_152_p2 = ($signed(num_cast_fu_148_p1) + $signed(33'd8589934589));

assign zext_ln1027_fu_170_p1 = counter_V_fu_72;

endmodule //Processing_HW_process2
