[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_dataRen",
    "sources":[
      "~Core|Core>io_instrData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_dataWrite",
    "sources":[
      "~Core|Core>io_instrData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_dataAddr",
    "sources":[
      "~Core|Core>io_instrData"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_dataWen",
    "sources":[
      "~Core|Core>io_instrData"
    ]
  }
]