Analysis & Synthesis report for fifo
Fri Mar 31 11:01:35 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Protected by Synthesis
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component
 13. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated
 14. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p
 15. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_41c:wrptr_gp
 16. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram
 17. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram|altsyncram_m8c1:altsyncram5
 18. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|dffpipe_c2e:rdaclr
 19. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp
 20. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp|dffpipe_4v8:dffpipe5
 21. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp
 22. Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp|dffpipe_5v8:dffpipe8
 23. Parameter Settings for User Entity Instance: my_fifo:my_fifo_inst|dcfifo:dcfifo_component
 24. dcfifo Parameter Settings by Entity Instance
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 31 11:01:35 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; fifo                                     ;
; Top-level Entity Name              ; fifo                                     ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 112                                      ;
;     Total combinational functions  ; 56                                       ;
;     Dedicated logic registers      ; 88                                       ;
; Total registers                    ; 88                                       ;
; Total pins                         ; 10                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 2,048                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                          ; fifo               ; fifo               ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; On                 ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; fifo.v                           ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/fifo/fifo.v                              ;
; fifo_write.v                     ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/fifo/fifo_write.v                        ;
; fifo_read.v                      ; yes             ; User Verilog HDL File        ; D:/ZXOPEN2017/DE2/class/fifo/fifo_read.v                         ;
; my_fifo.v                        ; yes             ; User Wizard-Generated File   ; D:/ZXOPEN2017/DE2/class/fifo/my_fifo.v                           ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/dcfifo.tdf          ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_counter.inc     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altdpram.inc        ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_graycounter.inc   ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_fefifo.inc        ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/a_gray2bin.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/dffpipe.inc         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/lpm_compare.inc     ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/altsyncram_fifo.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; d:/altera/90/quartus/libraries/megafunctions/aglobal90.inc       ;
; db/dcfifo_fog1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/dcfifo_fog1.tdf                  ;
; db/a_graycounter_g86.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/a_graycounter_g86.tdf            ;
; db/a_graycounter_51c.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/a_graycounter_51c.tdf            ;
; db/a_graycounter_41c.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/a_graycounter_41c.tdf            ;
; db/altsyncram_bku.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/altsyncram_bku.tdf               ;
; db/altsyncram_m8c1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/altsyncram_m8c1.tdf              ;
; db/dffpipe_c2e.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/dffpipe_c2e.tdf                  ;
; db/alt_synch_pipe_au7.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/alt_synch_pipe_au7.tdf           ;
; db/dffpipe_4v8.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/dffpipe_4v8.tdf                  ;
; db/alt_synch_pipe_bu7.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/alt_synch_pipe_bu7.tdf           ;
; db/dffpipe_5v8.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/dffpipe_5v8.tdf                  ;
; db/cmpr_t16.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ZXOPEN2017/DE2/class/fifo/db/cmpr_t16.tdf                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 112   ;
;                                             ;       ;
; Total combinational functions               ; 56    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 18    ;
;     -- 3 input functions                    ; 20    ;
;     -- <=2 input functions                  ; 18    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 31    ;
;     -- arithmetic mode                      ; 25    ;
;                                             ;       ;
; Total registers                             ; 88    ;
;     -- Dedicated logic registers            ; 88    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 10    ;
; Total memory bits                           ; 2048  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 96    ;
; Total fan-out                               ; 563   ;
; Average fan-out                             ; 3.48  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fifo                                        ; 56 (0)            ; 88 (0)       ; 2048        ; 0            ; 0       ; 0         ; 10   ; 0            ; |fifo                                                                                                                             ; work         ;
;    |fifo_read:fifo_read_inst|                ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_read:fifo_read_inst                                                                                                    ; work         ;
;    |fifo_write:fifo_write_inst|              ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|fifo_write:fifo_write_inst                                                                                                  ; work         ;
;    |my_fifo:my_fifo_inst|                    ; 41 (0)            ; 76 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst                                                                                                        ; work         ;
;       |dcfifo:dcfifo_component|              ; 41 (0)            ; 76 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component                                                                                ; work         ;
;          |dcfifo_fog1:auto_generated|        ; 41 (5)            ; 76 (19)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated                                                     ; work         ;
;             |a_graycounter_41c:wrptr_gp|     ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_41c:wrptr_gp                          ; work         ;
;             |a_graycounter_g86:rdptr_g1p|    ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_g86:rdptr_g1p                         ; work         ;
;             |alt_synch_pipe_au7:rs_dgwp|     ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp                          ; work         ;
;                |dffpipe_4v8:dffpipe5|        ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp|dffpipe_4v8:dffpipe5     ; work         ;
;             |alt_synch_pipe_bu7:ws_dgrp|     ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp                          ; work         ;
;                |dffpipe_5v8:dffpipe8|        ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp|dffpipe_5v8:dffpipe8     ; work         ;
;             |altsyncram_bku:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram                             ; work         ;
;                |altsyncram_m8c1:altsyncram5| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram|altsyncram_m8c1:altsyncram5 ; work         ;
;             |cmpr_t16:rdempty_eq_comp|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|cmpr_t16:rdempty_eq_comp                            ; work         ;
;             |cmpr_t16:rdfull_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|cmpr_t16:rdfull_eq_comp                             ; work         ;
;             |cmpr_t16:wrempty_eq_comp|       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|cmpr_t16:wrempty_eq_comp                            ; work         ;
;             |cmpr_t16:wrfull_eq_comp|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|cmpr_t16:wrfull_eq_comp                             ; work         ;
;             |dffpipe_c2e:rdaclr|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|dffpipe_c2e:rdaclr                                  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram|altsyncram_m8c1:altsyncram5|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|dffpipe_c2e:rdaclr|dffe7a[0] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                    ; Reason for Removal ;
+------------------------------------------------------------------------------------------------------------------+--------------------+
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa0 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa1 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa2 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa3 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa4 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa5 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa6 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa7 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa8 ; Lost fanout        ;
; my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|parity_ff    ; Lost fanout        ;
; Total Number of Removed Registers = 10                                                                           ;                    ;
+------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 88    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 23    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fifo|fifo_write:fifo_write_inst|data[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                      ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                       ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                       ;
; POWER_UP_LEVEL                  ; LOW                                                                               ; -               ; p0addr                  ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_5v8:dffpipe8|dffe9a*          ; -               ; -                       ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_4v8:dffpipe5|dffe6a*  ; -               ; -                       ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                              ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter_ffa0                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity_ff                                                                       ;
+---------------------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_41c:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                             ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                              ;
+---------------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram|altsyncram_m8c1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp|dffpipe_4v8:dffpipe5 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                 ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                  ;
+-----------------------+-------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp|dffpipe_5v8:dffpipe8 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                            ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                             ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fifo:my_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------+
; Parameter Name          ; Value       ; Type                                              ;
+-------------------------+-------------+---------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                           ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                    ;
; LPM_WIDTH               ; 8           ; Signed Integer                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                    ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                    ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                           ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                           ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                           ;
; USE_EAB                 ; ON          ; Untyped                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                           ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                           ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                           ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                           ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                           ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                           ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                           ;
; CBXI_PARAMETER          ; dcfifo_fog1 ; Untyped                                           ;
+-------------------------+-------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; my_fifo:my_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 8                                            ;
;     -- LPM_NUMWORDS        ; 256                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Mar 31 11:01:31 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo
Info: Found 1 design units, including 1 entities, in source file fifo.v
    Info: Found entity 1: fifo
Info: Found 1 design units, including 1 entities, in source file fifo_write.v
    Info: Found entity 1: fifo_write
Info: Found 1 design units, including 1 entities, in source file fifo_read.v
    Info: Found entity 1: fifo_read
Info: Found 1 design units, including 1 entities, in source file fifo_tb.v
    Info: Found entity 1: fifo_tb
Info: Found 1 design units, including 1 entities, in source file my_fifo.v
    Info: Found entity 1: my_fifo
Info: Elaborating entity "fifo" for the top level hierarchy
Info: Elaborating entity "fifo_write" for hierarchy "fifo_write:fifo_write_inst"
Info: Elaborating entity "fifo_read" for hierarchy "fifo_read:fifo_read_inst"
Info: Elaborating entity "my_fifo" for hierarchy "my_fifo:my_fifo_inst"
Info: Elaborating entity "dcfifo" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "my_fifo:my_fifo_inst|dcfifo:dcfifo_component"
Info: Instantiated megafunction "my_fifo:my_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fog1.tdf
    Info: Found entity 1: dcfifo_fog1
Info: Elaborating entity "dcfifo_fog1" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info: Found entity 1: a_graycounter_g86
Info: Elaborating entity "a_graycounter_g86" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_51c.tdf
    Info: Found entity 1: a_graycounter_51c
Info: Elaborating entity "a_graycounter_51c" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf
    Info: Found entity 1: a_graycounter_41c
Info: Elaborating entity "a_graycounter_41c" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_41c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bku.tdf
    Info: Found entity 1: altsyncram_bku
Info: Elaborating entity "altsyncram_bku" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m8c1.tdf
    Info: Found entity 1: altsyncram_m8c1
Info: Elaborating entity "altsyncram_m8c1" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|altsyncram_bku:fifo_ram|altsyncram_m8c1:altsyncram5"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info: Found entity 1: dffpipe_c2e
Info: Elaborating entity "dffpipe_c2e" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|dffpipe_c2e:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_au7.tdf
    Info: Found entity 1: alt_synch_pipe_au7
Info: Elaborating entity "alt_synch_pipe_au7" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf
    Info: Found entity 1: dffpipe_4v8
Info: Elaborating entity "dffpipe_4v8" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_au7:rs_dgwp|dffpipe_4v8:dffpipe5"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bu7.tdf
    Info: Found entity 1: alt_synch_pipe_bu7
Info: Elaborating entity "alt_synch_pipe_bu7" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf
    Info: Found entity 1: dffpipe_5v8
Info: Elaborating entity "dffpipe_5v8" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|alt_synch_pipe_bu7:ws_dgrp|dffpipe_5v8:dffpipe8"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info: Found entity 1: cmpr_t16
Info: Elaborating entity "cmpr_t16" for hierarchy "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa0" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa1" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa2" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa3" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa4" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa5" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa6" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa7" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|counter_ffa8" lost all its fanouts during netlist optimizations.
    Info: Register "my_fifo:my_fifo_inst|dcfifo:dcfifo_component|dcfifo_fog1:auto_generated|a_graycounter_51c:wrptr_g1p|parity_ff" lost all its fanouts during netlist optimizations.
Info: Implemented 130 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 8 output pins
    Info: Implemented 112 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Fri Mar 31 11:01:36 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


