DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I0"
duLibraryName "Memory"
duName "FIFO_bram"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "depth"
)
]
mwi 0
uid 237,0
)
(Instance
name "I1"
duLibraryName "Memory"
duName "FIFO_oneRegister"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 530,0
)
(Instance
name "I2"
duLibraryName "Gates"
duName "mux2to1"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 881,0
)
(Instance
name "I3"
duLibraryName "Gates"
duName "logicValueUlog"
elements [
(GiElement
name "g_BIT_NB"
type "positive"
value "1"
e "The size of the output. Value truncated if size is not big enough."
)
(GiElement
name "g_VALUE"
type "natural"
value "depth"
e "The value to convert."
)
]
mwi 0
uid 907,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds\\@f@i@f@o\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds\\@f@i@f@o\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds\\@f@i@f@o"
)
(vvPair
variable "d_logical"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds\\FIFO"
)
(vvPair
variable "date"
value "02.07.2025"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "02"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "FIFO"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "02.07.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "14:32:11"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Memory"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../Libs/Memory/work"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "FIFO"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds\\@f@i@f@o\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\Clearspace\\clearspace-fpga\\Prefs\\..\\Libs\\Memory\\hds\\FIFO\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\BoardTester\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\eda\\MentorGraphics\\ModelSim\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:32:11"
)
(vvPair
variable "unit"
value "FIFO"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 148,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "53000,16625,54500,17375"
)
(Line
uid 12,0
sl 0
ro 270
xt "54500,17000,55000,17000"
pts [
"54500,17000"
"55000,17000"
]
)
]
)
stc 0
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "Verdana,12,0"
)
xt "48200,16300,52000,17700"
st "clock"
ju 2
blo "52000,17500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
)
xt "-1000,8600,13000,9800"
st "clock           : std_ulogic
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "53000,8625,54500,9375"
)
(Line
uid 26,0
sl 0
ro 270
xt "54500,9000,55000,9000"
pts [
"54500,9000"
"55000,9000"
]
)
]
)
stc 0
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "Verdana,12,0"
)
xt "47000,8300,52000,9700"
st "dataIn"
ju 2
blo "52000,9500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
)
xt "-1000,13400,31100,14600"
st "dataIn          : std_ulogic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "127500,22625,129000,23375"
)
(Line
uid 40,0
sl 0
ro 270
xt "127000,23000,127500,23000"
pts [
"127000,23000"
"127500,23000"
]
)
]
)
stc 0
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,22300,136000,23700"
st "dataOut"
blo "130000,23500"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
)
xt "-1000,11000,31600,12200"
st "dataOut         : std_ulogic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "127500,24625,129000,25375"
)
(Line
uid 54,0
sl 0
ro 270
xt "127000,25000,127500,25000"
pts [
"127000,25000"
"127500,25000"
]
)
]
)
stc 0
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,24300,134700,25700"
st "empty"
blo "130000,25500"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
)
xt "-1000,14600,13400,15800"
st "empty           : std_ulogic
"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 90
xt "35000,11625,36500,12375"
)
(Line
uid 68,0
sl 0
ro 90
xt "36500,12000,37000,12000"
pts [
"37000,12000"
"36500,12000"
]
)
]
)
stc 0
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "Verdana,12,0"
)
xt "31400,11300,34000,12700"
st "full"
ju 2
blo "34000,12500"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
)
xt "-1000,15800,12100,17000"
st "full            : std_ulogic
"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "127500,12625,129000,13375"
)
(Line
uid 82,0
sl 0
ro 90
xt "127000,13000,127500,13000"
pts [
"127500,13000"
"127000,13000"
]
)
]
)
stc 0
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "Verdana,12,0"
)
xt "130000,12300,133700,13700"
st "read"
blo "130000,13500"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
)
xt "-1000,12200,12800,13400"
st "read            : std_ulogic
"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "53000,18625,54500,19375"
)
(Line
uid 96,0
sl 0
ro 270
xt "54500,19000,55000,19000"
pts [
"54500,19000"
"55000,19000"
]
)
]
)
stc 0
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "Verdana,12,0"
)
xt "47900,18300,52000,19700"
st "reset"
ju 2
blo "52000,19500"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 105,0
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
)
xt "-1000,9800,12900,11000"
st "reset           : std_ulogic
"
)
)
*15 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "53000,12625,54500,13375"
)
(Line
uid 110,0
sl 0
ro 270
xt "54500,13000,55000,13000"
pts [
"54500,13000"
"55000,13000"
]
)
]
)
stc 0
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "Verdana,12,0"
)
xt "48000,12300,52000,13700"
st "write"
ju 2
blo "52000,13500"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 119,0
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 8,0
)
declText (MLText
uid 120,0
va (VaSet
)
xt "-1000,7400,12700,8600"
st "write           : std_ulogic
"
)
)
*17 (SaComponent
uid 237,0
optionalChildren [
*18 (CptPort
uid 205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,12625,72000,13375"
)
tg (CPTG
uid 207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208,0
va (VaSet
font "Verdana,8,0"
)
xt "73000,12500,75500,13500"
st "write"
blo "73000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*19 (CptPort
uid 209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,16625,72000,17375"
)
tg (CPTG
uid 211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 212,0
va (VaSet
font "Verdana,8,0"
)
xt "73000,16500,75500,17500"
st "clock"
blo "73000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*20 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,18625,72000,19375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
font "Verdana,8,0"
)
xt "73000,18500,75500,19500"
st "reset"
blo "73000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*21 (CptPort
uid 217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,8625,88750,9375"
)
tg (CPTG
uid 219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 220,0
va (VaSet
font "Verdana,8,0"
)
xt "83301,8500,87001,9500"
st "dataOut"
ju 2
blo "87001,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*22 (CptPort
uid 221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,12625,88750,13375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
font "Verdana,8,0"
)
xt "84700,12500,87000,13500"
st "read"
ju 2
blo "87000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*23 (CptPort
uid 225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,8625,72000,9375"
)
tg (CPTG
uid 227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
font "Verdana,8,0"
)
xt "72999,8500,76099,9500"
st "dataIn"
blo "72999,9300"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*24 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,10625,88750,11375"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
font "Verdana,8,0"
)
xt "83900,10500,87000,11500"
st "empty"
ju 2
blo "87000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*25 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,10625,72000,11375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "Verdana,8,0"
)
xt "73000,10500,74700,11500"
st "full"
blo "73000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 238,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,5000,88000,21000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 239,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 240,0
va (VaSet
)
xt "72600,20800,77300,22000"
st "Memory"
blo "72600,21800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 241,0
va (VaSet
)
xt "72600,22000,79000,23200"
st "FIFO_bram"
blo "72600,23000"
tm "CptNameMgr"
)
*28 (Text
uid 242,0
va (VaSet
)
xt "72600,23200,74500,24400"
st "I0"
blo "72600,24200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 243,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 244,0
text (MLText
uid 245,0
va (VaSet
)
xt "72000,24600,92600,27000"
st "dataBitNb = dataBitNb    ( positive )  
depth     = depth        ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "depth"
type "positive"
value "depth"
)
]
)
viewicon (ZoomableIcon
uid 246,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,19250,73750,20750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*29 (Grouping
uid 289,0
optionalChildren [
*30 (CommentText
uid 291,0
shape (Rectangle
uid 292,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,65000,74000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 293,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,65500,57200,65500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*31 (CommentText
uid 294,0
shape (Rectangle
uid 295,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,61000,78000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 296,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,61500,74200,61500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*32 (CommentText
uid 297,0
shape (Rectangle
uid 298,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,63000,74000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 299,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,63500,57200,63500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*33 (CommentText
uid 300,0
shape (Rectangle
uid 301,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,63000,57000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 302,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,63500,53200,63500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*34 (CommentText
uid 303,0
shape (Rectangle
uid 304,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "74000,62000,94000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 305,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "74200,62200,88300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*35 (CommentText
uid 306,0
shape (Rectangle
uid 307,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "78000,61000,94000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 308,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "78200,61500,78200,61500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*36 (CommentText
uid 309,0
shape (Rectangle
uid 310,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,61000,74000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 311,0
va (VaSet
fg "32768,0,0"
)
xt "58350,61400,68650,62600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*37 (CommentText
uid 312,0
shape (Rectangle
uid 313,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,64000,57000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 314,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,64500,53200,64500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*38 (CommentText
uid 315,0
shape (Rectangle
uid 316,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,65000,57000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 317,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,65500,53200,65500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*39 (CommentText
uid 318,0
shape (Rectangle
uid 319,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,64000,74000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 320,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,64500,57200,64500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 290,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "53000,61000,94000,66000"
)
oxt "14000,66000,55000,71000"
)
*40 (SaComponent
uid 530,0
optionalChildren [
*41 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,42625,72000,43375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "73000,42400,76100,43600"
st "write"
blo "73000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*42 (CptPort
uid 502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,46625,72000,47375"
)
tg (CPTG
uid 504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 505,0
va (VaSet
)
xt "73000,46400,76400,47600"
st "clock"
blo "73000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*43 (CptPort
uid 506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,48625,72000,49375"
)
tg (CPTG
uid 508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 509,0
va (VaSet
)
xt "73000,48400,76300,49600"
st "reset"
blo "73000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*44 (CptPort
uid 510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,38625,88750,39375"
)
tg (CPTG
uid 512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 513,0
va (VaSet
)
xt "82201,38400,87001,39600"
st "dataOut"
ju 2
blo "87001,39400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*45 (CptPort
uid 514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 515,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,42625,88750,43375"
)
tg (CPTG
uid 516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 517,0
va (VaSet
)
xt "84100,42400,87000,43600"
st "read"
ju 2
blo "87000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*46 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,38625,72000,39375"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
)
xt "72999,38400,76999,39600"
st "dataIn"
blo "72999,39400"
)
)
thePort (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*47 (CptPort
uid 522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "88000,40625,88750,41375"
)
tg (CPTG
uid 524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 525,0
va (VaSet
)
xt "83200,40400,87000,41600"
st "empty"
ju 2
blo "87000,41400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*48 (CptPort
uid 526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 527,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71250,40625,72000,41375"
)
tg (CPTG
uid 528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 529,0
va (VaSet
)
xt "73000,40400,75200,41600"
st "full"
blo "73000,41400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 8,0
)
)
)
]
shape (Rectangle
uid 531,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "72000,35000,88000,51000"
)
oxt "34000,12000,50000,28000"
ttg (MlTextGroup
uid 532,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 533,0
va (VaSet
)
xt "72600,50800,77300,52000"
st "Memory"
blo "72600,51800"
tm "BdLibraryNameMgr"
)
*50 (Text
uid 534,0
va (VaSet
)
xt "72600,51800,83200,53000"
st "FIFO_oneRegister"
blo "72600,52800"
tm "CptNameMgr"
)
*51 (Text
uid 535,0
va (VaSet
)
xt "72600,52800,74500,54000"
st "I1"
blo "72600,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 536,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 537,0
text (MLText
uid 538,0
va (VaSet
font "Verdana,8,0"
)
xt "72000,55000,88900,56000"
st "dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 539,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "72250,49250,73750,50750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*52 (HdlText
uid 783,0
optionalChildren [
*53 (EmbeddedText
uid 807,0
commentText (CommentText
uid 808,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 809,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "107000,21000,125000,32000"
)
oxt "0,0,18000,5000"
text (MLText
uid 810,0
va (VaSet
font "Verdana,8,0"
)
xt "107200,21200,124600,32200"
st "
process(dataOut_int1, dataOut_intMult,
  empty_int1, empty_intMult)
begin
  if depth <= 1 then
    dataOut <= dataOut_int1;
    empty <= empty_int1;
  else
    dataOut <= dataOut_intMult;
    empty <= empty_intMult;
  end if;
end process;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 11000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 784,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "107000,20000,125000,34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 785,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 786,0
va (VaSet
font "Verdana,8,0"
)
xt "107000,33000,109000,34000"
st "eb1"
blo "107000,33800"
tm "HdlTextNameMgr"
)
*55 (Text
uid 787,0
va (VaSet
font "Verdana,8,0"
)
xt "107000,34000,108000,35000"
st "1"
blo "107000,34800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 788,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "107250,32250,108750,33750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*56 (Net
uid 833,0
decl (Decl
n "dataOut_int1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 13,0
)
declText (MLText
uid 834,0
va (VaSet
)
xt "-1000,18000,37200,19200"
st "SIGNAL dataOut_int1    : std_ulogic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*57 (Net
uid 835,0
decl (Decl
n "empty_int1"
t "std_ulogic"
o 10
suid 14,0
)
declText (MLText
uid 836,0
va (VaSet
)
xt "-1000,19200,19000,20400"
st "SIGNAL empty_int1      : std_ulogic
"
)
)
*58 (Net
uid 853,0
decl (Decl
n "dataOut_intMult"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 17,0
)
declText (MLText
uid 854,0
va (VaSet
)
xt "-1000,21600,37800,22800"
st "SIGNAL dataOut_intMult : std_ulogic_vector(dataBitNb-1 DOWNTO 0)
"
)
)
*59 (Net
uid 855,0
decl (Decl
n "empty_intMult"
t "std_ulogic"
o 11
suid 18,0
)
declText (MLText
uid 856,0
va (VaSet
)
xt "-1000,20400,19600,21600"
st "SIGNAL empty_intMult   : std_ulogic
"
)
)
*60 (SaComponent
uid 881,0
optionalChildren [
*61 (CptPort
uid 865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 866,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43000,10625,43750,11375"
)
tg (CPTG
uid 867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 868,0
sl 0
va (VaSet
)
xt "40700,10500,43000,11700"
st "in0"
ju 2
blo "43000,11500"
)
s (Text
uid 891,0
sl 0
va (VaSet
)
xt "43000,11700,43000,11700"
ju 2
blo "43000,11700"
)
)
thePort (LogicalPort
decl (Decl
n "in0"
t "std_uLogic"
o 3
suid 1,0
)
)
)
*62 (CptPort
uid 869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 870,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43000,13625,43750,14375"
)
tg (CPTG
uid 871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 872,0
sl 0
va (VaSet
)
xt "41150,13400,43450,14600"
st "in1"
ju 2
blo "43450,14400"
)
s (Text
uid 892,0
sl 0
va (VaSet
)
xt "43450,14600,43450,14600"
ju 2
blo "43450,14600"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 4
suid 2,0
)
)
)
*63 (CptPort
uid 873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 874,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38250,11625,39000,12375"
)
tg (CPTG
uid 875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 876,0
sl 0
va (VaSet
)
xt "39375,11599,44075,12799"
st "MuxOut"
blo "39375,12599"
)
s (Text
uid 893,0
sl 0
va (VaSet
)
xt "39375,12799,39375,12799"
blo "39375,12799"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MuxOut"
t "std_uLogic"
o 7
suid 3,0
)
)
)
*64 (CptPort
uid 877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 878,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "40625,14834,41375,15584"
)
tg (CPTG
uid 879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 880,0
sl 0
va (VaSet
)
xt "39800,13967,42000,15167"
st "sel"
blo "39800,14967"
)
s (Text
uid 894,0
sl 0
va (VaSet
)
xt "39800,15167,39800,15167"
blo "39800,15167"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_uLogic"
o 1
suid 4,0
)
)
)
]
shape (Mux
uid 882,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,9000,43000,16000"
)
showPorts 0
oxt "34000,10000,40000,24000"
ttg (MlTextGroup
uid 883,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 884,0
va (VaSet
font "Verdana,8,1"
)
xt "41600,16700,44700,17700"
st "Gates"
blo "41600,17500"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 885,0
va (VaSet
font "Verdana,8,1"
)
xt "41600,17700,46300,18700"
st "mux2to1"
blo "41600,18500"
tm "CptNameMgr"
)
*67 (Text
uid 886,0
va (VaSet
font "Verdana,8,1"
)
xt "41600,18700,43200,19700"
st "I2"
blo "41600,19500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 887,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 888,0
text (MLText
uid 889,0
va (VaSet
font "Verdana,8,0"
)
xt "41000,20000,55100,21000"
st "delay = gateDelay    ( time )  "
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 890,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,14250,40750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sTC 0
sT 1
selT 0
)
archFileType "UNKNOWN"
)
*68 (SaComponent
uid 907,0
optionalChildren [
*69 (CptPort
uid 903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,36625,22750,37375"
)
tg (CPTG
uid 905,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 906,0
va (VaSet
font "Verdana,12,0"
)
xt "4200,36300,21000,37700"
st "value : (g_BIT_NB-1:0)"
ju 2
blo "21000,37500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "value"
t "std_ulogic_vector"
b "(g_BIT_NB-1 DOWNTO 0)"
o 1
suid 1,0
)
)
)
]
shape (Rectangle
uid 908,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,35000,22000,39000"
)
oxt "22000,13000,40000,17000"
ttg (MlTextGroup
uid 909,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 910,0
va (VaSet
font "Verdana,9,1"
)
xt "3800,39800,7300,41000"
st "Gates"
blo "3800,40800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 911,0
va (VaSet
font "Verdana,9,1"
)
xt "3800,41000,12300,42200"
st "logicValueUlog"
blo "3800,42000"
tm "CptNameMgr"
)
*72 (Text
uid 912,0
va (VaSet
font "Verdana,9,1"
)
xt "3800,42200,5500,43400"
st "I3"
blo "3800,43200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 913,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 914,0
text (MLText
uid 915,0
va (VaSet
font "Courier New,8,0"
)
xt "4000,44800,57000,46400"
st "g_BIT_NB = 1        ( positive ) --The size of the output. Value truncated if size is not big enough. 
g_VALUE  = depth    ( natural  ) --The value to convert.                                              "
)
header ""
)
elements [
(GiElement
name "g_BIT_NB"
type "positive"
value "1"
e "The size of the output. Value truncated if size is not big enough."
)
(GiElement
name "g_VALUE"
type "natural"
value "depth"
e "The value to convert."
)
]
)
viewicon (ZoomableIcon
uid 916,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "4250,37250,5750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*73 (Net
uid 925,0
decl (Decl
n "full_intMult"
t "std_ulogic"
o 13
suid 21,0
)
declText (MLText
uid 926,0
va (VaSet
)
xt "-1000,22800,18300,24000"
st "SIGNAL full_intMult    : std_ulogic
"
)
)
*74 (Net
uid 933,0
decl (Decl
n "full_int1"
t "std_ulogic"
o 14
suid 23,0
)
declText (MLText
uid 934,0
va (VaSet
)
xt "-1000,24000,17700,25200"
st "SIGNAL full_int1       : std_ulogic
"
)
)
*75 (Net
uid 939,0
lang 11
decl (Decl
n "value"
t "std_ulogic_vector"
b "(1-1 DOWNTO 0)"
o 15
suid 24,0
)
declText (MLText
uid 940,0
va (VaSet
)
xt "-1000,25200,31000,26400"
st "SIGNAL value           : std_ulogic_vector(1-1 DOWNTO 0)
"
)
)
*76 (Wire
uid 15,0
optionalChildren [
*77 (BdJunction
uid 739,0
ps "OnConnectorStrategy"
shape (Circle
uid 740,0
va (VaSet
vasetType 1
)
xt "61600,16600,62400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "55000,17000,71250,17000"
pts [
"55000,17000"
"71250,17000"
]
)
start &1
end &19
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56000,15600,59800,17000"
st "clock"
blo "56000,16800"
tm "WireNameMgr"
)
)
on &2
)
*78 (Wire
uid 29,0
optionalChildren [
*79 (BdJunction
uid 449,0
ps "OnConnectorStrategy"
shape (Circle
uid 450,0
va (VaSet
vasetType 1
)
xt "65600,8600,66400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,9000,71250,9000"
pts [
"55000,9000"
"71250,9000"
]
)
start &3
end &23
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56000,7600,61000,9000"
st "dataIn"
blo "56000,8800"
tm "WireNameMgr"
)
)
on &4
)
*80 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,23000,127000,23000"
pts [
"127000,23000"
"126000,23000"
"125000,23000"
]
)
start &5
end &52
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "122000,21600,128000,23000"
st "dataOut"
blo "122000,22800"
tm "WireNameMgr"
)
)
on &6
)
*81 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "125000,25000,127000,25000"
pts [
"127000,25000"
"126000,25000"
"125000,25000"
]
)
start &7
end &52
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "123000,23600,127700,25000"
st "empty"
blo "123000,24800"
tm "WireNameMgr"
)
)
on &8
)
*82 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "37000,12000,39000,12000"
pts [
"37000,12000"
"39000,12000"
]
)
start &9
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "38000,10600,40600,12000"
st "full"
blo "38000,11800"
tm "WireNameMgr"
)
)
on &10
)
*83 (Wire
uid 85,0
optionalChildren [
*84 (BdJunction
uid 815,0
ps "OnConnectorStrategy"
shape (Circle
uid 816,0
va (VaSet
vasetType 1
)
xt "92600,12600,93400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "88750,13000,127000,13000"
pts [
"127000,13000"
"88750,13000"
]
)
start &11
end &22
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "124000,11600,127700,13000"
st "read"
blo "124000,12800"
tm "WireNameMgr"
)
)
on &12
)
*85 (Wire
uid 99,0
optionalChildren [
*86 (BdJunction
uid 741,0
ps "OnConnectorStrategy"
shape (Circle
uid 742,0
va (VaSet
vasetType 1
)
xt "59600,18600,60400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "55000,19000,71250,19000"
pts [
"55000,19000"
"71250,19000"
]
)
start &13
end &20
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56000,17600,60100,19000"
st "reset"
blo "56000,18800"
tm "WireNameMgr"
)
)
on &14
)
*87 (Wire
uid 113,0
optionalChildren [
*88 (BdJunction
uid 465,0
ps "OnConnectorStrategy"
shape (Circle
uid 466,0
va (VaSet
vasetType 1
)
xt "63600,12600,64400,13400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 114,0
va (VaSet
vasetType 3
)
xt "55000,13000,71250,13000"
pts [
"55000,13000"
"71250,13000"
]
)
start &15
end &18
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 118,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "56000,11600,60000,13000"
st "write"
blo "56000,12800"
tm "WireNameMgr"
)
)
on &16
)
*89 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
)
xt "60000,19000,71250,49000"
pts [
"60000,19000"
"60000,49000"
"71250,49000"
]
)
start &86
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "68850,49000,70250,53100"
st "reset"
blo "70050,53100"
tm "WireNameMgr"
)
)
on &14
)
*90 (Wire
uid 371,0
shape (OrthoPolyLine
uid 372,0
va (VaSet
vasetType 3
)
xt "64000,13000,71250,43000"
pts [
"64000,13000"
"64000,43000"
"71250,43000"
]
)
start &88
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "67000,41600,71000,43000"
st "write"
blo "67000,42800"
tm "WireNameMgr"
)
)
on &16
)
*91 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "62000,17000,71250,47000"
pts [
"62000,17000"
"62000,47000"
"71250,47000"
]
)
start &77
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
ro 270
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "68850,47000,70250,50800"
st "clock"
blo "70050,50800"
tm "WireNameMgr"
)
)
on &2
)
*92 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,9000,71250,39000"
pts [
"66000,9000"
"66000,39000"
"71250,39000"
]
)
start &79
end &46
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 410,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "67000,37600,72000,39000"
st "dataIn"
blo "67000,38800"
tm "WireNameMgr"
)
)
on &4
)
*93 (Wire
uid 811,0
shape (OrthoPolyLine
uid 812,0
va (VaSet
vasetType 3
)
xt "88750,13000,93000,43000"
pts [
"88750,43000"
"93000,43000"
"93000,13000"
]
)
start &45
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 814,0
va (VaSet
font "Verdana,12,0"
)
xt "90000,41600,93700,43000"
st "read"
blo "90000,42800"
tm "WireNameMgr"
)
)
on &12
)
*94 (Wire
uid 819,0
shape (OrthoPolyLine
uid 820,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88750,26000,107000,39000"
pts [
"88750,39000"
"102000,39000"
"102000,26000"
"107000,26000"
]
)
start &44
end &52
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 824,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,37600,103000,39000"
st "dataOut_int1"
blo "93000,38800"
tm "WireNameMgr"
)
)
on &56
)
*95 (Wire
uid 827,0
shape (OrthoPolyLine
uid 828,0
va (VaSet
vasetType 3
)
xt "88750,28000,107000,41000"
pts [
"88750,41000"
"104000,41000"
"104000,28000"
"107000,28000"
]
)
start &47
end &52
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 832,0
va (VaSet
font "Verdana,12,0"
)
xt "93000,39600,101700,41000"
st "empty_int1"
blo "93000,40800"
tm "WireNameMgr"
)
)
on &57
)
*96 (Wire
uid 839,0
shape (OrthoPolyLine
uid 840,0
va (VaSet
vasetType 3
)
xt "88750,11000,107000,24000"
pts [
"88750,11000"
"102000,11000"
"102000,24000"
"107000,24000"
]
)
start &24
end &52
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
va (VaSet
font "Verdana,12,0"
)
xt "90750,9600,101250,11000"
st "empty_intMult"
blo "90750,10800"
tm "WireNameMgr"
)
)
on &59
)
*97 (Wire
uid 847,0
shape (OrthoPolyLine
uid 848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "88750,9000,107000,22000"
pts [
"88750,9000"
"104000,9000"
"104000,22000"
"107000,22000"
]
)
start &21
end &52
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
font "Verdana,12,0"
)
xt "90750,7600,102550,9000"
st "dataOut_intMult"
blo "90750,8800"
tm "WireNameMgr"
)
)
on &58
)
*98 (Wire
uid 921,0
shape (OrthoPolyLine
uid 922,0
va (VaSet
vasetType 3
)
xt "43000,11000,71250,11000"
pts [
"71250,11000"
"43000,11000"
]
)
start &25
end &61
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 924,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,9600,65400,11000"
st "full_intMult"
blo "57000,10800"
tm "WireNameMgr"
)
)
on &73
)
*99 (Wire
uid 929,0
shape (OrthoPolyLine
uid 930,0
va (VaSet
vasetType 3
)
xt "43000,14000,71250,41000"
pts [
"71250,41000"
"48000,41000"
"48000,14000"
"43000,14000"
]
)
start &48
end &62
sat 32
eat 32
stc 0
st 0
sf 1
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
font "Verdana,12,0"
)
xt "65000,39600,70800,41000"
st "full_int1"
blo "65000,40800"
tm "WireNameMgr"
)
)
on &74
)
*100 (Wire
uid 941,0
optionalChildren [
*101 (Ripper
uid 951,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"40000,37000"
"41000,36000"
]
uid 952,0
va (VaSet
vasetType 3
)
xt "40000,36000,41000,37000"
)
)
]
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22750,37000,44000,37000"
pts [
"22750,37000"
"44000,37000"
]
)
start &69
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,35600,34700,37000"
st "value : (1-1:0)"
blo "24000,36800"
tm "WireNameMgr"
)
)
on &75
)
*102 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
)
xt "41000,14834,41000,36000"
pts [
"41000,14834"
"41000,36000"
]
)
start &64
end &101
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "39600,16834,41000,22834"
st "value(0)"
blo "40800,22834"
tm "WireNameMgr"
)
)
on &75
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *103 (PackageList
uid 137,0
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 138,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,0,3900,1000"
st "Package List"
blo "-3000,800"
)
*105 (MLText
uid 139,0
va (VaSet
font "Verdana,8,0"
)
xt "-3000,1000,10600,6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 140,0
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 141,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,0,30200,1000"
st "Compiler Directives"
blo "20000,800"
)
*107 (Text
uid 142,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,1000,32200,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*108 (MLText
uid 143,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "20000,2000,29300,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*109 (Text
uid 144,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,4000,32800,5000"
st "Post-module directives:"
blo "20000,4800"
)
*110 (MLText
uid 145,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*111 (Text
uid 146,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "20000,5000,32400,6000"
st "End-module directives:"
blo "20000,5800"
)
*112 (MLText
uid 147,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1920,-251,1,797"
viewArea "-5094,-2054,138321,73508"
cachedDiagramExtent "-3000,0,136000,66000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 87
paperHeight 362
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 87
windowsPaperHeight 362
paperType "24 mm"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "24 mm"
windowsPaperType 261
scale 75
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,0"
lastUid 954,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,5600,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
)
xt "1350,3200,6650,4400"
st "<library>"
blo "1350,4200"
tm "BdLibraryNameMgr"
)
*114 (Text
va (VaSet
)
xt "1350,4400,6150,5600"
st "<block>"
blo "1350,5400"
tm "BlkNameMgr"
)
*115 (Text
va (VaSet
)
xt "1350,5600,3250,6800"
st "I0"
blo "1350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1350,13200,1350,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-950,0,8950,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
)
xt "-450,3200,3750,4400"
st "Library"
blo "-450,4200"
)
*117 (Text
va (VaSet
)
xt "-450,4400,8450,5600"
st "MWComponent"
blo "-450,5400"
)
*118 (Text
va (VaSet
)
xt "-450,5600,1450,6800"
st "I0"
blo "-450,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7450,1200,-7450,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
)
xt "-200,3200,4000,4400"
st "Library"
blo "-200,4200"
tm "BdLibraryNameMgr"
)
*120 (Text
va (VaSet
)
xt "-200,4400,8200,5600"
st "SaComponent"
blo "-200,5400"
tm "CptNameMgr"
)
*121 (Text
va (VaSet
)
xt "-200,5600,1700,6800"
st "I0"
blo "-200,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7200,1200,-7200,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1200,0,9200,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
)
xt "-700,3200,3500,4400"
st "Library"
blo "-700,4200"
)
*123 (Text
va (VaSet
)
xt "-700,4400,8700,5600"
st "VhdlComponent"
blo "-700,5400"
)
*124 (Text
va (VaSet
)
xt "-700,5600,1200,6800"
st "I0"
blo "-700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7700,1200,-7700,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1850,0,9850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
)
xt "-1350,3200,2850,4400"
st "Library"
blo "-1350,4200"
)
*126 (Text
va (VaSet
)
xt "-1350,4400,9350,5600"
st "VerilogComponent"
blo "-1350,5400"
)
*127 (Text
va (VaSet
)
xt "-1350,5600,550,6800"
st "I0"
blo "-1350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8350,1200,-8350,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3000,4000,5000,5000"
st "eb1"
blo "3000,4800"
tm "HdlTextNameMgr"
)
*129 (Text
va (VaSet
font "Verdana,8,0"
)
xt "3000,5000,4000,6000"
st "1"
blo "3000,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "200,200,2500,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,0,3700,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,1000,1300,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,8,0"
)
)
second (MLText
va (VaSet
font "Verdana,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,-1100,14200,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "250,250,1250,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
font "Verdana,8,1"
)
xt "12000,20000,22000,21000"
st "Frame Declarations"
blo "12000,20800"
)
*131 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "12000,21000,12000,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "Verdana,8,0"
)
xt "0,-1100,8800,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1450,1450"
)
num (Text
va (VaSet
font "Verdana,8,0"
)
xt "250,250,1250,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "Verdana,8,1"
)
xt "12000,20000,22000,21000"
st "Frame Declarations"
blo "12000,20800"
)
*133 (MLText
va (VaSet
font "Verdana,8,0"
)
xt "12000,21000,12000,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,5400,4000,6400"
st "Declarations"
blo "-3000,6200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,6400,400,7400"
st "Ports:"
blo "-3000,7200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,5400,1800,6400"
st "Pre User:"
blo "-3000,6200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
)
xt "-3000,5400,-3000,5400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "-3000,17000,6000,18000"
st "Diagram Signals:"
blo "-3000,17800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "-3000,5400,3000,6400"
st "Post User:"
blo "-3000,6200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-3000,5400,-3000,5400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 24,0
usingSuid 1
emptyRow *134 (LEmptyRow
)
uid 150,0
optionalChildren [
*135 (RefLabelRowHdr
)
*136 (TitleRowHdr
)
*137 (FilterRowHdr
)
*138 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*139 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*140 (GroupColHdr
tm "GroupColHdrMgr"
)
*141 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*142 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*143 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*144 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*145 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*146 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*147 (LeafLogPort
port (LogicalPort
decl (Decl
n "write"
t "std_ulogic"
o 1
suid 8,0
)
)
uid 121,0
)
*148 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 123,0
)
*149 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 125,0
)
*150 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 3,0
)
)
uid 127,0
)
*151 (LeafLogPort
port (LogicalPort
decl (Decl
n "read"
t "std_ulogic"
o 5
suid 6,0
)
)
uid 129,0
)
*152 (LeafLogPort
port (LogicalPort
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2,0
)
)
uid 131,0
)
*153 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "empty"
t "std_ulogic"
o 7
suid 4,0
)
)
uid 133,0
)
*154 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "full"
t "std_ulogic"
o 8
suid 5,0
)
)
uid 135,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut_int1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 13,0
)
)
uid 857,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "empty_int1"
t "std_ulogic"
o 10
suid 14,0
)
)
uid 859,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut_intMult"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 17,0
)
)
uid 861,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "empty_intMult"
t "std_ulogic"
o 11
suid 18,0
)
)
uid 863,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "full_intMult"
t "std_ulogic"
o 13
suid 21,0
)
)
uid 935,0
)
*160 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "full_int1"
t "std_ulogic"
o 14
suid 23,0
)
)
uid 937,0
)
*161 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "value"
t "std_ulogic_vector"
b "(1-1 DOWNTO 0)"
o 15
suid 24,0
)
)
uid 953,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 163,0
optionalChildren [
*162 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *163 (MRCItem
litem &134
pos 15
dimension 20
)
uid 165,0
optionalChildren [
*164 (MRCItem
litem &135
pos 0
dimension 20
uid 166,0
)
*165 (MRCItem
litem &136
pos 1
dimension 23
uid 167,0
)
*166 (MRCItem
litem &137
pos 2
hidden 1
dimension 20
uid 168,0
)
*167 (MRCItem
litem &147
pos 0
dimension 20
uid 122,0
)
*168 (MRCItem
litem &148
pos 1
dimension 20
uid 124,0
)
*169 (MRCItem
litem &149
pos 2
dimension 20
uid 126,0
)
*170 (MRCItem
litem &150
pos 3
dimension 20
uid 128,0
)
*171 (MRCItem
litem &151
pos 4
dimension 20
uid 130,0
)
*172 (MRCItem
litem &152
pos 5
dimension 20
uid 132,0
)
*173 (MRCItem
litem &153
pos 6
dimension 20
uid 134,0
)
*174 (MRCItem
litem &154
pos 7
dimension 20
uid 136,0
)
*175 (MRCItem
litem &155
pos 8
dimension 20
uid 858,0
)
*176 (MRCItem
litem &156
pos 9
dimension 20
uid 860,0
)
*177 (MRCItem
litem &157
pos 10
dimension 20
uid 862,0
)
*178 (MRCItem
litem &158
pos 11
dimension 20
uid 864,0
)
*179 (MRCItem
litem &159
pos 12
dimension 20
uid 936,0
)
*180 (MRCItem
litem &160
pos 13
dimension 20
uid 938,0
)
*181 (MRCItem
litem &161
pos 14
dimension 20
uid 954,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 169,0
optionalChildren [
*182 (MRCItem
litem &138
pos 0
dimension 20
uid 170,0
)
*183 (MRCItem
litem &140
pos 1
dimension 50
uid 171,0
)
*184 (MRCItem
litem &141
pos 2
dimension 100
uid 172,0
)
*185 (MRCItem
litem &142
pos 3
dimension 50
uid 173,0
)
*186 (MRCItem
litem &143
pos 4
dimension 100
uid 174,0
)
*187 (MRCItem
litem &144
pos 5
dimension 100
uid 175,0
)
*188 (MRCItem
litem &145
pos 6
dimension 50
uid 176,0
)
*189 (MRCItem
litem &146
pos 7
dimension 80
uid 177,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 164,0
vaOverrides [
]
)
]
)
uid 149,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *190 (LEmptyRow
)
uid 179,0
optionalChildren [
*191 (RefLabelRowHdr
)
*192 (TitleRowHdr
)
*193 (FilterRowHdr
)
*194 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*195 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*196 (GroupColHdr
tm "GroupColHdrMgr"
)
*197 (NameColHdr
tm "GenericNameColHdrMgr"
)
*198 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*199 (InitColHdr
tm "GenericValueColHdrMgr"
)
*200 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*201 (EolColHdr
tm "GenericEolColHdrMgr"
)
*202 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 468,0
)
*203 (LogGeneric
generic (GiElement
name "depth"
type "positive"
value "8"
)
uid 470,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 191,0
optionalChildren [
*204 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *205 (MRCItem
litem &190
pos 2
dimension 20
)
uid 193,0
optionalChildren [
*206 (MRCItem
litem &191
pos 0
dimension 20
uid 194,0
)
*207 (MRCItem
litem &192
pos 1
dimension 23
uid 195,0
)
*208 (MRCItem
litem &193
pos 2
hidden 1
dimension 20
uid 196,0
)
*209 (MRCItem
litem &202
pos 0
dimension 20
uid 467,0
)
*210 (MRCItem
litem &203
pos 1
dimension 20
uid 469,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 197,0
optionalChildren [
*211 (MRCItem
litem &194
pos 0
dimension 20
uid 198,0
)
*212 (MRCItem
litem &196
pos 1
dimension 50
uid 199,0
)
*213 (MRCItem
litem &197
pos 2
dimension 100
uid 200,0
)
*214 (MRCItem
litem &198
pos 3
dimension 100
uid 201,0
)
*215 (MRCItem
litem &199
pos 4
dimension 50
uid 202,0
)
*216 (MRCItem
litem &200
pos 5
dimension 50
uid 203,0
)
*217 (MRCItem
litem &201
pos 6
dimension 80
uid 204,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 192,0
vaOverrides [
]
)
]
)
uid 178,0
type 1
)
activeModelName "BlockDiag"
)
