library verilog;
use verilog.vl_types.all;
entity vld_rdy_checker is
    generic(
        DATA_WIDTH      : integer := 24
    );
    port(
        clk             : in     vl_logic;
        rst_n           : in     vl_logic;
        ready           : in     vl_logic;
        valid           : in     vl_logic;
        data            : in     vl_logic_vector
    );
end vld_rdy_checker;
