

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'
================================================================
* Date:           Thu Dec 29 13:18:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       32|  0.270 us|  0.320 us|   27|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |  Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_read_p1_fu_151          |read_p1   |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |grp_dpu_unit_fu_158         |dpu_unit  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ln349_write_p3_fu_169  |write_p3  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |call_ln350_write_p4_fu_177  |write_p4  |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +----------------------------+----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_INTT_LOOP2  |       25|       30|         6|          5|          1|  5 ~ 6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_54 = alloca i32 1"   --->   Operation 9 'alloca' 'i_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_1_27 = alloca i32 1"   --->   Operation 10 'alloca' 'this_1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_4_28 = alloca i32 1"   --->   Operation 11 'alloca' 'this_4_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_3_28 = alloca i32 1"   --->   Operation 12 'alloca' 'this_3_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_0"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_0, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%call_ret16_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %call_ret16"   --->   Operation 15 'read' 'call_ret16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 16 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 17 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_1_26_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_1_26_reload"   --->   Operation 18 'read' 'this_1_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%this_4_27_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_4_27_reload"   --->   Operation 19 'read' 'this_4_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%this_3_27_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_3_27_reload"   --->   Operation 20 'read' 'this_3_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_3_27_reload_read, i8192 %this_3_28"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_4_27_reload_read, i8192 %this_4_28"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_1_26_reload_read, i8192 %this_1_27"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_54"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc405"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i3 %i_54" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.56ns)   --->   "%icmp_ln345 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 28 'icmp' 'icmp_ln345' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%i_69 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 30 'add' 'i_69' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln345 = br i1 %icmp_ln345, void %for.inc405.split, void %FUNC_INTT_LOOP3.loopexit.exitStub" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 31 'br' 'br_ln345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%store_ln345 = store i3 %i_69, i3 %i_54" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 32 'store' 'store_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%this_1_27_load = load i8192 %this_1_27"   --->   Operation 55 'load' 'this_1_27_load' <Predicate = (icmp_ln345)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%this_4_28_load = load i8192 %this_4_28"   --->   Operation 56 'load' 'this_4_28_load' <Predicate = (icmp_ln345)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%this_3_28_load = load i8192 %this_3_28"   --->   Operation 57 'load' 'this_3_28_load' <Predicate = (icmp_ln345)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_3_28_out, i8192 %this_3_28_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln345)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_4_28_out, i8192 %this_4_28_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln345)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_1_27_out, i8192 %this_1_27_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln345)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln345)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:347]   --->   Operation 33 'zext' 'zext_ln347' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.87ns)   --->   "%add_ln347 = add i8 %zext_ln347, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:347]   --->   Operation 34 'add' 'add_ln347' <Predicate = (!icmp_ln345)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %add_ln347" [HLS_Final_vitis_src/dpu.cpp:347]   --->   Operation 35 'call' 'call_ret' <Predicate = (!icmp_ln345)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.12>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%this_4_28_load_1 = load i8192 %this_4_28" [HLS_Final_vitis_src/dpu.cpp:348]   --->   Operation 36 'load' 'this_4_28_load_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%this_3_28_load_1 = load i8192 %this_3_28" [HLS_Final_vitis_src/dpu.cpp:348]   --->   Operation 37 'load' 'this_3_28_load_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.29ns)   --->   "%call_ret = call i8192 @read_p1, i8192 %this_0, i8 %add_ln347" [HLS_Final_vitis_src/dpu.cpp:347]   --->   Operation 38 'call' 'call_ret' <Predicate = (!icmp_ln345)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [2/2] (5.82ns)   --->   "%call_ret28 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16_read, i8192 %this_3_28_load_1, i8192 %this_4_28_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:348]   --->   Operation 39 'call' 'call_ret28' <Predicate = (!icmp_ln345)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 40 [1/2] (6.91ns)   --->   "%call_ret28 = call i16384 @dpu_unit, i8192 %call_ret, i8192 %call_ret16_read, i8192 %this_3_28_load_1, i8192 %this_4_28_load_1, i8 2" [HLS_Final_vitis_src/dpu.cpp:348]   --->   Operation 40 'call' 'call_ret28' <Predicate = (!icmp_ln345)> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%this_3_ret = extractvalue i16384 %call_ret28" [HLS_Final_vitis_src/dpu.cpp:348]   --->   Operation 41 'extractvalue' 'this_3_ret' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%this_4_ret = extractvalue i16384 %call_ret28" [HLS_Final_vitis_src/dpu.cpp:348]   --->   Operation 42 'extractvalue' 'this_4_ret' <Predicate = (!icmp_ln345)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:347]   --->   Operation 43 'zext' 'zext_ln347_1' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.85ns)   --->   "%add_ln349 = add i7 %zext_ln347_1, i7 76" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 44 'add' 'add_ln349' <Predicate = (!icmp_ln345)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln349 = zext i7 %add_ln349" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 45 'zext' 'zext_ln349' <Predicate = (!icmp_ln345)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.29ns)   --->   "%call_ln349 = call void @write_p3, i8192 %this_0, i8192 %this_3_ret, i8 %zext_ln349" [HLS_Final_vitis_src/dpu.cpp:349]   --->   Operation 46 'call' 'call_ln349' <Predicate = (!icmp_ln345)> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln345 = store i8192 %this_3_ret, i8192 %this_3_28" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 47 'store' 'store_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.46>
ST_5 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln345 = store i8192 %this_4_ret, i8192 %this_4_28" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 48 'store' 'store_ln345' <Predicate = (!icmp_ln345)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 49 'specloopname' 'specloopname_ln345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln350 = add i7 %zext_ln347_1, i7 82" [HLS_Final_vitis_src/dpu.cpp:350]   --->   Operation 50 'add' 'add_ln350' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i7 %add_ln350" [HLS_Final_vitis_src/dpu.cpp:350]   --->   Operation 51 'zext' 'zext_ln350' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.29ns)   --->   "%call_ln350 = call void @write_p4, i8192 %this_0, i8192 %this_4_ret, i8 %zext_ln350" [HLS_Final_vitis_src/dpu.cpp:350]   --->   Operation 52 'call' 'call_ln350' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln345 = store i8192 %call_ret, i8192 %this_1_27" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 53 'store' 'store_ln345' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln345 = br void %for.inc405" [HLS_Final_vitis_src/dpu.cpp:345]   --->   Operation 54 'br' 'br_ln345' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_3_27_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_4_27_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1_26_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ itr_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ call_ret16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_3_28_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_4_28_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_1_27_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_54                       (alloca                ) [ 0100000]
this_1_27                  (alloca                ) [ 0111111]
this_4_28                  (alloca                ) [ 0111110]
this_3_28                  (alloca                ) [ 0111110]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000]
specmemcore_ln0            (specmemcore           ) [ 0000000]
call_ret16_read            (read                  ) [ 0011000]
addr1_read                 (read                  ) [ 0010000]
itr_cast_read              (read                  ) [ 0000000]
this_1_26_reload_read      (read                  ) [ 0000000]
this_4_27_reload_read      (read                  ) [ 0000000]
this_3_27_reload_read      (read                  ) [ 0000000]
store_ln0                  (store                 ) [ 0000000]
store_ln0                  (store                 ) [ 0000000]
store_ln0                  (store                 ) [ 0000000]
store_ln0                  (store                 ) [ 0000000]
br_ln0                     (br                    ) [ 0000000]
i                          (load                  ) [ 0011110]
specpipeline_ln0           (specpipeline          ) [ 0000000]
icmp_ln345                 (icmp                  ) [ 0111110]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000000]
i_69                       (add                   ) [ 0000000]
br_ln345                   (br                    ) [ 0000000]
store_ln345                (store                 ) [ 0000000]
zext_ln347                 (zext                  ) [ 0000000]
add_ln347                  (add                   ) [ 0000000]
this_4_28_load_1           (load                  ) [ 0000000]
this_3_28_load_1           (load                  ) [ 0000000]
call_ret                   (call                  ) [ 0100111]
call_ret28                 (call                  ) [ 0000000]
this_3_ret                 (extractvalue          ) [ 0000010]
this_4_ret                 (extractvalue          ) [ 0100011]
zext_ln347_1               (zext                  ) [ 0100001]
add_ln349                  (add                   ) [ 0000000]
zext_ln349                 (zext                  ) [ 0000000]
call_ln349                 (call                  ) [ 0000000]
store_ln345                (store                 ) [ 0000000]
store_ln345                (store                 ) [ 0000000]
specloopname_ln345         (specloopname          ) [ 0000000]
add_ln350                  (add                   ) [ 0000000]
zext_ln350                 (zext                  ) [ 0000000]
call_ln350                 (call                  ) [ 0000000]
store_ln345                (store                 ) [ 0000000]
br_ln345                   (br                    ) [ 0000000]
this_1_27_load             (load                  ) [ 0000000]
this_4_28_load             (load                  ) [ 0000000]
this_3_28_load             (load                  ) [ 0000000]
write_ln0                  (write                 ) [ 0000000]
write_ln0                  (write                 ) [ 0000000]
write_ln0                  (write                 ) [ 0000000]
ret_ln0                    (ret                   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_3_27_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_27_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_4_27_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_27_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_26_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_26_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="itr_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="itr_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="addr1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="call_ret16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="call_ret16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_3_28_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_3_28_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="this_4_28_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_4_28_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="this_1_27_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_27_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_p1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_unit"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_p4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_54_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_54/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="this_1_27_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_1_27/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_4_28_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_4_28/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="this_3_28_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_3_28/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="call_ret16_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8192" slack="0"/>
<pin id="96" dir="0" index="1" bw="8192" slack="0"/>
<pin id="97" dir="1" index="2" bw="8192" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="call_ret16_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="addr1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="itr_cast_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="itr_cast_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="this_1_26_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8192" slack="0"/>
<pin id="114" dir="0" index="1" bw="8192" slack="0"/>
<pin id="115" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_26_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="this_4_27_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8192" slack="0"/>
<pin id="120" dir="0" index="1" bw="8192" slack="0"/>
<pin id="121" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_4_27_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="this_3_27_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8192" slack="0"/>
<pin id="126" dir="0" index="1" bw="8192" slack="0"/>
<pin id="127" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_3_27_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8192" slack="0"/>
<pin id="133" dir="0" index="2" bw="8192" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8192" slack="0"/>
<pin id="140" dir="0" index="2" bw="8192" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8192" slack="0"/>
<pin id="147" dir="0" index="2" bw="8192" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_read_p1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8192" slack="0"/>
<pin id="153" dir="0" index="1" bw="8192" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_dpu_unit_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16384" slack="0"/>
<pin id="160" dir="0" index="1" bw="8192" slack="0"/>
<pin id="161" dir="0" index="2" bw="8192" slack="2"/>
<pin id="162" dir="0" index="3" bw="8192" slack="0"/>
<pin id="163" dir="0" index="4" bw="8192" slack="0"/>
<pin id="164" dir="0" index="5" bw="3" slack="0"/>
<pin id="165" dir="1" index="6" bw="16384" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret28/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="call_ln349_write_p3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8192" slack="0"/>
<pin id="172" dir="0" index="2" bw="8192" slack="1"/>
<pin id="173" dir="0" index="3" bw="7" slack="0"/>
<pin id="174" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln349/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="call_ln350_write_p4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="8192" slack="0"/>
<pin id="180" dir="0" index="2" bw="8192" slack="2"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln350/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8192" slack="0"/>
<pin id="187" dir="0" index="1" bw="8192" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8192" slack="0"/>
<pin id="192" dir="0" index="1" bw="8192" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8192" slack="0"/>
<pin id="197" dir="0" index="1" bw="8192" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln345_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln345/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_69_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_69/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln345_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln345/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln347_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln347/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln347_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="1"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="this_4_28_load_1_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8192" slack="2"/>
<pin id="236" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_28_load_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="this_3_28_load_1_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8192" slack="2"/>
<pin id="240" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_28_load_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="this_3_ret_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16384" slack="0"/>
<pin id="244" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_3_ret/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="this_4_ret_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16384" slack="0"/>
<pin id="248" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="this_4_ret/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln347_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="4"/>
<pin id="252" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln347_1/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln349_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln349/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln349_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln349/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln345_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8192" slack="1"/>
<pin id="266" dir="0" index="1" bw="8192" slack="4"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln345/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln345_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8192" slack="1"/>
<pin id="270" dir="0" index="1" bw="8192" slack="4"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln345/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln350_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln350_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln345_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8192" slack="3"/>
<pin id="284" dir="0" index="1" bw="8192" slack="5"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln345/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="this_1_27_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8192" slack="0"/>
<pin id="288" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_27_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="this_4_28_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8192" slack="0"/>
<pin id="292" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_4_28_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="this_3_28_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8192" slack="0"/>
<pin id="296" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_3_28_load/1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_54_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_54 "/>
</bind>
</comp>

<comp id="305" class="1005" name="this_1_27_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8192" slack="0"/>
<pin id="307" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_1_27 "/>
</bind>
</comp>

<comp id="312" class="1005" name="this_4_28_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8192" slack="0"/>
<pin id="314" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_4_28 "/>
</bind>
</comp>

<comp id="320" class="1005" name="this_3_28_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8192" slack="0"/>
<pin id="322" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="this_3_28 "/>
</bind>
</comp>

<comp id="328" class="1005" name="call_ret16_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8192" slack="2"/>
<pin id="330" dir="1" index="1" bw="8192" slack="2"/>
</pin_list>
<bind>
<opset="call_ret16_read "/>
</bind>
</comp>

<comp id="333" class="1005" name="addr1_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="1"/>
<pin id="335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="addr1_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="344" class="1005" name="icmp_ln345_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln345 "/>
</bind>
</comp>

<comp id="348" class="1005" name="call_ret_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8192" slack="1"/>
<pin id="350" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="354" class="1005" name="this_3_ret_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8192" slack="1"/>
<pin id="356" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_3_ret "/>
</bind>
</comp>

<comp id="360" class="1005" name="this_4_ret_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8192" slack="1"/>
<pin id="362" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="this_4_ret "/>
</bind>
</comp>

<comp id="366" class="1005" name="zext_ln347_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="1"/>
<pin id="368" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln347_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="76" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="183"><net_src comp="74" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="124" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="118" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="112" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="106" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="228" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="158" pin=3"/></net>

<net id="245"><net_src comp="158" pin="6"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="158" pin="6"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="276"><net_src comp="72" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="177" pin=3"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="301"><net_src comp="78" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="308"><net_src comp="82" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="315"><net_src comp="86" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="323"><net_src comp="90" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="331"><net_src comp="94" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="336"><net_src comp="100" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="341"><net_src comp="205" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="347"><net_src comp="208" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="151" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="357"><net_src comp="242" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="363"><net_src comp="246" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="369"><net_src comp="250" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_0 | {5 6 }
	Port: this_3_28_out | {1 }
	Port: this_4_28_out | {1 }
	Port: this_1_27_out | {1 }
 - Input state : 
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : this_3_27_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : this_4_27_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : this_1_26_reload | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : itr_cast | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : this_0 | {2 3 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : addr1 | {1 }
	Port: dpu_func_Pipeline_FUNC_INTT_LOOP2 : call_ret16 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln345 : 2
		i_69 : 2
		br_ln345 : 3
		store_ln345 : 3
		this_1_27_load : 1
		this_4_28_load : 1
		this_3_28_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		add_ln347 : 1
		call_ret : 2
	State 3
		call_ret28 : 1
	State 4
		this_3_ret : 1
		this_4_ret : 1
	State 5
		add_ln349 : 1
		zext_ln349 : 2
		call_ln349 : 3
	State 6
		zext_ln350 : 1
		call_ln350 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         grp_read_p1_fu_151        |    0    |   0.46  |    8    |    9    |
|   call   |        grp_dpu_unit_fu_158        |   768   |    0    |  57349  |  116350 |
|          |     call_ln349_write_p3_fu_169    |    0    |    0    |    0    |    0    |
|          |     call_ln350_write_p4_fu_177    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |            i_69_fu_214            |    0    |    0    |    0    |    10   |
|    add   |          add_ln347_fu_228         |    0    |    0    |    0    |    15   |
|          |          add_ln349_fu_253         |    0    |    0    |    0    |    14   |
|          |          add_ln350_fu_272         |    0    |    0    |    0    |    14   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln345_fu_208         |    0    |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |     call_ret16_read_read_fu_94    |    0    |    0    |    0    |    0    |
|          |       addr1_read_read_fu_100      |    0    |    0    |    0    |    0    |
|   read   |     itr_cast_read_read_fu_106     |    0    |    0    |    0    |    0    |
|          | this_1_26_reload_read_read_fu_112 |    0    |    0    |    0    |    0    |
|          | this_4_27_reload_read_read_fu_118 |    0    |    0    |    0    |    0    |
|          | this_3_27_reload_read_read_fu_124 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       write_ln0_write_fu_130      |    0    |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_137      |    0    |    0    |    0    |    0    |
|          |       write_ln0_write_fu_144      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         zext_ln347_fu_225         |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln347_1_fu_250        |    0    |    0    |    0    |    0    |
|          |         zext_ln349_fu_259         |    0    |    0    |    0    |    0    |
|          |         zext_ln350_fu_277         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|extractvalue|         this_3_ret_fu_242         |    0    |    0    |    0    |    0    |
|          |         this_4_ret_fu_246         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   768   |   0.46  |  57357  |  116420 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   addr1_read_reg_333  |    8   |
|call_ret16_read_reg_328|  8192  |
|    call_ret_reg_348   |  8192  |
|      i_54_reg_298     |    3   |
|       i_reg_338       |    3   |
|   icmp_ln345_reg_344  |    1   |
|   this_1_27_reg_305   |  8192  |
|   this_3_28_reg_320   |  8192  |
|   this_3_ret_reg_354  |  8192  |
|   this_4_28_reg_312   |  8192  |
|   this_4_ret_reg_360  |  8192  |
|  zext_ln347_1_reg_366 |    7   |
+-----------------------+--------+
|         Total         |  57366 |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_dpu_unit_fu_158 |  p1  |   2  | 8192 |  16384 ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  16384 ||   0.46  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |    0   |  57357 | 116420 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  57366 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |    0   | 114723 | 116429 |
+-----------+--------+--------+--------+--------+
