DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I1"
duLibraryName "RS232_test"
duName "serialPortFIFO_tester"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "baudRate"
type "real"
value "baudRate"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I0"
duLibraryName "RS232"
duName "serialPortFIFO"
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/baudRate)"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "txFifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 7141,0
)
(Instance
name "I3"
duLibraryName "Poetic"
duName "serialAsciiDecoder"
elements [
]
mwi 0
uid 7852,0
)
(Instance
name "I2"
duLibraryName "Poetic"
duName "uartController"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 7905,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@f@i@f@o_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@f@i@f@o_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@f@i@f@o_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds\\serialPortFIFO_tb"
)
(vvPair
variable "date"
value "11.08.2021"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "serialPortFIFO_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jeann"
)
(vvPair
variable "graphical_source_date"
value "11.08.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "graphical_source_time"
value "15:16:29"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-V46KISN"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "RS232_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/RS232_test"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "serialPortFIFO_tb"
)
(vvPair
variable "month"
value "août"
)
(vvPair
variable "month_long"
value "août"
)
(vvPair
variable "p"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds\\serial@port@f@i@f@o_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jeann\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Libs\\RS232_test\\hds\\serialPortFIFO_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:16:29"
)
(vvPair
variable "unit"
value "serialPortFIFO_tb"
)
(vvPair
variable "user"
value "jeann"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,85000,102000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,85400,98600,86600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,85000,77000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "57150,85300,70850,86700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,91000,77000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91400,74800,92600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,85000,83000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,85400,81900,86600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,87000,77000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,87400,71400,88600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,87000,56000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,87400,54600,88600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,89000,56000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,89400,54600,90600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,87000,102000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,87200,91300,88400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,89000,77000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,89400,74300,90600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,91000,56000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,91400,55500,92600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "51000,85000,102000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "22000,67000,80000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
font "Verdana,12,1"
)
xt "22600,74900,32300,76300"
st "RS232_test"
blo "22600,76100"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
font "Verdana,12,1"
)
xt "22600,76300,39900,77700"
st "serialPortFIFO_tester"
blo "22600,77500"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
font "Verdana,12,1"
)
xt "22600,77700,25000,79100"
st "I1"
blo "22600,78900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
)
xt "23000,79600,49200,83200"
st "dataBitNb      = dataBitNb         ( positive )  
clockFrequency = clockFrequency    ( real     )  
baudRate       = baudRate          ( real     )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "baudRate"
type "real"
value "baudRate"
)
]
)
)
*16 (Net
uid 6743,0
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 86,0
)
declText (MLText
uid 6744,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL reset        : std_ulogic"
)
)
*17 (Net
uid 6751,0
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 87,0
)
declText (MLText
uid 6752,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13800,1000"
st "SIGNAL clock        : std_ulogic"
)
)
*18 (Net
uid 6759,0
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 88,0
)
declText (MLText
uid 6760,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL TxD          : std_ulogic"
)
)
*19 (Net
uid 6767,0
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 89,0
)
declText (MLText
uid 6768,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14100,1000"
st "SIGNAL RxD          : std_ulogic"
)
)
*20 (Net
uid 6775,0
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 90,0
)
declText (MLText
uid 6776,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL txWr         : std_ulogic"
)
)
*21 (Net
uid 6783,0
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 91,0
)
declText (MLText
uid 6784,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13700,1000"
st "SIGNAL txFull       : std_ulogic"
)
)
*22 (Net
uid 6791,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 92,0
)
declText (MLText
uid 6792,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28100,1000"
st "SIGNAL txData       : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*23 (Net
uid 6807,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 94,0
)
declText (MLText
uid 6808,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14600,1000"
st "SIGNAL rxEmpty      : std_ulogic"
)
)
*24 (Net
uid 6815,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 95,0
)
declText (MLText
uid 6816,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,28100,1000"
st "SIGNAL rxData       : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*25 (SaComponent
uid 7141,0
optionalChildren [
*26 (CptPort
uid 7101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7102,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,46625,40000,47375"
)
tg (CPTG
uid 7103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7104,0
va (VaSet
)
xt "41000,46400,43800,47600"
st "RxD"
blo "41000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*27 (CptPort
uid 7105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,56625,40000,57375"
)
tg (CPTG
uid 7107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7108,0
va (VaSet
)
xt "41000,56400,44400,57600"
st "clock"
blo "41000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*28 (CptPort
uid 7109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,58625,40000,59375"
)
tg (CPTG
uid 7111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7112,0
va (VaSet
)
xt "41000,58400,44300,59600"
st "reset"
blo "41000,59400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*29 (CptPort
uid 7113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39250,52625,40000,53375"
)
tg (CPTG
uid 7115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7116,0
va (VaSet
)
xt "41000,52400,43800,53600"
st "TxD"
blo "41000,53400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 4,0
)
)
)
*30 (CptPort
uid 7117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,48625,56750,49375"
)
tg (CPTG
uid 7119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7120,0
va (VaSet
)
xt "50100,48400,55000,49600"
st "rxEmpty"
ju 2
blo "55000,49400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 5
suid 6,0
)
)
)
*31 (CptPort
uid 7121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,54625,56750,55375"
)
tg (CPTG
uid 7123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7124,0
va (VaSet
)
xt "51500,54400,55000,55600"
st "txFull"
ju 2
blo "55000,55400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 7,0
)
)
)
*32 (CptPort
uid 7125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7126,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,50625,56750,51375"
)
tg (CPTG
uid 7127,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7128,0
va (VaSet
)
xt "52000,50400,55000,51600"
st "rxRd"
ju 2
blo "55000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*33 (CptPort
uid 7129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7130,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,56625,56750,57375"
)
tg (CPTG
uid 7131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7132,0
va (VaSet
)
xt "52000,56400,55000,57600"
st "txWr"
ju 2
blo "55000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 9,0
)
)
)
*34 (CptPort
uid 7133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,46625,56750,47375"
)
tg (CPTG
uid 7135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7136,0
va (VaSet
)
xt "50900,46400,55000,47600"
st "rxData"
ju 2
blo "55000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 7
suid 2011,0
)
)
)
*35 (CptPort
uid 7137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7138,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "56000,52625,56750,53375"
)
tg (CPTG
uid 7139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7140,0
va (VaSet
)
xt "50900,52400,55000,53600"
st "txData"
ju 2
blo "55000,53400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 2012,0
)
)
)
]
shape (Rectangle
uid 7142,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "40000,43000,56000,61000"
)
oxt "34000,10000,50000,28000"
ttg (MlTextGroup
uid 7143,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 7144,0
va (VaSet
)
xt "40600,60800,44800,62000"
st "RS232"
blo "40600,61800"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 7145,0
va (VaSet
)
xt "40600,62000,49500,63200"
st "serialPortFIFO"
blo "40600,63000"
tm "CptNameMgr"
)
*38 (Text
uid 7146,0
va (VaSet
)
xt "40600,63200,42500,64400"
st "I0"
blo "40600,64200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7147,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7148,0
text (MLText
uid 7149,0
va (VaSet
font "Verdana,8,0"
)
xt "39000,65000,69100,69000"
st "baudRateDivide = integer(clockFrequency/baudRate)    ( positive )  
dataBitNb      = dataBitNb                           ( positive )  
txFifoDepth    = fifoDepth                           ( positive )  
rxFifoDepth    = 1                                   ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudRateDivide"
type "positive"
value "integer(clockFrequency/baudRate)"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "txFifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*39 (Net
uid 7344,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 10
suid 98,0
)
declText (MLText
uid 7345,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14000,1000"
st "SIGNAL rxRd         : std_ulogic"
)
)
*40 (Net
uid 7495,0
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 11
suid 102,0
)
declText (MLText
uid 7496,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,24000,1000"
st "SIGNAL consigne     : std_ulogic_vector(7 DOWNTO 0)"
)
)
*41 (Net
uid 7501,0
lang 11
decl (Decl
n "newCharacter"
t "std_ulogic"
o 12
suid 103,0
)
declText (MLText
uid 7502,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,15300,1000"
st "SIGNAL newCharacter : std_ulogic"
)
)
*42 (Net
uid 7507,0
lang 11
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 13
suid 104,0
)
declText (MLText
uid 7508,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,14900,1000"
st "SIGNAL endOfMsg     : std_ulogic"
)
)
*43 (SaComponent
uid 7852,0
optionalChildren [
*44 (CptPort
uid 7828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,41625,102000,42375"
)
tg (CPTG
uid 7830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7831,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,41300,109400,42700"
st "consigne"
blo "103000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 143
suid 1,0
)
)
)
*45 (CptPort
uid 7832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,48625,102000,49375"
)
tg (CPTG
uid 7834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7835,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,48300,110100,49700"
st "endOfMsg"
blo "103000,49500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 145
suid 2,0
)
)
)
*46 (CptPort
uid 7836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,46625,102000,47375"
)
tg (CPTG
uid 7838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7839,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,46300,113500,47700"
st "newCharacter"
blo "103000,47500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "newCharacter"
t "std_ulogic"
o 144
suid 3,0
)
)
)
*47 (CptPort
uid 7840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "118000,42625,118750,43375"
)
tg (CPTG
uid 7842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7843,0
va (VaSet
font "Verdana,12,0"
)
xt "112000,42300,117000,43700"
st "output"
ju 2
blo "117000,43500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 129
suid 4,0
)
)
)
*48 (CptPort
uid 7844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,51625,102000,52375"
)
tg (CPTG
uid 7846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7847,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,51300,106800,52700"
st "clock"
blo "103000,52500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*49 (CptPort
uid 7848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101250,52625,102000,53375"
)
tg (CPTG
uid 7850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7851,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,52300,107100,53700"
st "reset"
blo "103000,53500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 6
suid 6,0
)
)
)
]
shape (Rectangle
uid 7853,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "102000,40000,118000,54000"
)
oxt "15000,6000,31000,20000"
ttg (MlTextGroup
uid 7854,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 7855,0
va (VaSet
font "Verdana,9,1"
)
xt "107350,50800,111150,52000"
st "Poetic"
blo "107350,51800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 7856,0
va (VaSet
font "Verdana,9,1"
)
xt "107350,52000,117650,53200"
st "serialAsciiDecoder"
blo "107350,53000"
tm "CptNameMgr"
)
*52 (Text
uid 7857,0
va (VaSet
font "Verdana,9,1"
)
xt "107350,53200,109050,54400"
st "I3"
blo "107350,54200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7858,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7859,0
text (MLText
uid 7860,0
va (VaSet
font "Courier New,8,0"
)
xt "79000,43000,79000,43000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 7905,0
optionalChildren [
*54 (CptPort
uid 7861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,62625,77000,63375"
)
tg (CPTG
uid 7863,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7864,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,62300,81800,63700"
st "clock"
blo "78000,63500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 15,0
)
)
)
*55 (CptPort
uid 7865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7866,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,41625,93750,42375"
)
tg (CPTG
uid 7867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7868,0
va (VaSet
font "Verdana,12,0"
)
xt "85600,41300,92000,42700"
st "consigne"
ju 2
blo "92000,42500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 16,0
)
)
)
*56 (CptPort
uid 7869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,46625,93750,47375"
)
tg (CPTG
uid 7871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7872,0
va (VaSet
font "Verdana,12,0"
)
xt "81500,46300,92000,47700"
st "newCharacter"
ju 2
blo "92000,47500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "newCharacter"
t "std_ulogic"
o 8
suid 17,0
)
)
)
*57 (CptPort
uid 7873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,61625,77000,62375"
)
tg (CPTG
uid 7875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7876,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,61300,82100,62700"
st "reset"
blo "78000,62500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 18,0
)
)
)
*58 (CptPort
uid 7877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,41625,77000,42375"
)
tg (CPTG
uid 7879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7880,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,41300,83000,42700"
st "rxData"
blo "78000,42500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 19,0
)
)
)
*59 (CptPort
uid 7881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,43625,77000,44375"
)
tg (CPTG
uid 7883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7884,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,43300,83900,44700"
st "rxEmpty"
blo "78000,44500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 4
suid 20,0
)
)
)
*60 (CptPort
uid 7885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7886,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,45625,77000,46375"
)
tg (CPTG
uid 7887,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7888,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,45300,81600,46700"
st "rxRd"
blo "78000,46500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rxRd"
t "std_ulogic"
o 9
suid 21,0
)
)
)
*61 (CptPort
uid 7889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93000,48625,93750,49375"
)
tg (CPTG
uid 7891,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7892,0
va (VaSet
font "Verdana,12,0"
)
xt "84900,48300,92000,49700"
st "endOfMsg"
ju 2
blo "92000,49500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 7
suid 22,0
)
)
)
*62 (CptPort
uid 7893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7894,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,47625,77000,48375"
)
tg (CPTG
uid 7895,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7896,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,47300,83000,48700"
st "txData"
blo "78000,48500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 23,0
)
)
)
*63 (CptPort
uid 7897,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7898,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,49625,77000,50375"
)
tg (CPTG
uid 7899,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7900,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,49300,82100,50700"
st "txFull"
blo "78000,50500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "txFull"
t "std_ulogic"
o 5
suid 25,0
)
)
)
*64 (CptPort
uid 7901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7902,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,51625,77000,52375"
)
tg (CPTG
uid 7903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7904,0
va (VaSet
font "Verdana,12,0"
)
xt "78000,51300,81800,52700"
st "txWr"
blo "78000,52500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "txWr"
t "std_ulogic"
o 11
suid 27,0
)
)
)
]
shape (Rectangle
uid 7906,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,39000,93000,64000"
)
oxt "94000,19000,110000,44000"
ttg (MlTextGroup
uid 7907,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 7908,0
va (VaSet
font "Verdana,9,1"
)
xt "81400,48800,85200,50000"
st "Poetic"
blo "81400,49800"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 7909,0
va (VaSet
font "Verdana,9,1"
)
xt "81400,50000,89600,51200"
st "uartController"
blo "81400,51000"
tm "CptNameMgr"
)
*67 (Text
uid 7910,0
va (VaSet
font "Verdana,9,1"
)
xt "81400,51200,83100,52400"
st "I2"
blo "81400,52200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7911,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7912,0
text (MLText
uid 7913,0
va (VaSet
font "Courier New,8,0"
)
xt "76000,64200,93000,65000"
st "dataBitNb = 8    ( positive )  
"
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*68 (Wire
uid 6745,0
shape (OrthoPolyLine
uid 6746,0
va (VaSet
vasetType 3
)
xt "38000,59000,39250,67000"
pts [
"39250,59000"
"38000,59000"
"38000,67000"
]
)
start &28
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6750,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,57600,40100,59000"
st "reset"
blo "36000,58800"
tm "WireNameMgr"
)
)
on &16
)
*69 (Wire
uid 6753,0
shape (OrthoPolyLine
uid 6754,0
va (VaSet
vasetType 3
)
xt "36000,57000,39250,67000"
pts [
"39250,57000"
"36000,57000"
"36000,67000"
]
)
start &27
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6758,0
va (VaSet
font "Verdana,12,0"
)
xt "36000,55600,39800,57000"
st "clock"
blo "36000,56800"
tm "WireNameMgr"
)
)
on &17
)
*70 (Wire
uid 6761,0
shape (OrthoPolyLine
uid 6762,0
va (VaSet
vasetType 3
)
xt "32000,53000,39250,67000"
pts [
"39250,53000"
"32000,53000"
"32000,67000"
]
)
start &29
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6766,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,51600,38350,53000"
st "TxD"
blo "35250,52800"
tm "WireNameMgr"
)
)
on &18
)
*71 (Wire
uid 6769,0
shape (OrthoPolyLine
uid 6770,0
va (VaSet
vasetType 3
)
xt "30000,47000,39250,67000"
pts [
"39250,47000"
"30000,47000"
"30000,67000"
]
)
start &26
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6774,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,45600,38450,47000"
st "RxD"
blo "35250,46800"
tm "WireNameMgr"
)
)
on &19
)
*72 (Wire
uid 6777,0
shape (OrthoPolyLine
uid 6778,0
va (VaSet
vasetType 3
)
xt "56750,57000,60000,67000"
pts [
"56750,57000"
"60000,57000"
"60000,67000"
]
)
start &33
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6782,0
va (VaSet
font "Verdana,12,0"
)
xt "58750,55600,62550,57000"
st "txWr"
blo "58750,56800"
tm "WireNameMgr"
)
)
on &20
)
*73 (Wire
uid 6785,0
optionalChildren [
*74 (BdJunction
uid 7724,0
ps "OnConnectorStrategy"
shape (Circle
uid 7725,0
va (VaSet
vasetType 1
)
xt "61600,54600,62400,55400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6786,0
va (VaSet
vasetType 3
)
xt "56750,55000,62000,67000"
pts [
"56750,55000"
"62000,55000"
"62000,67000"
]
)
start &31
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6790,0
va (VaSet
font "Verdana,12,0"
)
xt "58750,53600,62850,55000"
st "txFull"
blo "58750,54800"
tm "WireNameMgr"
)
)
on &21
)
*75 (Wire
uid 6793,0
shape (OrthoPolyLine
uid 6794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,53000,64000,67000"
pts [
"56750,53000"
"64000,53000"
"64000,67000"
]
)
start &35
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6797,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6798,0
va (VaSet
font "Verdana,12,0"
)
xt "58750,51600,63750,53000"
st "txData"
blo "58750,52800"
tm "WireNameMgr"
)
)
on &22
)
*76 (Wire
uid 6809,0
optionalChildren [
*77 (BdJunction
uid 7299,0
ps "OnConnectorStrategy"
shape (Circle
uid 7300,0
va (VaSet
vasetType 1
)
xt "65600,48600,66400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6810,0
va (VaSet
vasetType 3
)
xt "56750,49000,66000,67000"
pts [
"56750,49000"
"66000,49000"
"66000,67000"
]
)
start &30
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6814,0
va (VaSet
font "Verdana,12,0"
)
xt "58750,47600,64650,49000"
st "rxEmpty"
blo "58750,48800"
tm "WireNameMgr"
)
)
on &23
)
*78 (Wire
uid 6817,0
optionalChildren [
*79 (BdJunction
uid 7293,0
ps "OnConnectorStrategy"
shape (Circle
uid 7294,0
va (VaSet
vasetType 1
)
xt "66600,46600,67400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 6818,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56750,47000,67000,67000"
pts [
"56750,47000"
"67000,47000"
"67000,67000"
]
)
start &34
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6822,0
va (VaSet
font "Verdana,12,0"
)
xt "58750,45600,63750,47000"
st "rxData"
blo "58750,46800"
tm "WireNameMgr"
)
)
on &24
)
*80 (Wire
uid 7275,0
shape (OrthoPolyLine
uid 7276,0
va (VaSet
vasetType 3
)
xt "71000,63000,76250,63000"
pts [
"71000,63000"
"76250,63000"
]
)
end &54
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7280,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,61600,76800,63000"
st "clock"
blo "73000,62800"
tm "WireNameMgr"
)
)
on &17
)
*81 (Wire
uid 7283,0
shape (OrthoPolyLine
uid 7284,0
va (VaSet
vasetType 3
)
xt "71000,62000,76250,62000"
pts [
"71000,62000"
"76250,62000"
]
)
end &57
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7288,0
va (VaSet
font "Verdana,12,0"
)
xt "73000,60600,77100,62000"
st "reset"
blo "73000,61800"
tm "WireNameMgr"
)
)
on &16
)
*82 (Wire
uid 7289,0
shape (OrthoPolyLine
uid 7290,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67000,42000,76250,47000"
pts [
"67000,47000"
"67000,42000"
"76250,42000"
]
)
start &79
end &58
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7292,0
va (VaSet
font "Verdana,12,0"
)
xt "70250,40600,75250,42000"
st "rxData"
blo "70250,41800"
tm "WireNameMgr"
)
)
on &24
)
*83 (Wire
uid 7295,0
shape (OrthoPolyLine
uid 7296,0
va (VaSet
vasetType 3
)
xt "66000,44000,76250,49000"
pts [
"66000,49000"
"68000,49000"
"68000,44000"
"76250,44000"
]
)
start &77
end &59
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7298,0
va (VaSet
font "Verdana,12,0"
)
xt "69250,42600,75150,44000"
st "rxEmpty"
blo "69250,43800"
tm "WireNameMgr"
)
)
on &23
)
*84 (Wire
uid 7346,0
shape (OrthoPolyLine
uid 7347,0
va (VaSet
vasetType 3
)
xt "56750,46000,76250,51000"
pts [
"56750,51000"
"69000,51000"
"69000,46000"
"76250,46000"
]
)
start &32
end &60
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7349,0
va (VaSet
font "Verdana,12,0"
)
xt "58750,49600,62350,51000"
st "rxRd"
blo "58750,50800"
tm "WireNameMgr"
)
)
on &39
)
*85 (Wire
uid 7481,0
shape (OrthoPolyLine
uid 7482,0
va (VaSet
vasetType 3
)
xt "99000,53000,101250,53000"
pts [
"99000,53000"
"101250,53000"
]
)
end &49
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7485,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7486,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,51600,104100,53000"
st "reset"
blo "100000,52800"
tm "WireNameMgr"
)
)
on &16
)
*86 (Wire
uid 7489,0
shape (OrthoPolyLine
uid 7490,0
va (VaSet
vasetType 3
)
xt "99000,52000,101250,52000"
pts [
"99000,52000"
"101250,52000"
]
)
end &48
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7494,0
va (VaSet
font "Verdana,12,0"
)
xt "100000,50600,103800,52000"
st "clock"
blo "100000,51800"
tm "WireNameMgr"
)
)
on &17
)
*87 (Wire
uid 7497,0
shape (OrthoPolyLine
uid 7498,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "93750,42000,101250,42000"
pts [
"93750,42000"
"101250,42000"
]
)
start &55
end &44
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 7499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7500,0
va (VaSet
font "Verdana,12,0"
)
xt "94000,40600,100400,42000"
st "consigne"
blo "94000,41800"
tm "WireNameMgr"
)
)
on &40
)
*88 (Wire
uid 7503,0
shape (OrthoPolyLine
uid 7504,0
va (VaSet
vasetType 3
)
xt "93750,47000,101250,47000"
pts [
"93750,47000"
"101250,47000"
]
)
start &56
end &46
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7506,0
va (VaSet
font "Verdana,12,0"
)
xt "93750,45600,104250,47000"
st "newCharacter"
blo "93750,46800"
tm "WireNameMgr"
)
)
on &41
)
*89 (Wire
uid 7509,0
shape (OrthoPolyLine
uid 7510,0
va (VaSet
vasetType 3
)
xt "93750,49000,101250,49000"
pts [
"93750,49000"
"101250,49000"
]
)
start &61
end &45
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 7511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7512,0
va (VaSet
font "Verdana,12,0"
)
xt "94000,47600,101100,49000"
st "endOfMsg"
blo "94000,48800"
tm "WireNameMgr"
)
)
on &42
)
*90 (Wire
uid 7720,0
shape (OrthoPolyLine
uid 7721,0
va (VaSet
vasetType 3
)
xt "62000,50000,76250,55000"
pts [
"62000,55000"
"70000,55000"
"70000,50000"
"76250,50000"
]
)
start &74
end &63
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7723,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,48600,75100,50000"
st "txFull"
blo "71000,49800"
tm "WireNameMgr"
)
)
on &21
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *91 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 1297,0
va (VaSet
font "Verdana,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*93 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,10500,24600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*95 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*96 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*97 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*98 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*99 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*100 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1921,1066"
viewArea "16100,20700,156619,96230"
cachedDiagramExtent "-7000,0,118750,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 7913,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*102 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*103 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*105 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*106 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*108 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*109 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*111 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*112 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*114 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*115 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*117 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,1800,2800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5900,1400"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,11800,2800"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*119 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*120 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*121 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,10,1"
)
xt "-7000,25200,1600,26400"
st "Declarations"
blo "-7000,26200"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,26400,-2800,27600"
st "Ports:"
blo "-7000,27400"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,10,1"
)
xt "-7000,26400,-1000,27600"
st "Pre User:"
blo "-7000,27400"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27600,18900,32400"
st "constant clockFrequency: real := 66.0E6;
constant baudRate: real := 16.0*9600.0;
constant dataBitNb: positive := 8;
constant fifoDepth: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,26400,4000,27600"
st "Diagram Signals:"
blo "-7000,27400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,26400,300,27600"
st "Post User:"
blo "-7000,27400"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,40800,-5000,40800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 104,0
usingSuid 1
emptyRow *122 (LEmptyRow
)
uid 3310,0
optionalChildren [
*123 (RefLabelRowHdr
)
*124 (TitleRowHdr
)
*125 (FilterRowHdr
)
*126 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*127 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*128 (GroupColHdr
tm "GroupColHdrMgr"
)
*129 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*130 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*131 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*132 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*133 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*134 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*135 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 86,0
)
)
uid 6823,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 87,0
)
)
uid 6825,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TxD"
t "std_ulogic"
o 2
suid 88,0
)
)
uid 6827,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RxD"
t "std_ulogic"
o 1
suid 89,0
)
)
uid 6829,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWr"
t "std_ulogic"
o 10
suid 90,0
)
)
uid 6831,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 9
suid 91,0
)
)
uid 6833,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 8
suid 92,0
)
)
uid 6835,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 6
suid 94,0
)
)
uid 6839,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 95,0
)
)
uid 6841,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 10
suid 98,0
)
)
uid 7350,0
)
*145 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 11
suid 102,0
)
)
uid 7513,0
)
*146 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "newCharacter"
t "std_ulogic"
o 12
suid 103,0
)
)
uid 7515,0
)
*147 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "endOfMsg"
t "std_ulogic"
o 13
suid 104,0
)
)
uid 7517,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*148 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *149 (MRCItem
litem &122
pos 13
dimension 20
)
uid 3325,0
optionalChildren [
*150 (MRCItem
litem &123
pos 0
dimension 20
uid 3326,0
)
*151 (MRCItem
litem &124
pos 1
dimension 23
uid 3327,0
)
*152 (MRCItem
litem &125
pos 2
hidden 1
dimension 20
uid 3328,0
)
*153 (MRCItem
litem &135
pos 0
dimension 20
uid 6824,0
)
*154 (MRCItem
litem &136
pos 1
dimension 20
uid 6826,0
)
*155 (MRCItem
litem &137
pos 2
dimension 20
uid 6828,0
)
*156 (MRCItem
litem &138
pos 3
dimension 20
uid 6830,0
)
*157 (MRCItem
litem &139
pos 4
dimension 20
uid 6832,0
)
*158 (MRCItem
litem &140
pos 5
dimension 20
uid 6834,0
)
*159 (MRCItem
litem &141
pos 6
dimension 20
uid 6836,0
)
*160 (MRCItem
litem &142
pos 7
dimension 20
uid 6840,0
)
*161 (MRCItem
litem &143
pos 8
dimension 20
uid 6842,0
)
*162 (MRCItem
litem &144
pos 9
dimension 20
uid 7351,0
)
*163 (MRCItem
litem &145
pos 10
dimension 20
uid 7514,0
)
*164 (MRCItem
litem &146
pos 11
dimension 20
uid 7516,0
)
*165 (MRCItem
litem &147
pos 12
dimension 20
uid 7518,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*166 (MRCItem
litem &126
pos 0
dimension 20
uid 3330,0
)
*167 (MRCItem
litem &128
pos 1
dimension 50
uid 3331,0
)
*168 (MRCItem
litem &129
pos 2
dimension 100
uid 3332,0
)
*169 (MRCItem
litem &130
pos 3
dimension 50
uid 3333,0
)
*170 (MRCItem
litem &131
pos 4
dimension 100
uid 3334,0
)
*171 (MRCItem
litem &132
pos 5
dimension 100
uid 3335,0
)
*172 (MRCItem
litem &133
pos 6
dimension 50
uid 3336,0
)
*173 (MRCItem
litem &134
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *174 (LEmptyRow
)
uid 3339,0
optionalChildren [
*175 (RefLabelRowHdr
)
*176 (TitleRowHdr
)
*177 (FilterRowHdr
)
*178 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*179 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*180 (GroupColHdr
tm "GroupColHdrMgr"
)
*181 (NameColHdr
tm "GenericNameColHdrMgr"
)
*182 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*183 (InitColHdr
tm "GenericValueColHdrMgr"
)
*184 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*185 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*186 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *187 (MRCItem
litem &174
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*188 (MRCItem
litem &175
pos 0
dimension 20
uid 3354,0
)
*189 (MRCItem
litem &176
pos 1
dimension 23
uid 3355,0
)
*190 (MRCItem
litem &177
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*191 (MRCItem
litem &178
pos 0
dimension 20
uid 3358,0
)
*192 (MRCItem
litem &180
pos 1
dimension 50
uid 3359,0
)
*193 (MRCItem
litem &181
pos 2
dimension 100
uid 3360,0
)
*194 (MRCItem
litem &182
pos 3
dimension 100
uid 3361,0
)
*195 (MRCItem
litem &183
pos 4
dimension 50
uid 3362,0
)
*196 (MRCItem
litem &184
pos 5
dimension 50
uid 3363,0
)
*197 (MRCItem
litem &185
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
