<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/admin/.cargo/registry/src/github.com-1ecc6299db9ec823/rp2040-pac-0.4.0/src/xip_ctrl.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>xip_ctrl.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../rp2040_pac/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../rp2040_pac/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
</pre><pre class="rust"><code><span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">r&quot;Register block&quot;</span>]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">RegisterBlock</span> {
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x00 - Cache control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ctrl</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctrl::CTRL_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x04 - Cache Flush control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">flush</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">flush::FLUSH_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x08 - Cache Status&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">stat</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stat::STAT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x0c - Cache Hit counter  
 A 32 bit saturating counter that increments upon each cache hit,  
 i.e. when an XIP access is serviced directly from cached data.  
 Write any value to clear.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ctr_hit</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctr_hit::CTR_HIT_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x10 - Cache Access counter  
 A 32 bit saturating counter that increments upon each XIP access,  
 whether the cache is hit or not. This includes noncacheable accesses.  
 Write any value to clear.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">ctr_acc</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctr_acc::CTR_ACC_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x14 - FIFO stream address&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">stream_addr</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stream_addr::STREAM_ADDR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x18 - FIFO stream control&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">stream_ctr</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stream_ctr::STREAM_CTR_SPEC</span><span class="op">&gt;</span>,
    <span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;0x1c - FIFO stream data  
 Streamed data is buffered here, for retrieval by the system DMA.  
 This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing  
 the DMA to bus stalls caused by other XIP traffic.&quot;</span>]</span>
    <span class="kw">pub</span> <span class="ident">stream_fifo</span>: <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stream_fifo::STREAM_FIFO_SPEC</span><span class="op">&gt;</span>,
}
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CTRL register accessor: an alias for `Reg&lt;CTRL_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CTRL</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctrl::CTRL_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cache control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ctrl</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FLUSH register accessor: an alias for `Reg&lt;FLUSH_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">FLUSH</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">flush::FLUSH_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cache Flush control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">flush</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;STAT register accessor: an alias for `Reg&lt;STAT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">STAT</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stat::STAT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cache Status&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">stat</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CTR_HIT register accessor: an alias for `Reg&lt;CTR_HIT_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CTR_HIT</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctr_hit::CTR_HIT_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cache Hit counter  
 A 32 bit saturating counter that increments upon each cache hit,  
 i.e. when an XIP access is serviced directly from cached data.  
 Write any value to clear.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ctr_hit</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;CTR_ACC register accessor: an alias for `Reg&lt;CTR_ACC_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">CTR_ACC</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">ctr_acc::CTR_ACC_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;Cache Access counter  
 A 32 bit saturating counter that increments upon each XIP access,  
 whether the cache is hit or not. This includes noncacheable accesses.  
 Write any value to clear.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">ctr_acc</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;STREAM_ADDR register accessor: an alias for `Reg&lt;STREAM_ADDR_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">STREAM_ADDR</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stream_addr::STREAM_ADDR_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FIFO stream address&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">stream_addr</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;STREAM_CTR register accessor: an alias for `Reg&lt;STREAM_CTR_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">STREAM_CTR</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stream_ctr::STREAM_CTR_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FIFO stream control&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">stream_ctr</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;STREAM_FIFO register accessor: an alias for `Reg&lt;STREAM_FIFO_SPEC&gt;`&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">STREAM_FIFO</span> <span class="op">=</span> <span class="ident"><span class="kw">crate</span>::Reg</span><span class="op">&lt;</span><span class="ident">stream_fifo::STREAM_FIFO_SPEC</span><span class="op">&gt;</span>;
<span class="attribute">#[<span class="ident">doc</span> <span class="op">=</span> <span class="string">&quot;FIFO stream data  
 Streamed data is buffered here, for retrieval by the system DMA.  
 This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing  
 the DMA to bus stalls caused by other XIP traffic.&quot;</span>]</span>
<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">stream_fifo</span>;
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040_pac" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.64.0" ></div></body></html>