vendor_name = ModelSim
source_file = 1, /home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/fixed_point/slogic_package.vhd
source_file = 1, /home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NeuralNetwork.vhd
source_file = 1, /home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/NetworkConstants.vhd
source_file = 1, /home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/fixed_point/NodePos.vhd
source_file = 1, /home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/fixed_point/WeightPos.vhd
source_file = 1, /media/viniciusas/Data/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /media/viniciusas/Data/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /media/viniciusas/Data/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /media/viniciusas/Data/intelFPGA_lite/18.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/viniciusas/Projects/Class/DigitalSystemsProjects/AVA_3/NN/db/NeuralNetwork.cbx.xml
design_name = hard_block
design_name = NeuralNetwork
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, NeuralNetwork, 1
instance = comp, \i_CLK~input\, i_CLK~input, NeuralNetwork, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, NeuralNetwork, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, NeuralNetwork, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, NeuralNetwork, 1
