{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673379066882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673379066882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 19:31:06 2023 " "Processing started: Tue Jan 10 19:31:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673379066882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673379066882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSX_DE1_Top -c MSX_DE1_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSX_DE1_Top -c MSX_DE1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673379066883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673379067146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/mm74hc373.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapper components/mm74hc373.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_74HC373WM-behaviour " "Found design unit 1: C_74HC373WM-behaviour" {  } { { "Mapper Components/MM74HC373.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/MM74HC373.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067513 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_74HC373WM " "Found entity 1: C_74HC373WM" {  } { { "Mapper Components/MM74HC373.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/MM74HC373.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379067513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/74hc257.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapper components/74hc257.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_74HC257-behaviour " "Found design unit 1: C_74HC257-behaviour" {  } { { "Mapper Components/74HC257.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC257.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067514 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_74HC257 " "Found entity 1: C_74HC257" {  } { { "Mapper Components/74HC257.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC257.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379067514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/74hc30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mapper components/74hc30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_74HC30-behaviour " "Found design unit 1: C_74HC30-behaviour" {  } { { "Mapper Components/74HC30.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC30.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067516 ""} { "Info" "ISGN_ENTITY_NAME" "1 C_74HC30 " "Found entity 1: C_74HC30" {  } { { "Mapper Components/74HC30.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC30.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379067516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-rtl " "Found design unit 1: decoder_7seg-rtl" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/decoder_7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067518 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/decoder_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379067518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msx_de1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msx_de1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSX_DE1_Top-rtl " "Found design unit 1: MSX_DE1_Top-rtl" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067520 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSX_DE1_Top " "Found entity 1: MSX_DE1_Top" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379067520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper components/c_74hc139.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapper components/c_74hc139.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C_74HC139 " "Found entity 1: C_74HC139" {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673379067521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673379067521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSX_DE1_Top " "Elaborating entity \"MSX_DE1_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673379067549 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD MSX_DE1_Top.vhd(24) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(24): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067550 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR MSX_DE1_Top.vhd(28) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(28): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067550 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM MSX_DE1_Top.vhd(29) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(29): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM MSX_DE1_Top.vhd(30) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(30): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N MSX_DE1_Top.vhd(31) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(31): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N MSX_DE1_Top.vhd(32) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(32): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N MSX_DE1_Top.vhd(33) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(33): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N MSX_DE1_Top.vhd(34) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(34): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_0 MSX_DE1_Top.vhd(35) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(35): used implicit default value for signal \"DRAM_BA_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA_1 MSX_DE1_Top.vhd(36) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(36): used implicit default value for signal \"DRAM_BA_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK MSX_DE1_Top.vhd(37) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(37): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE MSX_DE1_Top.vhd(38) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(38): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK MSX_DE1_Top.vhd(58) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(58): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067551 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK MSX_DE1_Top.vhd(61) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(61): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TDO MSX_DE1_Top.vhd(69) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(69): used implicit default value for signal \"TDO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS MSX_DE1_Top.vhd(71) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(71): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS MSX_DE1_Top.vhd(72) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(72): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R MSX_DE1_Top.vhd(73) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(73): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G MSX_DE1_Top.vhd(74) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(74): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B MSX_DE1_Top.vhd(75) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(75): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT MSX_DE1_Top.vhd(80) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(80): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK MSX_DE1_Top.vhd(82) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(82): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1673379067552 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mreq MSX_DE1_Top.vhd(174) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(174): object \"s_mreq\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_reset MSX_DE1_Top.vhd(180) " "VHDL Signal Declaration warning at MSX_DE1_Top.vhd(180): used explicit default value for signal \"s_reset\" because signal was never assigned a value" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 180 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mappper_fd MSX_DE1_Top.vhd(195) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(195): object \"s_mappper_fd\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mappper_fe MSX_DE1_Top.vhd(196) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(196): object \"s_mappper_fe\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mappper_ff MSX_DE1_Top.vhd(197) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(197): object \"s_mappper_ff\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mapper_slt0 MSX_DE1_Top.vhd(200) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(200): object \"s_mapper_slt0\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mapper_slt1 MSX_DE1_Top.vhd(201) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(201): object \"s_mapper_slt1\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mapper_slt2 MSX_DE1_Top.vhd(202) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(202): object \"s_mapper_slt2\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_mapper_slt3 MSX_DE1_Top.vhd(203) " "Verilog HDL or VHDL warning at MSX_DE1_Top.vhd(203): object \"s_mapper_slt3\" assigned a value but never read" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673379067553 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset MSX_DE1_Top.vhd(235) " "VHDL Process Statement warning at MSX_DE1_Top.vhd(235): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673379067554 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset MSX_DE1_Top.vhd(253) " "VHDL Process Statement warning at MSX_DE1_Top.vhd(253): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673379067555 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset MSX_DE1_Top.vhd(303) " "VHDL Process Statement warning at MSX_DE1_Top.vhd(303): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1673379067557 "|MSX_DE1_Top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] MSX_DE1_Top.vhd(22) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at MSX_DE1_Top.vhd(22)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067560 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[0\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[0\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067561 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[1\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[1\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[2\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[2\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[3\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[3\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[4\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[4\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[5\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[5\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[6\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[6\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_msx_a\[7\] MSX_DE1_Top.vhd(289) " "Inferred latch for \"s_msx_a\[7\]\" at MSX_DE1_Top.vhd(289)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[0\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[1\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[2\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[3\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[4\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[5\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[6\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] MSX_DE1_Top.vhd(226) " "Inferred latch for \"LEDR\[7\]\" at MSX_DE1_Top.vhd(226)" {  } { { "MSX_DE1_Top.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1673379067562 "|MSX_DE1_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:DISPHEX0 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:DISPHEX0\"" {  } { { "MSX_DE1_Top.vhd" "DISPHEX0" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379067575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_74HC30 C_74HC30:i_74HC30 " "Elaborating entity \"C_74HC30\" for hierarchy \"C_74HC30:i_74HC30\"" {  } { { "MSX_DE1_Top.vhd" "i_74HC30" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379067579 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE 74HC30.vhd(16) " "VHDL warning at 74HC30.vhd(16): comparison between unequal length operands always returns FALSE" {  } { { "Mapper Components/74HC30.vhd" "" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/74HC30.vhd" 16 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1673379067580 "|MSX_DE1_Top|C_74HC30:i_74HC30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_74HC139 C_74HC139:i_74HC139 " "Elaborating entity \"C_74HC139\" for hierarchy \"C_74HC139:i_74HC139\"" {  } { { "MSX_DE1_Top.vhd" "i_74HC139" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673379067581 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y0(0) " "Illegal wire or bus name \"Y0(0)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 624 664 840 640 "Y0(0)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067582 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y0(1) " "Illegal wire or bus name \"Y0(1)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 704 664 840 720 "Y0(1)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y0(2) " "Illegal wire or bus name \"Y0(2)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 784 664 840 800 "Y0(2)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y0(3) " "Illegal wire or bus name \"Y0(3)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 864 664 840 880 "Y0(3)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y1(0) " "Illegal wire or bus name \"Y1(0)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 960 656 832 976 "Y1(0)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y1(1) " "Illegal wire or bus name \"Y1(1)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 1040 656 832 1056 "Y1(1)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y1(2) " "Illegal wire or bus name \"Y1(2)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 1120 656 832 1136 "Y1(2)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin Y1(3) " "Illegal wire or bus name \"Y1(3)\" of type pin " {  } { { "Mapper Components/C_74HC139.bdf" "" { Schematic "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/Mapper Components/C_74HC139.bdf" { { 1200 656 832 1216 "Y1(3)" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "C_74HC139:i_74HC139 " "Can't elaborate user hierarchy \"C_74HC139:i_74HC139\"" {  } { { "MSX_DE1_Top.vhd" "i_74HC139" { Text "C:/Users/alpha/Documents/Dev/MSX_DE1_Hat/Altera DE1  Project/MSX_DE1_Top.vhd" 340 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673379067583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673379067687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 19:31:07 2023 " "Processing ended: Tue Jan 10 19:31:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673379067687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673379067687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673379067687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673379067687 ""}
