{
  "name": "core_arch::x86::avx512f::_mm512_maskz_roundscale_round_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512::as_f32x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x16": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vrndscaleps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::simd::f32x16": [
      "Plain"
    ]
  },
  "path": 9080,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:10168:1: 10179:2",
  "src": "pub fn _mm512_maskz_roundscale_round_ps<const IMM8: i32, const SAE: i32>(\n    k: __mmask16,\n    a: __m512,\n) -> __m512 {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        static_assert_mantissas_sae!(SAE);\n        let a = a.as_f32x16();\n        let r = vrndscaleps(a, IMM8, f32x16::ZERO, k, SAE);\n        transmute(r)\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_maskz_roundscale_round_ps(_1: u16, _2: core_arch::x86::__m512) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let  _3: core_arch::simd::f32x16;\n    let  _4: core_arch::simd::f32x16;\n    debug k => _1;\n    debug a => _2;\n    debug a => _3;\n    debug r => _4;\n    bb0: {\n        _3 = core_arch::x86::__m512::as_f32x16(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::avx512f::vrndscaleps(_3, IMM8, core_arch::simd::f32x16::ZERO, _1, SAE) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = _4 as core_arch::x86::__m512;\n        return;\n    }\n}\n",
  "doc": " Round packed single-precision (32-bit) floating-point elements in a to the number of fraction bits specified by imm8, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\\\n Rounding is done according to the imm8\\[2:0\\] parameter, which can be one of:\\\n * [`_MM_FROUND_TO_NEAREST_INT`] : round to nearest\n * [`_MM_FROUND_TO_NEG_INF`] : round down\n * [`_MM_FROUND_TO_POS_INF`] : round up\n * [`_MM_FROUND_TO_ZERO`] : truncate\n * [`_MM_FROUND_CUR_DIRECTION`] : use `MXCSR.RC` - see [`_MM_SET_ROUNDING_MODE`]\n\n Exceptions can be suppressed by passing _MM_FROUND_NO_EXC in the sae parameter.\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_roundscale_round_ps&expand=4789)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}