	component NIOSDuino_Core is
		port (
			clk_in_clk     : in    std_logic                     := 'X';             -- clk
			i2c_sda_in     : in    std_logic                     := 'X';             -- sda_in
			i2c_scl_in     : in    std_logic                     := 'X';             -- scl_in
			i2c_sda_oe     : out   std_logic;                                        -- sda_oe
			i2c_scl_oe     : out   std_logic;                                        -- scl_oe
			pi_export      : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_export     : inout std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pwm_out        : out   std_logic_vector(31 downto 0);                    -- out
			reset_reset_n  : in    std_logic                     := 'X';             -- reset_n
			sdram_addr     : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba       : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n    : out   std_logic;                                        -- cas_n
			sdram_cke      : out   std_logic;                                        -- cke
			sdram_cs_n     : out   std_logic;                                        -- cs_n
			sdram_dq       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm      : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n    : out   std_logic;                                        -- ras_n
			sdram_we_n     : out   std_logic;                                        -- we_n
			spi_MISO       : in    std_logic                     := 'X';             -- MISO
			spi_MOSI       : out   std_logic;                                        -- MOSI
			spi_SCLK       : out   std_logic;                                        -- SCLK
			spi_SS_n       : out   std_logic;                                        -- SS_n
			spi_flash_dclk : out   std_logic;                                        -- dclk
			spi_flash_ncs  : out   std_logic;                                        -- ncs
			spi_flash_data : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- data
			uart_rxd       : in    std_logic                     := 'X';             -- rxd
			uart_txd       : out   std_logic                                         -- txd
		);
	end component NIOSDuino_Core;

