verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
Test passed for scenario All Zeros Input Test
Test passed for scenario Single Input High Test
Test passed for scenario Two Inputs High Test
Test passed for scenario Three Inputs High Test
Test passed for scenario All Ones Input Test
Test passed for scenario Input Transition Coverage
Test passed for scenario Output Pattern Verification
Test passed for scenario Propagation Delay Check
sim finished
Unpass: 0
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: end at 0s; walltime 0.001 s; speed 0.000 s/s
- Verilator: cpu 0.001 s on 1 threads; alloced 0 MB
