Analysis & Synthesis report for disciple_circuit
Thu Jul  1 12:00:03 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Jul  1 12:00:03 2021           ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; disciple_circuit                            ;
; Top-level Entity Name       ; disciple_circuit                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; disciple_circuit   ; disciple_circuit   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jul  1 11:59:32 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off disciple_circuit -c disciple_circuit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd
    Info (12022): Found design unit 1: d_reg-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd Line: 19
    Info (12023): Found entity 1: d_reg File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/d_reg.vhd Line: 6
Warning (12018): Entity "or2" will be ignored because it conflicts with Quartus Prime primitive name File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd
    Info (12022): Found design unit 1: or2-dataflow File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/PROJETO/or2.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd
    Info (12022): Found design unit 1: flsr-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd Line: 13
    Info (12023): Found entity 1: flsr File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_guru.vhd
    Info (12022): Found design unit 1: fsm_guru-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd Line: 35
    Info (12023): Found entity 1: fsm_guru File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_guru.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file base_control.vhd
    Info (12022): Found design unit 1: base_control-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd Line: 39
    Info (12023): Found entity 1: base_control File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_control.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file coll_ovf.vhd
    Info (12022): Found design unit 1: coll_ovf-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd Line: 16
    Info (12023): Found entity 1: coll_ovf File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/coll_ovf.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rand_num.vhd
    Info (12022): Found design unit 1: rand_num-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd Line: 23
    Info (12023): Found entity 1: rand_num File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rand_num.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file num_gen_disc.vhd
    Info (12022): Found design unit 1: num_gen_disc-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd Line: 24
    Info (12023): Found entity 1: num_gen_disc File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file base_datapath.vhd
    Info (12022): Found design unit 1: base_datapath-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd Line: 24
    Info (12023): Found entity 1: base_datapath File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file wisdom_circuit.vhd
    Info (12022): Found design unit 1: wisdom_circuit-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd Line: 27
    Info (12023): Found entity 1: wisdom_circuit File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_circuit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd Line: 22
    Info (12023): Found entity 1: reg File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-with_RCA File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd Line: 41
    Info (12023): Found entity 1: alu File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/alu.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file xor2.vhd
    Info (12022): Found design unit 1: xor2-dataflow File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd Line: 10
    Info (12023): Found entity 1: xor2 File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/xor2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file num_gen_rand.vhd
    Info (12022): Found design unit 1: num_gen_rand-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_rand.vhd Line: 34
    Info (12023): Found entity 1: num_gen_rand File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_rand.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file num_gen_disc_rand.vhd
    Info (12022): Found design unit 1: num_gen_disc_rand-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc_rand.vhd Line: 34
    Info (12023): Found entity 1: num_gen_disc_rand File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc_rand.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file base_circuit.vhd
    Info (12022): Found design unit 1: base_circuit-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd Line: 25
    Info (12023): Found entity 1: base_circuit File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file num_gen.vhd
    Info (12022): Found design unit 1: num_gen-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd Line: 24
    Info (12023): Found entity 1: num_gen File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder_1-dataflow File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd Line: 15
    Info (12023): Found entity 1: full_adder_1 File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/full_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file base_circuit_extended.vhd
    Info (12022): Found design unit 1: base_circuit_extended-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd Line: 37
    Info (12023): Found entity 1: base_circuit_extended File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/base_circuit_extended.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file disciple_circuit.vhd
    Info (12022): Found design unit 1: disciple_circuit-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_circuit.vhd Line: 33
    Info (12023): Found entity 1: disciple_circuit File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_circuit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file code_gen.vhd
    Info (12022): Found design unit 1: code_gen-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd Line: 26
    Info (12023): Found entity 1: code_gen File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/code_gen.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file disciple_control.vhd
    Info (12022): Found design unit 1: fsm_disc-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd Line: 26
    Info (12023): Found entity 1: fsm_disc File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg_bank.vhd
    Info (12022): Found design unit 1: reg_bank-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd Line: 28
    Info (12023): Found entity 1: reg_bank File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/reg_bank.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file rc_adder.vhd
    Info (12022): Found design unit 1: rc_adder-structural File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd Line: 20
    Info (12023): Found entity 1: rc_adder File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/rc_adder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-arquitetura File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/main.vhd Line: 14
    Info (12023): Found entity 1: main File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/main.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file counter_trigger.vhd
    Info (12022): Found design unit 1: counter_trigger-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd Line: 34
    Info (12023): Found entity 1: counter_trigger File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/counter_trigger.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file fsm_main.vhd
    Info (12022): Found design unit 1: fsm_main-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd Line: 40
    Info (12023): Found entity 1: fsm_main File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_main.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file or2.vhd
    Info (12022): Found design unit 1: or_2-dataflow File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd Line: 10
    Info (12023): Found entity 1: or_2 File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/or2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mem_2port.vhd
    Info (12022): Found design unit 1: mem_2port-SYN File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd Line: 58
    Info (12023): Found entity 1: mem_2port File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/mem_2port.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file step_counter.vhd
    Info (12022): Found design unit 1: step_counter-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd Line: 25
    Info (12023): Found entity 1: step_counter File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/step_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file holder.vhd
    Info (12022): Found design unit 1: holder-fsm_arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd Line: 11
    Info (12023): Found entity 1: holder File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/holder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_init.vhd
    Info (12022): Found design unit 1: fsm_init-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd Line: 32
    Info (12023): Found entity 1: fsm_init File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/fsm_init.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd Line: 28
    Info (12023): Found entity 1: comparator File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/comparator.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file button_handler.vhd
    Info (12022): Found design unit 1: button_handler-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd Line: 38
    Info (12023): Found entity 1: button_handler File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/button_handler.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file referee.vhd
    Info (12022): Found design unit 1: referee-fsm_arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd Line: 14
    Info (12023): Found entity 1: referee File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/referee.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file wisdom_package.vhd
    Info (12022): Found design unit 1: wisdom_package File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/wisdom_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file disc_datapath.vhd
    Info (12022): Found design unit 1: disc_datapath-arch File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd Line: 23
    Info (12023): Found entity 1: disc_datapath File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd Line: 5
Info (12127): Elaborating entity "disciple_circuit" for the top level hierarchy
Info (12128): Elaborating entity "disc_datapath" for hierarchy "disc_datapath:dp" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disciple_circuit.vhd Line: 76
Warning (10873): Using initial value X (don't care) for net "mem_data.mem_wr_en" at disc_datapath.vhd(17) File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd Line: 17
Info (12128): Elaborating entity "num_gen_disc" for hierarchy "disc_datapath:dp|num_gen_disc:n_g" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/disc_datapath.vhd Line: 136
Info (12128): Elaborating entity "flsr" for hierarchy "disc_datapath:dp|num_gen_disc:n_g|flsr:LFSR" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd Line: 58
Error (12004): Port "x" does not exist in primitive "or2" of instance "\g1:0:g2:ou" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd Line: 46
Error (12004): Port "y" does not exist in primitive "or2" of instance "\g1:0:g2:ou" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd Line: 46
Error (12004): Port "z" does not exist in primitive "or2" of instance "\g1:0:g2:ou" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/Tarefa 2/VHDL/flsr.vhd Line: 46
Error (12152): Can't elaborate user hierarchy "disc_datapath:dp|num_gen_disc:n_g|flsr:LFSR" File: /home/gabriel/Desktop/POLI/9Semestre/PSI3451/aula12/num_gen_disc.vhd Line: 58
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings
    Error: Peak virtual memory: 969 megabytes
    Error: Processing ended: Thu Jul  1 12:00:03 2021
    Error: Elapsed time: 00:00:31
    Error: Total CPU time (on all processors): 00:00:25


