Analysis & Synthesis report for c02_udp2wsled
Tue Oct 11 15:26:05 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|state_reg
 11. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|state_reg
 12. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|state_reg
 13. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|state_reg
 14. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg
 15. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg
 16. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg
 17. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg
 18. State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg
 19. Registers Protected by Synthesis
 20. Logic Cells Representing Combinational Loops
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 27. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 28. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 29. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 30. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 31. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 32. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 33. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated
 34. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx
 35. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx
 36. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram
 37. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram
 38. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram
 39. Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram
 40. Source assignments for udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Source assignments for udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: Top-level Entity: |c02_udp2wsled
 43. Parameter Settings for User Entity Instance: syspll:u0|altpll:altpll_component
 44. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0
 45. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst
 46. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset
 47. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_status
 48. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param
 49. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause
 50. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_vector:u_cdb3
 51. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet
 52. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo
 53. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write
 54. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3
 55. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read
 56. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3
 57. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u
 58. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram
 59. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u
 60. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram
 61. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u
 62. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram
 63. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u
 64. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram
 65. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo
 66. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write
 67. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3
 68. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read
 69. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3
 70. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u
 71. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram
 72. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u
 73. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram
 74. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u
 75. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram
 76. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u
 77. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram
 78. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl
 79. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl
 80. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii
 81. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx
 82. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx
 83. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm
 84. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter
 85. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo
 86. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo
 87. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo
 88. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo
 89. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo
 90. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo
 91. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo
 92. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo
 93. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0
 94. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1
 95. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2
 96. Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3
 97. Parameter Settings for User Entity Instance: udp2wsled_core:u1|altera_reset_controller:rst_controller
 98. Parameter Settings for User Entity Instance: udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 99. Parameter Settings for User Entity Instance: udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
100. altpll Parameter Settings by Entity Instance
101. altsyncram Parameter Settings by Entity Instance
102. scfifo Parameter Settings by Entity Instance
103. Port Connectivity Checks: "udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
104. Port Connectivity Checks: "udp2wsled_core:u1|altera_reset_controller:rst_controller"
105. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3"
106. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2"
107. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1"
108. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0"
109. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo"
110. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo"
111. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo"
112. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo"
113. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter"
114. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx"
115. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc"
116. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx"
117. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii"
118. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl"
119. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl"
120. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u"
121. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u"
122. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u"
123. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u"
124. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read"
125. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write"
126. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo"
127. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u"
128. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u"
129. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u"
130. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u"
131. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read"
132. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2"
133. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1"
134. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write"
135. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo"
136. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet"
137. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_signal:u_cdb2"
138. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_signal:u_cdb1"
139. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause"
140. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param"
141. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_status"
142. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb2"
143. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1"
144. Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0"
145. Port Connectivity Checks: "udp2wsled_core:u1"
146. Port Connectivity Checks: "syspll:u0"
147. Post-Synthesis Netlist Statistics for Top Partition
148. Elapsed Time Per Partition
149. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 11 15:26:05 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; c02_udp2wsled                               ;
; Top-level Entity Name              ; c02_udp2wsled                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,105                                       ;
;     Total combinational functions  ; 1,960                                       ;
;     Dedicated logic registers      ; 949                                         ;
; Total registers                    ; 949                                         ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M02DCV36C8G      ;                    ;
; Top-level entity name                                            ; c02_udp2wsled      ; c02_udp2wsled      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library        ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+
; pll/syspll.v                                                     ; yes             ; User Wizard-Generated File   ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/pll/syspll.v                                                     ;                ;
; udp2wsled_core/synthesis/udp2wsled_core.v                        ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/udp2wsled_core.v                        ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/altera_reset_controller.v    ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_controller.v    ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/altera_reset_synchronizer.v  ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_synchronizer.v  ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_wsled.v        ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_wsled.v        ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio.v              ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio.v              ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v         ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v         ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v   ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v   ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v          ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v          ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_crc32.v        ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_crc32.v        ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v        ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v        ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_memfifo.v      ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_memfifo.v      ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_reset.v        ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_reset.v        ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_rx.v      ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_rx.v      ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_tx.v      ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_tx.v      ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_rxctrl.v       ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rxctrl.v       ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v       ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v       ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_stream.v       ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_stream.v       ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_txctrl.v       ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_txctrl.v       ; udp2wsled_core ;
; udp2wsled_core/synthesis/submodules/peridot_ethio_udp2packet.v   ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_udp2packet.v   ; udp2wsled_core ;
; c02_udp2wsled.v                                                  ; yes             ; User Verilog HDL File        ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/c02_udp2wsled.v                                                  ;                ;
; altpll.tdf                                                       ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altpll.tdf                                           ;                ;
; aglobal211.inc                                                   ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/aglobal211.inc                                       ;                ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/stratix_pll.inc                                      ;                ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;                ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;                ;
; db/syspll_altpll.v                                               ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/syspll_altpll.v                                               ;                ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altsyncram.tdf                                       ;                ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;                ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/lpm_mux.inc                                          ;                ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/lpm_decode.inc                                       ;                ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;                ;
; altrom.inc                                                       ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altrom.inc                                           ;                ;
; altram.inc                                                       ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altram.inc                                           ;                ;
; altdpram.inc                                                     ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altdpram.inc                                         ;                ;
; db/altsyncram_hao1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/altsyncram_hao1.tdf                                           ;                ;
; scfifo.tdf                                                       ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/scfifo.tdf                                           ;                ;
; a_regfifo.inc                                                    ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/a_regfifo.inc                                        ;                ;
; a_dpfifo.inc                                                     ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/a_dpfifo.inc                                         ;                ;
; a_i2fifo.inc                                                     ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/a_i2fifo.inc                                         ;                ;
; a_fffifo.inc                                                     ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/a_fffifo.inc                                         ;                ;
; a_f2fifo.inc                                                     ; yes             ; Megafunction                 ; c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/a_f2fifo.inc                                         ;                ;
; db/scfifo_5fo.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/scfifo_5fo.tdf                                                ;                ;
; db/a_dpfifo_qqs.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf                                              ;                ;
; db/altsyncram_fab1.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/altsyncram_fab1.tdf                                           ;                ;
; db/cmpr_k88.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cmpr_k88.tdf                                                  ;                ;
; db/cntr_oka.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cntr_oka.tdf                                                  ;                ;
; db/cntr_cm6.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cntr_cm6.tdf                                                  ;                ;
; db/cntr_0ma.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cntr_0ma.tdf                                                  ;                ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,105                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1960                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 859                                                                             ;
;     -- 3 input functions                    ; 501                                                                             ;
;     -- <=2 input functions                  ; 600                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 1474                                                                            ;
;     -- arithmetic mode                      ; 486                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 949                                                                             ;
;     -- Dedicated logic registers            ; 949                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 14                                                                              ;
; Total memory bits                           ; 98304                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 722                                                                             ;
; Total fan-out                               ; 11862                                                                           ;
; Average fan-out                             ; 3.91                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                      ; Entity Name                ; Library Name   ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------+
; |c02_udp2wsled                                          ; 1960 (1)            ; 949 (0)                   ; 98304       ; 0          ; 0            ; 0       ; 0         ; 14   ; 0            ; 0          ; |c02_udp2wsled                                                                                                                                                                                                           ; c02_udp2wsled              ; work           ;
;    |syspll:u0|                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|syspll:u0                                                                                                                                                                                                 ; syspll                     ; work           ;
;       |altpll:altpll_component|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|syspll:u0|altpll:altpll_component                                                                                                                                                                         ; altpll                     ; work           ;
;          |syspll_altpll:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                            ; syspll_altpll              ; work           ;
;    |udp2wsled_core:u1|                                  ; 1959 (0)            ; 949 (0)                   ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1                                                                                                                                                                                         ; udp2wsled_core             ; udp2wsled_core ;
;       |altera_reset_controller:rst_controller|          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|altera_reset_controller:rst_controller                                                                                                                                                  ; altera_reset_controller    ; udp2wsled_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                       ; altera_reset_synchronizer  ; udp2wsled_core ;
;       |peridot_ethio:peridot_ethio_0|                   ; 1791 (0)            ; 844 (0)                   ; 98304       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0                                                                                                                                                           ; peridot_ethio              ; udp2wsled_core ;
;          |peridot_ethio_avmm:u_avmm|                    ; 671 (25)            ; 307 (0)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm                                                                                                                                 ; peridot_ethio_avmm         ; udp2wsled_core ;
;             |peridot_ethio_avmm_arbiter:u_arbiter|      ; 263 (263)           ; 81 (81)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter                                                                                            ; peridot_ethio_avmm_arbiter ; udp2wsled_core ;
;             |peridot_ethio_cdb_areset:u_init|           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_cdb_areset:u_init                                                                                                 ; peridot_ethio_cdb_areset   ; udp2wsled_core ;
;             |peridot_ethio_scfifo:srcfifo[0].u_srcfifo| ; 96 (23)             ; 56 (11)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo                                                                                       ; peridot_ethio_scfifo       ; udp2wsled_core ;
;                |scfifo:u_scfifo|                        ; 73 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo                                                                       ; scfifo                     ; work           ;
;                   |scfifo_5fo:auto_generated|           ; 73 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated                                             ; scfifo_5fo                 ; work           ;
;                      |a_dpfifo_qqs:dpfifo|              ; 73 (41)             ; 45 (16)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo                         ; a_dpfifo_qqs               ; work           ;
;                         |altsyncram_fab1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ; altsyncram_fab1            ; work           ;
;                         |cntr_0ma:wr_ptr|               ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_0ma:wr_ptr         ; cntr_0ma                   ; work           ;
;                         |cntr_cm6:usedw_counter|        ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_cm6:usedw_counter  ; cntr_cm6                   ; work           ;
;                         |cntr_oka:rd_ptr_msb|           ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_oka:rd_ptr_msb     ; cntr_oka                   ; work           ;
;             |peridot_ethio_scfifo:srcfifo[1].u_srcfifo| ; 95 (23)             ; 56 (11)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo                                                                                       ; peridot_ethio_scfifo       ; udp2wsled_core ;
;                |scfifo:u_scfifo|                        ; 72 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo                                                                       ; scfifo                     ; work           ;
;                   |scfifo_5fo:auto_generated|           ; 72 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated                                             ; scfifo_5fo                 ; work           ;
;                      |a_dpfifo_qqs:dpfifo|              ; 72 (40)             ; 45 (16)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo                         ; a_dpfifo_qqs               ; work           ;
;                         |altsyncram_fab1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ; altsyncram_fab1            ; work           ;
;                         |cntr_0ma:wr_ptr|               ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_0ma:wr_ptr         ; cntr_0ma                   ; work           ;
;                         |cntr_cm6:usedw_counter|        ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_cm6:usedw_counter  ; cntr_cm6                   ; work           ;
;                         |cntr_oka:rd_ptr_msb|           ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_oka:rd_ptr_msb     ; cntr_oka                   ; work           ;
;             |peridot_ethio_scfifo:srcfifo[2].u_srcfifo| ; 95 (23)             ; 56 (11)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo                                                                                       ; peridot_ethio_scfifo       ; udp2wsled_core ;
;                |scfifo:u_scfifo|                        ; 72 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo                                                                       ; scfifo                     ; work           ;
;                   |scfifo_5fo:auto_generated|           ; 72 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated                                             ; scfifo_5fo                 ; work           ;
;                      |a_dpfifo_qqs:dpfifo|              ; 72 (40)             ; 45 (16)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo                         ; a_dpfifo_qqs               ; work           ;
;                         |altsyncram_fab1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ; altsyncram_fab1            ; work           ;
;                         |cntr_0ma:wr_ptr|               ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_0ma:wr_ptr         ; cntr_0ma                   ; work           ;
;                         |cntr_cm6:usedw_counter|        ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_cm6:usedw_counter  ; cntr_cm6                   ; work           ;
;                         |cntr_oka:rd_ptr_msb|           ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_oka:rd_ptr_msb     ; cntr_oka                   ; work           ;
;             |peridot_ethio_scfifo:srcfifo[3].u_srcfifo| ; 95 (23)             ; 56 (11)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo                                                                                       ; peridot_ethio_scfifo       ; udp2wsled_core ;
;                |scfifo:u_scfifo|                        ; 72 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo                                                                       ; scfifo                     ; work           ;
;                   |scfifo_5fo:auto_generated|           ; 72 (0)              ; 45 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated                                             ; scfifo_5fo                 ; work           ;
;                      |a_dpfifo_qqs:dpfifo|              ; 72 (40)             ; 45 (16)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo                         ; a_dpfifo_qqs               ; work           ;
;                         |altsyncram_fab1:FIFOram|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ; altsyncram_fab1            ; work           ;
;                         |cntr_0ma:wr_ptr|               ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_0ma:wr_ptr         ; cntr_0ma                   ; work           ;
;                         |cntr_cm6:usedw_counter|        ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_cm6:usedw_counter  ; cntr_cm6                   ; work           ;
;                         |cntr_oka:rd_ptr_msb|           ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_oka:rd_ptr_msb     ; cntr_oka                   ; work           ;
;          |peridot_ethio_avstserver:u_avst|              ; 1120 (0)            ; 537 (0)                   ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst                                                                                                                           ; peridot_ethio_avstserver   ; udp2wsled_core ;
;             |peridot_ethio_memfifo:u_rxfifo|            ; 83 (75)             ; 52 (12)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo                                                                                            ; peridot_ethio_memfifo      ; udp2wsled_core ;
;                |peridot_ethio_cdb_stream:u_cdb_read|    ; 4 (4)               ; 20 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read                                                        ; peridot_ethio_cdb_stream   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb1                        ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb2                        ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|     ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3                        ; peridot_ethio_cdb_vector   ; udp2wsled_core ;
;                |peridot_ethio_cdb_stream:u_cdb_write|   ; 4 (4)               ; 20 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write                                                       ; peridot_ethio_cdb_stream   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1                       ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2                       ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|     ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3                       ; peridot_ethio_cdb_vector   ; udp2wsled_core ;
;                |peridot_ethio_dpram:u_mem[0].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;                |peridot_ethio_dpram:u_mem[1].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;                |peridot_ethio_dpram:u_mem[2].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;                |peridot_ethio_dpram:u_mem[3].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;             |peridot_ethio_memfifo:u_txfifo|            ; 71 (63)             ; 52 (12)                   ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo                                                                                            ; peridot_ethio_memfifo      ; udp2wsled_core ;
;                |peridot_ethio_cdb_stream:u_cdb_read|    ; 4 (4)               ; 20 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read                                                        ; peridot_ethio_cdb_stream   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb1                        ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_signal:u_cdb2                        ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|     ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3                        ; peridot_ethio_cdb_vector   ; udp2wsled_core ;
;                |peridot_ethio_cdb_stream:u_cdb_write|   ; 4 (4)               ; 20 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write                                                       ; peridot_ethio_cdb_stream   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb1|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1                       ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_signal:u_cdb2|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2                       ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                   |peridot_ethio_cdb_vector:u_cdb3|     ; 0 (0)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3                       ; peridot_ethio_cdb_vector   ; udp2wsled_core ;
;                |peridot_ethio_dpram:u_mem[0].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;                |peridot_ethio_dpram:u_mem[1].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;                |peridot_ethio_dpram:u_mem[2].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;                |peridot_ethio_dpram:u_mem[3].u|         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u                                                             ; peridot_ethio_dpram        ; udp2wsled_core ;
;                   |altsyncram:u_dpram|                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram                                          ; altsyncram                 ; work           ;
;                      |altsyncram_hao1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated           ; altsyncram_hao1            ; work           ;
;             |peridot_ethio_reset:u_reset|               ; 11 (9)              ; 14 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset                                                                                               ; peridot_ethio_reset        ; udp2wsled_core ;
;                |peridot_ethio_cdb_areset:u_rst1|        ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst1                                                               ; peridot_ethio_cdb_areset   ; udp2wsled_core ;
;                |peridot_ethio_cdb_areset:u_rst2|        ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst2                                                               ; peridot_ethio_cdb_areset   ; udp2wsled_core ;
;                |peridot_ethio_cdb_signal:u_cdb1|        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1                                                               ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;                |peridot_ethio_cdb_signal:u_cdb2|        ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb2                                                               ; peridot_ethio_cdb_signal   ; udp2wsled_core ;
;             |peridot_ethio_rxctrl:u_rxctrl|             ; 131 (131)           ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl                                                                                             ; peridot_ethio_rxctrl       ; udp2wsled_core ;
;             |peridot_ethio_stream:u_rmii|               ; 235 (0)             ; 185 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii                                                                                               ; peridot_ethio_stream       ; udp2wsled_core ;
;                |peridot_ethio_rmii_rx:u_rx|             ; 103 (70)            ; 111 (79)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx                                                                    ; peridot_ethio_rmii_rx      ; udp2wsled_core ;
;                   |peridot_ethio_crc32:u_crc|           ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc                                          ; peridot_ethio_crc32        ; udp2wsled_core ;
;                |peridot_ethio_rmii_tx:u_tx|             ; 132 (98)            ; 73 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx                                                                    ; peridot_ethio_rmii_tx      ; udp2wsled_core ;
;                   |peridot_ethio_crc32:u_crc|           ; 34 (34)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc                                          ; peridot_ethio_crc32        ; udp2wsled_core ;
;             |peridot_ethio_txctrl:u_txctrl|             ; 74 (74)             ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl                                                                                             ; peridot_ethio_txctrl       ; udp2wsled_core ;
;             |peridot_ethio_udp2packet:u_packet|         ; 515 (515)           ; 156 (156)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet                                                                                         ; peridot_ethio_udp2packet   ; udp2wsled_core ;
;       |peridot_ethio_wsled:peridot_serialled_0|         ; 49 (49)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0                                                                                                                                                 ; peridot_ethio_wsled        ; udp2wsled_core ;
;       |peridot_ethio_wsled:peridot_serialled_1|         ; 39 (39)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1                                                                                                                                                 ; peridot_ethio_wsled        ; udp2wsled_core ;
;       |peridot_ethio_wsled:peridot_serialled_2|         ; 39 (39)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2                                                                                                                                                 ; peridot_ethio_wsled        ; udp2wsled_core ;
;       |peridot_ethio_wsled:peridot_serialled_3|         ; 41 (41)             ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3                                                                                                                                                 ; peridot_ethio_wsled        ; udp2wsled_core ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port   ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                    ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File     ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------+
; Altera ; ALTPLL                  ; 21.1    ; N/A          ; N/A          ; |c02_udp2wsled|syspll:u0                                                ; pll/syspll.v        ;
; N/A    ; Qsys                    ; 21.1    ; N/A          ; N/A          ; |c02_udp2wsled|udp2wsled_core:u1                                        ; udp2wsled_core.qsys ;
; Altera ; altera_reset_controller ; 21.1    ; N/A          ; N/A          ; |c02_udp2wsled|udp2wsled_core:u1|altera_reset_controller:rst_controller ; udp2wsled_core.qsys ;
+--------+-------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|state_reg ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; Name                  ; state_reg.STATE_START ; state_reg.STATE_RESET ; state_reg.STATE_IDLE       ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; state_reg.STATE_IDLE  ; 0                     ; 0                     ; 0                          ;
; state_reg.STATE_START ; 1                     ; 0                     ; 1                          ;
; state_reg.STATE_RESET ; 0                     ; 1                     ; 1                          ;
+-----------------------+-----------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|state_reg ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; Name                  ; state_reg.STATE_START ; state_reg.STATE_RESET ; state_reg.STATE_IDLE       ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; state_reg.STATE_IDLE  ; 0                     ; 0                     ; 0                          ;
; state_reg.STATE_START ; 1                     ; 0                     ; 1                          ;
; state_reg.STATE_RESET ; 0                     ; 1                     ; 1                          ;
+-----------------------+-----------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|state_reg ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; Name                  ; state_reg.STATE_START ; state_reg.STATE_RESET ; state_reg.STATE_IDLE       ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; state_reg.STATE_IDLE  ; 0                     ; 0                     ; 0                          ;
; state_reg.STATE_START ; 1                     ; 0                     ; 1                          ;
; state_reg.STATE_RESET ; 0                     ; 1                     ; 1                          ;
+-----------------------+-----------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|state_reg ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; Name                  ; state_reg.STATE_START ; state_reg.STATE_RESET ; state_reg.STATE_IDLE       ;
+-----------------------+-----------------------+-----------------------+----------------------------+
; state_reg.STATE_IDLE  ; 0                     ; 0                     ; 0                          ;
; state_reg.STATE_START ; 1                     ; 0                     ; 1                          ;
; state_reg.STATE_RESET ; 0                     ; 1                     ; 1                          ;
+-----------------------+-----------------------+-----------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+----------------------------+-----------------------+---------------------+-------------------------+---------------------------+---------------------------+----------------------------+----------------------+----------------------------+---------------------------+---------------------------+----------------------+--------------------------+-----------------------------+------------------------+----------------------+
; Name                        ; state_reg.STATE_CLOSE_RESP ; state_reg.STATE_CLOSE ; state_reg.STATE_END ; state_reg.STATE_PADDING ; state_reg.STATE_AVST_READ ; state_reg.STATE_AVST_RESP ; state_reg.STATE_AVST_WRITE ; state_reg.STATE_AVST ; state_reg.STATE_AVMM_TRANS ; state_reg.STATE_AVMM_RESP ; state_reg.STATE_AVMM_DATA ; state_reg.STATE_AVMM ; state_reg.STATE_CHECKCMD ; state_reg.STATE_FOURCC_RESP ; state_reg.STATE_FOURCC ; state_reg.STATE_IDLE ;
+-----------------------------+----------------------------+-----------------------+---------------------+-------------------------+---------------------------+---------------------------+----------------------------+----------------------+----------------------------+---------------------------+---------------------------+----------------------+--------------------------+-----------------------------+------------------------+----------------------+
; state_reg.STATE_IDLE        ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 0                    ;
; state_reg.STATE_FOURCC      ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 1                      ; 1                    ;
; state_reg.STATE_FOURCC_RESP ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 1                           ; 0                      ; 1                    ;
; state_reg.STATE_CHECKCMD    ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 1                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVMM        ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 1                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVMM_DATA   ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 1                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVMM_RESP   ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 1                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVMM_TRANS  ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 1                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVST        ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 1                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVST_WRITE  ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 1                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVST_RESP   ; 0                          ; 0                     ; 0                   ; 0                       ; 0                         ; 1                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_AVST_READ   ; 0                          ; 0                     ; 0                   ; 0                       ; 1                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_PADDING     ; 0                          ; 0                     ; 0                   ; 1                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_END         ; 0                          ; 0                     ; 1                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_CLOSE       ; 0                          ; 1                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
; state_reg.STATE_CLOSE_RESP  ; 1                          ; 0                     ; 0                   ; 0                       ; 0                         ; 0                         ; 0                          ; 0                    ; 0                          ; 0                         ; 0                         ; 0                    ; 0                        ; 0                           ; 0                      ; 1                    ;
+-----------------------------+----------------------------+-----------------------+---------------------+-------------------------+---------------------------+---------------------------+----------------------------+----------------------+----------------------------+---------------------------+---------------------------+----------------------+--------------------------+-----------------------------+------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg                                                                                        ;
+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+
; Name                      ; txstate_reg.STATE_RESEND ; txstate_reg.STATE_TXDATA ; txstate_reg.STATE_START3 ; txstate_reg.STATE_START2 ; txstate_reg.STATE_START1 ; txstate_reg.STATE_BACKOFF ; txstate_reg.STATE_IDLE ; txstate_reg.STATE_ABORT ;
+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+
; txstate_reg.STATE_IDLE    ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                      ; 0                       ;
; txstate_reg.STATE_BACKOFF ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                         ; 1                      ; 0                       ;
; txstate_reg.STATE_START1  ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 0                         ; 1                      ; 0                       ;
; txstate_reg.STATE_START2  ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 0                         ; 1                      ; 0                       ;
; txstate_reg.STATE_START3  ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 0                         ; 1                      ; 0                       ;
; txstate_reg.STATE_TXDATA  ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 0                         ; 1                      ; 0                       ;
; txstate_reg.STATE_RESEND  ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 1                      ; 0                       ;
; txstate_reg.STATE_ABORT   ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 1                      ; 1                       ;
+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+------------------------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg ;
+--------------------------+--------------------------+------------------------+------------------------+--------------------------------------------------+
; Name                     ; rxstate_reg.STATE_RXDATA ; rxstate_reg.STATE_IDLE ; rxstate_reg.STATE_INIT ; rxstate_reg.STATE_CLOSE                          ;
+--------------------------+--------------------------+------------------------+------------------------+--------------------------------------------------+
; rxstate_reg.STATE_INIT   ; 0                        ; 0                      ; 0                      ; 0                                                ;
; rxstate_reg.STATE_IDLE   ; 0                        ; 1                      ; 1                      ; 0                                                ;
; rxstate_reg.STATE_RXDATA ; 1                        ; 0                      ; 1                      ; 0                                                ;
; rxstate_reg.STATE_CLOSE  ; 0                        ; 0                      ; 1                      ; 1                                                ;
+--------------------------+--------------------------+------------------------+------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg                                                                                                                               ;
+-----------------------------+---------------------------+---------------------------+---------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+--------------------------+--------------------------+
; Name                        ; txstate_reg.STATE_TXCLOSE ; txstate_reg.STATE_TXIPSUM ; txstate_reg.STATE_TXIPLEN ; txstate_reg.STATE_TXUDPLEN ; txstate_reg.STATE_TXUDPEND ; txstate_reg.STATE_TXPAYLOAD ; txstate_reg.STATE_TXHEADER ; txstate_reg.STATE_TXIDLE ; txstate_reg.STATE_TXDONE ;
+-----------------------------+---------------------------+---------------------------+---------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+--------------------------+--------------------------+
; txstate_reg.STATE_TXIDLE    ; 0                         ; 0                         ; 0                         ; 0                          ; 0                          ; 0                           ; 0                          ; 0                        ; 0                        ;
; txstate_reg.STATE_TXHEADER  ; 0                         ; 0                         ; 0                         ; 0                          ; 0                          ; 0                           ; 1                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXPAYLOAD ; 0                         ; 0                         ; 0                         ; 0                          ; 0                          ; 1                           ; 0                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXUDPEND  ; 0                         ; 0                         ; 0                         ; 0                          ; 1                          ; 0                           ; 0                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXUDPLEN  ; 0                         ; 0                         ; 0                         ; 1                          ; 0                          ; 0                           ; 0                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXIPLEN   ; 0                         ; 0                         ; 1                         ; 0                          ; 0                          ; 0                           ; 0                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXIPSUM   ; 0                         ; 1                         ; 0                         ; 0                          ; 0                          ; 0                           ; 0                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXCLOSE   ; 1                         ; 0                         ; 0                         ; 0                          ; 0                          ; 0                           ; 0                          ; 1                        ; 0                        ;
; txstate_reg.STATE_TXDONE    ; 0                         ; 0                         ; 0                         ; 0                          ; 0                          ; 0                           ; 0                          ; 1                        ; 1                        ;
+-----------------------------+---------------------------+---------------------------+---------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg                                                                                                                      ;
+-----------------------------+-----------------------------+-------------------------+--------------------------+------------------------+-------------------------+----------------------------+----------------------------+--------------------------+--------------------------+
; Name                        ; rxstate_reg.STATE_RXPAYLOAD ; rxstate_reg.STATE_RXUDP ; rxstate_reg.STATE_RXICMP ; rxstate_reg.STATE_RXIP ; rxstate_reg.STATE_RXARP ; rxstate_reg.STATE_RXSTART2 ; rxstate_reg.STATE_RXSTART1 ; rxstate_reg.STATE_RXIDLE ; rxstate_reg.STATE_RXDONE ;
+-----------------------------+-----------------------------+-------------------------+--------------------------+------------------------+-------------------------+----------------------------+----------------------------+--------------------------+--------------------------+
; rxstate_reg.STATE_RXIDLE    ; 0                           ; 0                       ; 0                        ; 0                      ; 0                       ; 0                          ; 0                          ; 0                        ; 0                        ;
; rxstate_reg.STATE_RXSTART1  ; 0                           ; 0                       ; 0                        ; 0                      ; 0                       ; 0                          ; 1                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXSTART2  ; 0                           ; 0                       ; 0                        ; 0                      ; 0                       ; 1                          ; 0                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXARP     ; 0                           ; 0                       ; 0                        ; 0                      ; 1                       ; 0                          ; 0                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXIP      ; 0                           ; 0                       ; 0                        ; 1                      ; 0                       ; 0                          ; 0                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXICMP    ; 0                           ; 0                       ; 1                        ; 0                      ; 0                       ; 0                          ; 0                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXUDP     ; 0                           ; 1                       ; 0                        ; 0                      ; 0                       ; 0                          ; 0                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXPAYLOAD ; 1                           ; 0                       ; 0                        ; 0                      ; 0                       ; 0                          ; 0                          ; 1                        ; 0                        ;
; rxstate_reg.STATE_RXDONE    ; 0                           ; 0                       ; 0                        ; 0                      ; 0                       ; 0                          ; 0                          ; 1                        ; 1                        ;
+-----------------------------+-----------------------------+-------------------------+--------------------------+------------------------+-------------------------+----------------------------+----------------------------+--------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; rtl~0                                                  ;    ;
; rtl~1                                                  ;    ;
; rtl~12                                                 ;    ;
; rtl~15                                                 ;    ;
; rtl~14                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~11                                                 ;    ;
; rtl~7                                                  ;    ;
; rtl~4                                                  ;    ;
; rtl~2                                                  ;    ;
; rtl~6                                                  ;    ;
; rtl~10                                                 ;    ;
; rtl~9                                                  ;    ;
; rtl~8                                                  ;    ;
; rtl~5                                                  ;    ;
; rtl~3                                                  ;    ;
; Number of logic cells representing combinational loops ; 16 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[89..95]             ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[88]                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[72..87]             ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[50..71]             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[49]                 ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[48]                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[46,47]              ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[40..45]             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[39]                 ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[38]                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[37]                 ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[36]                 ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[35]                 ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[25..34]             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[22..24]             ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[20,21]              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[18,19]              ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param|in_data_reg[16,17]              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll_lock_sync                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|symcounter_reg[5]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[5]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|symcounter_reg[5]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[5]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|symcounter_reg[5]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[5]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|symcounter_reg[4]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[4]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|symcounter_reg[4]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[4]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|symcounter_reg[4]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[4]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|symcounter_reg[3]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[3]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|symcounter_reg[3]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[3]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|symcounter_reg[3]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[3]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|symcounter_reg[2]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[2]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|symcounter_reg[2]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[2]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|symcounter_reg[2]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[2]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|symcounter_reg[1]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[1]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|symcounter_reg[1]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[1]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|symcounter_reg[1]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[1]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|symcounter_reg[0]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[0]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|symcounter_reg[0]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[0]                                                          ;
; udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|symcounter_reg[0]                                                                          ; Merged with udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|symcounter_reg[0]                                                          ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|st_enqueue_reg                        ; Merged with udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_write_reg          ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writeenable_reg[1]                 ; Merged with udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writeenable_reg[0] ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|st_channel_reg[2]                     ; Merged with udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_inc_reg            ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writeenable_reg[3]                 ; Merged with udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writeenable_reg[2] ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|pause_sel_reg ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|pause_sop_reg ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg~19                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg~20                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg~21                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg~22                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg~23                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg~12                         ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg~13                         ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg~14                         ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg~16                         ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg~8                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg~9                          ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg~11                         ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|rxstate_reg~12                         ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg~12                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg~13                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg~14                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txstate_reg~16                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg~13                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg~14                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg~15                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxstate_reg~17                     ; Lost fanout                                                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_BACKOFF              ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|txstate_reg.STATE_ABORT                ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM                  ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_count_reg[0]                       ; Stuck at VCC due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM_DATA             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM_RESP             ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[0..10]                 ; Stuck at GND due to stuck port clock_enable                                                                                                      ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM_TRANS            ; Stuck at GND due to stuck port data_in                                                                                                           ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mmreq_eop_reg                         ; Lost fanout                                                                                                                                      ;
; Total Number of Removed Registers = 145                                                                                                              ;                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM      ; Stuck at GND              ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_count_reg[0],            ;
;                                                                                                                                          ; due to stuck port data_in ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[9],          ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[10],         ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[7],          ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[5],          ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[2],          ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM_TRANS, ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mmreq_eop_reg               ;
; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg.STATE_AVMM_DATA ; Stuck at GND              ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[6],          ;
;                                                                                                                                          ; due to stuck port data_in ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[4],          ;
;                                                                                                                                          ;                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[3]           ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 949   ;
; Number of registers using Synchronous Clear  ; 88    ;
; Number of registers using Synchronous Load   ; 256   ;
; Number of registers using Asynchronous Clear ; 325   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 669   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 165     ;
; udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                                      ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|in_bytepos_reg[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|preamble_count_reg[3]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_bytepos_reg[1]                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|fcs_count_reg[4]                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|interframe_count_reg[0]               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_count_reg[6]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|octet_count_reg[0]                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[12] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxfifo_addr_reg[8]                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|data_count_reg[0]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc|crc_reg[6]  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|data_count_reg[6]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[7]                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|octet_reg[4]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[31] ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx|peridot_ethio_crc32:u_crc|crc_reg[21] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|data_count_reg[0]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|stin_data_reg[0]                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|data_reg[1]                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|data_reg[6]                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|data_reg[3]                                                                                                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|data_reg[7]                                                                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxdatanum_reg[4]                                           ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|st_wrlen_reg[6]                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_count_reg[2]                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mm_datalen_reg[7]                                             ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|st_datalen_reg[1]                                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|st_datanum_reg[1]                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|memfifo_addr_reg[1]                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|mmreq_data_reg[1]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txdatanum_reg[1]                                           ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_addr_reg[3]                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[0]                                           ;
; 10:1               ; 13 bits   ; 78 LEs        ; 26 LEs               ; 52 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[15]                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[22]                                          ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[21]                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|rxfifo_hold_reg[1]                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txdatanum_reg[9]                                           ;
; 13:1               ; 5 bits    ; 40 LEs        ; 15 LEs               ; 25 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[30]                                          ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|writedata_reg[31]                                          ;
; 17:1               ; 16 bits   ; 176 LEs       ; 32 LEs               ; 144 LEs                ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|databuff_reg[15]                                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_data_reg[5]                                               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; Yes        ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|out_data_reg[1]                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writedata[14]                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writedata[5]                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writedata[0]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|ipaddr_byte_sig[3]                                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_address[9]                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writedata[23]                                       ;
; 6:1                ; 11 bits   ; 44 LEs        ; 33 LEs               ; 11 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|txfifo_writedata[29]                                       ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|srcfifo_free_sig[10]                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3|state_reg                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2|state_reg                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1|state_reg                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0|state_reg                                                                                                          ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl|Selector1                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|Selector2                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl|Selector0                                                      ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|Selector1                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet|Selector6                                                  ;
; 30:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg                                                     ;
; 30:1               ; 2 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg                                                     ;
; 29:1               ; 6 bits    ; 114 LEs       ; 42 LEs               ; 72 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg                                                     ;
; 29:1               ; 2 bits    ; 38 LEs        ; 6 LEs                ; 32 LEs                 ; No         ; |c02_udp2wsled|udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter|state_reg                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                       ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER ; ON    ; -    ; crsdv_in_reg                                                                                                             ;
; FAST_INPUT_REGISTER ; ON    ; -    ; rxd_in_reg[0]                                                                                                            ;
; FAST_INPUT_REGISTER ; ON    ; -    ; rxd_in_reg[1]                                                                                                            ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                      ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER ; ON    ; -    ; txd_reg[1]                                                                                                              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; txd_reg[0]                                                                                                              ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; txen_reg                                                                                                                ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |c02_udp2wsled       ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; MAC_ADDRESS    ; 111111101111111111111111000000000000000000000010 ; Unsigned Binary ;
; IP_ADDRESS     ; 11000000101010000000000111001100                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:u0|altpll:altpll_component ;
+-------------------------------+--------------------------+---------------------+
; Parameter Name                ; Value                    ; Type                ;
+-------------------------------+--------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped             ;
; PLL_TYPE                      ; AUTO                     ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped             ;
; SCAN_CHAIN                    ; LONG                     ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped             ;
; LOCK_HIGH                     ; 1                        ; Untyped             ;
; LOCK_LOW                      ; 1                        ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped             ;
; SKIP_VCO                      ; OFF                      ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped             ;
; BANDWIDTH                     ; 0                        ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped             ;
; DOWN_SPREAD                   ; 0                        ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped             ;
; CLK1_DIVIDE_BY                ; 8                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped             ;
; DPA_DIVIDER                   ; 0                        ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped             ;
; VCO_MIN                       ; 0                        ; Untyped             ;
; VCO_MAX                       ; 0                        ; Untyped             ;
; VCO_CENTER                    ; 0                        ; Untyped             ;
; PFD_MIN                       ; 0                        ; Untyped             ;
; PFD_MAX                       ; 0                        ; Untyped             ;
; M_INITIAL                     ; 0                        ; Untyped             ;
; M                             ; 0                        ; Untyped             ;
; N                             ; 1                        ; Untyped             ;
; M2                            ; 1                        ; Untyped             ;
; N2                            ; 1                        ; Untyped             ;
; SS                            ; 1                        ; Untyped             ;
; C0_HIGH                       ; 0                        ; Untyped             ;
; C1_HIGH                       ; 0                        ; Untyped             ;
; C2_HIGH                       ; 0                        ; Untyped             ;
; C3_HIGH                       ; 0                        ; Untyped             ;
; C4_HIGH                       ; 0                        ; Untyped             ;
; C5_HIGH                       ; 0                        ; Untyped             ;
; C6_HIGH                       ; 0                        ; Untyped             ;
; C7_HIGH                       ; 0                        ; Untyped             ;
; C8_HIGH                       ; 0                        ; Untyped             ;
; C9_HIGH                       ; 0                        ; Untyped             ;
; C0_LOW                        ; 0                        ; Untyped             ;
; C1_LOW                        ; 0                        ; Untyped             ;
; C2_LOW                        ; 0                        ; Untyped             ;
; C3_LOW                        ; 0                        ; Untyped             ;
; C4_LOW                        ; 0                        ; Untyped             ;
; C5_LOW                        ; 0                        ; Untyped             ;
; C6_LOW                        ; 0                        ; Untyped             ;
; C7_LOW                        ; 0                        ; Untyped             ;
; C8_LOW                        ; 0                        ; Untyped             ;
; C9_LOW                        ; 0                        ; Untyped             ;
; C0_INITIAL                    ; 0                        ; Untyped             ;
; C1_INITIAL                    ; 0                        ; Untyped             ;
; C2_INITIAL                    ; 0                        ; Untyped             ;
; C3_INITIAL                    ; 0                        ; Untyped             ;
; C4_INITIAL                    ; 0                        ; Untyped             ;
; C5_INITIAL                    ; 0                        ; Untyped             ;
; C6_INITIAL                    ; 0                        ; Untyped             ;
; C7_INITIAL                    ; 0                        ; Untyped             ;
; C8_INITIAL                    ; 0                        ; Untyped             ;
; C9_INITIAL                    ; 0                        ; Untyped             ;
; C0_MODE                       ; BYPASS                   ; Untyped             ;
; C1_MODE                       ; BYPASS                   ; Untyped             ;
; C2_MODE                       ; BYPASS                   ; Untyped             ;
; C3_MODE                       ; BYPASS                   ; Untyped             ;
; C4_MODE                       ; BYPASS                   ; Untyped             ;
; C5_MODE                       ; BYPASS                   ; Untyped             ;
; C6_MODE                       ; BYPASS                   ; Untyped             ;
; C7_MODE                       ; BYPASS                   ; Untyped             ;
; C8_MODE                       ; BYPASS                   ; Untyped             ;
; C9_MODE                       ; BYPASS                   ; Untyped             ;
; C0_PH                         ; 0                        ; Untyped             ;
; C1_PH                         ; 0                        ; Untyped             ;
; C2_PH                         ; 0                        ; Untyped             ;
; C3_PH                         ; 0                        ; Untyped             ;
; C4_PH                         ; 0                        ; Untyped             ;
; C5_PH                         ; 0                        ; Untyped             ;
; C6_PH                         ; 0                        ; Untyped             ;
; C7_PH                         ; 0                        ; Untyped             ;
; C8_PH                         ; 0                        ; Untyped             ;
; C9_PH                         ; 0                        ; Untyped             ;
; L0_HIGH                       ; 1                        ; Untyped             ;
; L1_HIGH                       ; 1                        ; Untyped             ;
; G0_HIGH                       ; 1                        ; Untyped             ;
; G1_HIGH                       ; 1                        ; Untyped             ;
; G2_HIGH                       ; 1                        ; Untyped             ;
; G3_HIGH                       ; 1                        ; Untyped             ;
; E0_HIGH                       ; 1                        ; Untyped             ;
; E1_HIGH                       ; 1                        ; Untyped             ;
; E2_HIGH                       ; 1                        ; Untyped             ;
; E3_HIGH                       ; 1                        ; Untyped             ;
; L0_LOW                        ; 1                        ; Untyped             ;
; L1_LOW                        ; 1                        ; Untyped             ;
; G0_LOW                        ; 1                        ; Untyped             ;
; G1_LOW                        ; 1                        ; Untyped             ;
; G2_LOW                        ; 1                        ; Untyped             ;
; G3_LOW                        ; 1                        ; Untyped             ;
; E0_LOW                        ; 1                        ; Untyped             ;
; E1_LOW                        ; 1                        ; Untyped             ;
; E2_LOW                        ; 1                        ; Untyped             ;
; E3_LOW                        ; 1                        ; Untyped             ;
; L0_INITIAL                    ; 1                        ; Untyped             ;
; L1_INITIAL                    ; 1                        ; Untyped             ;
; G0_INITIAL                    ; 1                        ; Untyped             ;
; G1_INITIAL                    ; 1                        ; Untyped             ;
; G2_INITIAL                    ; 1                        ; Untyped             ;
; G3_INITIAL                    ; 1                        ; Untyped             ;
; E0_INITIAL                    ; 1                        ; Untyped             ;
; E1_INITIAL                    ; 1                        ; Untyped             ;
; E2_INITIAL                    ; 1                        ; Untyped             ;
; E3_INITIAL                    ; 1                        ; Untyped             ;
; L0_MODE                       ; BYPASS                   ; Untyped             ;
; L1_MODE                       ; BYPASS                   ; Untyped             ;
; G0_MODE                       ; BYPASS                   ; Untyped             ;
; G1_MODE                       ; BYPASS                   ; Untyped             ;
; G2_MODE                       ; BYPASS                   ; Untyped             ;
; G3_MODE                       ; BYPASS                   ; Untyped             ;
; E0_MODE                       ; BYPASS                   ; Untyped             ;
; E1_MODE                       ; BYPASS                   ; Untyped             ;
; E2_MODE                       ; BYPASS                   ; Untyped             ;
; E3_MODE                       ; BYPASS                   ; Untyped             ;
; L0_PH                         ; 0                        ; Untyped             ;
; L1_PH                         ; 0                        ; Untyped             ;
; G0_PH                         ; 0                        ; Untyped             ;
; G1_PH                         ; 0                        ; Untyped             ;
; G2_PH                         ; 0                        ; Untyped             ;
; G3_PH                         ; 0                        ; Untyped             ;
; E0_PH                         ; 0                        ; Untyped             ;
; E1_PH                         ; 0                        ; Untyped             ;
; E2_PH                         ; 0                        ; Untyped             ;
; E3_PH                         ; 0                        ; Untyped             ;
; M_PH                          ; 0                        ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped             ;
; CLK0_COUNTER                  ; G0                       ; Untyped             ;
; CLK1_COUNTER                  ; G0                       ; Untyped             ;
; CLK2_COUNTER                  ; G0                       ; Untyped             ;
; CLK3_COUNTER                  ; G0                       ; Untyped             ;
; CLK4_COUNTER                  ; G0                       ; Untyped             ;
; CLK5_COUNTER                  ; G0                       ; Untyped             ;
; CLK6_COUNTER                  ; E0                       ; Untyped             ;
; CLK7_COUNTER                  ; E1                       ; Untyped             ;
; CLK8_COUNTER                  ; E2                       ; Untyped             ;
; CLK9_COUNTER                  ; E3                       ; Untyped             ;
; L0_TIME_DELAY                 ; 0                        ; Untyped             ;
; L1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G0_TIME_DELAY                 ; 0                        ; Untyped             ;
; G1_TIME_DELAY                 ; 0                        ; Untyped             ;
; G2_TIME_DELAY                 ; 0                        ; Untyped             ;
; G3_TIME_DELAY                 ; 0                        ; Untyped             ;
; E0_TIME_DELAY                 ; 0                        ; Untyped             ;
; E1_TIME_DELAY                 ; 0                        ; Untyped             ;
; E2_TIME_DELAY                 ; 0                        ; Untyped             ;
; E3_TIME_DELAY                 ; 0                        ; Untyped             ;
; M_TIME_DELAY                  ; 0                        ; Untyped             ;
; N_TIME_DELAY                  ; 0                        ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped             ;
; ENABLE0_COUNTER               ; L0                       ; Untyped             ;
; ENABLE1_COUNTER               ; L0                       ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped             ;
; LOOP_FILTER_C                 ; 5                        ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped             ;
; VCO_POST_SCALE                ; 0                        ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                   ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped             ;
; M_TEST_SOURCE                 ; 5                        ; Untyped             ;
; C0_TEST_SOURCE                ; 5                        ; Untyped             ;
; C1_TEST_SOURCE                ; 5                        ; Untyped             ;
; C2_TEST_SOURCE                ; 5                        ; Untyped             ;
; C3_TEST_SOURCE                ; 5                        ; Untyped             ;
; C4_TEST_SOURCE                ; 5                        ; Untyped             ;
; C5_TEST_SOURCE                ; 5                        ; Untyped             ;
; C6_TEST_SOURCE                ; 5                        ; Untyped             ;
; C7_TEST_SOURCE                ; 5                        ; Untyped             ;
; C8_TEST_SOURCE                ; 5                        ; Untyped             ;
; C9_TEST_SOURCE                ; 5                        ; Untyped             ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped             ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                   ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE      ;
+-------------------------------+--------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0 ;
+---------------------+--------------------------------------------------+---------------------+
; Parameter Name      ; Value                                            ; Type                ;
+---------------------+--------------------------------------------------+---------------------+
; RXFIFO_SIZE         ; 4096                                             ; Signed Integer      ;
; TXFIFO_SIZE         ; 4096                                             ; Signed Integer      ;
; FIFO_BLOCKSIZE      ; 64                                               ; Signed Integer      ;
; SUPPORT_SPEED_10M   ; 0                                                ; Signed Integer      ;
; SUPPORT_HARFDUPLEX  ; 0                                                ; Signed Integer      ;
; SUPPORT_PAUSEFRAME  ; 0                                                ; Signed Integer      ;
; MTU_SIZE            ; 1500                                             ; Signed Integer      ;
; ENABLE_UDP_CHECKSUM ; 0                                                ; Signed Integer      ;
; IGNORE_RXFCS_CHECK  ; 0                                                ; Signed Integer      ;
; FIXED_MAC_ADDRESS   ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary     ;
; FIXED_IP_ADDRESS    ; 00000000000000000000000000000000                 ; Unsigned Binary     ;
; FIXED_UDP_PORT      ; 16241                                            ; Signed Integer      ;
; FIXED_PAUSE_LESS    ; 0                                                ; Signed Integer      ;
; FIXED_PAUSE_VALUE   ; 0                                                ; Signed Integer      ;
; SUPPORT_MEMORYHOST  ; 0                                                ; Signed Integer      ;
; AVALONMM_FASTMODE   ; 0                                                ; Signed Integer      ;
; SUPPORT_STREAMFIFO  ; 1                                                ; Signed Integer      ;
; SRCFIFO_NUMBER      ; 4                                                ; Signed Integer      ;
; SINKFIFO_NUMBER     ; 0                                                ; Signed Integer      ;
; SRCFIFO_0_SIZE      ; 1024                                             ; Signed Integer      ;
; SRCFIFO_1_SIZE      ; 1024                                             ; Signed Integer      ;
; SRCFIFO_2_SIZE      ; 1024                                             ; Signed Integer      ;
; SRCFIFO_3_SIZE      ; 1024                                             ; Signed Integer      ;
; SINKFIFO_0_SIZE     ; 2048                                             ; Signed Integer      ;
; SINKFIFO_1_SIZE     ; 2048                                             ; Signed Integer      ;
; SINKFIFO_2_SIZE     ; 2048                                             ; Signed Integer      ;
; SINKFIFO_3_SIZE     ; 2048                                             ; Signed Integer      ;
+---------------------+--------------------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst ;
+-----------------------+--------------------------------------------------+---------------------------------------------------+
; Parameter Name        ; Value                                            ; Type                                              ;
+-----------------------+--------------------------------------------------+---------------------------------------------------+
; RXFIFO_SIZE           ; 4096                                             ; Signed Integer                                    ;
; TXFIFO_SIZE           ; 4096                                             ; Signed Integer                                    ;
; FIFO_BLOCKSIZE        ; 64                                               ; Signed Integer                                    ;
; SUPPORT_SPEED_10M     ; 0                                                ; Signed Integer                                    ;
; SUPPORT_HARFDUPLEX    ; 0                                                ; Signed Integer                                    ;
; SUPPORT_PAUSEFRAME    ; 0                                                ; Signed Integer                                    ;
; UDPPAYLOAD_LENGTH_MAX ; 1472                                             ; Signed Integer                                    ;
; ENABLE_UDP_CHECKSUM   ; 0                                                ; Signed Integer                                    ;
; IGNORE_RXFCS_CHECK    ; 0                                                ; Signed Integer                                    ;
; FIXED_MAC_ADDRESS     ; 000000000000000000000000000000000000000000000000 ; Unsigned Binary                                   ;
; FIXED_IP_ADDRESS      ; 00000000000000000000000000000000                 ; Unsigned Binary                                   ;
; FIXED_UDP_PORT        ; 16241                                            ; Signed Integer                                    ;
; FIXED_PAUSE_LESS      ; 0                                                ; Signed Integer                                    ;
; FIXED_PAUSE_VALUE     ; 0                                                ; Signed Integer                                    ;
+-----------------------+--------------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                    ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; RESET_COUNTER_BITWIDTH ; 4     ; Signed Integer                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_status ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 2     ; Signed Integer                                                                                                                            ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 98    ; Signed Integer                                                                                                                           ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; USE_PORT_DATA  ; ON    ; String                                                                                                                                ;
; DATA_BITWIDTH  ; 24    ; Signed Integer                                                                                                                        ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_vector:u_cdb3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 24    ; Signed Integer                                                                                                                                                        ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                        ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; RXFIFO_BLOCKNUM_BITWIDTH ; 6     ; Signed Integer                                                                                                              ;
; TXFIFO_BLOCKNUM_BITWIDTH ; 6     ; Signed Integer                                                                                                              ;
; FIFO_BLOCKSIZE_BITWIDTH  ; 6     ; Signed Integer                                                                                                              ;
; UDPPAYLOAD_LENGTH_MAX    ; 1472  ; Signed Integer                                                                                                              ;
; ENABLE_UDP_CHECKSUM      ; 0     ; Signed Integer                                                                                                              ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                      ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; FIFO_BLOCKNUM_BITWIDTH  ; 6     ; Signed Integer                                                                                                            ;
; FIFO_BLOCKSIZE_BITWIDTH ; 6     ; Signed Integer                                                                                                            ;
; MEM_ADDRESS_BITWIDTH    ; 11    ; Signed Integer                                                                                                            ;
; MEM_WORDSIZE_BITWIDTH   ; 4     ; Signed Integer                                                                                                            ;
; RAM_READOUT_REGISTER    ; ON    ; String                                                                                                                    ;
; RAM_OVERRUN_PROTECTION  ; ON    ; String                                                                                                                    ;
; TEST_WPTR_INITVALUE     ; 0     ; Signed Integer                                                                                                            ;
; TEST_RPTR_INITVALUE     ; 0     ; Signed Integer                                                                                                            ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_PORT_DATA  ; ON    ; String                                                                                                                                                                  ;
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                          ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                                                          ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_PORT_DATA  ; ON    ; String                                                                                                                                                                 ;
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                         ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                                                         ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                      ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; FIFO_BLOCKNUM_BITWIDTH  ; 6     ; Signed Integer                                                                                                            ;
; FIFO_BLOCKSIZE_BITWIDTH ; 6     ; Signed Integer                                                                                                            ;
; MEM_ADDRESS_BITWIDTH    ; 11    ; Signed Integer                                                                                                            ;
; MEM_WORDSIZE_BITWIDTH   ; 4     ; Signed Integer                                                                                                            ;
; RAM_READOUT_REGISTER    ; ON    ; String                                                                                                                    ;
; RAM_OVERRUN_PROTECTION  ; OFF   ; String                                                                                                                    ;
; TEST_WPTR_INITVALUE     ; 0     ; Signed Integer                                                                                                            ;
; TEST_RPTR_INITVALUE     ; 0     ; Signed Integer                                                                                                            ;
+-------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_PORT_DATA  ; ON    ; String                                                                                                                                                                  ;
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                          ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                                                          ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; USE_PORT_DATA  ; ON    ; String                                                                                                                                                                 ;
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                         ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read|peridot_ethio_cdb_vector:u_cdb3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_BITWIDTH  ; 6     ; Signed Integer                                                                                                                                                                                         ;
; DATA_INITVALUE ; 0     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_NUMWORD_BITWIDTH ; 10    ; Signed Integer                                                                                                                                              ;
; RAM_READOUT_REGISTER ; ON    ; String                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hao1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PACKET_LENGTH_MAX        ; 1508  ; Signed Integer                                                                                                          ;
; FIFO_BLOCKNUM_BITWIDTH   ; 6     ; Signed Integer                                                                                                          ;
; FIFO_BLOCKSIZE_BITWIDTH  ; 6     ; Signed Integer                                                                                                          ;
; ACCEPT_PAUSE_FRAME       ; 0     ; Signed Integer                                                                                                          ;
; IGNORE_LENGTH_CHECK      ; 0     ; Signed Integer                                                                                                          ;
; IGNORE_PACKET_FILTERING  ; 0     ; Signed Integer                                                                                                          ;
; ACCEPT_ARP_PACKETS       ; 1     ; Signed Integer                                                                                                          ;
; ACCEPT_FRAGMENT_PACKETS  ; 0     ; Signed Integer                                                                                                          ;
; ACCEPT_BROADCAST_IPADDR  ; 0     ; Signed Integer                                                                                                          ;
; ACCEPT_ICMP_PACKETS      ; 1     ; Signed Integer                                                                                                          ;
; ACCEPT_UDP_PACKETS       ; 1     ; Signed Integer                                                                                                          ;
; ACCEPT_TCP_PACKETS       ; 0     ; Signed Integer                                                                                                          ;
; IGNORE_ARP_REQUEST_CHECK ; 0     ; Signed Integer                                                                                                          ;
; IGNORE_ICMP_ECHO_CHECK   ; 0     ; Signed Integer                                                                                                          ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PACKET_LENGTH_MIN       ; 8     ; Signed Integer                                                                                                           ;
; PACKET_LENGTH_MAX       ; 1508  ; Signed Integer                                                                                                           ;
; PACKET_RESENDNUM_MAX    ; 15    ; Signed Integer                                                                                                           ;
; BACKOFF_TIMESLOT_UNIT   ; 1     ; Signed Integer                                                                                                           ;
; FIFO_BLOCKNUM_BITWIDTH  ; 6     ; Signed Integer                                                                                                           ;
; FIFO_BLOCKSIZE_BITWIDTH ; 6     ; Signed Integer                                                                                                           ;
; IGNORE_LENGTH_CHECK     ; 1     ; Signed Integer                                                                                                           ;
; IGNORE_COLLISION_DETECT ; 1     ; Signed Integer                                                                                                           ;
; ACCEPT_PAUSE_FRAME      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; TX_INTERFRAMEGAP_COUNT   ; 48    ; Signed Integer                                                                                                        ;
; RX_INTERFRAMEGAP_COUNT   ; 48    ; Signed Integer                                                                                                        ;
; LATECOLLISION_GATE_COUNT ; 16    ; Signed Integer                                                                                                        ;
; IGNORE_RXFCS_CHECK       ; 0     ; Signed Integer                                                                                                        ;
; IGNORE_UNDERFLOW_ERROR   ; 1     ; Signed Integer                                                                                                        ;
; IGNORE_OVERFLOW_ERROR    ; 1     ; Signed Integer                                                                                                        ;
; IGNORE_MACADDR_FIELD     ; 0     ; Signed Integer                                                                                                        ;
; SUPPORT_SPEED_10M        ; 0     ; Signed Integer                                                                                                        ;
; SUPPORT_HALFDUPLEX       ; 0     ; Signed Integer                                                                                                        ;
; SUPPORT_PAUSEFRAME       ; 0     ; Signed Integer                                                                                                        ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_FCS_CHECK     ; 0     ; Signed Integer                                                                                                                                       ;
; IGNORE_MACADDR_FIELD ; 0     ; Signed Integer                                                                                                                                       ;
; ACCEPT_PAUSE_FRAME   ; 0     ; Signed Integer                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; INTERFRAMEGAP_COUNT  ; 48    ; Signed Integer                                                                                                                                       ;
; IGNORE_MACADDR_FIELD ; 0     ; Signed Integer                                                                                                                                       ;
; ACCEPT_PAUSE_FRAME   ; 0     ; Signed Integer                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm ;
+--------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------+
; SUPPORT_MEMORYHOST ; 0     ; Signed Integer                                                                            ;
; AVALONMM_FASTMODE  ; 0     ; Signed Integer                                                                            ;
; SUPPORT_STREAMFIFO ; 1     ; Signed Integer                                                                            ;
; SRCFIFO_NUMBER     ; 4     ; Signed Integer                                                                            ;
; SINKFIFO_NUMBER    ; 0     ; Signed Integer                                                                            ;
; SRCFIFO_0_SIZE     ; 1024  ; Signed Integer                                                                            ;
; SRCFIFO_1_SIZE     ; 1024  ; Signed Integer                                                                            ;
; SRCFIFO_2_SIZE     ; 1024  ; Signed Integer                                                                            ;
; SRCFIFO_3_SIZE     ; 1024  ; Signed Integer                                                                            ;
; SINKFIFO_0_SIZE    ; 2048  ; Signed Integer                                                                            ;
; SINKFIFO_1_SIZE    ; 2048  ; Signed Integer                                                                            ;
; SINKFIFO_2_SIZE    ; 2048  ; Signed Integer                                                                            ;
; SINKFIFO_3_SIZE    ; 2048  ; Signed Integer                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SUPPORT_AVALONMM_CMD ; 0     ; Signed Integer                                                                                                               ;
; SUPPORT_AVALONST_CMD ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_AVALONMM_HOST ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_AVALONST_SRC  ; 1     ; Signed Integer                                                                                                               ;
; ENABLE_AVALONST_SINK ; 0     ; Signed Integer                                                                                                               ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                            ; Type                                                                                                     ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH         ; 00000000000000000000010000000000 ; Unsigned Binary                                                                                          ;
; FIFO_DATA_BITWIDTH ; 8                                ; Signed Integer                                                                                           ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                      ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8          ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 1024       ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 10         ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON         ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON         ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE      ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON         ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; MAX 10     ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_5fo ; Untyped                                                                                                                                   ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                            ; Type                                                                                                     ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH         ; 00000000000000000000010000000000 ; Unsigned Binary                                                                                          ;
; FIFO_DATA_BITWIDTH ; 8                                ; Signed Integer                                                                                           ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                      ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8          ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 1024       ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 10         ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON         ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON         ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE      ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON         ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; MAX 10     ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_5fo ; Untyped                                                                                                                                   ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                            ; Type                                                                                                     ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH         ; 00000000000000000000010000000000 ; Unsigned Binary                                                                                          ;
; FIFO_DATA_BITWIDTH ; 8                                ; Signed Integer                                                                                           ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                      ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8          ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 1024       ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 10         ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON         ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON         ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE      ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON         ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; MAX 10     ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_5fo ; Untyped                                                                                                                                   ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value                            ; Type                                                                                                     ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
; FIFO_DEPTH         ; 00000000000000000000010000000000 ; Unsigned Binary                                                                                          ;
; FIFO_DATA_BITWIDTH ; 8                                ; Signed Integer                                                                                           ;
+--------------------+----------------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                                      ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                                                                                                            ;
; lpm_width               ; 8          ; Signed Integer                                                                                                                            ;
; LPM_NUMWORDS            ; 1024       ; Signed Integer                                                                                                                            ;
; LPM_WIDTHU              ; 10         ; Signed Integer                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON         ; Untyped                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON         ; Untyped                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON         ; Untyped                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF        ; Untyped                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF        ; Untyped                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0          ; Untyped                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0          ; Untyped                                                                                                                                   ;
; ENABLE_ECC              ; FALSE      ; Untyped                                                                                                                                   ;
; USE_EAB                 ; ON         ; Untyped                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5          ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY           ; MAX 10     ; Untyped                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5          ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_5fo ; Untyped                                                                                                                                   ;
+-------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0 ;
+------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------+
; BIT_PERIOD_COUNT ; 63    ; Signed Integer                                                              ;
; SYMBOL1_COUNT    ; 45    ; Signed Integer                                                              ;
; SYMBOL0_COUNT    ; 18    ; Signed Integer                                                              ;
; RESET_BITCOUNT   ; 223   ; Signed Integer                                                              ;
+------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1 ;
+------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------+
; BIT_PERIOD_COUNT ; 63    ; Signed Integer                                                              ;
; SYMBOL1_COUNT    ; 45    ; Signed Integer                                                              ;
; SYMBOL0_COUNT    ; 18    ; Signed Integer                                                              ;
; RESET_BITCOUNT   ; 223   ; Signed Integer                                                              ;
+------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2 ;
+------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------+
; BIT_PERIOD_COUNT ; 63    ; Signed Integer                                                              ;
; SYMBOL1_COUNT    ; 45    ; Signed Integer                                                              ;
; SYMBOL0_COUNT    ; 18    ; Signed Integer                                                              ;
; RESET_BITCOUNT   ; 223   ; Signed Integer                                                              ;
+------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3 ;
+------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------+
; BIT_PERIOD_COUNT ; 63    ; Signed Integer                                                              ;
; SYMBOL1_COUNT    ; 45    ; Signed Integer                                                              ;
; SYMBOL0_COUNT    ; 18    ; Signed Integer                                                              ;
; RESET_BITCOUNT   ; 223   ; Signed Integer                                                              ;
+------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; syspll:u0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                                                ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
; Entity Instance                           ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u|altsyncram:u_dpram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                   ;
; Entity Instance            ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
; Entity Instance            ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo|scfifo:u_scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
; Entity Instance            ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo|scfifo:u_scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
; Entity Instance            ; udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo|scfifo:u_scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_3"                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_symcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_rstcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_2"                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_symcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_rstcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_1"                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_symcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_rstcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0"                                                          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_symcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; test_rstcounter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[3].u_srcfifo" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                            ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
; full   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[2].u_srcfifo" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                            ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
; full   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[1].u_srcfifo" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                            ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
; full   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                            ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; remain ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
; full   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.           ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------+
; mmreq_ready     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; mmreq_valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; mmreq_data      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; mmreq_sop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; mmreq_eop       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; mmrsp_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; mmrsp_valid     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; mmrsp_data      ; Input  ; Info     ; Stuck at GND                                                                                         ;
; mmrsp_sop       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; mmrsp_eop       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; sinkfifo_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                  ;
; sinkfifo_remain ; Input  ; Info     ; Stuck at GND                                                                                         ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; tx_enable       ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; in_error        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; jam             ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; test_ready      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_valid      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_data       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_start      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_stop       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_enable     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_preamble   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_macaddr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_padding    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_interframe ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc_init   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_in_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_in_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc_shift  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                       ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shift    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rx_enable       ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; out_error[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; test_frame      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_minoctet   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_macaddr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_macaccept  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_sfd_detect ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc_indata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_fcs        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_crc        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_data       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
; test_valid      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                     ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii"       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sel_halfduplex ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_error[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; test_crs       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; cancel_resend ; Output ; Info     ; Explicitly unconnected                                                                                ;
; error_header  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; reject_overflow  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; subnet           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; udp_port[13..8]  ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; udp_port[6..4]   ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; udp_port[15..14] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; udp_port[3..1]   ; Input  ; Info     ; Stuck at GND                                                                                       ;
; udp_port[7]      ; Input  ; Info     ; Stuck at GND                                                                                       ;
; udp_port[0]      ; Input  ; Info     ; Stuck at VCC                                                                                       ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[3].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[2].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[1].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_dpram:u_mem[0].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_read" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo|peridot_ethio_cdb_stream:u_cdb_write" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; full_a       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; enable_a     ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; readdata_a   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; writeerror_a ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; remain_b     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; enable_b     ; Input  ; Info     ; Stuck at VCC                                                                                            ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[3].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[2].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[1].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; writeenable_b ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_read" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb2" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riseedge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; falledge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_signal:u_cdb1" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riseedge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; falledge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; full_a     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; enable_a   ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; readdata_a ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; remain_b   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; enable_b   ; Input  ; Info     ; Stuck at VCC                                                                                              ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                 ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; udp_port[13..8]  ; Input ; Info     ; Stuck at VCC                                                                                            ;
; udp_port[6..4]   ; Input ; Info     ; Stuck at VCC                                                                                            ;
; udp_port[15..14] ; Input ; Info     ; Stuck at GND                                                                                            ;
; udp_port[3..1]   ; Input ; Info     ; Stuck at GND                                                                                            ;
; udp_port[7]      ; Input ; Info     ; Stuck at GND                                                                                            ;
; udp_port[0]      ; Input ; Info     ; Stuck at VCC                                                                                            ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_signal:u_cdb2" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; out_sig  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; falledge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_signal:u_cdb1" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; falledge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_ack  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.        ;
; out_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; reset            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_data[97..96] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; out_data[15..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_status" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                                           ;
; latch ; Input ; Info     ; Stuck at VCC                                                                                                           ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb2" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; riseedge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                 ;
; falledge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                 ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                  ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; reset    ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; riseedge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                 ;
; falledge ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                 ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0" ;
+----------------------+--------+----------+----------------------------------+
; Port                 ; Type   ; Severity ; Details                          ;
+----------------------+--------+----------+----------------------------------+
; avm_m1_waitrequest   ; Input  ; Info     ; Stuck at GND                     ;
; avm_m1_address       ; Output ; Info     ; Explicitly unconnected           ;
; avm_m1_read          ; Output ; Info     ; Explicitly unconnected           ;
; avm_m1_readdata      ; Input  ; Info     ; Stuck at GND                     ;
; avm_m1_readdatavalid ; Input  ; Info     ; Stuck at GND                     ;
; avm_m1_write         ; Output ; Info     ; Explicitly unconnected           ;
; avm_m1_writedata     ; Output ; Info     ; Explicitly unconnected           ;
; avm_m1_byteenable    ; Output ; Info     ; Explicitly unconnected           ;
; asi_sink0_ready      ; Output ; Info     ; Explicitly unconnected           ;
; asi_sink0_valid      ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink0_data       ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink1_ready      ; Output ; Info     ; Explicitly unconnected           ;
; asi_sink1_valid      ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink1_data       ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink2_ready      ; Output ; Info     ; Explicitly unconnected           ;
; asi_sink2_valid      ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink2_data       ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink3_ready      ; Output ; Info     ; Explicitly unconnected           ;
; asi_sink3_valid      ; Input  ; Info     ; Stuck at GND                     ;
; asi_sink3_data       ; Input  ; Info     ; Stuck at GND                     ;
; coe_speed10m         ; Input  ; Info     ; Stuck at GND                     ;
; coe_halfduplex       ; Input  ; Info     ; Stuck at GND                     ;
; coe_udpport          ; Input  ; Info     ; Stuck at GND                     ;
; coe_pause_less       ; Input  ; Info     ; Stuck at GND                     ;
; coe_pause_value      ; Input  ; Info     ; Stuck at GND                     ;
+----------------------+--------+----------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp2wsled_core:u1"                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ethio_enable          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ethio_status[2..1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; macaddr_value[47..41] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; macaddr_value[39..24] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; macaddr_value[23..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; macaddr_value[40]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; macaddr_value[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; macaddr_value[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[31..30]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ipaddr_value[8..6]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ipaddr_value[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ipaddr_value[29..24]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[18..9]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[5..4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[23]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ipaddr_value[22]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[21]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ipaddr_value[20]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ipaddr_value[19]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "syspll:u0"                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                                             ;
; c1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 949                         ;
;     CLR               ; 131                         ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 240                         ;
;     ENA CLR           ; 116                         ;
;     ENA CLR SCLR      ; 41                          ;
;     ENA CLR SLD       ; 19                          ;
;     ENA SCLR          ; 18                          ;
;     ENA SLD           ; 235                         ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 1961                        ;
;     arith             ; 486                         ;
;         2 data inputs ; 337                         ;
;         3 data inputs ; 149                         ;
;     normal            ; 1475                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 46                          ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 352                         ;
;         4 data inputs ; 859                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Tue Oct 11 15:25:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c02_udp2wsled -c c02_udp2wsled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/syspll.v
    Info (12023): Found entity 1: syspll File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/pll/syspll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/udp2wsled_core.v
    Info (12023): Found entity 1: udp2wsled_core File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/udp2wsled_core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_wsled.v
    Info (12023): Found entity 1: peridot_ethio_wsled File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_wsled.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio.v
    Info (12023): Found entity 1: peridot_ethio File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v
    Info (12023): Found entity 1: peridot_ethio_avmm File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v
    Info (12023): Found entity 1: peridot_ethio_avmm_arbiter File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v
    Info (12023): Found entity 1: peridot_ethio_avstserver File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 43
Info (12021): Found 6 design units, including 6 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v
    Info (12023): Found entity 1: peridot_ethio_cdb_areset File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 46
    Info (12023): Found entity 2: peridot_ethio_cdb_signal File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 63
    Info (12023): Found entity 3: peridot_ethio_cdb_vector File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 86
    Info (12023): Found entity 4: peridot_ethio_cdb_stream File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 112
    Info (12023): Found entity 5: peridot_ethio_cdb_get File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 230
    Info (12023): Found entity 6: peridot_ethio_cdb_handshake File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 336
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_crc32.v
    Info (12023): Found entity 1: peridot_ethio_crc32 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_crc32.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v
    Info (12023): Found entity 1: peridot_ethio_dpram File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_memfifo.v
    Info (12023): Found entity 1: peridot_ethio_memfifo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_memfifo.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_reset.v
    Info (12023): Found entity 1: peridot_ethio_reset File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_reset.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_rx.v
    Info (12023): Found entity 1: peridot_ethio_rmii_rx File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_rx.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_tx.v
    Info (12023): Found entity 1: peridot_ethio_rmii_tx File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_tx.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_rxctrl.v
    Info (12023): Found entity 1: peridot_ethio_rxctrl File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rxctrl.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v
    Info (12023): Found entity 1: peridot_ethio_scfifo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_stream.v
    Info (12023): Found entity 1: peridot_ethio_stream File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_stream.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_txctrl.v
    Info (12023): Found entity 1: peridot_ethio_txctrl File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_txctrl.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file udp2wsled_core/synthesis/submodules/peridot_ethio_udp2packet.v
    Info (12023): Found entity 1: peridot_ethio_udp2packet File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_udp2packet.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file c02_udp2wsled.v
    Info (12023): Found entity 1: c02_udp2wsled File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/c02_udp2wsled.v Line: 33
Info (12127): Elaborating entity "c02_udp2wsled" for the top level hierarchy
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:u0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/c02_udp2wsled.v Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:u0|altpll:altpll_component" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/pll/syspll.v Line: 108
Info (12130): Elaborated megafunction instantiation "syspll:u0|altpll:altpll_component" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/pll/syspll.v Line: 108
Info (12133): Instantiated megafunction "syspll:u0|altpll:altpll_component" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/pll/syspll.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/syspll_altpll.v Line: 31
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated" File: c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "udp2wsled_core" for hierarchy "udp2wsled_core:u1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/c02_udp2wsled.v Line: 88
Info (12128): Elaborating entity "peridot_ethio" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/udp2wsled_core.v Line: 115
Info (12128): Elaborating entity "peridot_ethio_avstserver" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio.v Line: 216
Info (12128): Elaborating entity "peridot_ethio_reset" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 219
Info (12128): Elaborating entity "peridot_ethio_cdb_areset" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_areset:u_rst1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_reset.v Line: 102
Info (12128): Elaborating entity "peridot_ethio_cdb_signal" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_reset:u_reset|peridot_ethio_cdb_signal:u_cdb1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_reset.v Line: 113
Info (12128): Elaborating entity "peridot_ethio_cdb_vector" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_status" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 230
Info (12128): Elaborating entity "peridot_ethio_cdb_vector" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_vector:u_cdb_param" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 246
Info (12128): Elaborating entity "peridot_ethio_cdb_get" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 273
Info (12128): Elaborating entity "peridot_ethio_cdb_vector" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_cdb_get:u_cdb_pause|peridot_ethio_cdb_vector:u_cdb3" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 323
Info (12128): Elaborating entity "peridot_ethio_udp2packet" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_udp2packet:u_packet" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 325
Info (10264): Verilog HDL Case Statement information at peridot_ethio_udp2packet.v(581): all case item expressions in this case statement are onehot File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_udp2packet.v Line: 581
Info (12128): Elaborating entity "peridot_ethio_memfifo" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 363
Info (12128): Elaborating entity "peridot_ethio_cdb_stream" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_memfifo.v Line: 160
Info (12128): Elaborating entity "peridot_ethio_cdb_vector" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_cdb_stream:u_cdb_write|peridot_ethio_cdb_vector:u_cdb3" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_cdb.v Line: 218
Info (12128): Elaborating entity "peridot_ethio_dpram" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_memfifo.v Line: 242
Info (12128): Elaborating entity "altsyncram" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v Line: 114
Info (12130): Elaborated megafunction instantiation "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v Line: 114
Info (12133): Instantiated megafunction "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_dpram.v Line: 114
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hao1.tdf
    Info (12023): Found entity 1: altsyncram_hao1 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/altsyncram_hao1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hao1" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_rxfifo|peridot_ethio_dpram:u_mem[0].u|altsyncram:u_dpram|altsyncram_hao1:auto_generated" File: c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "peridot_ethio_memfifo" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_memfifo:u_txfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 402
Info (12128): Elaborating entity "peridot_ethio_rxctrl" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_rxctrl:u_rxctrl" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 448
Info (12128): Elaborating entity "peridot_ethio_txctrl" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_txctrl:u_txctrl" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 485
Info (12128): Elaborating entity "peridot_ethio_stream" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avstserver.v Line: 536
Info (12128): Elaborating entity "peridot_ethio_rmii_rx" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_stream.v Line: 281
Info (12128): Elaborating entity "peridot_ethio_crc32" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_rx:u_rx|peridot_ethio_crc32:u_crc" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_rmii_rx.v Line: 429
Info (12128): Elaborating entity "peridot_ethio_rmii_tx" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avstserver:u_avst|peridot_ethio_stream:u_rmii|peridot_ethio_rmii_tx:u_tx" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_stream.v Line: 319
Info (12128): Elaborating entity "peridot_ethio_avmm" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio.v Line: 286
Warning (10036): Verilog HDL or VHDL warning at peridot_ethio_avmm.v(167): object "asi_valid_sig" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at peridot_ethio_avmm.v(168): object "asi_data_sig" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v Line: 168
Info (12128): Elaborating entity "peridot_ethio_avmm_arbiter" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_avmm_arbiter:u_arbiter" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v Line: 235
Info (10264): Verilog HDL Case Statement information at peridot_ethio_avmm_arbiter.v(321): all case item expressions in this case statement are onehot File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 321
Info (10264): Verilog HDL Case Statement information at peridot_ethio_avmm_arbiter.v(494): all case item expressions in this case statement are onehot File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 494
Info (10264): Verilog HDL Case Statement information at peridot_ethio_avmm_arbiter.v(634): all case item expressions in this case statement are onehot File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm_arbiter.v Line: 634
Info (12128): Elaborating entity "peridot_ethio_scfifo" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_avmm.v Line: 325
Info (12128): Elaborating entity "scfifo" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v Line: 126
Info (12130): Elaborated megafunction instantiation "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v Line: 126
Info (12133): Instantiated megafunction "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/peridot_ethio_scfifo.v Line: 126
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5fo.tdf
    Info (12023): Found entity 1: scfifo_5fo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/scfifo_5fo.tdf Line: 25
Info (12128): Elaborating entity "scfifo_5fo" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated" File: c:/develop/quartus/21.1.1le/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_qqs.tdf
    Info (12023): Found entity 1: a_dpfifo_qqs File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_qqs" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/scfifo_5fo.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fab1.tdf
    Info (12023): Found entity 1: altsyncram_fab1 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/altsyncram_fab1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_fab1" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|altsyncram_fab1:FIFOram" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k88.tdf
    Info (12023): Found entity 1: cmpr_k88 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cmpr_k88.tdf Line: 23
Info (12128): Elaborating entity "cmpr_k88" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cmpr_k88:almost_full_comparer" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 55
Info (12128): Elaborating entity "cmpr_k88" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cmpr_k88:three_comparison" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_oka.tdf
    Info (12023): Found entity 1: cntr_oka File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cntr_oka.tdf Line: 26
Info (12128): Elaborating entity "cntr_oka" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_oka:rd_ptr_msb" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cm6.tdf
    Info (12023): Found entity 1: cntr_cm6 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cntr_cm6.tdf Line: 26
Info (12128): Elaborating entity "cntr_cm6" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_cm6:usedw_counter" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ma.tdf
    Info (12023): Found entity 1: cntr_0ma File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/cntr_0ma.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ma" for hierarchy "udp2wsled_core:u1|peridot_ethio:peridot_ethio_0|peridot_ethio_avmm:u_avmm|peridot_ethio_scfifo:srcfifo[0].u_srcfifo|scfifo:u_scfifo|scfifo_5fo:auto_generated|a_dpfifo_qqs:dpfifo|cntr_0ma:wr_ptr" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/a_dpfifo_qqs.tdf Line: 59
Info (12128): Elaborating entity "peridot_ethio_wsled" for hierarchy "udp2wsled_core:u1|peridot_ethio_wsled:peridot_serialled_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/udp2wsled_core.v Line: 129
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "udp2wsled_core:u1|altera_reset_controller:rst_controller" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/udp2wsled_core.v Line: 234
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "udp2wsled_core:u1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/udp2wsled_core/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OSC_OE" is stuck at VCC File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/c02_udp2wsled.v Line: 34
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "syspll:u0|altpll:altpll_component|syspll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_udp2wsled/db/syspll_altpll.v Line: 51
Info (21057): Implemented 2261 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2150 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Tue Oct 11 15:26:05 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:39


