{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554655133030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554655133040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 19:38:52 2019 " "Processing started: Sun Apr 07 19:38:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554655133040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655133040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655133041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554655134947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554655134948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_controller " "Found entity 1: sm_controller" {  } { { "../../src/sm_controller.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(33) " "Verilog HDL warning at decoder.sv(33): extended using \"x\" or \"z\"" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655181213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(35) " "Verilog HDL warning at decoder.sv(35): extended using \"x\" or \"z\"" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655181214 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(48) " "Verilog HDL warning at decoder.sv(48): extended using \"x\" or \"z\"" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655181215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../src/mux2.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_top " "Found entity 1: board_top" {  } { { "board_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_src.sv(106) " "Verilog HDL warning at sm_src.sv(106): extended using \"x\" or \"z\"" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655181256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_src.sv 7 7 " "Found 7 design units, including 7 entities, in source file sm_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""} { "Info" "ISGN_ENTITY_NAME" "4 extend " "Found entity 4: extend" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Found entity 5: adder" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""} { "Info" "ISGN_ENTITY_NAME" "6 flopr " "Found entity 6: flopr" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""} { "Info" "ISGN_ENTITY_NAME" "7 flopenr " "Found entity 7: flopenr" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_arm " "Found entity 1: sm_arm" {  } { { "../../src/sm_arm.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_clk_devider.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_clk_devider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_clk_divider " "Found entity 1: sm_clk_divider" {  } { { "../../src/sm_clk_devider.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_clk_devider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181292 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../../src/sm_clk_devider.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_clk_devider.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_datapath " "Found entity 1: sm_datapath" {  } { { "../../src/sm_datapath.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_memories.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_memories.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181320 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_memory " "Found entity 2: instruction_memory" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register_file " "Found entity 1: sm_register_file" {  } { { "../../src/sm_register_file.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Found entity 1: sm_top" {  } { { "../../src/sm_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655181351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181351 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd sm_memories.sv(27) " "Verilog HDL Implicit Net warning at sm_memories.sv(27): created implicit net for \"rd\"" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655181352 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "a sm_memories.sv(27) " "Verilog HDL error at sm_memories.sv(27): object \"a\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1554655181358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/output_files/de10_lite.map.smsg " "Generated suppressed messages file C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/output_files/de10_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554655181558 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 07 19:39:41 2019 " "Processing ended: Sun Apr 07 19:39:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554655181558 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554655181558 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554655181558 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655181558 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655182466 ""}
