--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml ht_8so_8l7d.twx ht_8so_8l7d.ncd -o ht_8so_8l7d.twr
ht_8so_8l7d.pcf -ucf KIT_XC3S500E_PQ208 .ucf

Design file:              ht_8so_8l7d.ncd
Physical constraint file: ht_8so_8l7d.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ckht to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cathode<0>  |    8.613(F)|ckht_BUFGP        |   0.000|
cathode<1>  |    9.393(F)|ckht_BUFGP        |   0.000|
cathode<2>  |    8.932(F)|ckht_BUFGP        |   0.000|
cathode<3>  |    9.590(F)|ckht_BUFGP        |   0.000|
cathode<4>  |    9.059(F)|ckht_BUFGP        |   0.000|
cathode<5>  |    9.565(F)|ckht_BUFGP        |   0.000|
cathode<6>  |    9.512(F)|ckht_BUFGP        |   0.000|
cathode<7>  |    9.159(F)|ckht_BUFGP        |   0.000|
sseg<0>     |    9.277(F)|ckht_BUFGP        |   0.000|
sseg<1>     |    9.243(F)|ckht_BUFGP        |   0.000|
sseg<2>     |    9.597(F)|ckht_BUFGP        |   0.000|
sseg<3>     |    9.418(F)|ckht_BUFGP        |   0.000|
sseg<4>     |    9.620(F)|ckht_BUFGP        |   0.000|
sseg<5>     |   10.114(F)|ckht_BUFGP        |   0.000|
sseg<6>     |    9.757(F)|ckht_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock ckht
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckht           |         |         |         |    4.390|
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr  7 01:18:21 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



