<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUGenRegisterBankInfo.def source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPU::PartialMappingIdx,llvm::AMDGPU::ValueMappingIdx "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUGenRegisterBankInfo.def.html'>AMDGPUGenRegisterBankInfo.def</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUGenRegisterBankInfo.def -----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file defines all the static objects used by AMDGPURegisterBankInfo.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::PartialMappingIdx" title='llvm::AMDGPU::PartialMappingIdx' data-ref="llvm::AMDGPU::PartialMappingIdx">PartialMappingIdx</dfn> {</td></tr>
<tr><th id="17">17</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::None" title='llvm::AMDGPU::PartialMappingIdx::None' data-ref="llvm::AMDGPU::PartialMappingIdx::None">None</dfn> = - <var>1</var>,</td></tr>
<tr><th id="18">18</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR1" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR1' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR1">PM_SGPR1</dfn>  = <var>2</var>,</td></tr>
<tr><th id="19">19</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR16" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR16' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR16">PM_SGPR16</dfn> = <var>6</var>,</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR32" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR32' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR32">PM_SGPR32</dfn> = <var>7</var>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR64" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR64' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR64">PM_SGPR64</dfn> = <var>8</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR128" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR128' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR128">PM_SGPR128</dfn> = <var>9</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR256" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR256' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR256">PM_SGPR256</dfn> = <var>10</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR512" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR512' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR512">PM_SGPR512</dfn> = <var>11</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR1" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR1' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR1">PM_VGPR1</dfn>  = <var>12</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR16" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR16' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR16">PM_VGPR16</dfn> = <var>16</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR32" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR32' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR32">PM_VGPR32</dfn> = <var>17</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR64" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR64' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR64">PM_VGPR64</dfn> = <var>18</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR128" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR128' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR128">PM_VGPR128</dfn> = <var>19</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR256" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR256' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR256">PM_VGPR256</dfn> = <var>20</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR512" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR512' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR512">PM_VGPR512</dfn> = <var>21</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_SGPR96" title='llvm::AMDGPU::PartialMappingIdx::PM_SGPR96' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_SGPR96">PM_SGPR96</dfn> = <var>22</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::AMDGPU::PartialMappingIdx::PM_VGPR96" title='llvm::AMDGPU::PartialMappingIdx::PM_VGPR96' data-ref="llvm::AMDGPU::PartialMappingIdx::PM_VGPR96">PM_VGPR96</dfn> = <var>23</var></td></tr>
<tr><th id="34">34</th><td>};</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> <dfn class="decl def" id="llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</dfn>[] {</td></tr>
<tr><th id="37">37</th><td>  <i>// StartIdx, Length, RegBank</i></td></tr>
<tr><th id="38">38</th><td>  {<var>0</var>, <var>1</var>,  SCCRegBank},</td></tr>
<tr><th id="39">39</th><td>  {<var>0</var>, <var>1</var>,  VCCRegBank},</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  {<var>0</var>, <var>1</var>,  SGPRRegBank}, <i>// SGPR begin</i></td></tr>
<tr><th id="42">42</th><td>  {<var>0</var>, <var>16</var>, SGPRRegBank},</td></tr>
<tr><th id="43">43</th><td>  {<var>0</var>, <var>32</var>, SGPRRegBank},</td></tr>
<tr><th id="44">44</th><td>  {<var>0</var>, <var>64</var>, SGPRRegBank},</td></tr>
<tr><th id="45">45</th><td>  {<var>0</var>, <var>128</var>, SGPRRegBank},</td></tr>
<tr><th id="46">46</th><td>  {<var>0</var>, <var>256</var>, SGPRRegBank},</td></tr>
<tr><th id="47">47</th><td>  {<var>0</var>, <var>512</var>, SGPRRegBank},</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  {<var>0</var>, <var>1</var>,  VGPRRegBank}, <i>// VGPR begin</i></td></tr>
<tr><th id="50">50</th><td>  {<var>0</var>, <var>16</var>, VGPRRegBank},</td></tr>
<tr><th id="51">51</th><td>  {<var>0</var>, <var>32</var>, VGPRRegBank},</td></tr>
<tr><th id="52">52</th><td>  {<var>0</var>, <var>64</var>, VGPRRegBank},</td></tr>
<tr><th id="53">53</th><td>  {<var>0</var>, <var>128</var>, VGPRRegBank},</td></tr>
<tr><th id="54">54</th><td>  {<var>0</var>, <var>256</var>, VGPRRegBank},</td></tr>
<tr><th id="55">55</th><td>  {<var>0</var>, <var>512</var>, VGPRRegBank},</td></tr>
<tr><th id="56">56</th><td>  {<var>0</var>, <var>96</var>, SGPRRegBank},</td></tr>
<tr><th id="57">57</th><td>  {<var>0</var>, <var>96</var>, VGPRRegBank},</td></tr>
<tr><th id="58">58</th><td>};</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> <dfn class="decl def" id="llvm::AMDGPU::ValMappings" title='llvm::AMDGPU::ValMappings' data-ref="llvm::AMDGPU::ValMappings">ValMappings</dfn>[] {</td></tr>
<tr><th id="61">61</th><td>  <i>// SCC</i></td></tr>
<tr><th id="62">62</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>0</var>], <var>1</var>},</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i>// VCC</i></td></tr>
<tr><th id="65">65</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>1</var>], <var>1</var>},</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i>// SGPRs</i></td></tr>
<tr><th id="68">68</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>2</var>], <var>1</var>},</td></tr>
<tr><th id="69">69</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>}, <i>// Illegal power of 2 sizes</i></td></tr>
<tr><th id="70">70</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="71">71</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="72">72</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>3</var>], <var>1</var>},</td></tr>
<tr><th id="73">73</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>4</var>], <var>1</var>},</td></tr>
<tr><th id="74">74</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>5</var>], <var>1</var>},</td></tr>
<tr><th id="75">75</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>6</var>], <var>1</var>},</td></tr>
<tr><th id="76">76</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>7</var>], <var>1</var>},</td></tr>
<tr><th id="77">77</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>8</var>], <var>1</var>},</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <i>// VGPRs</i></td></tr>
<tr><th id="80">80</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>9</var>], <var>1</var>},</td></tr>
<tr><th id="81">81</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="82">82</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="83">83</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a><b>nullptr</b>, <var>0</var>},</td></tr>
<tr><th id="84">84</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>10</var>], <var>1</var>},</td></tr>
<tr><th id="85">85</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>11</var>], <var>1</var>},</td></tr>
<tr><th id="86">86</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>12</var>], <var>1</var>},</td></tr>
<tr><th id="87">87</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>13</var>], <var>1</var>},</td></tr>
<tr><th id="88">88</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>14</var>], <var>1</var>},</td></tr>
<tr><th id="89">89</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>15</var>], <var>1</var>},</td></tr>
<tr><th id="90">90</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>16</var>], <var>1</var>},</td></tr>
<tr><th id="91">91</th><td>  <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::PartMappings" title='llvm::AMDGPU::PartMappings' data-ref="llvm::AMDGPU::PartMappings">PartMappings</a>[<var>17</var>], <var>1</var>}</td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> <dfn class="decl def" id="llvm::AMDGPU::SGPROnly64BreakDown" title='llvm::AMDGPU::SGPROnly64BreakDown' data-ref="llvm::AMDGPU::SGPROnly64BreakDown">SGPROnly64BreakDown</dfn>[] {</td></tr>
<tr><th id="95">95</th><td>     <i>/*32-bit op*/</i> {<var>0</var>, <var>32</var>, SGPRRegBank},</td></tr>
<tr><th id="96">96</th><td>   <i>/*2x32-bit op*/</i> {<var>0</var>, <var>32</var>, SGPRRegBank},</td></tr>
<tr><th id="97">97</th><td>                   {<var>32</var>, <var>32</var>, SGPRRegBank},</td></tr>
<tr><th id="98">98</th><td><i>/*&lt;2x32-bit&gt; op*/</i>  {<var>0</var>, <var>64</var>, SGPRRegBank},</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <i>/*32-bit op*/</i>  {<var>0</var>, <var>32</var>, VGPRRegBank},</td></tr>
<tr><th id="101">101</th><td>  <i>/*2x32-bit op*/</i>  {<var>0</var>, <var>32</var>, VGPRRegBank},</td></tr>
<tr><th id="102">102</th><td>                   {<var>32</var>, <var>32</var>, VGPRRegBank},</td></tr>
<tr><th id="103">103</th><td>};</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>// For some instructions which can operate 64-bit only for the scalar version.</i></td></tr>
<tr><th id="107">107</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> <dfn class="decl def" id="llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32" title='llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32' data-ref="llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32">ValMappingsSGPR64OnlyVGPR32</dfn>[] {</td></tr>
<tr><th id="108">108</th><td>  <i>/*32-bit sgpr*/</i>     <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::SGPROnly64BreakDown" title='llvm::AMDGPU::SGPROnly64BreakDown' data-ref="llvm::AMDGPU::SGPROnly64BreakDown">SGPROnly64BreakDown</a>[<var>0</var>], <var>1</var>},</td></tr>
<tr><th id="109">109</th><td>  <i>/*2 x 32-bit sgpr*/</i> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::SGPROnly64BreakDown" title='llvm::AMDGPU::SGPROnly64BreakDown' data-ref="llvm::AMDGPU::SGPROnly64BreakDown">SGPROnly64BreakDown</a>[<var>1</var>], <var>2</var>},</td></tr>
<tr><th id="110">110</th><td>  <i>/*64-bit sgpr */</i>    <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::SGPROnly64BreakDown" title='llvm::AMDGPU::SGPROnly64BreakDown' data-ref="llvm::AMDGPU::SGPROnly64BreakDown">SGPROnly64BreakDown</a>[<var>3</var>], <var>1</var>},</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>/*32-bit vgpr*/</i>     <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::SGPROnly64BreakDown" title='llvm::AMDGPU::SGPROnly64BreakDown' data-ref="llvm::AMDGPU::SGPROnly64BreakDown">SGPROnly64BreakDown</a>[<var>4</var>], <var>1</var>},</td></tr>
<tr><th id="113">113</th><td>  <i>/*2 x 32-bit vgpr*/</i> <a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj" title='llvm::RegisterBankInfo::ValueMapping::ValueMapping' data-ref="_ZN4llvm16RegisterBankInfo12ValueMappingC1EPKNS0_14PartialMappingEj">{</a>&amp;<a class="ref" href="#llvm::AMDGPU::SGPROnly64BreakDown" title='llvm::AMDGPU::SGPROnly64BreakDown' data-ref="llvm::AMDGPU::SGPROnly64BreakDown">SGPROnly64BreakDown</a>[<var>5</var>], <var>2</var>}</td></tr>
<tr><th id="114">114</th><td>};</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPU::ValueMappingIdx" title='llvm::AMDGPU::ValueMappingIdx' data-ref="llvm::AMDGPU::ValueMappingIdx">ValueMappingIdx</dfn> {</td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::AMDGPU::ValueMappingIdx::SCCStartIdx" title='llvm::AMDGPU::ValueMappingIdx::SCCStartIdx' data-ref="llvm::AMDGPU::ValueMappingIdx::SCCStartIdx">SCCStartIdx</dfn> = <var>0</var>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::AMDGPU::ValueMappingIdx::SGPRStartIdx" title='llvm::AMDGPU::ValueMappingIdx::SGPRStartIdx' data-ref="llvm::AMDGPU::ValueMappingIdx::SGPRStartIdx">SGPRStartIdx</dfn> = <var>2</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::AMDGPU::ValueMappingIdx::VGPRStartIdx" title='llvm::AMDGPU::ValueMappingIdx::VGPRStartIdx' data-ref="llvm::AMDGPU::ValueMappingIdx::VGPRStartIdx">VGPRStartIdx</dfn> = <var>12</var></td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="decl def" id="_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1BankID" title='BankID' data-type='unsigned int' data-ref="1BankID">BankID</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                                      <em>unsigned</em> <dfn class="local col2 decl" id="2Size" title='Size' data-type='unsigned int' data-ref="2Size">Size</dfn>) {</td></tr>
<tr><th id="124">124</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="3Idx" title='Idx' data-type='unsigned int' data-ref="3Idx">Idx</dfn>;</td></tr>
<tr><th id="125">125</th><td>  <b>switch</b> (<a class="local col2 ref" href="#2Size" title='Size' data-ref="2Size">Size</a>) {</td></tr>
<tr><th id="126">126</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (BankID == AMDGPU::SCCRegBankID)</td></tr>
<tr><th id="128">128</th><td>      <b>return</b> &amp;<a class="ref" href="#llvm::AMDGPU::ValMappings" title='llvm::AMDGPU::ValMappings' data-ref="llvm::AMDGPU::ValMappings">ValMappings</a>[<var>0</var>];</td></tr>
<tr><th id="129">129</th><td>    <b>if</b> (BankID == AMDGPU::VCCRegBankID)</td></tr>
<tr><th id="130">130</th><td>      <b>return</b> &amp;<a class="ref" href="#llvm::AMDGPU::ValMappings" title='llvm::AMDGPU::ValMappings' data-ref="llvm::AMDGPU::ValMappings">ValMappings</a>[<var>1</var>];</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <i>// 1-bit values not from a compare etc.</i></td></tr>
<tr><th id="133">133</th><td>    Idx = BankID == AMDGPU::SGPRRegBankID ? PM_SGPR1 : PM_VGPR1;</td></tr>
<tr><th id="134">134</th><td>    <b>break</b>;</td></tr>
<tr><th id="135">135</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="136">136</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BankID != AMDGPU::VCCRegBankID) ? void (0) : __assert_fail (&quot;BankID != AMDGPU::VCCRegBankID&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def&quot;, 136, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(BankID != AMDGPU::VCCRegBankID);</td></tr>
<tr><th id="137">137</th><td>    Idx = BankID == AMDGPU::SGPRRegBankID ? PM_SGPR96 : PM_VGPR96;</td></tr>
<tr><th id="138">138</th><td>    <b>break</b>;</td></tr>
<tr><th id="139">139</th><td>  <b>default</b>:</td></tr>
<tr><th id="140">140</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BankID != AMDGPU::VCCRegBankID) ? void (0) : __assert_fail (&quot;BankID != AMDGPU::VCCRegBankID&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def&quot;, 140, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(BankID != AMDGPU::VCCRegBankID);</td></tr>
<tr><th id="141">141</th><td>    Idx = BankID == AMDGPU::VGPRRegBankID ? VGPRStartIdx : SGPRStartIdx;</td></tr>
<tr><th id="142">142</th><td>    <a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a> += <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="local col2 ref" href="#2Size" title='Size' data-ref="2Size">Size</a>);</td></tr>
<tr><th id="143">143</th><td>    <b>break</b>;</td></tr>
<tr><th id="144">144</th><td>  }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Log2_32_Ceil(Size) == Log2_32_Ceil(ValMappings[Idx].BreakDown-&gt;Length)) ? void (0) : __assert_fail (&quot;Log2_32_Ceil(Size) == Log2_32_Ceil(ValMappings[Idx].BreakDown-&gt;Length)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def&quot;, 146, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="local col2 ref" href="#2Size" title='Size' data-ref="2Size">Size</a>) == <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="ref" href="#llvm::AMDGPU::ValMappings" title='llvm::AMDGPU::ValMappings' data-ref="llvm::AMDGPU::ValMappings">ValMappings</a>[<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::Length" title='llvm::RegisterBankInfo::PartialMapping::Length' data-ref="llvm::RegisterBankInfo::PartialMapping::Length">Length</a>));</td></tr>
<tr><th id="147">147</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BankID == ValMappings[Idx].BreakDown-&gt;RegBank-&gt;getID()) ? void (0) : __assert_fail (&quot;BankID == ValMappings[Idx].BreakDown-&gt;RegBank-&gt;getID()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def&quot;, 147, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1BankID" title='BankID' data-ref="1BankID">BankID</a> == <a class="ref" href="#llvm::AMDGPU::ValMappings" title='llvm::AMDGPU::ValMappings' data-ref="llvm::AMDGPU::ValMappings">ValMappings</a>[<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>].<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping::BreakDown" title='llvm::RegisterBankInfo::ValueMapping::BreakDown' data-ref="llvm::RegisterBankInfo::ValueMapping::BreakDown">BreakDown</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping::RegBank" title='llvm::RegisterBankInfo::PartialMapping::RegBank' data-ref="llvm::RegisterBankInfo::PartialMapping::RegBank">RegBank</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank5getIDEv" title='llvm::RegisterBank::getID' data-ref="_ZNK4llvm12RegisterBank5getIDEv">getID</a>());</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>return</b> &amp;<a class="ref" href="#llvm::AMDGPU::ValMappings" title='llvm::AMDGPU::ValMappings' data-ref="llvm::AMDGPU::ValMappings">ValMappings</a>[<a class="local col3 ref" href="#3Idx" title='Idx' data-ref="3Idx">Idx</a>];</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *<dfn class="decl def" id="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj" title='llvm::AMDGPU::getValueMappingSGPR64Only' data-ref="_ZN4llvm6AMDGPU25getValueMappingSGPR64OnlyEjj">getValueMappingSGPR64Only</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4BankID" title='BankID' data-type='unsigned int' data-ref="4BankID">BankID</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                                                <em>unsigned</em> <dfn class="local col5 decl" id="5Size" title='Size' data-type='unsigned int' data-ref="5Size">Size</dfn>) {</td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="local col5 ref" href="#5Size" title='Size' data-ref="5Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="155">155</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm6AMDGPU15getValueMappingEjj" title='llvm::AMDGPU::getValueMapping' data-ref="_ZN4llvm6AMDGPU15getValueMappingEjj">getValueMapping</a>(<a class="local col4 ref" href="#4BankID" title='BankID' data-ref="4BankID">BankID</a>, <a class="local col5 ref" href="#5Size" title='Size' data-ref="5Size">Size</a>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (BankID == AMDGPU::VGPRRegBankID)</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> &amp;<a class="ref" href="#llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32" title='llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32' data-ref="llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32">ValMappingsSGPR64OnlyVGPR32</a>[<var>4</var>];</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BankID == AMDGPU::SGPRRegBankID) ? void (0) : __assert_fail (&quot;BankID == AMDGPU::SGPRRegBankID&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUGenRegisterBankInfo.def&quot;, 160, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(BankID == AMDGPU::SGPRRegBankID);</td></tr>
<tr><th id="161">161</th><td>  <b>return</b> &amp;<a class="ref" href="#llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32" title='llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32' data-ref="llvm::AMDGPU::ValMappingsSGPR64OnlyVGPR32">ValMappingsSGPR64OnlyVGPR32</a>[<var>2</var>];</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>} <i>// End AMDGPU namespace.</i></td></tr>
<tr><th id="165">165</th><td>} <i>// End llvm namespace.</i></td></tr>
<tr><th id="166">166</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPURegisterBankInfo.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
