// Seed: 1052719770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1] = id_6 == id_1[1 : 1];
endmodule
module module_1 #(
    parameter id_0 = 32'd50
) (
    input tri0 _id_0,
    output uwire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output supply0 id_4
    , id_9,
    output wand id_5,
    input wire id_6,
    output wire id_7
);
  assign id_9[id_0] = -1;
  localparam id_10 = -1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire [id_0 : -1 'b0] id_11;
endmodule
