__design_bin_path=/mnt/ncsudrive/v/vchiluk3/vlsi-guru/SYSTEM_VERILOG/MEMORY_TB/TB_DEVELOPMENT
opt_data_elab=/mnt/ncsudrive/v/vchiluk3/vlsi-guru/SYSTEM_VERILOG/MEMORY_TB/TB_DEVELOPMENT/work/@_opt20
