// Seed: 2046137742
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4
    , id_13,
    input wand id_5,
    output supply1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input uwire id_10,
    input tri id_11
);
  wire id_14;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    output wor id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    input supply1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wor id_11,
    input wire id_12,
    output wand id_13,
    output tri id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18
);
  assign id_14 = id_17;
  wire id_20;
  wand id_21 = id_16;
  module_0(
      id_21, id_13, id_7, id_8, id_3, id_18, id_14, id_0, id_15, id_10, id_12, id_12
  );
endmodule
