#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 14 15:34:04 2020
# Process ID: 31700
# Current directory: C:/minsys1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28888 C:\minsys1\minisys1.xpr
# Log file: C:/minsys1/vivado.log
# Journal file: C:/minsys1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/minsys1/minisys1.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/minisys1_classfiles/minisys/sim/exe_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top exe_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source exe_sim.tcl
restart
run 10 us
run 10 us
close_sim
launch_simulation
source exe_sim.tcl
run 10 us
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram -dir c:/minsys1/minisys1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips ram]
generate_target {instantiation_template} [get_files c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci]
launch_runs -jobs 4 ram_synth_1
export_simulation -of_objects [get_files c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci] -directory C:/minsys1/minisys1.ip_user_files/sim_scripts -ip_user_files_dir C:/minsys1/minisys1.ip_user_files -ipstatic_source_dir C:/minsys1/minisys1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/minsys1/minisys1.cache/compile_simlib/modelsim} {questa=C:/minsys1/minisys1.cache/compile_simlib/questa} {riviera=C:/minsys1/minisys1.cache/compile_simlib/riviera} {activehdl=C:/minsys1/minisys1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ram_synth_1
close_sim
