

================================================================
== Vitis HLS Report for 'node14'
================================================================
* Date:           Wed Oct  2 14:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516|  1.718 us|  1.718 us|  516|  516|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop80_loop81_loop82  |      514|      514|         4|          1|          1|   512|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      192|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      252|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       58|      444|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln538_1_fu_478_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln538_fu_526_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln539_1_fu_493_p2             |         +|   0|  0|  16|           9|           1|
    |add_ln539_fu_563_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln540_fu_626_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln546_fu_676_p2               |         +|   0|  0|  17|          10|          10|
    |empty_30_fu_620_p2                |         +|   0|  0|  14|           7|           7|
    |and_ln538_fu_550_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_349                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_369                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln538_fu_472_p2              |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln539_fu_487_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln540_fu_544_p2              |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |or_ln539_fu_569_p2                |        or|   0|  0|   2|           1|           1|
    |p_udiv91_fu_606_p2                |        or|   0|  0|   6|           6|           4|
    |select_ln538_1_fu_556_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln538_fu_532_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln539_1_fu_586_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln539_2_fu_499_p3          |    select|   0|  0|   9|           1|           1|
    |select_ln539_fu_574_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln538_fu_539_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 192|          91|          71|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    9|         18|
    |ap_sig_allocacmp_v188_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_v189_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v190_load              |   9|          2|    5|         10|
    |indvar_flatten12_fu_128                 |   9|          2|   10|         20|
    |indvar_flatten_fu_120                   |   9|          2|    9|         18|
    |v188_fu_124                             |   9|          2|    3|          6|
    |v189_fu_116                             |   9|          2|    4|          8|
    |v190_fu_112                             |   9|          2|    5|         10|
    |v352_0_0_0_blk_n                        |   9|          2|    1|          2|
    |v352_0_0_1_blk_n                        |   9|          2|    1|          2|
    |v352_0_0_2_blk_n                        |   9|          2|    1|          2|
    |v352_0_0_3_blk_n                        |   9|          2|    1|          2|
    |v352_0_1_0_blk_n                        |   9|          2|    1|          2|
    |v352_0_1_1_blk_n                        |   9|          2|    1|          2|
    |v352_0_1_2_blk_n                        |   9|          2|    1|          2|
    |v352_0_1_3_blk_n                        |   9|          2|    1|          2|
    |v352_1_0_0_blk_n                        |   9|          2|    1|          2|
    |v352_1_0_1_blk_n                        |   9|          2|    1|          2|
    |v352_1_0_2_blk_n                        |   9|          2|    1|          2|
    |v352_1_0_3_blk_n                        |   9|          2|    1|          2|
    |v352_1_1_0_blk_n                        |   9|          2|    1|          2|
    |v352_1_1_1_blk_n                        |   9|          2|    1|          2|
    |v352_1_1_2_blk_n                        |   9|          2|    1|          2|
    |v352_1_1_3_blk_n                        |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 252|         56|   80|        160|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |empty_30_reg_837                                  |   7|   0|    7|          0|
    |empty_reg_832                                     |   2|   0|    2|          0|
    |icmp_ln539_reg_813                                |   1|   0|    1|          0|
    |indvar_flatten12_fu_128                           |  10|   0|   10|          0|
    |indvar_flatten_fu_120                             |   9|   0|    9|          0|
    |select_ln539_1_reg_827                            |   4|   0|    4|          0|
    |trunc_ln539_reg_821                               |   4|   0|    4|          0|
    |v188_fu_124                                       |   3|   0|    3|          0|
    |v189_fu_116                                       |   4|   0|    4|          0|
    |v190_fu_112                                       |   5|   0|    5|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  58|   0|   58|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|        node14|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|        node14|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|        node14|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|        node14|  return value|
|v352_0_0_0_din             |  out|   32|     ap_fifo|    v352_0_0_0|       pointer|
|v352_0_0_0_num_data_valid  |   in|   10|     ap_fifo|    v352_0_0_0|       pointer|
|v352_0_0_0_fifo_cap        |   in|   10|     ap_fifo|    v352_0_0_0|       pointer|
|v352_0_0_0_full_n          |   in|    1|     ap_fifo|    v352_0_0_0|       pointer|
|v352_0_0_0_write           |  out|    1|     ap_fifo|    v352_0_0_0|       pointer|
|v352_0_0_1_din             |  out|   32|     ap_fifo|    v352_0_0_1|       pointer|
|v352_0_0_1_num_data_valid  |   in|   10|     ap_fifo|    v352_0_0_1|       pointer|
|v352_0_0_1_fifo_cap        |   in|   10|     ap_fifo|    v352_0_0_1|       pointer|
|v352_0_0_1_full_n          |   in|    1|     ap_fifo|    v352_0_0_1|       pointer|
|v352_0_0_1_write           |  out|    1|     ap_fifo|    v352_0_0_1|       pointer|
|v352_0_0_2_din             |  out|   32|     ap_fifo|    v352_0_0_2|       pointer|
|v352_0_0_2_num_data_valid  |   in|   10|     ap_fifo|    v352_0_0_2|       pointer|
|v352_0_0_2_fifo_cap        |   in|   10|     ap_fifo|    v352_0_0_2|       pointer|
|v352_0_0_2_full_n          |   in|    1|     ap_fifo|    v352_0_0_2|       pointer|
|v352_0_0_2_write           |  out|    1|     ap_fifo|    v352_0_0_2|       pointer|
|v352_0_0_3_din             |  out|   32|     ap_fifo|    v352_0_0_3|       pointer|
|v352_0_0_3_num_data_valid  |   in|   10|     ap_fifo|    v352_0_0_3|       pointer|
|v352_0_0_3_fifo_cap        |   in|   10|     ap_fifo|    v352_0_0_3|       pointer|
|v352_0_0_3_full_n          |   in|    1|     ap_fifo|    v352_0_0_3|       pointer|
|v352_0_0_3_write           |  out|    1|     ap_fifo|    v352_0_0_3|       pointer|
|v352_0_1_0_din             |  out|   32|     ap_fifo|    v352_0_1_0|       pointer|
|v352_0_1_0_num_data_valid  |   in|   10|     ap_fifo|    v352_0_1_0|       pointer|
|v352_0_1_0_fifo_cap        |   in|   10|     ap_fifo|    v352_0_1_0|       pointer|
|v352_0_1_0_full_n          |   in|    1|     ap_fifo|    v352_0_1_0|       pointer|
|v352_0_1_0_write           |  out|    1|     ap_fifo|    v352_0_1_0|       pointer|
|v352_0_1_1_din             |  out|   32|     ap_fifo|    v352_0_1_1|       pointer|
|v352_0_1_1_num_data_valid  |   in|   10|     ap_fifo|    v352_0_1_1|       pointer|
|v352_0_1_1_fifo_cap        |   in|   10|     ap_fifo|    v352_0_1_1|       pointer|
|v352_0_1_1_full_n          |   in|    1|     ap_fifo|    v352_0_1_1|       pointer|
|v352_0_1_1_write           |  out|    1|     ap_fifo|    v352_0_1_1|       pointer|
|v352_0_1_2_din             |  out|   32|     ap_fifo|    v352_0_1_2|       pointer|
|v352_0_1_2_num_data_valid  |   in|   10|     ap_fifo|    v352_0_1_2|       pointer|
|v352_0_1_2_fifo_cap        |   in|   10|     ap_fifo|    v352_0_1_2|       pointer|
|v352_0_1_2_full_n          |   in|    1|     ap_fifo|    v352_0_1_2|       pointer|
|v352_0_1_2_write           |  out|    1|     ap_fifo|    v352_0_1_2|       pointer|
|v352_0_1_3_din             |  out|   32|     ap_fifo|    v352_0_1_3|       pointer|
|v352_0_1_3_num_data_valid  |   in|   10|     ap_fifo|    v352_0_1_3|       pointer|
|v352_0_1_3_fifo_cap        |   in|   10|     ap_fifo|    v352_0_1_3|       pointer|
|v352_0_1_3_full_n          |   in|    1|     ap_fifo|    v352_0_1_3|       pointer|
|v352_0_1_3_write           |  out|    1|     ap_fifo|    v352_0_1_3|       pointer|
|v352_1_0_0_din             |  out|   32|     ap_fifo|    v352_1_0_0|       pointer|
|v352_1_0_0_num_data_valid  |   in|   10|     ap_fifo|    v352_1_0_0|       pointer|
|v352_1_0_0_fifo_cap        |   in|   10|     ap_fifo|    v352_1_0_0|       pointer|
|v352_1_0_0_full_n          |   in|    1|     ap_fifo|    v352_1_0_0|       pointer|
|v352_1_0_0_write           |  out|    1|     ap_fifo|    v352_1_0_0|       pointer|
|v352_1_0_1_din             |  out|   32|     ap_fifo|    v352_1_0_1|       pointer|
|v352_1_0_1_num_data_valid  |   in|   10|     ap_fifo|    v352_1_0_1|       pointer|
|v352_1_0_1_fifo_cap        |   in|   10|     ap_fifo|    v352_1_0_1|       pointer|
|v352_1_0_1_full_n          |   in|    1|     ap_fifo|    v352_1_0_1|       pointer|
|v352_1_0_1_write           |  out|    1|     ap_fifo|    v352_1_0_1|       pointer|
|v352_1_0_2_din             |  out|   32|     ap_fifo|    v352_1_0_2|       pointer|
|v352_1_0_2_num_data_valid  |   in|   10|     ap_fifo|    v352_1_0_2|       pointer|
|v352_1_0_2_fifo_cap        |   in|   10|     ap_fifo|    v352_1_0_2|       pointer|
|v352_1_0_2_full_n          |   in|    1|     ap_fifo|    v352_1_0_2|       pointer|
|v352_1_0_2_write           |  out|    1|     ap_fifo|    v352_1_0_2|       pointer|
|v352_1_0_3_din             |  out|   32|     ap_fifo|    v352_1_0_3|       pointer|
|v352_1_0_3_num_data_valid  |   in|   10|     ap_fifo|    v352_1_0_3|       pointer|
|v352_1_0_3_fifo_cap        |   in|   10|     ap_fifo|    v352_1_0_3|       pointer|
|v352_1_0_3_full_n          |   in|    1|     ap_fifo|    v352_1_0_3|       pointer|
|v352_1_0_3_write           |  out|    1|     ap_fifo|    v352_1_0_3|       pointer|
|v352_1_1_0_din             |  out|   32|     ap_fifo|    v352_1_1_0|       pointer|
|v352_1_1_0_num_data_valid  |   in|   10|     ap_fifo|    v352_1_1_0|       pointer|
|v352_1_1_0_fifo_cap        |   in|   10|     ap_fifo|    v352_1_1_0|       pointer|
|v352_1_1_0_full_n          |   in|    1|     ap_fifo|    v352_1_1_0|       pointer|
|v352_1_1_0_write           |  out|    1|     ap_fifo|    v352_1_1_0|       pointer|
|v352_1_1_1_din             |  out|   32|     ap_fifo|    v352_1_1_1|       pointer|
|v352_1_1_1_num_data_valid  |   in|   10|     ap_fifo|    v352_1_1_1|       pointer|
|v352_1_1_1_fifo_cap        |   in|   10|     ap_fifo|    v352_1_1_1|       pointer|
|v352_1_1_1_full_n          |   in|    1|     ap_fifo|    v352_1_1_1|       pointer|
|v352_1_1_1_write           |  out|    1|     ap_fifo|    v352_1_1_1|       pointer|
|v352_1_1_2_din             |  out|   32|     ap_fifo|    v352_1_1_2|       pointer|
|v352_1_1_2_num_data_valid  |   in|   10|     ap_fifo|    v352_1_1_2|       pointer|
|v352_1_1_2_fifo_cap        |   in|   10|     ap_fifo|    v352_1_1_2|       pointer|
|v352_1_1_2_full_n          |   in|    1|     ap_fifo|    v352_1_1_2|       pointer|
|v352_1_1_2_write           |  out|    1|     ap_fifo|    v352_1_1_2|       pointer|
|v352_1_1_3_din             |  out|   32|     ap_fifo|    v352_1_1_3|       pointer|
|v352_1_1_3_num_data_valid  |   in|   10|     ap_fifo|    v352_1_1_3|       pointer|
|v352_1_1_3_fifo_cap        |   in|   10|     ap_fifo|    v352_1_1_3|       pointer|
|v352_1_1_3_full_n          |   in|    1|     ap_fifo|    v352_1_1_3|       pointer|
|v352_1_1_3_write           |  out|    1|     ap_fifo|    v352_1_1_3|       pointer|
|v186_0_0_address0          |  out|   10|   ap_memory|      v186_0_0|         array|
|v186_0_0_ce0               |  out|    1|   ap_memory|      v186_0_0|         array|
|v186_0_0_q0                |   in|   32|   ap_memory|      v186_0_0|         array|
|v186_0_0_address1          |  out|   10|   ap_memory|      v186_0_0|         array|
|v186_0_0_ce1               |  out|    1|   ap_memory|      v186_0_0|         array|
|v186_0_0_q1                |   in|   32|   ap_memory|      v186_0_0|         array|
|v186_0_1_address0          |  out|   10|   ap_memory|      v186_0_1|         array|
|v186_0_1_ce0               |  out|    1|   ap_memory|      v186_0_1|         array|
|v186_0_1_q0                |   in|   32|   ap_memory|      v186_0_1|         array|
|v186_0_1_address1          |  out|   10|   ap_memory|      v186_0_1|         array|
|v186_0_1_ce1               |  out|    1|   ap_memory|      v186_0_1|         array|
|v186_0_1_q1                |   in|   32|   ap_memory|      v186_0_1|         array|
|v186_1_0_address0          |  out|   10|   ap_memory|      v186_1_0|         array|
|v186_1_0_ce0               |  out|    1|   ap_memory|      v186_1_0|         array|
|v186_1_0_q0                |   in|   32|   ap_memory|      v186_1_0|         array|
|v186_1_0_address1          |  out|   10|   ap_memory|      v186_1_0|         array|
|v186_1_0_ce1               |  out|    1|   ap_memory|      v186_1_0|         array|
|v186_1_0_q1                |   in|   32|   ap_memory|      v186_1_0|         array|
|v186_1_1_address0          |  out|   10|   ap_memory|      v186_1_1|         array|
|v186_1_1_ce0               |  out|    1|   ap_memory|      v186_1_1|         array|
|v186_1_1_q0                |   in|   32|   ap_memory|      v186_1_1|         array|
|v186_1_1_address1          |  out|   10|   ap_memory|      v186_1_1|         array|
|v186_1_1_ce1               |  out|    1|   ap_memory|      v186_1_1|         array|
|v186_1_1_q1                |   in|   32|   ap_memory|      v186_1_1|         array|
|v186_2_0_address0          |  out|   10|   ap_memory|      v186_2_0|         array|
|v186_2_0_ce0               |  out|    1|   ap_memory|      v186_2_0|         array|
|v186_2_0_q0                |   in|   32|   ap_memory|      v186_2_0|         array|
|v186_2_0_address1          |  out|   10|   ap_memory|      v186_2_0|         array|
|v186_2_0_ce1               |  out|    1|   ap_memory|      v186_2_0|         array|
|v186_2_0_q1                |   in|   32|   ap_memory|      v186_2_0|         array|
|v186_2_1_address0          |  out|   10|   ap_memory|      v186_2_1|         array|
|v186_2_1_ce0               |  out|    1|   ap_memory|      v186_2_1|         array|
|v186_2_1_q0                |   in|   32|   ap_memory|      v186_2_1|         array|
|v186_2_1_address1          |  out|   10|   ap_memory|      v186_2_1|         array|
|v186_2_1_ce1               |  out|    1|   ap_memory|      v186_2_1|         array|
|v186_2_1_q1                |   in|   32|   ap_memory|      v186_2_1|         array|
|v186_3_0_address0          |  out|   10|   ap_memory|      v186_3_0|         array|
|v186_3_0_ce0               |  out|    1|   ap_memory|      v186_3_0|         array|
|v186_3_0_q0                |   in|   32|   ap_memory|      v186_3_0|         array|
|v186_3_0_address1          |  out|   10|   ap_memory|      v186_3_0|         array|
|v186_3_0_ce1               |  out|    1|   ap_memory|      v186_3_0|         array|
|v186_3_0_q1                |   in|   32|   ap_memory|      v186_3_0|         array|
|v186_3_1_address0          |  out|   10|   ap_memory|      v186_3_1|         array|
|v186_3_1_ce0               |  out|    1|   ap_memory|      v186_3_1|         array|
|v186_3_1_q0                |   in|   32|   ap_memory|      v186_3_1|         array|
|v186_3_1_address1          |  out|   10|   ap_memory|      v186_3_1|         array|
|v186_3_1_ce1               |  out|    1|   ap_memory|      v186_3_1|         array|
|v186_3_1_q1                |   in|   32|   ap_memory|      v186_3_1|         array|
+---------------------------+-----+-----+------------+--------------+--------------+

