.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000101110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 18 0
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111100000000010000100000000
000000000000000000000000000000100000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011000000001100110100000000
100000000000000000000000000011000000110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000011010001100110100000010
000000000000000000000000000001010000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
001000000000001000000000010011000000000000001000000000
000000000000000001000010100000100000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000010110000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 6 1
000000000000000000000000000111111010000010000000000000
000000000000000000000000000000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100111100000000011000000000000
000000000000000000000000001101000000000000000000000000
000000000000000101100000010101100001000010000000000000
000000000000000000000010100000001110000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 7 1
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000001
000000000000000000000000000000000000000001000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000010000000000000000000111000000000000
101000000001011101100000001000000000000000
100000000000101101000000000111000000000000
110000000000100000000000011000000000000000
110000000000000000000010100101000000000000
000000000000000111000110100000000000000000
000000000000000000100000001011000000000000
000000000000000000000010101000000000000000
000000000000000000000100001101000000000000
000000000000010000000000000000000000000000
000000000001100000000010111101000000000000
000000000000000101000011101000000000000000
000000000000001101100100001011000000000000
010000000000000000000000001000000000000000
010000000000001101000000000001001110000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101100000000111100000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000101000000000000001110000100000100000000
000000000000000000100000000000000000000000000000000010

.logic_tile 10 1
000000000000000000000000000000000000000010000011000001
000000000000000000000000000000000000000000000011100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000000000010
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000101000001001100110100000000
100000000000000000000000000000001100110011000000000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
101000000000000001100010100000000001000000001000000000
100000000000000000000000000000001001000000000000000000
000000000000000001100000010101001000001100111100000000
000000000000000000100010000000100000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000010000100000000
110000000000000000000000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000111001000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000001001100110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000011000000000000
000000000000000000000000000101000000000000000000000000
000000000000000101100110110000011011010010000000000000
000000000000000000000010100000001111000000000000000000
000000000000001000000000000000011101010010000000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000000011010010010000000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000001000010000000000000
000000000000000000000100001101001010000000100000000000

.logic_tile 7 2
000000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
101000000000001000000000000101100000000000000100000000
100000000000000101000000000000100000000001000000000000
000000000000000000000110110000000000000010000100000001
000000000000000000000010100000001111000000000000000001
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000000000000000000000001100000010000100000001
000000000000000000000000000000000000000000000000000001
000000000000000000000110010000000000000000000100000000
000000000000000000000110011101000000000010000000000000
000000000000000000000000000000000000000010000100000001
000000000000000000000000000000001111000000000000000001

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000010000000000000011110000000000000000
011000000000001000000000000000000000000000
100000010000001111000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000110011001000000000000000100000000
000000000000000000000010000101100000000011000000000000
101000000000000000000000000001011010000100000100000000
100000000000000000000000000000100000000001000010000000
000000000000000000000111100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000011100110100000001110000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000000000000110001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000100001100010100000000001000000100100000000
000000000000000000100100000000001011000000000010000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000010000000

.logic_tile 10 2
000000000000000000000000000111000000000000100110000000
000000000000000000000000000000001011000000000000000000
101000000000000000000000000111101110000100000100000000
100000000110000000000000000000000000000001000000000000
000000000000001000000110000000011010000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000100000000000010000011101000100100100000000
000000000001010000000010000000001110000000000000000000
000000000000000001100000000111100000000000100100000000
000000000000000000100000000000001111000001000000000000
000000000000001001100000010000001110000000100100000000
000000000000000011100010010000001101000000000010000000
000000000000000001000000000111111010000100000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 11 2
000000000000000000000000000000011001000100100100000000
000000000000000000000000000000001100000000000000000000
101010100000000111000000000000011010000100000100000000
100000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000000000001000000000001000000000000000100100000000
000000000000000111000000001111001100000000000000000001
000000001110001000000000000111111110000000000100000000
000000000000000001000000000000010000000001000000000100
000000000000001000000000000101000000000000000100000000
000010000000000001000010000000000000000001000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000011100000000000000100000000
100000000001010000000000000000100000000001000010000000
000000000000000000000111100111100000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000001
000000000001010001100000010000000001000000100100000000
000000000000100000000010000111001110000010000000000000
000000000000001000000000000000011110000100100100000000
000000000001010111000000000000001011000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000001000011100000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000001

.logic_tile 15 2
000000000000000101000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
101000000000000001100110000101001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100110000011101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000011100111010011001001001100111100000000
000010100000000000100010000000001100110011000000000000
000000000000001011100111000111001001001100111100000000
000000000000000001000010110000101000110011000000000000
000000000000000000000111000111101001001100111100000000
000000000000000000000100000000101110110011000000000000
000000000000000011100111010111101001001100111100000000
000000000000000000100110000000101001110011000000000000

.logic_tile 16 2
000000000000000101100010010001000000000000001000000000
000000000000000000000010100000101110000000000000000000
101000000000000101100110010101001000001100111100000000
100000000000000000000010100000001000110011000000000000
000000000000000001100110100111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000001001100110100101001000001100111100000000
000000000000000101000000000000101101110011000000000000
000010000000000000000110000101101001001100111100000000
000001000000000000000000000000001100110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000001100000010111101001001100111100000000
000000000000000000100010000000101001110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101001110011000000000000

.logic_tile 17 2
000000000000000000000110010011000000000000001000000000
000000000000000000000010100000101111000000000000000000
101000000000001101100000000101001000001100111100000000
100000000000000001000000000000001100110011000010000000
000000000000000101100110110101001000001100111100000001
000000000000000000000010000000101001110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000101000010100000101001110011000010000000
000000000000000001100010100101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110010101101001001100111100000000
000000000000000000000010000000001000110011000010000000
000000000000000000000111000101101001001100111100000000
000000000000000000000000000000101101110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000000000010

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000101100000000000000110000011
000000000000000000000000000000100000000001000011000001
101000000000000000000011110000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111111000001000000000000000
000000000000001111000010100101110000001101000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001000000000001100110100000000
000000000000000111000000000011001101110011000000000000
000000000000000000000000000001100000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000011111101001100110000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 3
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000001000000000000000000000001000001100111100000000
100000001100000000000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000011101000100100100000000
000000001110001001100000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000000000111000000000100000000000000

.logic_tile 7 3
000000000000000000000000000000000001000010000100000001
000000000000000000000000000000001111000000000000000001
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000010000100000001
000000000000000000000000000000100000000000000000000000
000000000000000101100110100000000001000010000100000001
000000000000000000000000000000001110000000000000000000
000000000000000000000110010000000001000000100110000000
000000000000000000000110010000001010000000000010000000
000000000000000000000000000000001110000010000100000001
000000000000000000000000000000000000000000000000000010
000000000000000001100000001000000000000000000100000001
000000000000000000100000001101000000000010000000000000
000000000000001000000110000011000000000010000100000000
000000000000001001000100000000100000000000000000000011

.ramb_tile 8 3
000000000000000000000111000000000000000000
000000010000000000000000000111000000000000
101000000000001011100000011000000000000000
100000000000001111100010100111000000100000
110000000000000000000000001000000000000000
010000000001000000000000001001000000000000
000000000000000000000111000000000000000000
000000000000000000000000001011000000000000
000000000000000000000110011000000000000000
000000000000000000000111001101000000000000
000000000000010000000000011000000000000000
000000000000000000000010010001000000100000
000000000000001001100000001000000000000000
000000000000001001100000001011000000000000
010000000000011000000000000000000000000000
010000000000001001000000001001001110100000

.logic_tile 9 3
000010000000000001100011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110000101100000000010000000000010
000000000000000000000000000000100000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000001000000000000000000001110000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 10 3
000000000000000000000000000000000001000010000000000010
000000000000000000000000000000001000000000000000000000
011000000010001001100000000000000000000000100100000000
000000000000000001000000000000001111000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000011000000000010000000000000
000000000110000000000000000000100000000000000010000000
000000000000000011100000010011000000000000000100000000
000000000000000000000010000000000000000001000000000000
000010000000000000000000000000011110000100000100000000
000001000000000000000000000000000000000000000000000000
000000000000100001100000000001100000000010000000000010
000000000000000000000011100000000000000000000000000000
000000000000000111000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000010100000011100000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000000000000010101000000000000000000100000000
100000000000000000000000001011000000000010000000000000
000000000000000000000011100000000000000000100100000000
000000100000000000000100000000001110000000000000000000
000000000000000000000000000000001101000000100100000000
000000000000000111000000000000001001000000000000000000
000000000000011000000000000000000001000000100100000000
000000000001100111000000000000001111000000000000000000
000000000000000001000111101000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000000000000001000000000001000000000000000100000001
000000000000000000000000000011100000000001000000000000
000011000000000000000111100000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 12 3
000000000000000000000000001000000000000000100100000000
000000000000000000000000000101001010000010000000000000
101000000000001101100110100101111000000100000100000000
100000000000000101000000000000000000000001000000000000
000000000000001101100000010000011001000100100100000000
000000000000000101000010100000011010000000000000000000
000000000000000111100000000101100000000000100100000000
000000000000000000100000000000001010000001000000000000
000000000000000000000000001000000001000000100100000000
000000000000000000000000000111001010000010000000000001
000000000000000000000000001000011010000100000100000000
000000000000000000000000000001000000000010000000000000
000000000001010001100000000000001011000100100100000000
000000000000100000000000000000011010000000000000000000
000000000000000001000000000111000000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 13 3
000000000000000000000110100000000000000000000100000000
000000000000000000000000001111001011000010000000000000
101000000000000000000000010001100000000000000100000000
100000000000000000000010100000100000000001000000000000
000000000000001000000111100011000000000000000100000000
000000000000000101000000000000001011000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000010100000100000000110000011100000000000000100000000
000001000000010000000000001101000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001001001011110011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000001100000000011001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000110000111001000001100111100000000
100000000000000000000000000000101000110011000000000000
000000000000000000000110000011101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000010101001001001100111100000000
000000000000000000000010000000101101110011000000000000
000000000000001011100111010111101000001100111100000000
000000001010000001000110000000001110110011000000000000
000000000000000011100111000101101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000011100111000101101001001100111100000000
000000000000000000100000000000101110110011000000000000
000000000000001011100111000111101001001100111100000000
000000000000000001100100000000101001110011000000000000

.logic_tile 16 3
000000000000001000000110110111001000001100111100000000
000000000000000101000010100000001000110011000000010000
101000000000001101100110010101001000001100111100000000
100000000000000101000010100000001100110011000000000000
000000000000000101100110000111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000001100110100101001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000001100000000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000010111101001001100111100000000
000000000000000001000010000000101001110011000000000000
000000000000011000000000010101101001001100111100000000
000000000000000001000010000000101001110011000000000000

.logic_tile 17 3
000000000000001101100110100101001000001100111110000000
000000000000000001000000000000001000110011000000010000
101000000000001001100110100101001000001100111110000000
100000000000000001000000000000001000110011000000000000
000000000000001001100000010101001000001100111100000001
000000000000000101000010100000101101110011000000000000
000000000000001101100110010111001000001100111100000000
000000000000000101000010100000101001110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001000110011000010000000
000000000000000000000000010101101001001100111100000001
000000000000000000000010000000001000110011000000000000
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000101101110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 18 3
000001000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000111000000001100110100000000
000000000000000000000000000000101010110011000010000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000000100000001
000000000000000111000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000011000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000000000000001000000100100000001
000000000000000000100000000000001100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000010011000000000000000000000000
000000000000000000000010100000100000000001000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000011100000010000000000000
000000000000000000000100000000010000000000000000000000
000000000000000111100110000000001110000100000100000100
000000000000000000100011100000010000000000000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000100000000001101000000000000000000
000000000000000000000111000000001000000100000100000000
000000000000000000000100000000010000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
111000000000000001100000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000101100110100000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110010011000000000010000000000100
000000000000000000000011100000100000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000001000000000010000011000000010000000000100
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 4
000000000000000001100010110001000001000000001000000000
000000000000000011000010000000101010000000000000000000
101000000000000000000000000001001000001100111100000000
100000000000001111000011110000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000001111000011110000101001110011000000000000
000000000000001101000110010111001000001100111100000000
000000000000001011000011100000101010110011000000000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000101100110011000000000000
000000000000001001100000000001101001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000110000111101001001100111100000000
000000001000000000000000000000101001110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101010110011000000000000

.logic_tile 2 4
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000101001000001100110100000010
100000000000000000000000000000000000110011000000000000
000000001100000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000111000011100111000000000000001000000000
000000000000000111000100000000001111000000000000000000
101000000000010001100000010111001000001100111100000000
100000000000100000000010000000001100110011000001000000
000000000000000000000110000001001000001100111101000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000101001001001100111100000000
000000000000000000000000000000101110110011000001000000
000000000000000001100000010011101001001100111110000000
000000000000000000000010000000101100110011000000000000
000000000000001101000010100001001001001100111110000000
000000000000000001000000000000001000110011000000000000
000000000000001001000110100001001001001100111110000000
000000000000000101000000000000101001110011000000000000
000000000000000000000000000101101001001100111110000000
000000000000000101000000000000101100110011000000000000

.logic_tile 4 4
000000000000001000000110000000001000001100110100000000
000000000000000001000000000000011000110011000000000000
101000000000000111000111100000000000001100110000000000
100000000000000000000100000111000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111010000011000001110010000000000000000
000000000000000000000010001101001010010110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001111011000001100110000000000
000000000000000101000000000101000000110011000000000000
000000000000000101100000001111100000000000000100000100
000000000000000000000000001001000000000011000010000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000100
000000000000000000000000000000010000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000100000000
000000000000000000000000000000001101000000000000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
011010100000000000000000000000000000000001
100000011010000000000000000000000000000000
110000000000000000010000000000000000000000
110000000000000000000000000000000000000000
000000000000000111000000000000000000000000
000000000110000000000000000000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000100000
000000000000000000000111000000000000000000
000000000000000000000000000000000000000000
010000000001010000000000000000000000000000
110000000110000000000000000000000000100000

.logic_tile 9 4
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000000000000001000000000000010000000000000
000000000000000101000000000101000000000000000000000001
000100000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000011110000010000000000000
000000000000000001000010100000000000000000000000100000
000000000000001011000000000000000000000000100100000000
000000000000000001000000000000001110000000000000000000
000010100000000000010000001000000000000000000100000000
000001000000001011000000001101000000000010000000000000
000000000110100011000000000000000001000010000000000010
000000001100000000100000000000001000000000000000000000
000000000000000001100000000000001100000010000000000010
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000010000000000000000110110000000001000010000000000010
000001000000000000000110100000001100000000000000000000
011000000000000000000111000000000001000000100100000000
000000000000000000000100000000001001000000000000000000
000000000000000000000011100000000000000010000000000010
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000001010000000000000000000000000000000000000000
000000000000001000000110000001000000000010000000000010
000000000000000001000000000000100000000000000000000000
000000000000000001100000000011100000000010000000000010
000000000000000001000000000000100000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 11 4
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000001100000001100011100000000000000010000000000000
000000000000000000000000000101000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000010000010000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111110000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 12 4
000010100000000000000110001000000000000000000100000000
000001000000000000000000001001001100000010000000000000
101000000000000000000010110011000001000000100100000000
100000000000000000000010000000001001000000000000000000
000000000000000000000000000001000000000000000100000000
000000001110000000000010100000101100000001000010000000
000000000000001101000000000000011010000100000100000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000000000000000000100000000000
000000000000000111000000000000001111000000000000000000
000000000000000000000000000011001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000101000000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000001000001100000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 13 4
000000000000001101100000010111100000000000001000000000
000000000000000101000010100000101001000000000000000000
101000000000000000000000000111001000001100111100000000
100000000000000000000010100000001011110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000101000010100000101001110011000000000000
000000000000000001100110010011101000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000001111000000000000001010110011000000000000
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000101110110011000000000000
000000000000001011100000000101101000001100111100000000
000000000000000001000011100000101000110011000000000000

.logic_tile 14 4
000000000000000000000110110101100000000000001000000000
000000000000000000000010100000101110000000000000000000
101000000000001101100110110101001000001100111100000000
100000000000000001000010100000001100110011000000000010
000000000000000101100000010101001000001100111100000000
000000000000000000000010000000101001110011000000000010
000000000000001000000110000111001000001100111100000000
000000000000000101000010100000101001110011000000000010
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000001000110000111101001001100111100000000
000000000000000000100000000000101001110011000000000010
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000101001110011000000000010

.logic_tile 15 4
000000000000000000000110000011001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000001100000000101001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100000000011101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000101001110011000000000000
000000000000001011100111010101101000001100111100000000
000000000000000001000010000000001110110011000000000000
000000000000000011100111000111001001001100111100000000
000000000000000000000100000000101000110011000000000000
000000000000000011100111000111101001001100111100000000
000000000000000000100100000000101110110011000000000000
000000000000000011100111010101101001001100111100000000
000000000000000000100010000000101101110011000000000000

.logic_tile 16 4
000000000000001001100110010101001000001100111100000000
000000000000000101000010000000001000110011000000010000
101000000000001000000110010101001000001100111100000000
100000000000000001000010000000001000110011000000000000
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000101001110011000000000000
000000000000001101100110110101001000001100111100000000
000000001000000101000010100000101001110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 17 4
000000000000001000000110000101001000001100111100000000
000000000000000001000000000000001000110011000000010001
101000000000001000000110010101001000001100111100000000
100000000000000101000010000000001100110011000000000000
000010000000001101100110110101001000001100111100000000
000000000000000101000010100000101101110011000000100000
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000101001110011000000000000
000000000000000001100000010101101001001100111110000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000101101001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 18 4
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000010000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000001000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000000000000010000000000000
000000000000000000100000000101000000000000000010000000
000000000000000001100000000101000000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011111011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000111000000001010000010000000000000
000000000000000000000110100000010000000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000010010000100000000001000000000000
000000000001010000000000000000000000000000100100000000
000000000000100000000000000000001011000000000000000000
000001000000101000000000010000000000000010000000000000
000000100001000001000010001011000000000000000000000000
000000000000000000000000010011000000000010000010000000
000000001100000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000100000000000000000000010011100000000010000000000000
000100000000000000000011100000100000000000000000000000

.logic_tile 22 4
000000000000000101000111100111100001000000001000000000
000000000000000000000100000000101110000000000000001000
111000000000000000000110100101101000001100111110000000
000001000000000000000000000000101101110011000000000000
000000000000000101100000000001001001001100111100100001
000000000000000000000000000000101100110011000000000000
000000000000001111100010100011101001001100111110000001
000000000000000101100000000000101001110011000000000000
000000000000001000000110000111001000001100111100000100
000000000000001001000100000000101010110011000000000001
000000000000000000000000010101101001001100111101000001
000000001010001111000010010000001110110011000000000000
000000000000000001100000010101101000001100111100000100
000000000000000000100011000000001100110011000000000100
000000000000001001100000000111001000001100111100000100
000000001000001001100010110000001000110011000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000001100000
000100000000000000
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
000000000000000001100000010111001000001100111100000000
000000000010000011000011100000001001110011000000010000
101000000000001000000000000001001000001100111100000000
100000000000000001000011110000001000110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000001111000011110000101101110011000000000000
000000000000000111000000010101001000001100111100000000
000000000000001111000011100000101010110011000000000000
000000000000000000000000010101001001001100111100000000
000000000000000000000010000000101000110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000001010110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000101001110011000000000000
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 2 5
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000001010000000000000000001010000100000100000100
000000000000100000000000000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000001100110011000001010000
101100000000000000000000000011001000001100111100000000
100100000000000000000000000000101100110011000001000000
000000000001000111000110000011101000001100111101000000
000000001000000000000000000000001001110011000000000000
000000000000001001100110000101001001001100111100000000
000000000000000001000010110000101111110011000001000000
000000000000001001100010110101101000001100111110000000
000000000000000001000011010000001010110011000000000000
000010100000000001000010010101101001001100111110000000
000001000000000000000010000000001101110011000000000000
000000000000000000000000000011001001001100111110000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000000101101001001100111110000000
000000000000000101000010000000101011110011000000000000

.logic_tile 4 5
000001000000000000000000010011000000000000001000000000
000010100000000000000011100000000000000000000000001000
101000000100000001100011100011000001000000001000000000
100000000000001111100100000000101001000000000000000000
000000000000000000000000000001101000001100110000000000
000000000010000000000000000000101111110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001100000000000000100000000
000000000000010000100010111001000000000011000000000000
000000000000000000000000000000011001000100100110000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000001000000000000000100110000000
000000000000000000000000000001001111000010000000000000

.logic_tile 5 5
000000000000000000000000001000000000000000100101000000
000000000000000000000000000101001101000010000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000101000000000111111010000100000110000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000011000000000000000100110000000
000000000000000000000010100101001111000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101000011100000100000110000001
000000000000000000000000000101010000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000001000000100100000000
100000000000000000000000000000001100000000000001000000
000000000000000000000000010101100000000000000100000000
000000000001010000000011110000100000000001000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000111101101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000011100000011110000100000100000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000001010000010000000000001
000000000000000000100000000000010000000000000000000000

.ramb_tile 8 5
000000000000000000000111010000000000000000
000000010000000000000011000101000000000000
101000000000000000000011110000000000100000
100000000000000000000011001001000000000000
010000001100001011100000010000000000000000
010000000000000011100011011111000000000000
000000000000000001000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000001010000000000001001000000000000
000000000010010000000000000000000000100000
000000000000000000000000000101000000000000
000000000000000111000110000000000000000000
000000000000000000000100000111000000000000
010000000000001000000000000000000001100000
110000000110001011000000001101001110000000

.logic_tile 9 5
000000000000000111100000000000011110000100000100000000
000000000000000000100000000000000000000000000000000000
011000000000000000000110000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000000000000001000010000000000010
000000000000000000000000000000001001000000000000000000
000000000000000001100000000000001010000010000000000000
000000000000000000000000000000000000000000000000000001
000000000000000000000000000000000000000010000000000010
000000000000000000000010000000001100000000000000000000
000100001100000000000000010111000000000010000000000010
000000000000001011000010000000100000000000000000000000
000000000000011000000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000000

.logic_tile 10 5
000000000001000000000000000001100000000010000000000010
000000000110100000000000000000100000000000000000000000
011000000000000011100110000000000001000010000000000010
000000000000000000100000000000001010000000000000000000
000000000000000000000010100000000000000010000000000010
000000000001000000000000000000001011000000000000000000
000010100000001000000111110111000000000010000000000010
000001000000000001000110000000100000000000000000000000
000010000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000100
000000000000000111000000000000001011000000000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 11 5
000000000000000000000000000000011100000100000100000000
000000000000000000000011100000000000000000000000000000
011000000000000101100000000000001100000010000000000010
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000001000010000010000000
000000000000000000000000000000001011000000000000000000
000000000000000111000010100001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000100000001000000000001000000000000010000000000010
000001000000000001000000000111000000000000000000000000
000000000000000111100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000001000010000010000000
000000000000000000000000000000001111000000000000000000
000000000000000001100110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 12 5
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000101111110000000000100000011
000000000000000000000000000000000000000001000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000110110111001001001100111100000000
000000000000000000000010000000001001110011000000010000
101000000000001111100000010101001001001100111100000000
100000000000000001000011110000001110110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001001001100111100000000
000001001000001011000000000000101100110011000000000000
000000000000000000000000000011101001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000001001100110000111101001001100111100000000
000000000000001101100100000000001000110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000101100110011000000000000
000000000000001001100110010111101000001100111100000000
000000000000001001000010000000101001110011000000000000

.logic_tile 14 5
000000000000001101100000010101001000001100111100000000
000000000000000001000010100000001000110011000000010010
101000000000000000000110010101001000001100111100000000
100000000110000000000010100000001000110011000000000010
000000000000001001100110100111001000001100111100000000
000000000001000101000000000000101001110011000000000010
000000000000001101100110110101001000001100111100000000
000000000000100101000010000000101101110011000000000010
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000001001100000000101101001001100111100000000
000000000000000001000000000000001100110011000000000010
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101001110011000000000010
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 15 5
000000000000000001100000000011001000001100111100000000
000000000000000000000000000000001100110011000000010000
101100000000000000000110010111001000001100111100000000
100100000000000000000010000000101000110011000000000000
000000000000000000000110000111001001001100111100000000
000000000000000000000000000000101110110011000000000000
000000000000000001100000000101001001001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000001011100111000111101000001100111100000000
000000000000000001000100000000001110110011000000000000
000000000000000011100111000101101000001100111100000000
000000000000000000100000000000001101110011000000000000
000000000000000011100111010011101001001100111100000000
000000000000000000100010000000001001110011000000000000
000000000000001011100111000111101001001100111100000000
000000000000000001000100000000101001110011000000000000

.logic_tile 16 5
000000000000001101100000010111001000001100111100000000
000000000000000101000010100000001000110011000000010000
101000000000001101100110110111001000001100111100000000
100000000000000101000010000000001000110011000000000000
000000000000000000000110110101001000001100111100000000
000000000000000000000010000000101001110011000000000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010100000101101110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001001100000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000

.logic_tile 17 5
000000000000000001100000010101001000001100111100000000
000000000000000000000010100000001100110011000000010000
101000000000001101100000010101001000001100111100000001
100000000000000101000010000000001000110011000000000000
000001000000001101100110110101001000001100111110000000
000010100000000101000010000000101001110011000000000000
000000000000001000000110110101001000001100111100000000
000000000000000001000010100000101101110011000000000000
000000000000001000000110000101101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000101101110011000000000000

.logic_tile 18 5
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
111000000000001101100000000000001110000100000100000001
000000000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000100000000000
000000000000000000100100000000001111000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111000000001000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000001000000000000000000000000000000000000100100000000
000000100000000000000000000000001101000000000010000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000000000000010000011100000100000110000000
000000000000000000000011100000010000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000000000001100000010000001000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
111000000000000000000000000000000000000000100100000000
000000001110000000000000000000001011000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000011100011000000000010000000000000
000000000000010000000000000000000000000010000000000000
000000000000100000000000000000001010000000000000000000
000001000000000001100000000000000001000000100100000000
000010100000000000000000000000001101000000000000000000
000000000000001000000000010000000000000010000000000000
000000000000001001000010011111000000000000000000000000
000001000000000000000110010000001100000010000000000000
000010100000000000000110000000000000000000000000000010
000100000000001000000000000000000001000010000000000000
000100000000000001000000000000001110000000000000000000

.logic_tile 22 5
000000000000000111100111100001001001001100111110000001
000000000000000000000111000000001100110011000000010000
111000000000001101100000000001001000001100111110000000
000001000000101111000000000000101111110011000000000001
000000000000000000000000000001101001001100111100000000
000000000000000111000000000000001110110011000010000001
000000000000000000000110100111001001001100111100000010
000000001100000111000000000000001100110011000000000000
000000000000000101100000000101001001001100111100000101
000000000001000000000000000000001000110011000000000000
000000000000000101100000000011101000001100111101000001
000000001000001111000011110000101100110011000000000000
000000000000000111100011100101101000001100111100000100
000000000000000000100111110000001111110011000000000000
000000000000000011100000000101101000001100111100000100
000000000000000000100000000000101001110011000000000001

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010111100000000010000000000000
000000001010000000000010000000100000000000000000000000
000000001000000000000000001000000000000010000010000000
000000000000000000000000001001000000000000000000000000
000100100000000111100000001000000000000000000100000000
000100000000001111100000000101000000000010000000000000
000000000000000111100110001000000000000010000001100000
000000000000000000100000000101000000000000000000000000
000000000000010000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111100011000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000110000111000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000010
000000000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000001100110000101001001001100111100000000
000000000000000000000000000000001111110011000000010000
101000000000000000000000000011101000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000001000000111110101001000001100111100000000
000000000000000001000010000000101011110011000000000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000001001100000110011000010100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000010100000000001000000001000000000
000000000000000000000110110000001000000000000000001000
000000000000001000000000000001100001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000000000110110101101001001100111000000000
000000000000000000000010000000001000110011000000000000
000000000000001000000000001001101000001100110000000000
000000000000001011000000000101000000110011000000000000
000000000000000000000000000000001110010010000000000000
000000000000000000000000001101011110000100100000000000
000000000000000000000000000101001000010000100000000000
000000000000000000000000000000111011101000000000000000
000000000000000101100110010001000000000001010000000000
000000000000000000000010101111101011000010010000000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000001001100000000001101000001100111100000000
000000000000000001000000000000101000110011000001010000
101000000000000000000110000101101000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000110000101101000001100111100000000
000000001000000000000000000000101101110011000000000010
000000000000001101100000010101001001001100110100000000
000000000000001001000010100000101011110011000000000000
000000000000000000000000010000000000000000000100000100
000000000000000000000010001111000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000011110101000000000010000000000000
000000000000000000000011100000011110000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000011100000010000000000000
000000000000000000000010100000010000000000000000000000

.logic_tile 4 6
000000100001000101100000000001000000000000001000000000
000000000000000000000011110000000000000000000000001000
101000000000000000000000000101100000000000001000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000110100000001000001100110000000000
000010000000000111000010100000001011110011000000000000
000000000000000011100000010000000000000000100100000000
000000000000000000000011100101001111000010000000000000
000000000000000000000000010101101110000100000100000000
000000000000000000000010000000110000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111000000000000100100000010
000000000000100000000110000000101001000001000001000010
000000000000010000000000000111001100001000000000000000
000000000000100000000000001101110000001110000001000000

.logic_tile 5 6
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000001100000100000110000000
100000000000000000000000001101010000000010000000000001
000000000100000000000000000111101010000100000110000001
000000000000000000000011100000110000000001000000000000
000000000000000000000000000011100000000000100110000000
000000000000000000000000000000001011000001000000000000
000000000000000101100000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011001010000100000110000000
000000000000000000000000000000010000000001000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000100100000000
000000000000101001000000000000001110000000000001000000
101000000000000000000111000000001010000100000100000000
100000000000000000000100000000010000000000000000000000
000000000000000000000011100000000000000000100100000000
000010000000000000000000000000001000000000000000000000
000000000000000000000011100011000000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000111000000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000010000000000010000000000000000000000
000000000001000001000000010001100000000000000100000000
000000000000000000000011010000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000100000000000000000000111100000000000000100000000
000000000000000000000010100000000000000001000000000000
011000000000000000000000000001000000000010000000000001
000000000000000000000000000000100000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000001011000000000010000000000000
000000000000001001000000000000000001000010000000000010
000000000000000001000000000000001010000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000011000000000000001010000000000000000000
000000000000000000000110010000000000000010000000000001
000000000000000000000011100111000000000000000000000000
000000000000001000000000000011100000000010000000100000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000001111000000000000000000000001000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
011001000000000000000000000000000000000000
100010110000000000000000000000000000010000
010000000000010000000111000000000000000000
110000000000010000000000000000000000000000
000010000000000111100000000000000000000000
000000000000000000000000000000000000010000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000010000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000010000

.logic_tile 9 6
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000000000000000000010000000
011010000000001000000000000000000001000010000000000010
000001000000001111000000000000001100000000000000000000
000000000000001000000110000000000001000010000000000000
000000000000001111000000000000001101000000000000100000
000000000000001000000111100000000000000000100100000000
000100000000000001000100000000001010000000000000000000
000000100000010000000000001000000000000000000100000000
000001000000100000000000001101000000000010000000000000
000000000000000001100000011000000000000000000100000000
000000000100000000000010001111000000000010000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000000000000000010000001010000010000000000010
000001000000000000000010110000010000000000000000000000

.logic_tile 10 6
000010100010001001100111110000000000000000000100000000
000000000000000001000010110111000000000010000000000000
011000000000000000000000000000000000000000100100000000
000000000100000000000000000000001001000000000000000000
000010000000000000000011100000000001000010000000000100
000011000000000000000100000000001101000000000000000000
000000000000000000000000000000000000000010000000000010
000000000000000000000000000001000000000000000000000000
000000000001000000000000001000000000000010000000000000
000000000110100000000000000111000000000000000000000100
000000000000000000000000010000001010000100000100000000
000000000110000000000010000000010000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000010000100000001001000000000010000000000000
000000000000000001100000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000011100111100000000010000000000010
000000000000000000000000000000000000000000000000000000
011001000000000000000011101000000000000010000000000000
000000000000000000000000001101000000000000000000000100
000000000000000000000000000000000000000010000000000010
000000000000000000000000001111000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000001011000000011000000001000000100000100000000
000000000110000111000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001001100000000000011110000010000000000010
000000000000000001000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000001000000
000000000000000000000000000000001110000010000000000000
000000000000000000000000000000000000000000000001000000
000000000000001111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000001000010000000000000
000000000000000000000011010000001111000000000000000001
000000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 13 6
000000000000000000000000000011001000001100111100000000
000000000000000000000000000000101100110011000000010000
101010100000001000000000010101001000001100111100000000
100000001000000001000010000000001101110011000000000000
000000000000000001100110000111001000001100111100000000
000000000000000000000000000000101111110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000001000000110000011001001001100111100000000
000000000000000001000100000000101000110011000000000000
000010100000100000000000000101101000001100111100000000
000000000001010000000000000000001101110011000000000000
000000000000000000000110010011001001001100111100000000
000000000000000000000110000000101001110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000101101110011000000000000

.logic_tile 14 6
000000000000001001100110010101001000001100111100000000
000000000000000001000010000000001000110011000000010010
101000000000001000000110110101001000001100111100000000
100000000000000101000010100000001000110011000000000010
000000000000001101100110110101001000001100111100000000
000000000000000101000010100000101001110011000000000010
000000000000001101100000000101001000001100111100000000
000000000000000001000000000000101001110011000000000010
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000101001110011000000000010
000000000000000000000110010111101001001100111100000000
000000000000000000000010000000101001110011000000000010

.logic_tile 15 6
000000000000000000000110010011001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000000001100000000101001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100000000011101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110010111101000001100111100000000
000000000000000001000010000000101001110011000000000000
000000000000001011100111000101101000001100111100000000
000000000000000001000000000000001110110011000000000000
000000000000000011100111000111001001001100111100000000
000000000000000000000100000000101000110011000000000000
000000000000000011100111000101101001001100111100000000
000000000000000000100100000000101110110011000000000000
000000000000000011100111000101101001001100111100000000
000000000000000000100000000000101101110011000000000000

.logic_tile 16 6
000000000000001001100110110101001000001100111100000000
000000000000000001000010100000001000110011000000010000
101000000000001001100110100101001000001100111100000000
100000000000000101000000000000001000110011000000000000
000000000000001101100110000111001000001100111100000000
000000000000000101000000000000101001110011000000000000
000000000000000101100110010101001000001100111100000000
000000000000000000000010100000101001110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101101110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000

.logic_tile 17 6
000000000000000101100000000101001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000001100000000111001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000001000000110110101001000001100111100000000
000000000000000101000010100000101101110011000000000000
000000000000001101100110110101001000001100111100000001
000000000000000101000010100000101101110011000000000000
000000000000001000000110010101101001001100111100000001
000000000000000001000010000000001100110011000000000000
000000000000001000000110010101101001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000000101101001001100111100000001
000000000000000000000000000000101101110011000000000000

.logic_tile 18 6
000001000000000000000000000000001100000100000100000001
000000100000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000110000000000000000000100100000000
000000100000001001000100000000001010000000000010000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000100
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001111000000000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 19 6
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000101
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000011100000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 20 6
000000000000000001100000000000011110000010000000000000
000000000000000000000000000000010000000000000010000000
111000000000000000000110100111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001101000000000000000000
000100000000001000000000000000000000000010000000000000
000100000000001111000000000001000000000000000001000000
000000000000000111100000000011100000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000001100000000000000001000000100100000000
000000000000000000000011110000001010000000000000000000
000000000000000001100000000000011000000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000011000000000010000010000000

.logic_tile 21 6
000000000000000001100000000001100000000010000000000000
000000000000000000000000000000100000000000000000000000
111000000000000001100110000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000010001000000000010000000000000
000000000000000000000010100000000000000000000000000000
000010100000011000000000000000000001000010000000000000
000000000000100001000000000000001000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000001000000000000000000100000000
000000001100000000100000000011000000000010000000000000
000000000000000000000000000000011010000010000000000000
000000000001011111000000000000000000000000000000000000
000110000000000111100000000000011110000100000100000000
000101000000000000100000000000000000000000000000000000

.logic_tile 22 6
000000000000001000000110100101001000001100111110000000
000000000000000101000000000000001000110011000000010100
111010000000000000000000000111101000001100111110000010
000000000000000000000000000000001011110011000000000000
000000000000001000000111110001001001001100111110000000
000000000000000111000010100000101111110011000000000100
000000000000000000000000010101001000001100111100000010
000000000100000000000011110000101110110011000000000100
000000000000001000000010000101101000001100111100000100
000000000001000111000111100000101101110011000000000000
000000000000000000000000010011101001001100111101000000
000000000000000000000010100000101111110011000000000000
000000000000000000000110010011001000001100111101000100
000000000001011111000111010000101111110011000000000000
000000000000000111100111010011001000001100111100000100
000000000000000000000111100000001111110011000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000010000000000000000000000000001001000000000000000000
000000100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001010000000000001000001000001100110000000000
000000000000100000000000000001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000100
101000000000000111100111000000000001000000100100000000
100000000000000000100100000000001000000000000000000000
000000000000001000000110000000000000000000100100000000
000000000000001111000100000000001111000000000000000000
000000000000001000000000000000000000000000000110000000
000000000000001001000000000101000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
000000000000010000000000001000000000000000100100000000
000000000000000000000000001001001111000010000000100000
000000000000000000000010010000000001000000100100000000
000000000000000000000010000000001110000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 4 7
000001000000000000000000010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000001000000000000000000100000000
000010000000000111000000000111000000000010000000000000
000000000000000000000000000011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000101001100000000000000000000010000000000100
000000000000000001000000001001000000000000000000000000
000000000000000001100000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011100000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000010000000000000
000000000000000001000000000000001100000000000000000100

.logic_tile 5 7
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000010000000000000000010000010000000
000000000000000001010000000000001011000000000000000000
000000000000000000010000000000000000000010000000000100
000000000000000000000000001111000000000000000000000000
000000000000100000000111010000000000000010000000000000
000000000000000011000110000011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000001000000000000010000000000000
000000000000100000000000001011000000000000000000100000
011000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000001100000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000010100000100000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000001
000000000000000000000000000000001110000010000000000000
000001000000000000000000000000010000000000000000000100
000000000000100000000110010000001010000010000000000010
000000000000000000000010000000000000000000000000000000
000000000000000111000000010000000000000000100100000000
000000001000000000000010000000001110000000000000000000
000000000000000001000000000000011110000100000100000000
000000000000001001000011100000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000010000000000000
000000000000000000000010101001000000000000000001000000
011000000000000000000000000000000000000010000000000000
000001000000000000000000001011000000000000000001000000
000000000000000000000000000111100000000000000100000000
000000000010000000000010010000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000110010000000001000010000000000000
000000000000000000000010000000001111000000000000000001
000000000000000111100000000000000001000000100100000000
000000000000000000000000000000001100000000000010000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000000001101000000000000000000
000000000000000000000110010000000000000000000100000000
000000000000000001000011101101000000000010000000000000

.ramb_tile 8 7
000000000000000000000111011000000000000000
000000010000000000000111000101000000000000
101000000001011000000011100000000000100000
100000000000001111000011101001000000000000
110000000000001111000000000000000000000000
010000000000001011000011101001000000000000
000000000000001011100000001000000000000000
000000000000001011100000001001000000010000
000000000000000000000000011000000000000000
000000000000000000000011011001000000000000
000000100000000000000000000000000000000000
000000000100000000000000000101000000010000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
010000000000000000000000000000000001000000
010000000000000000000000001101001010010000

.logic_tile 9 7
000000000000001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
011000100000011000000000000001100000000010000000000000
000001000000100001000000000000000000000000000010000000
000001000000000000000011100000000000000010000000000000
000000000000000000000100000000001000000000000000100000
000000000001010000000000000000001010000100000100000000
000000001000100000000000000000010000000000000000000000
000000000000001000000000000000011100000100000100000000
000000000000000011000000000000000000000000000000000000
000000000000000011100111000000000000000010000000000000
000000000000100000000000000000001111000000000000000100
000000000000000000000110010000000000000010000000000000
000000000000000000000011100000001111000000000000000100
000000000000000000000000000000000001000000100100000000
000000001000100000000000000000001101000000000000000000

.logic_tile 10 7
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
011000000001010000000110100000000001000000100100000000
000000000000100000000000000000001110000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000010000000000000000100000000001000000000000
000000000000000000000000000011000000000010000000000010
000000000100000000000000000000100000000000000000000000
000000000000000000000000010001100000000010000000000000
000000000000000000000010000000100000000000000010000000
000010100000000000000000000000000000000000000100000000
000001000000000111000000001111000000000010000000000000
000000000001000000000000011000000000000000000100000000
000000000000100000000011011111000000000010000000000000
000000100000001001100111000111100000000010000000000000
000001000000000011000110000000000000000000000000000010

.logic_tile 11 7
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011100000000000000100000000
000000001100000000000000000000000000000001000000000000
000000000000000000000000000000000000000010000000000010
000000000000000000000000000000001100000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000111000000000011000000000010000000000000
000010000000001000000000000111100000000010000001000000
000000000000000001000000000000100000000000000000000000
000000000000000111000000010000011100000100000100000000
000000000000001001000011000000010000000000000000000000
000000000000001000000000001000000000000000000100000000
000000001010001011000000000111000000000010000000000000
000011000000000001000000010000000000000000000100000000
000001000000000000000010000111000000000010000000000000

.logic_tile 12 7
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
011010000000000000000000000111100000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000101001000000110000000000000000010000010000000
000000000000100001000000000000001011000000000000000000
000000000000000001100000000001100000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000000000000000000000001010000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000001100000000000000000000010000000000000
000000000000000001000000000000001110000000000010000000
000000000000000111000000000101100000000010000000000000
000000000000000000100000000000000000000000000001000000

.logic_tile 13 7
000100000000000001100000000111001001001100111100000000
000000000000000000000000000000001011110011000000010000
101000000000000001100110000101101000001100111100000000
100000000000000000000000000000101000110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101011110011000000000000
000000000000001000000111000101101000001100111100000000
000000000000000001000100000000101101110011000000000000
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000001011000000000010111101001001100111100000000
000000000000000001000010000000101011110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101001110011000000000000

.logic_tile 14 7
000000000000000001100110010101001000001100111100000000
000000000000000000000010100000001100110011000000010010
101000000000000000000110110101001000001100111100000000
100000000000000000000010100000001000110011000000000010
000000000000001101100110100111001000001100111100000000
000000000000000101000000000000101001110011000000000010
000000000000001101100000010101001000001100111100000000
000000000000000101000010000000101001110011000000000010
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001100110011000000000010
000000000000001001100000000101101001001100111100000000
000000000000000001000000000000001100110011000000000010
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101001110011000000000010
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 15 7
000000000000000000000110010111001000001100111100000000
000000000000000000000010000000001110110011000000010000
101000000000001001100000000101001000001100111100000000
100000000000000001000000000000001101110011000000000000
000000000000000001100000000011101000001100111100000000
000000001010000000000000000000001001110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000011100111000011001001001100111100000000
000000000000000000100000000000001000110011000000000000
000000000000000011100111000111001001001100111100000000
000000000000000000000100000000101000110011000000000000
000000000000001011100111000111101001001100111100000000
000000000000000001000100000000101110110011000000000000
000000000000000011100111010101101001001100111100000000
000000000000000000100010000000101101110011000000000000

.logic_tile 16 7
000000000000000101100000010101001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000001001101100110100101001000001100111100000000
100000000000100101000000000000001000110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000101000010100000101001110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010100000101101110011000000000000
000000000000001000000110000111101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000001001100110000111101001001100111100000000
000000000000000001000000000000101001110011000000000000

.logic_tile 17 7
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000001000110011000000010000
101000000000001101100110010111001000001100111100000000
100000000000000001000010100000001000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000101000000000000101001110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000101000010000000101001110011000000000000
000000000000000000000000000101101001001100111100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000101001110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 18 7
000010000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000001
111000000000000101100000000000000000000000100100000001
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000001100000100000100000000
000000000000000000100010010000000000000000000010000000
000000000000000001110000000000000001000000100000000000
000000000000000000100000000000001100000000000000000000
000000001100001000000000000000011110000100000100000000
000000000000001001000000000000010000000000000000000010
000000000000000000000000010000001100000100000000000000
000000000000000000000010010000010000000000000000000000

.logic_tile 19 7
000000001110000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000100
000000000000000101100000000000011000000100000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000001100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000000000000
111000000000001000000000000000001100000100000100000001
000000000000000111000000000000010000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000000101000010000000001000000000000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000000000001011000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000000000101100000000010000000000000
000001000000000000000000000000100000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 21 7
000000000000000001100110000000001010000010000000000000
000000000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000101100000010000001010000100000100000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000101000000000010000000000000
000000000000000000000000000000000001000010000000000000
000000001100001111000000000000001110000000000000000000
000000000000000000000000010001000000000010000000000000
000000000000000000000011100000000000000000000000000000
000010000001011000000000000000000000000010000000000000
000001000000100001000000001001000000000000000000000001

.logic_tile 22 7
000000000000001000000011100001101000001100111110000000
000000000000000101000100000000101101110011000001010000
111000100001000000000111010101101001001100111110000001
000001000000100000000110100000001111110011000000000000
000000000110000000000010000011001000001100111110000000
000000000000000000000100000000001100110011000000000100
000000000001010111100000000001101001001100111100000000
000000000000100000100000000000101101110011000000000100
000000000000001101100000010111001000001100111110000100
000000000000001111000011100000001000110011000000000000
000000100001000000000111100011101001001100111110000100
000000000000100000000111110000101110110011000000000000
000000000000101000000111110001001000001100111100000100
000000000000010011000110100000101011110011000000000001
000000000000001000000000010111001000001100111100000100
000000000000000111000010010000101111110011000000000000

.logic_tile 23 7
000000001010000111000000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
111000000000001000000000000011100000000010000000000000
000000000000000001000011110000100000000000000000000000
000000000000000111100000000000000000000010000000000000
000000000000000000100000000011000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000100000000001000000000000001010000000000000000000
000000100000000000000000010011100000000000000100000000
000001001010000001000010000000000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000010100000010001100000000111100000000010000000000000
000000000000000000000000000000000000000000000010000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100010010
000011010100010000
001000000100000000
000000000100001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000011111010000100000100000100
000000010000000000000000000000110000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000011100000000000011010000100000100000000
100000000110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000100
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000101000110000001000001000000000100000010
000000000000000000000000000000001011000001000001000000
101000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000001001000100000110000010
000000000000000000000000000000011011000000000000000000
000000000000000000000111100011100000000000000100000000
000000000000000000000110100000000000000001000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000001101100000000000000100100000
000000010000001111000000001101100000000010000000000000
000000010000000000000000000001100001000000000101000010
000000010000000000000000000000101011000001000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001011000000000010000000100000

.logic_tile 4 8
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
011000000000000000000000000000000000000010000000000010
000000000000000000000011010111000000000000000000000000
000000000000000000000000011000000000000000000100000000
000010000000000000000010001001000000000010000000000000
000001000000000000000000000000000000000010000000000010
000000000000000000000000000000001011000000000000000000
000000110000100000000000010000001110000100000100000000
000010010000000000000010110000010000000000000000000000
000000010000001000000000000000011100000010000000000100
000000010000000001000011110000000000000000000000000000
000001010000001000000000000000000000000000100100000000
000000010000000001000010000000001101000000000000000000
000100010001010000000000011000000000000010000000000100
000100010000100000000010001111000000000000000000000000

.logic_tile 5 8
000000000100000000000110000000000000000010000010000000
000000000000000000000000000000001101000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000001100000000000001000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000000100000000000000000111000000000000000100000000
000000000000000000010000000000100000000001000000000000
000000010001010000000000010011100000000010000000000000
000000010100000011000010000000100000000000000000000100
000100010000000000000110000000000000000010000001000000
000000010000000000000000000000001001000000000000000000
000000010000000001100011000000000000000010000000000001
000000010000010111000000000111000000000000000000000000
000000010000000000000011000011000000000000000100000000
000000010000000000000100000000000000000001000000000000

.logic_tile 6 8
000000000000001000000110000000000000000000000100000000
000000000000000001000000001101000000000010000000000000
011000000000000000000000000000000000000010000010000000
000000000000000111000000000000001111000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000001000000011100000000001000000100100000000
000000000000000111000000000000001010000000000000000000
000000010000000000000000000001000000000010000000000000
000000010000000000000000000000100000000000000010000000
000001010000000000000000000000011000000100000100000000
000010110110000000000000000000000000000000000000000000
000000010000100000000000010000000000000010000000000100
000000011001010000000010000001000000000000000000000000
000010010000000001100000000111100000000010000000000000
000100010000000000000000000000000000000000000010000000

.logic_tile 7 8
000010000000000000000000000000001100000010000000000001
000000000000000000000000000000000000000000000000000000
011000000000000000000000010111100000000000000100000000
000000000000000000000010000000000000000001000000000000
000010000000000000000000000000000001000010000010000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110000000011010000010000000000010
000000000000000000000000000000010000000000000000000000
000000010001000001100111000111100000000000000100000000
000000010000100000000000000000000000000001000000000000
000000010000001000000000000000011000000010000010000000
000000010000000001000000000000010000000000000000000000
000000010000000000000000000000001100000100000100000000
000000010000100000000010000000010000000000000000000000
000000010000001001000000000000000000000000000100000000
000000010000001111100000001111000000000010000000000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
011000000110000000000000000000000000100000
100000010000000000000000000000000000000000
110000001010000000000000000000000000000000
110010000000010000000000000000000000000000
000000000000000111000000000000000000000000
000000000000000000000000000000000000010000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000100000
000011110000000000000111000000000000000000
000011010000000000000000000000000000000000
010000010001010000000000000000000000001000
110000010000000000000000000000000000000000

.logic_tile 9 8
000000000000001000000000000111000000000010000000000000
000000000100001111000000000000100000000000000000000100
011000000000001000000000010000000001000010000000000000
000000000000101111000011100000001011000000000000000100
000100000000000000000000000000000000000000100100000000
000000000001000000000000000000001000000000000000000000
000000000001010001100000010000011100000100000100000000
000001000000000000000010000000010000000000000000000000
000100010000000000000110000011000000000010000000000010
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000011000000100000100000000
000000011000000000000011010000010000000000000000000000
000000010000110000000000011000000000000000000100000000
000000010000100000000010000001000000000010000000000000
000000110000000000000000000101100000000010000000000000
000001010000000000000000000000000000000000000000000100

.logic_tile 10 8
000000000000000101000000000000000000000010000000000000
000000000000000101000000000000001011000000000010000000
101000000000010001000000000000000000000010000000000000
100000000000100000100010100000001000000000000010000000
010000000000000000000010100000000001000010000000000000
000000000000000000000100000000001001000000000000100000
000100100000000001000110000001000000000010000000000001
000001000000000000000110110000000000000000000000000000
000000010000000000000000001001111111110000000100000000
000000010000000000000000000101011101001100000000000001
000010110000000000000000000000000001000000100100000001
000001011010100000000010010000001111000000000010000000
000010110000000000000000001000000000000010000000000000
000000010000000000000000001101000000000000000000100000
000100010000000000000000001000000000000010000000000010
000001011010100000000011101101000000000000000000000000

.logic_tile 11 8
000000000000000101000010100101100000000000000110000000
000000000000000000000000000000000000000001000000000000
101000000000010101000000000000000001000010000000000010
100000001010000000000000000000001110000000000000000000
110000000001000000000000000011100000000010000000000000
100000000000000000000000000000100000000000000000100000
000000000000001000000000000000000000000010000000000000
000000000000001011000000000000001000000000000000100000
000000010000000000000000000000011000000010000000000000
000000010000000000000000000000000000000000000010000000
000000010000010000000110100000000000000010000000000000
000000010000100000000000001001000000000000000000000100
000010010001010000000000001000000000000000000100000000
000000010000000000000000001111000000000010000010000000
000000010000011101100111000111100000000010000000000000
000000011010100101000000000000000000000000000000000100

.logic_tile 12 8
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
011000000000000000000000010000011010000100000100000000
000000000000000000000011010000010000000000000000000000
000000000000000001100010000000000000000010000000000000
000000000000000000000000000000001010000000000000000100
000000000000000000000110100000000000000010000010000000
000000000000000000000100000111000000000000000000000000
000000010001000000000011100000000001000000100100000000
000000010000100000000000000000001001000000000000000000
000000010000000011100000000000000000000000000100000000
000000010000000000000000001011000000000010000000000000
000000010001011000000000000111100000000000000100000000
000000011110000001000000000000100000000001000000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000011110011000000000010000000000000

.logic_tile 13 8
000000000000000001100000010101001000001100111100000000
000000000000000000000011000000001001110011000000010000
101000000000000001100110000001001000001100111100000000
100000000000000000000000000000101000110011000000000000
000010100000011000000000000111001000001100111100000000
000000000000100001000000000000101001110011000000000000
000000000001000000000000000001001000001100111100000000
000000000000100000000000000000101101110011000000000000
000000010000000000000110000111101000001100111100000000
000000010000000000000000000000001001110011000000000000
000000010000000000000000000001001001001100111100000000
000000010000000000000000000000101000110011000000000000
000000010000000000000000010111101000001100111100000000
000000010000000000000010000000101001110011000000000000
000000010000001000000000010001001001001100111100000000
000000010000000001000010000000101001110011000000000000

.logic_tile 14 8
000000000000001001100110100111001000001100111100000000
000000000000000101000000000000001000110011000000010010
101000000000001101100110100101001000001100111100000000
100000000000000101000000000000001000110011000000000010
000000000000000101100110010101001000001100111100000000
000000000000000000000010100000101101110011000000000010
000000000000001000000110010101001000001100111100000000
000000000000100001000010100000101001110011000000000010
000000010000000000000000010101101001001100111100000000
000000010000000000000010000000001000110011000000000010
000000110000000000000000010111101001001100111100000000
000000010000000000000010000000001000110011000000000010
000000010000001000000000000101101001001100111100000000
000000010000000001000000000000101101110011000000000010
000000010000000001100000000101101001001100111100000000
000000011000000000000000000000101001110011000000000010

.logic_tile 15 8
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000001110110011000000010000
101001000000000000000110000111001000001100111100000000
100010100000000000000000000000101000110011000000000000
000000000000000000000110000011101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000010101001001001100111100000000
000000000000000000000010000000101101110011000000000000
000000010000000011100111010011001001001100111100000000
000000010000000000100110000000001100110011000000000000
000000010000001011100111000101101000001100111100000000
000000010000000001000000000000001101110011000000000000
000000010000001011100111000101101001001100111100000000
000000010000000001000000000000101110110011000000000000
000000010000000011100111000111101001001100111100000000
000000010000000000100100000000101001110011000000000000

.logic_tile 16 8
000000000000000101100110110101001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000001101100110110101001000001100111100000000
100000000000000001000010100000001000110011000000000000
000000000000001001100000010101001000001100111100000000
000000000000000101000010100000101001110011000000000000
000000000000001000000110010111001000001100111100000000
000000000000000101000010000000101001110011000000000000
000000010000001000000000000101101001001100111100000000
000000010000000001000000000000001000110011000000000000
000000010000000000000000000111101001001100111100000000
000000011010000000000000000000001000110011000000000000
000000010000000000000110000101101001001100111100000000
000000010000000000000000000000101001110011000000000000
000000010000000001100000000101101001001100111100000000
000000010000000000000000000000101001110011000000000000

.logic_tile 17 8
000000000000001101100110010101001000001100111100000000
000000000000000101000010100000001000110011000000010000
101000000000001000000110010101001000001100111100000000
100000000000000101000010000000001000110011000000000000
000000100000001001100110100111001000001100111100000001
000001000000000001000000000000101001110011000000000000
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000101001110011000000000000
000000010000000000000000000101101001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000001100000000101101001001100111110000000
000000010000000000000000000000001100110011000000000000
000000010000000000000000010101101001001100111100000001
000000010000000000000010000000101001110011000000000000
000000010000000000000000000101101001001100111100000001
000000010000000000000000000000101001110011000000000000

.logic_tile 18 8
000000001100100101100000000111000000000000000100000001
000000000001000000000000000000100000000001000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000001
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001110000000000010000000
000000010000001001100110010000000000000000000100000000
000000010000001001100110011111000000000010000000000010
000000010000000000000000010000001110000100000100000000
000000010000000000000010010000000000000000000010000010

.logic_tile 19 8
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000011110000100000000001000010000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000110000000000001000000100100000000
000000010000000000000100000000001010000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000100000000
000000010000000000000010011101000000000010000010000000

.logic_tile 20 8
000000001100001000000000000011000000000000000100000000
000000000000000001000000000000100000000001000000000000
111000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000010000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100110100101000000000010000000000000
000000000000000000000000000000000000000000000010000000
000000010000000000000110001000000000000000000100000000
000000010000000000000100000101000000000010000000000000
000000010000000001100000000000011010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000000000111100000000010000000000000
000000010000010000000000000000000000000000000010000000
000000010000001000000000000001000000000010000000000000
000000010000000001000000000000000000000000000010000000

.logic_tile 21 8
000001000000000000000000000000011000000010000000000100
000010100000000000000000000000000000000000000000000000
111000100000000001100000010000000000000000000100000000
000000000110000000000011110011000000000010000000000000
000000000000000001100000000000000001000010000000000001
000000000000000000000000000000001101000000000000000000
000100000000000000000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000001010000000101100000001000000000000010000000000100
000010010000000000000000001111000000000000000000000000
000000011000000000000000010011100000000000000100000000
000000010000000001000010000000000000000001000000000000
000000010000000000000110101000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000110110000000000000110000000001110000100000100000000
000101011010000000000000000000010000000000000000000000

.logic_tile 22 8
000000000000010000000110000011101001001100111100000010
000000000000100000000100000000001100110011000000010001
111000000001000111100000000011001001001100111110000000
000000000000100000000000000000001111110011000000000000
000000000000000000000111100111001000001100111100000000
000000000000000000000000000000001110110011000000000110
000000100001010000000111100111101001001100111100000010
000000000000000000000000000000001000110011000000000000
000000010000000000000111100011101001001100111100000001
000000110000000111000100000000101011110011000000000001
000000010001001111100111100111001000001100111101000000
000000010000100111000111110000101001110011000000000000
000000010000001111100011100011001001001100111100000100
000000010001010101100011110000101101110011000000000000
000000010001000001100000010101001000001100111100000000
000000011010100000100011100000101111110011000010000000

.logic_tile 23 8
000000000000000000000111101000000000000010000000000000
000000000000000000000100001101000000000000000000000000
111000000000010000000011100000000000000010000000000000
000000001010000000000100000000001111000000000000000001
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000010000000110001000000000000000000100000000
000000000000000000000011111111000000000010000000000000
000000010110000000000000000000000000000010000000000000
000010110000000000000000001111000000000000000000000000
000000010001010000000000010011100000000010000010000000
000000010000000000000010000000100000000000000000000000
000000010000000000000110010101100000000000000100000000
000000010000000000000010000000100000000001000000000000
000000110000000000000000001000000000000000000100000000
000001010000000000000011111001000000000010000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000111100000000000100100000000
000000000000000000000000000000001010000000000000000100
101000000000000000000000000011000001000000000100000000
100000000000000000000000000000001110000001000000000100
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
011010000000001000000000000000011000000010000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000010000001001000000000000000000000000000100000000
000000010000000111100000000011000000000010000000000000
000000110000100000000000010000000000000000000100000000
000001010000000011000011000011000000000010000000000000
000000010000001000000110000000000000000010000000000000
000000010000000001000000000000001111000000000000000000
000000010000000001100000000000000000000010000000000000
000000010000000000000000000111000000000000000000000000

.logic_tile 4 9
000000000000000101100000000111100000000000001000000000
000000000000000000000000000000101111000000000000001000
011000000000000000000000000101101000001100111100000000
000000000000000000000000000000101101110011000010000001
000000100000000111100000010101001000001100111100000000
000001000000000000100010100000101110110011000011000000
000000000001010001000110110011001000001100111100000000
000000000000101001000010100000101111110011000001000000
000100010010000000000111010101101000001100111100000001
000000010000000000000011000000001010110011000010000000
000000010000000000010010110101101000001100111100000000
000000010000000000000111000000001000110011000001000010
000000010000000011100010110101101001001100111100000000
000000010000000000100010100000101101110011000010000100
000000110000000000000011100111101001001100111100000001
000001010000000000000110100000101101110011000010000000

.logic_tile 5 9
000001001000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001101000000000000011100000000010000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000010000001000000000000010000010000000
000000000000000000000000001001000000000000000000000000
000001011000000001100000000011000000000010000000000000
000010010000000000010000000000000000000000000000000000
000000010000100001100000000000001110000100000100000000
000000010001010000010000000000010000000000000000000000
000000010000000001000010000101000000000010000010000000
000000010000010000100100000000000000000000000000000000
000000010000001000000011000111000000000000000100000000
000000010000000011000000000000000000000001000000000000

.logic_tile 6 9
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
011000000000000000000111000000011100000010000000000000
000000000000000000000111010000010000000000000000000100
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000000001000011110000001001000000000000000000
000000010000000000000110000101100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000011101010000010000011000000000000010000000000000
000000010000000001000010000101000000000000000000000100
000010110000001000000000001000000000000000000100000000
000000010110000001000000001001000000000010000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000001011000000000000000010000000

.logic_tile 7 9
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000000
011000000000000001100000001000000000000010000000000000
000000000000000000000000000001000000000000000000000001
000000000000000000000000000101000000000000000100000000
000000100000000000000011100000100000000001000000000000
000000000000001000000000001000000000000010000010000000
000000000000000001000000000101000000000000000000000000
000000010000000111100000000000001100000100000100000000
000010010100000000100000000000000000000000000000000000
000100010000000111100000001000000000000000000100000000
000000010000000000100000000011000000000010000000000000
000000010000000000000000010000001110000010000000000000
000010110000000000000010000000010000000000000000000001
000000010000001011100000000000011110000100000100000000
000000010000000011000000000000000000000000000000000000

.ramb_tile 8 9
000100000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000010000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000

.logic_tile 9 9
000010100000000000000000000000001100000100000100000000
000001000000000000000000000000000000000000000000000000
011000000001000000000000000000000001000000100100000000
000000001000100000000000000000001111000000000000000000
000000000000010001100110000111000000000010000000000010
000000000000100000000000000000000000000000000000000000
000000000001000000000111100000011010000100000100000000
000000000100000000000000000000010000000000000000000000
000100010000000111000000001000000000000000000100000000
000000010110000000000000000111000000000010000000000000
000000010001000000000000000000001010000010000000000001
000001011000000000000000000000010000000000000000000000
000000010000000000000011100000000000000000000100000000
000000010000001111000000001111000000000010000000000000
000000010000000011100000000101000000000010000000000000
000001010110000000100011110000000000000000000000000100

.logic_tile 10 9
000000000000000000000111110011100000000000000100000000
000010000000001111000010000000000000000001000000000000
011000100000001000000000000000011110000010000000000000
000001000000001011000000000000000000000000000000000000
000000000000011000000000001111101100001100110100000000
000000001010000001000000000001100000110011000000000000
000100000000000000000000000000000000000000100100000000
000000000010000000000000000000001001000000000000000000
000000110000000101000000000000001010000010000000000000
000001010000000000100000000000000000000000000000000000
000000110000000011100000000000001000000100000100000000
000001010000000000100000000000010000000000000000000000
000000010001100000000000000000000000000000000100000000
000000010100100000000000000001000000000010000000000000
000110110000000001100000000000000001000000100100000000
000000010000000000000010110000001111000000000000000000

.logic_tile 11 9
000000000000000000000000000000011100000010000000000000
000000000100000000000000000000000000000000000000000000
101000000001000000000000000011100000000010000000000000
100000000000100000000000000000100000000000000000000000
110010000000010111000000000101100000000010000000000000
100001000110000000000000000000100000000000000000000000
000100000000000000000000010000000001000010000000000000
000000000000000111000010010000001101000000000000000000
000010110001010111000110100011000000000000000100000000
000000010000000000000000000000000000000001000010000000
000010110000000101100110110000001010000100000100000000
000000010000000000000010100000000000000000000010000000
000000010000000000000000000011000000000010000010000000
000000110000000000000000000000100000000000000000000000
000010010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000010

.logic_tile 12 9
000000000000000111000010000000000001000000100100000000
000000000000000000000100000000001111000000000000000000
011000000000001000000000000000000001000010000000000000
000000000000001111000000000000001010000000000000000100
000010000000001000000000000101000000000010000000000001
000000000000000001000010010000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000111000000001010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000010000000001110000100000100000000
000000010000000000000100000000010000000000000000000000

.logic_tile 13 9
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000001011110011000000010000
101000000000000001100110000101001000001100111100000000
100000000000000000000000000000101100110011000000000000
000000000000000000000011110101001000001100111100000000
000000000000000000000010000000101011110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000101101110011000000000000
000000010000000001100110000111101000001100111100000000
000000010000000000000000000000001011110011000000000000
000000110000000000000000000101001001001100111100000000
000001011010000000000000000000101000110011000000000000
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000101011110011000000000000
000000110001001000000000000101001001001100111100000000
000000010000100001000000000000101001110011000000000000

.logic_tile 14 9
000000000000001001100110010101001000001100111100000000
000000000000000001000010000000001000110011000000010010
101000000000001000000110000101001000001100111100000000
100000000000000101000000000000001000110011000000000010
000000000000001101100110110101001000001100111100000000
000000000000000101000010100000101001110011000000000010
000000000000010101100110110101001000001100111100000000
000000000000000000000010100000101001110011000000000010
000000010000000000000000000111101001001100111100000000
000000010000000000000000000000001000110011000000000010
000000010000000001100000010101101001001100111100000000
000000010000000000000010000000001100110011000000000010
000000010000000000000000000101101001001100111100000000
000000010000000000000000000000101101110011000000000010
000010110000001000000000000101101001001100111100000000
000000010000000001000000000000101001110011000000000010

.logic_tile 15 9
000000000000001000000000000011001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000001100110010101001000001100111100000000
100000000000000000000010000000001101110011000000000000
000000000000000001100110010011101000001100111100000000
000000000000000000000011100000001101110011000000000000
000000000000001000000000000101001001001100111100000000
000000000000000001000000000000101101110011000000000000
000000010000000111000111010101101000001100111100000000
000000010000000000000010000000001110110011000000000000
000000010000000011100111000111001001001100111100000000
000000010000100000000000000000101000110011000000000000
000000010010000011100111000101001001001100111100000000
000000010000000000100100000000101001110011000000000000
000000010000000000000111000111101001001100111100000000
000000011000000000000100000000101001110011000000000000

.logic_tile 16 9
000000000000001101100110110111001000001100111100000000
000000000000000101000010100000001000110011000000010000
101000000000000000000110100101001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000001100000010101001000001100111100000000
000000000000000000000010000000101001110011000000000000
000000000000001101100000010111001000001100111100000000
000000000000000101000010100000101001110011000000000000
000000010000000000000000000101101001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001001100000010101101001001100111100000000
000000010000000001000010000000001100110011000000000000
000000010000001000000110000101101001001100111100000000
000000010000000001000000000000101101110011000000000000
000000010000000000000110000111101001001100111100000000
000000010000000000000000000000101001110011000000000000

.logic_tile 17 9
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000001000110011000000010000
101000000000001101100110010111001000001100111100000000
100000000000000101000010100000001000110011000000000001
000000000000001000000110010101001000001100111100000000
000000000000000101000010000000101001110011000010000000
000000000000001000000110100101001000001100111100000000
000000000000000001000000000000101001110011000000000000
000000010000000000000000000101101001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000111101001001100111100000000
000000010000000000000000000000001000110011000000000001
000000010000000001100000000111101001001100111100000000
000000010000000000000000000000101001110011000000000000
000000010000000001100000010101101001001100111100000001
000000010000000000000010000000101001110011000000000000

.logic_tile 18 9
000000000000100011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000000000000000000000001100000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000001000000000011000000000000000000100000001
000000000000000101000010100111000000000010000000000000
000000011100001000000110000000011010000100000100000000
000000010000001001000100000000010000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001011000000000010000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000000000000001000010000000
000000010000001000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000

.logic_tile 19 9
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
111000000000000000000111110000011000000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001111000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000101
000000010000000000000000001001000000000010000000000000
000001011110000000000000000000000001000000100100000000
000000110000000000000000000000001110000000000000000000
000000010000000001100111000000000000000000000000000000
000000010000001111100100000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000010000000
111000000000001111100000011000000000000000000100000000
000000000000001111000010100001000000000010000000000000
000000000000000101100000011000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000000000001100000000000000000000010000000000000
000000000000000000000000000000001011000000000001000000
000000010000000001100000001000000000000010000000000000
000000010000000000000000000101000000000000000010000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000001100000010000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100101000000000010000000000000
000000010000000000000100000000000000000000000010000000

.logic_tile 21 9
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
111000000000000000000000010111100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000110001001100000010101100000000000000100000000
000000000000000001000010000000100000000001000000000000
000000000000010001100000010000000000000010000000000000
000000001010100000100010010000001011000000000000000100
000001010000000000000000000000001010000010000000000100
000010010000000000000000000000000000000000000000000000
000000010001000000000000000000001010000010000000000000
000000010000100000000000000000000000000000000000000001
000000010000000001000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000
000010110000000111100000000000011000000010000000000100
000001010000000000100000000000010000000000000000000000

.logic_tile 22 9
000000000000000111100011100111101000001100111110000000
000000000000000011100100000000101100110011000000010000
111000000001000000000000000111101001001100111100000000
000000000010100000000000000000101010110011000010000000
000000000000000000000111100011101001001100111110000000
000010100000000000000100000000101110110011000000000100
000000100000001000000011100001001001001100111100000011
000000001000001001000000000000001100110011000000000000
000000010110000000000000000001001001001100111100000000
000000010000001111000000000000001101110011000000000001
000000110001011111100111110011101000001100111100000100
000001011010101111000111100000001110110011000000000000
000000010000001000000000000001001000001100111100000100
000000010000000111000010000000101011110011000000000010
000010010011000101100111110101101000001100111100000000
000000010000100000000011010000101111110011000010000000

.logic_tile 23 9
000000000000000111100000010101100000000010000000000000
000000000000000000000011110000100000000000000000000100
111000000000000101100110000000000001000000100100000000
000000000100000000000011110000001000000000000000000000
000000000000000001100000000000000000000010000000000000
000000000000000000000000000000001010000000000000000001
000000000000000000000000011000000000000010000000000000
000000000000000000000010000111000000000000000000000100
000000010000000000000000000000000000000000000100000000
000010110000000000000000001001000000000010000000000000
000000010000000000000000001000000000000010000000000000
000001010000000000000000001001000000000000000000000000
000001010000000000000000000001000000000000000100000000
000010010000000000000000000000000000000001000000000000
000000010001001000000000000001100000000000000100000000
000000010000100001000000000000100000000001000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010010000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000100101000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000010000000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000001000000111011000000000000010000000000000
000000000000000001000111100101000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000010000011010000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000001000000111110000000000000000100100000000
000000000000000001000011010000001111000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 4 10
000001000000000101100000010101101001001100111100000000
000000000000000000000010100000101000110011000000010010
011000000000001000000000000101001000001100111110000000
000000000000001001000000000000101100110011000000000001
000001000000000000000110100101001001001100111100000000
000000000000001001000000000000001010110011000010000001
000000000000000011100010000001001000001100111100000000
000000000000000000000010000000101101110011000011000000
000000000000000001000010000001001000001100111100000001
000000000000000000000000000000001111110011000000000100
000000000000000000010000000111101001001100111110000001
000000000000000000000000000000001110110011000000000000
000000000000001001000011100111001000001100111100000000
000000000000000101100100000000001110110011000010000100
000110000000001011000000010101101001001100111100000001
000100000000000101000011000000101111110011000000000000

.logic_tile 5 10
000000000000000001100000001000000000000010000000000000
000000000000000000000010001101000000000000000000000000
011010000000000000000000010001000000000000000100000000
000000000000000000000011110000100000000001000000000000
000011100000000000000000000000000000000000100100000000
000000001010000000000000000000001111000000000000000000
000000000000000000000110000001111101001100110100000000
000000000000000000000010000000111011110011000000000010
000001001110000000010000010001000000000010000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000000000011000000000010000001000000
000000000000000000000010000000100000000000000000000000
000000000000000111000011000111100000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000101000000000000111000000000000000100000000
000000000000000101000000000000000000000001000000000000

.logic_tile 6 10
000000000000010000000000000000000001000010000000000000
000000000000100000000000000000001110000000000000000001
011000000000000111000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000100001100110110000011010000010000010000000
000000000101000000000011110000010000000000000000000000
000001000000000000000000011000000000000000000100000000
000010100000000000000010000001000000000010000000000000
000010101100000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000001000000000000000000011110000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000000001100000000000001010000010000000000001
000000000000001111000011110000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000010000000000001
000000001110000000000000001101000000000000000000000000
011000000000001000000110001000000000000010000000000000
000000000000000001000000001001000000000000000001000000
000010000000000000000110000000000001000010000000000000
000000000000000000000011100000001011000000000000000001
000000000001000000000010101000000000000000000100000000
000000000000100000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000011000111000000000010000000000000
000000000000000000000000000000011000000010000010000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000001000000010000000000000000000100000000
000000000000000000100011011101000000000010000000000000

.ramt_tile 8 10
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 9 10
000000000000000111100000001000000000000010000000000000
000000000000000000100000000001000000000000000000000000
011000100001010001100000000101100000000010000000000000
000000001010000101000000000000100000000000000000000000
000010000000000000000000000101000000000010000000000000
000001000000000101000000000000000000000000000000000000
000100100001010000000110000000011100000010000000000000
000000000110000000000110100000000000000000000000000100
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000010001000000000000000000100000000
000001000010000111000100001011000000000010000000000000
000000000000000001000000010001001110001100110100000000
000000000000000000000011110111010000110011000000000000
000100000000000000000000001000000000000010000000000000
000001001010000000000000001101000000000000000000000000

.logic_tile 10 10
000000000001000001100000010101000000000000001000000000
000000000000100000100010010000101010000000000000001000
000010000000000000000000000111000000000000001000000000
000001000000000101000000000000001000000000000000000000
000000000000011101000110000111000000000000001000000000
000000000100001001000110100000101011000000000000000000
000100000000000000000011100001000000000000001000000000
000000000000000000000100000000101101000000000000000000
000010000000010000000010100101000001000000001000000000
000010000000000000000100000000001100000000000000000000
000000000000000101000010110011100001000000001000000000
000000000100001101100110100000101100000000000000000000
000010000001010101000000000111100001000000001000000000
000000000110000000100010110000101000000000000000000000
000100000000000000000000000101100001000000001000000000
000000000010000000000010110000101101000000000000000000

.logic_tile 11 10
000010100000000001000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
011000000000000000000000000111100000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000001010100000000000000000000000000001000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
000000000000010000000110110111000000000010000000000000
000000000100000000000010000000100000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000000010000000000100000000000000000000000
000000100001011000000000010111000000000010000000000000
000001000000000101000010100000000000000000000000000000
000000100001010101100110100000000001000000100100000000
000001000110001001000000000000001110000000000000000000

.logic_tile 12 10
000000000000000000000000001000000000000000000100000000
000000000110000000000000001111000000000010000000000000
011000000000000000000000000000000001000000100100000000
000000000000001001000000000000001110000000000000000000
000000000001010001100000001000000000000000000100000000
000000001010000000000000001011000000000010000000000000
000001000000000000000000000000011000000100000100000000
000000100000000111000000000000000000000000000000000000
000000000000100000000000000000000000000010000010000000
000000000001010000000000000101000000000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000011110000001010000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000001000000001011000000000010000000000000

.logic_tile 13 10
000000000001011000000000000101101000001100111100000000
000000000000000001000000000000101000110011000000010000
101000000000001000000000010101001001001100111100000000
100000000000000001000010000000001011110011000000000000
000000000000000001100000000101101000001100111100000000
000000000000000000000000000000101101110011000000000000
000000100000000001100000010111001001001100111100000000
000001000000000000000011000000101011110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101000110011000000000000
000000000000010000000000000101101001001100111100000000
000000000000000000000000000000001011110011000000000000
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000101001110011000000000000
000010100000000000000110000111101001001100111100000000
000000000000000000000000000000101011110011000000000000

.logic_tile 14 10
000000000000001001100110110101001000001100111100000000
000000000000000001000010100000001000110011000000010010
101000000000001101100110110101001000001100111100000000
100000000000000101000010000000001000110011000000000010
000000000000001101100000010101001000001100111100000000
000000000000000101000010000000101001110011000000000010
000000000000000001100000010111001000001100111100000000
000000000000000000000010100000101001110011000000000010
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000101001110011000000000010
000000000000001000000110000111101001001100111100000000
000000000000000001000000000000101001110011000000000010

.logic_tile 15 10
000000000000001001100000000011001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000110010111001000001100111100000000
100000000000000000000010000000101000110011000000000000
000000000000000000000110000111001001001100111100000000
000000000000000000000000000000101110110011000000000000
000000000000100001100000000101001001001100111100000000
000000000001000000000000000000101101110011000000000000
000000000000000011100111000111101000001100111100000000
000000000000000000000100000000001110110011000000000000
000000000000000011100111000101101000001100111100000000
000000000000000000100000000000001101110011000000000000
000000000000000011100111010011101001001100111100000000
000000000000000000100010000000001001110011000000000000
000000000000001011100111000111101001001100111100000000
000000000000000001000100000000101001110011000000000000

.logic_tile 16 10
000000000000001000000110010111001000001100111100000000
000000000000000101000010000000001000110011000000010000
101000000000000001100110110101001000001100111100000000
100000000010000000000010100000001100110011000000000000
000000000000000101100110110101001000001100111100000000
000000000000000000000010100000101001110011000000000000
000000000000001101100000010101001000001100111100000000
000000000000000101000010000000101001110011000000000000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 17 10
000000000000001000000000010101001000001100111100000000
000000000000000101000010000000001000110011000000010000
101000000000001001100110100101001000001100111100000000
100000000000000101000000000000001100110011000000000000
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000101001110011000000000001
000000000000000101100110010101001000001100111100000001
000000000000000000000010100000101101110011000000000000
000000000000000001100110000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000010000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000

.logic_tile 18 10
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000010000000
111000000000000101110110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000010000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000101000000110000000001110000100000100000000
000000000001011001000100000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000001000000000000000000000101100000000000000110000000
000010100000000000000000000000100000000001000000000000
111000000001000000000000000111000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011110111000000000010000010000000
000000001110000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100000001100110000000000000000010000000000000
000000000000000000000100000111000000000000000010000000
000000000000011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 20 10
000000000000100000000110101000000000000000000100000000
000000000001010000000000000001000000000010000000000000
111000000000001000000000000011000000000000000100000000
000000001100000111000000000000000000000001000000000000
000000000000000001100110000000000000000010000000000000
000000000000000000000000000000001010000000000010000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001001000000000000000000
000000000000001000000000000000011100000010000000000000
000000000000000111000000000000000000000000000010000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000111000000000010000000000000
000000000000000001000000000000000000000000000000100000
000000000000000000000000000101000000000010000000000001
000000000000000000000000000000100000000000000000000000

.logic_tile 21 10
000000000000000000000110001000000000000010000000000010
000000000000000000000000000101000000000000000000000000
111000100000000000000110001000000000000010000000000100
000001001100000000000000001001000000000000000000000000
000000000000000001000000000101100000000010000000000100
000000000000000000000000000000000000000000000000000000
000010000000011001100000000000001010000100000100000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100001001000000010001000000000000000000100000000
000001000000100101000100001011000000000010000000000000
000000000000000000000000010000001000000010000000000000
000000000000000000000010100000010000000000000010000000
000100000000000000000000000000011100000100000100000000
000100001010000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000111100000010111001001001100111110000000
000000000000000000000011110000001110110011000000010000
111000100000000111000000010111001001001100111100000000
000001000110000000100011100000101101110011000010000001
000000000110000000000111100001001001001100111100000000
000000000001000000000000000000001011110011000000000001
000000100001000000000010000011001001001100111100000011
000001000000001111000100000000001100110011000000000000
000000000000001000000000000101101001001100111100000000
000000000001010111000000000000001111110011000000000001
000000100000000111100010000001101000001100111101000000
000001000110000000100000000000101111110011000000000000
000000000000101000000111100001101000001100111100000000
000000000000010101000011110000001001110011000010000100
000000100000000111100111100101001001001100111100000000
000000001010001111000100000000101110110011000000000001

.logic_tile 23 10
000000000000001000000000000000011000000010000000000000
000000000000001011000000000000010000000000000000000000
111010100100000000000110000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001100110000000011100000010000010000000
000000000000000111000000000000000000000000000000000000
000000100001010111100000000001000000000000000100000000
000001000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000010000010000000
000000001101010000000000001101000000000000000000000000
000000000000000001100000000000000001000000100100000000
000001000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000010000000000100
000000000000000000000000000101000000000000000000000000
000000100000000000000000000000000000000000100100000000
000001000100000001000000000000001010000000000000000000

.logic_tile 24 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000000000000000111000000000001000000000010000000000000
000000000000000000100000000000100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000001110000010000000000000
000000000000000000100000000000000000000000000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000111000001000000100100000010
000000000000000000000000000000001010000000000000000000
101000100000000000000000000011100000000000000100000010
100001001010000000000000000111000000000001000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000100
000000000000000001000000000111010000000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000001100100000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000001100000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000001100000000000000000000000000100000000
000000000000000000010011111101000000000010000000000000
000000000000000000000000010000011000000010000000000000
000000000000001111000011110000000000000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000001000000001000000000000001000000000010000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000010
000000000000000011000000000001100000000000000100000000
000000000000000000000011100000100000000001000000000000

.logic_tile 3 11
000000000001010000000000000011100000000010000000000000
000000000000001001000000000000000000000000000000000000
011000000000000000000000000001000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000000000000001100000000000000001000010000000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011100000001000000000000000000100000000
000001000000000000100000000001000000000010000000000000
000000000000001001100000000111000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000111001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 4 11
000110000001001001000010000111101001001100111110000000
000000000000100101100100000000001001110011000001010000
011000000001000000000000010111001000001100111100000001
000000001100100000000010100000101111110011000000000001
000010101100000000000110110101101000001100111100000100
000000000000000000010010100000101100110011000000000010
000010100001000111100000000101001001001100111110000000
000000000000000000100011100000101101110011000001000000
000010000000010000000111000001001001001100111100000001
000000000000000001000000000000101010110011000010000000
000000000000000000010111000001001000001100111110000001
000000000000001111000000000000001000110011000000000000
000010000100000001000110110101001000001100111100000000
000000000000000000100011010000101110110011000001100000
000000000000001000000000000011101000001100111100000000
000000000000000011000000000000001101110011000000000110

.logic_tile 5 11
000101001110000000000000001000000000000010000000000000
000010000000000000000000000011000000000000000001000000
011000000000000000000110000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001110000100000100000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000000
000000001110001000000000000000000000000000000100000000
000000000000001011000000000011000000000010000000000000
000000001110001000010111000000000001000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000000001000000000000010000000000000
000000000001011111000000000111000000000000000010000000
000000000000001001100000000000000001000000100100000000
000000000000001111000011000000001111000000000000000000

.logic_tile 6 11
000000000000100000000110000000001100000100000100000000
000000000001000000000000000000000000000000000000000000
011001000000001000000000000000000000000010000000000000
000010100000001111000000000000001001000000000000000100
000001001110001000000010100000000001000010000000000000
000010100000001111000000000000001000000000000000000100
000000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001010001000000000000001110000010000000000000
000000000001100000000000000000000000000000000000000100
000000000000000000000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000000001000000001101000000000000000000000100
000001000000000000000000000000011010000010000000000000
000000100000000000000000000000000000000000000010000000

.logic_tile 7 11
000000000000101000000000000000011000000100000100000000
000000000000010001000000000000010000000000000000000000
011001000000001000010011100000011000000010000000000000
000010100000000001000000000000000000000000000000000001
000000000000010000000000000000000000000010000010000000
000000001010100000000000000000001000000000000000000000
000000000000000001000110000111100000000010000000000000
000000000000000000100000000000000000000000000001000000
000000000000000000000000000000011100000100000100000000
000000000110000000000000000000010000000000000000000000
000000000001010000000111100101100000000000000100000000
000000000000000000000100000000000000000001000000000000
000010000100000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000001
000000000000000001100000000000000001000000100100000000
000000000000000001000000000000001110000000000000000000

.ramb_tile 8 11
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000001000000111000101100000000000001000000000
000000000000001111000100000000101010000000000000001000
011010100000010111100011110101001000001100111100000000
000000000110001001000111110000101001110011000010000000
000010100110000101000010010011001001001100111110000000
000010000000000111000011110000001000110011000000000000
000100000001000000000111100011101000001100111100000000
000001000010001111000110100000101010110011000000100000
000000001000000011100000000001101001001100111100000000
000000000000000000000000000000101001110011000010000000
000010100001010000000000010111101001001100111100000000
000000000000000000000011000000101000110011000010000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000101011110011000000000010
000101100001000000000111000001001001001100111100000000
000011000000100000000000000000001010110011000010000000

.logic_tile 10 11
000000100000000000000110000111000000000000001000000000
000001000000000000000100000000001100000000000000010000
000000100001000001100000000111000000000000001000000000
000001000010000000100000000000001010000000000000000000
000000000010001000000000000111000000000000001000000000
000000000000001001000000000000101101000000000000000000
000100000000001000000000000111000001000000001000000000
000000001000001001000000000000101101000000000000000000
000000000001000000000000000101100001000000001000000000
000000000000101101000010110000001100000000000000000000
000010000001000000000110000111100000000000001000000000
000000000010001101000110110000001001000000000000000000
000000000001001101000010110001100001000000001000000000
000000000000001001100110010000001101000000000000000000
000000000000001101000010100111100001000000001000000000
000000000110001001100100000000101110000000000000000000

.logic_tile 11 11
000100000000000111100000010000000000000010000000000000
000000000001000000100010000000001001000000000000000000
011000000000000000000010100111100000000000000100000000
000000000100000000000011110000000000000001000000000000
000000100000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000001010000000000011000000000000010000000000000
000000000000000000000010011001000000000000000000000000
000010100000000000000000000000011100000010000000000000
000010101010000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000001010000000000000000111000000000010000000000000
000000000000100000000000000101100000000010000000000000
000000000001000000000000000000100000000000000000000000
000010100000001011100000000001100000000000000110000000
000001000000000011100000000000100000000001000000000000

.logic_tile 12 11
000000000001000000000000000101100000000000000100000000
000000000000100000000000000000100000000001000000000000
011000000000000000000111101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010100000000000000000000101100000000010000000000000
000001000100000000000000000000000000000000000000100000
000000000000001000000011010000000000000010000000000000
000000000000010001000011110000001110000000000000000001
000000100000000001100000001000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001100000000000000000100
000010100000001000000000000111100000000000000100000000
000001000000000001000000000000000000000001000000000000
000010100100000000000000010000000001000010000000000000
000000000000000001000010000000001111000000000010000000

.logic_tile 13 11
000000000000010001100110000101001000001100111100000000
000000000000100111000000000000001000110011000000010000
101000000000000001100110000001001000001100111100000000
100000000000000000000000000000001000110011000000000000
000010100000001000000000010101001000001100111100000000
000000000000000001000010000000101000110011000000000000
000000000000001000000000010001001000001100111100000000
000100000000000001000010000000001001110011000000000000
000000000000010000000000000101101000001100111100000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000001001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010100000000000000000000101101000001100111100000000
000001001100000000000000000000101000110011000000000000
000000000000000000000000000001001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 14 11
000000000000001001100110010111001000001100111100000001
000000000000000101000010000000001000110011000000010000
101000000000001101100110010101001000001100111100000000
100000000000000101000010100000001000110011000000000010
000000000000000101100110110101001000001100111100000000
000000000000000000000010100000101001110011000000000010
000000000000000000000110110101001000001100111100000000
000000000000000000000010000000101001110011000000000010
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000000000010
000001000000000000000000000111101001001100111100000000
000000100000000000000000000000001000110011000000000010
000000000000001000000000000101101001001100111100000001
000000000000000001000000000000101001110011000000000000
000000000000001001100000000101101001001100111100000000
000000000000000001000000000000101001110011000000000010

.logic_tile 15 11
000000000000000000000000010011001000001100111100000000
000000001010000000000010000000001100110011000000010000
101000000000000001100110000101001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100110000011101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010101001001001100111100000000
000000000000000000000010000000101101110011000000000000
000000000000001011100111000111101000001100111100000000
000000000000000001000000000000001110110011000000000000
000000000000000111000111000111001001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000011100111000101101001001100111100000000
000000000000000000100100000000101110110011000000000000
000000001110001011100111000111101001001100111100000000
000000000000000001100100000000101001110011000000000000

.logic_tile 16 11
000000000000001101100110010101001000001100111100000000
000000000000000101000010100000001000110011000000010000
101000000000000101100110110101001000001100111100000000
100000000000000000000010100000001000110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000001000010000000101001110011000000000000
000000000001001000000000000101001000001100111100000000
000000000000100101000000000000101001110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000001100110010111101001001100111100000000
000000000000000000000010000000101001110011000000000000

.logic_tile 17 11
000000000000001001100110110101001000001100111100000001
000000000000000001000010100000001000110011000000010000
101100000000000001100110110101001000001100111100000000
100000000000000000000010100000001000110011000000100000
000000000000001101100000010101001000001100111100000000
000000000000000101000010000000101001110011000010000000
000000000000001101100000010111001000001100111100000000
000000000000000101000010000000101001110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000101101001001100111100000001
000000000000000001000000000000001000110011000000000000
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 18 11
000010101110000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011100000000001000000100100000001
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001110000000000010000000
000000000000001000000000000101000000000000000100000000
000000000000001001000000000000100000000001000010000000
000000000000001001100000000001000000000000000100000000
000000000000001001100000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
111000000000000101100000000011100000000000000100000001
000000000000000000000000000000000000000001000000000001
000000000000000111100000010000011000000100000100000000
000000000000000000100010000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001100000000000010000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000010000000000000010000000
000000000000000001100000000101000000000000000100000000
000000000000001111100000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000

.logic_tile 20 11
000000000000000000000110010111100000000010000000000001
000000000000000000000010000000100000000000000000000000
111000000000000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000111100000010000001010000100000100000000
000000001010000000000011000000010000000000000000000000
000000000000000001100000000000001100000010000010000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000001000000010000001000000
000001000000000000000000000000010000000000000000000000
000001000000000000000000000000011010000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000010000000000000010000000000000
000000001100000000000010001001000000000000000010000000

.logic_tile 21 11
000000000000000001100010000111000000000010000000000010
000000000000000000000000000000100000000000000000000000
111000000000010001100000001000000000000000000100000000
000000000110100000100000000111000000000010000000000000
000000000110000000000110000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101000000000010000000000100
000000000110000000000000000000100000000000000000000000
000000000000000000000000010000011100000010000000000100
000000000000000000000010000000010000000000000000000000
000110000000000000000000000000000001000000100100000000
000000001010001001000010000000001000000000000000000000

.logic_tile 22 11
000000000110000111000011110011101001001100111110000000
000000000001010000100111110000001001110011000010010000
111000000000010000000000010101001001001100111100000100
000000000000000000000010110000001010110011000001000000
000000000000000111100011100101101000001100111110000010
000000100000000000100000000000101100110011000000000000
000000100001001000000000000111001001001100111110000000
000001001010000111000010010000101111110011000000000001
000000000000100011100000000111101001001100111100000010
000000000001010001000000000000001101110011000000000001
000000000000010111100000000111101000001100111100100000
000001000000000000000010000000001000110011000000000000
000000000000100000000111100011001000001100111100000000
000000000000010000000100000000001011110011000000000011
000010000000001111100000010001001000001100111110000100
000000000000000011100011100000101001110011000000000000

.logic_tile 23 11
000000000000010001100110000000011110000010000000000000
000000000000100000000000000000010000000000000000000000
111010100000000000000111110000011010000100000100000000
000000001010000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000100001010111100000000001100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000010000001000000010000000000000
000000000000000000000010000000010000000000000000000000
000010000000000000000000000000000000000010000010000000
000000000100000000000000000000001000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000010100000010000000000010011000000000010000000000100
000001000000000000000010000000100000000000000000000000

.logic_tile 24 11
000000000000001000000000000011000000000000000100000000
000000000000000001000000000000100000000001000000000000
111000000000000000000111000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000001101000000000000000001000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000111100011100111000000000000000100000000
000000000000000000100100000000100000000001000000000000
000000000000001000000000000001000000000010000000000000
000000000000000001000000000000000000000000000001000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000001000000000000000011100000000010000000000000
000000000000100000000000000000000000000000000010000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000010000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000011100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000011000000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000001000000000000000111000000000000000100000000
000000000000101001000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000001010000100000000000000
000000000000000011000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000001100000000010000000000000
000000000000100000000000000000000000000000000010000000

.logic_tile 2 12
000000000000000000000010110101100000000000100100000010
000000000000000000000010100000001111000000000000000000
101000100000000000000010100000001000000010000000000000
100001000000000000000000000000010000000000000010000000
000000000000000101100110100000000000000010000000000001
000000000000000000000000000000001010000000000000000000
000000000110000000000000001000000000000010000000000001
000000000110000111000000001001000000000000000000000000
000000000000000000000000000011111010000000000100000001
000000000000000000000000000000000000000001000000100000
000000100000000001000000000000000000000010000000000000
000001000000000000000000000111000000000000000010000000
000000000000001000000010000000000000000010000000000000
000000000000000101000000001101000000000000000000100000
000000000000000000000000000000000000000010000001000000
000000000000000000000000001001000000000000000000000000

.logic_tile 3 12
000001000000000000000000010000000000000000000100000000
000000100000000000000010001011000000000010000000000000
011000000000000001100000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111100101100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000001001000000000000001000000010000000000000
000000000000001111000000000000010000000000000000000000
000000000000000111100011011000000000000000000100000000
000000000000000000000111000101000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000100000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 4 12
000001000000000101100110100011001000001100111110000000
000000100000010000000011000000001011110011000000010001
011000000000000111100000000011001001001100111100000001
000000000000000000000000000000001000110011000000000001
000010000010000000000111000101101000001100111100000000
000011000000000000000000000000101101110011000001000010
000100000000000000000000000001001001001100111110000000
000000000000000000000010010000101111110011000001000000
000000100000101011100000000001001000001100111110000000
000001000000001011000011110000101110110011000000100000
000000000000000000000000000011101000001100111100000001
000000001110001001000011110000101000110011000000000000
000000101110000111100111010111001001001100111100000000
000001000000000111000111100000001100110011000010000100
000000000000000000000000000111001000001100111100000000
000000000000000000000010010000101111110011000011000000

.logic_tile 5 12
000110101110000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
101000000000000000000000000000001100000100000100000010
100000001010001101000000000000001100000000000010000000
000001000000000101000000000000000001000010000000000000
000000100000000000000010100000001000000000000000100000
000000000000100000000010000000011110000010000000000010
000000000000010000000000000000000000000000000000000000
000001001010101001000000000111000000000010000000000000
000010000000000001000000000000000000000000000000000001
000100000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000100
000000000000101000000000000101000000000010000000000000
000010100001000101000000000000100000000000000010000000
000001000000000101100000010000000001000010000000000001
000000100000000000000010100000001111000000000000000000

.logic_tile 6 12
000010000001000000000110000000000000000000100100000000
000000000000100000000010000000001001000000000000000000
011000001110000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000001
000001000000000000000000000000000000000000100100000000
000010000100000000000010000000001101000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000010100000000000000000001000000000000010000000000000
000000000000000000000011111101000000000000000010000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000001101000000000010000000000000
000000000000001000000010000000000000000000100100000000
000000000000001111000000000000001111000000000000000000
000101000000000011100000000111100000000000000100000000
000000100000000000000000000000000000000001000000000000

.logic_tile 7 12
000000100000000000000000000111100000000010000000000001
000001001100000111000000000000000000000000000000000000
011000000000000000000011101000000000000010000010000000
000000000000000000000000001011000000000000000000000000
000010000001010000000000010000001010000010000010000000
000001000000100000000010100000010000000000000000000000
000000000000000000010000000111100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000001100001000000000000000000000000000100100000000
000000000000000111000000000000001100000000000000000000
000000000000000000000110000001000000000000000100000000
000000000000000001010000000000000000000001000010000000
000001000000000000000000001000000000000000000100000000
000000101010000000000000000011000000000010000010000000
000000000000001001000000000000000001000000100100000000
000000000000000001100000000000001001000000000000000000

.ramt_tile 8 12
000010100000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010101000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000100011100000000111001001001100111100100000
000000000110010000100000000000001111110011000000010000
011000000000000111000111100001101000001100111110000000
000000000000000111000100000000001011110011000000000000
000000000000000111100111100101001000001100111100100000
000000000000000111000011110000001110110011000000000000
000110100000000000000111110011101000001100111100100000
000000001100000000000011100000101100110011000000000000
000100000000000111100000000101101000001100111100000001
000000000000000001000000000000101100110011000000000000
000000100000010000000000010101001001001100111100000000
000001001000100000000011000000101000110011000010000000
000000000000001011100000000001101001001100111100000000
000010100001010011100000000000101011110011000010000000
000000000001000000000011100101001000001100111100000000
000001000110000000000100000000001000110011000000000010

.logic_tile 10 12
000000000000001000000000010111000000000000001000000000
000000000100001001000011000000001001000000000000010000
000000100001000000000000010001000000000000001000000000
000000000000000111000010010000001100000000000000000000
000000000110100000000110000111000001000000001000000000
000000000000000000000100000000101001000000000000000000
000100000000001000000000010111000001000000001000000000
000001000000001001000011000000101111000000000000000000
000000000000000101000000000111100001000000001000000000
000000000000000000100000000000001000000000000000000000
000000100000000000000010100111100001000000001000000000
000001000100100000000110110000001011000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000001101000110110000001101000000000000000000
000010000000010101000000010101000001000000001000000000
000000000100001101100010110000101101000000000000000000

.logic_tile 11 12
000000000000000111100000000000001010000010000000000000
000010000000000000100000000000010000000000000001000000
011000000000010000000000000000001010000010000000000000
000000000000000000000011110000000000000000000000000000
000000100000000101000000010000001110000010000000000000
000001001010000000000011100000000000000000000000000000
000000000000000000000000000000011000000010000000000001
000000000110000000000000000000010000000000000000000000
000000000000000000000000010000000001000000100100000000
000000100000000000000010100000001110000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000101000001000000000000001000000000010000010000000
000001000000000101000000000000000000000000000000000000
000010100000010011100000000011000000000010000000000000
000000000100000000100000000000100000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001110000000000000000000
011000000000000001100000010000000001000010000000000000
000000000000000000000010000000001000000000000000000100
000010100001000000000000000000001100000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000111100110000001100000000010000000000000
000000000000000000000000000000100000000000000000000001
000000000000000000000111001000000000000010000000000001
000000001110000000000100001101000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010000000000111000000000000000001000000100100000000
000000000000001001100000000000001110000000000000000000

.logic_tile 13 12
000000000000000000000000000001101000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000011100000000101001001001100111100000000
100000000110000000000000000000001000110011000000000000
000000000000000001100110000001101000001100111100000000
000000001110000000000000000000001101110011000000000000
000000000000000001100000000101001001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000001000000000010001101001001100111100000000
000000000110000001000010000000001100110011000000000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000001000110011000000000000
000000100000000000000000000001101001001100111100000000
000001000110000000000000000000001101110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101000110011000000000000

.logic_tile 14 12
000000000000000101100110100101001000001100111100000000
000000000000000000000000000000001100110011000000010010
101000000001011101100110110101001000001100111100000000
100000001010000001000010100000001000110011000000000010
000000000000001001100000010101001000001100111100000000
000000000000000101000010100000101101110011000000000010
000000000000001001100000010111001000001100111100000000
000000000000000101000010000000101001110011000000000010
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000001000110011000000000010
000000000001000000000000000101101001001100111100000000
000000000000100000000000000000001000110011000000000010
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000101001110011000000000010
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 15 12
000000000000001000000110000011001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000001100000010101001000001100111100000000
100000000000000000000010000000001101110011000000000000
000000000000000001100000010101001001001100111100000000
000000000000000000000010000000101110110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000101001110011000000000000
000010000000000011100111000111101000001100111100000000
000000000000000000000000000000001110110011000000000000
000000000000000011100111000111001001001100111100000000
000000000000000000100100000000101000110011000000000000
000000000000000011100111000011101001001100111100000000
000000000000000000100100000000001001110011000000000000
000000000000001111000111000101101001001100111100000000
000000000000000001000000000000101101110011000000000000

.logic_tile 16 12
000000000000001101100000000101001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000101100110110101001000001100111100000000
100000000000000000000010100000001000110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000101000010100000101101110011000000000000
000010100000001001100000010101001000001100111100000000
000000000000000101000010000000101101110011000000000000
000000000000000000000110010101101001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 17 12
000010001110001000000110100101001000001100111100000001
000000000000000001000000000000001000110011000000010000
101000000000001101100110000101001000001100111100000001
100000000000000101000000000000001100110011000000000000
000000000000001101100110010101001000001100111100000000
000000000000000101000010100000101101110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000001000010100000101001110011000000000000
000000000000000001100000010101101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 18 12
000000000000100000000000001000000000000000000100000000
000000000001000000000000000001000000000010000010000001
111000000000001011100000000000011100000100000100000001
000000000000000101100000000000010000000000000000000000
000000001100000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000101100000000000000001000000100100000000
000000000000000000000000000000001110000000000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000000000000
000000000000000000000010010000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001001000000000000001000000000000010000000

.logic_tile 19 12
000000001110100111100000000000000001000000100100000000
000000000001010000100000000000001100000000000010000001
111000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000001000000000000000100000000
000000000000000000100000000000000000000001000010000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001001000000000010000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000010000010
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000

.logic_tile 20 12
000000000000001001100000010000000000000000100100000000
000000000000000001000011110000001001000000000000000000
111000000000000001100000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000010000000000010
000000000000000000000000000001000000000000000000000000
000000000000000000000011100111100000000010000000000000
000000000000000000000000000000100000000000000000000001
000000000000000000000011110011100000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000001000010000000000000
000000000000000000000010000000001000000000000010000000

.logic_tile 21 12
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
111000000001000000000000010000000000000010000000000010
000000000100100000000010000000001010000000000000000000
000000000000001000000000000000000000000010000000000000
000000100000000001000000000000001111000000000000000000
000100100001010001000000000000000000000000000100000000
000001000000000001000000001111000000000010000000000000
000000001100000000000000001000000000000010000000000010
000000000000000000000000001111000000000000000000000000
000000100001000011100000000001100000000010000000000000
000001001010100000000000000000100000000000000000000100
000000000000000000000110000011100000000000000100000000
000000000000000000000011110000000000000001000000000000
000100000001010000000110000101100000000000000100000000
000100000100100000000000000000000000000001000000000000

.logic_tile 22 12
000000000000000000000000010101001000001100111110000000
000000100000000000000011110000001111110011000000010100
111000000000011000000000010001101000001100111100000000
000000000000001001000011100000001111110011000011000000
000000000110001000000000010111101001001100111100000001
000000000000001001010010100000101001110011000000000100
000010100001010000000000000011101000001100111100000010
000000000110000000000010010000101110110011000000000000
000000000000000011100000000101001001001100111100000000
000000000000000000100000000000101111110011000010000000
000000000001001000000000000011101000001100111101000000
000000000000101001000010010000001100110011000001000000
000001000000000000000011100101101000001100111100000000
000010000000000111000010000000101001110011000000000001
000110100000000011100111110111101001001100111100000101
000000000100000001000011100000001110110011000000000000

.logic_tile 23 12
000000000000001111100000000000001100000010000000000000
000000000000000111100000000000000000000000000000000000
111010000000011000000000000000000000000000000100000000
000000001010001011000000000001000000000010000000000000
000001000000000000000110000000000000000010000000000000
000010100000000000000000000000001100000000000000000000
000000000100011000000111000001000000000000000100000000
000000000000000001000100000000000000000001000000000000
000010100000001001100000001000000000000000000100000000
000011101111000101000000001101000000000010000000000000
000000000000010000000000001000000000000010000000000000
000000001010000000000000000101000000000000000000100000
000000000000100000000000000000000001000000100100000000
000000000000010000000000000000001000000000000000000000
000010100000110000000000000000001010000010000000000000
000000001000100000000000000000010000000000000000000000

.logic_tile 24 12
000000000000000000000111100000000000000000100100000000
000000000000000000000100000000001110000000000000000000
111010000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000101000110000000000000000010000000000010
000000000000000000000000000000001010000000000000000000
000000100000001000000000010000001100000100000100000000
000000000000000001000011100000000000000000000000000000
000000000000000001100000000000001000000100000100000000
000000000000001111000000000000010000000000000000000000
000000000000000000000000000000001010000010000000000001
000000000000000000000000000000010000000000000000000000
000000000000000111100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000010

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000001000000000011000000000010000000000000
000000000000000000100000000000100000000000000010000000
011000000000001000000000000000011010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000101000000000000011100000100000100000000
000000001100000000000000000000000000000000000000000000
000000000000000001100110000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000001000010010000001100000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000010
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000010000000

.logic_tile 2 13
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
011000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111100000000001000010000000000000
000001000000000000000000000000001010000000000000000001
000000000000000001100000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001110000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000001011100010000000001110000100000100000000
000000000000000001000011100000010000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010000111000000000000000010000000

.logic_tile 3 13
000000000000101000000000000000000000000010000000000000
000000000001010111000000001101000000000000000000000000
101000000000001000000010101000000000000010000000000001
100000000000100101000010100101000000000000000000000000
000010101110000000000110101000000000000010000000000000
000000000000000000000000001001000000000000000000000001
000000000000000000000000010001100000000010000000000000
000000001010000101000010100000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000010000000001000010000000000000
000000000000000000000010000000001001000000000000000000
000010000000000000000000001111000000001100110110000110
000000000000000000000010001011100000110011000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001011000000000000000010

.logic_tile 4 13
000000000010010001000000000111001001001100111100100000
000000000000000000100010000000001111110011000001010000
011000000000001000000010000111001001001100111110000000
000000000000000101000100000000101111110011000001000000
000100000000001111100110100001101000001100111100000000
000101000010010101100000000000101010110011000001000010
000000000000010101100111100001001000001100111110000000
000001000000001001000000000000101010110011000000000001
000001000000000000000011100101101000001100111100000000
000000100110000000000100000000001011110011000011000000
000000000000000000000000000001101000001100111110000001
000000000000000000000000000000001000110011000000000000
000000000000010000000111100111101001001100111100000000
000000001010001001000000000000001010110011000010000100
000010000000000000000011110101101000001100111100000000
000000000000001001000111100000101101110011000001100000

.logic_tile 5 13
000100000000110000000000000000001110000100000100000000
000000000000010000000000000000010000000000000001000000
011000100000000000000000000111000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000110000000000000010000000000000000100100000000
000000001011000000000010000000001101000000000000000000
000000000001000000010000000000000001000010000000000000
000000000000000000000000000000001100000000000000000100
000000001110010001110000011000000000000000000100000000
000000000100000000000011101011000000000010000000000000
000000000000000001100000010000000000000000100100000000
000000000000000000000010110000001110000000000000000000
000001000000100000000010010000001010000010000000000001
000010100101000011000011010000010000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000011000000000000000000000000

.logic_tile 6 13
000000000000110000000000000000000001000010000000000000
000000001011110000000000000000001111000000000010000000
011000000000001001100000010000011000000010000000000000
000000000000000001000011010000000000000000000000000100
000000001100000000000000000111100000000010000000000000
000000000000000000000000000000100000000000000000000100
000001000000000000000111000000000001000010000000000000
000000100000000000000100000000001000000000000000000100
000001000000000000000010000000000001000000100100000000
000010100101000000000000000000001110000000000000000000
000010100000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000100111000110010000011000000100000100000000
000000000001000000100010000000010000000000000000000000

.logic_tile 7 13
000000000000000001100110000001000000000010000000000000
000000001110010000000011110000000000000000000001000000
011000000000000011100000000000001110000100000100000000
000000000000000000100000000000010000000000000000000000
000000100001010000000011100001100000000000000100000000
000001000000100000000000000000000000000001000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001101000000000010000000000000
000000000000000000010000000000000000000010000000000000
000000000000000000000000000000001111000000000000000001
000000000000000000000010010001000000000010000000000000
000000001010000000000010000000100000000000000000000100
000000001100000000000000000000000001000010000000000010
000000000000000000000000000000001010000000000000000000

.ramb_tile 8 13
000000000000010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100100000000000000000000000000000000
000001001100010000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 9 13
000101000000000001000011010001001000001100111100000000
000010000000000000000011110000001011110011000000010010
011000000000001000000111100101101001001100111100000000
000000000010001011000000000000101011110011000000000001
000000000000000000000111110001001001001100111100000000
000000000000011111000111100000101111110011000010000000
000000000000001000000011100011101001001100111100000000
000000000100101111000110000000001001110011000000000010
000000001010000000000000010101001000001100111110000000
000000000000000000000010110000101001110011000000000000
000010100000001011100000000111001000001100111100000000
000000000010000011000000000000001010110011000000000010
000000000111010111100000000011101001001100111110000000
000000000000000000100000000000001000110011000000000000
000100100001010000000010000011001001001100111100000000
000000000110000000000000000000101010110011000010000000

.logic_tile 10 13
000000000000000000000000010101000000000000001000000000
000000000000000000000010010000101100000000000000010000
000000000000000000000111100111000001000000001000000000
000001000000100000000000000000001001000000000000000000
000010100001011001100000000011000000000000001000000000
000000000000000011100010000000001101000000000000000000
000100100000000000000110000101100000000000001000000000
000000001100000000000110000000101101000000000000000000
000001000001000001000010100101100001000000001000000000
000000000000101101000110110000101100000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000101101000100000000001010000000000000000000
000000000000000101000000000111100000000000001000000000
000000000100000000100000000000101001000000000000000000
000000000001000101000000000101000001000000001000000000
000000000000000000100010110000001101000000000000000000

.logic_tile 11 13
000010000000000000000000000000000000000000000100000000
000001001010000000000000000101000000000010000000000000
011000000000000101010000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000101011001000111101000000000000000000100000000
000000001100000001100100000111000000000010000000000000
000000000000000000000000000011000000000010000000000000
000000000000000101000000000000100000000000000000000000
000000000001010000000000010001100000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000010000000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001101000000000010000000000000
000100000000000111000000001000000000000010000000000000
000000000000000000100000000101000000000000000000000000

.logic_tile 12 13
000000000000000111100000000000001110000010000000000001
000000000000000000100000000000010000000000000000000000
011000000000100000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000000000
000010000000000111000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001110000010000000000001
000000000000000000000000000000010000000000000000000000
000010100000000001000110010000001100000010000010000000
000001000000000000100010000000000000000000000000000000
000000000000001011100000000000000001000010000000000100
000000000000000001100000000000001110000000000000000000

.logic_tile 13 13
000000000000000001100110000101001001001100111100000000
000000000000000000000000000000001001110011000000010000
101000000001000000000110010001101000001100111100000000
100000000000110000000011000000101000110011000000000000
000000000000001000000000000111001001001100111100000000
000000001100000001000000000000101001110011000000000000
000000000000000000000000000001101000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000001101001001100111100000000
000000000100000000000000000000101100110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000101001110011000000000000
000000100000001000000000010001101001001100111100000000
000001000000000001000010000000101001110011000000000000

.logic_tile 14 13
000000000000001001100000000101001000001100111100000000
000000000000000101000000000000001000110011000000010010
101000100000001101100110000101001000001100111100000000
100001000000000101000000000000001000110011000000000010
000000000000001101100110110101001000001100111100000001
000000000000000001000010100000101101110011000000000000
000000000000011000000110110101001000001100111100000000
000000000000000001000010100000101101110011000000000010
000000000000000000000110010101101001001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000001000110011000000000010
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000000000010
000010000000000001100000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 15 13
000000000000000000000000010011001000001100111100000000
000000000000000000000010000000001100110011000000010000
101000000000000001100110000101001000001100111100000000
100000000000000000000000000000001101110011000000000000
000000000000000001100110000011101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010101001001001100111100000000
000000000000000000000010000000101101110011000000000000
000000000000001011100111000111101000001100111100000000
000000000000000001000000000000001110110011000000000000
000000000000000011100111000111001001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000011100111000101101001001100111100000000
000000000000000000100100000000101110110011000000000000
000000000001001011100111000111101001001100111100000000
000000000100100001100100000000101001110011000000000000

.logic_tile 16 13
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000001000110011000000010000
101000000000001001100110110101001000001100111100000000
100000000000000101000010100000001000110011000000000000
000000000000001001100110010101001000001100111100000000
000000000000000101000010000000101001110011000000000000
000000000000000101100110010101001000001100111100000000
000000000000000000000010000000101001110011000000000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000

.logic_tile 17 13
000000000000001001100110110101001000001100111100000000
000000000000000001000010100000001000110011000000010001
101000000000001101100110000101001000001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000001101100110010101001000001100111100000000
000000000000000101000010000000101001110011000000000000
000000000000001001100110110101001000001100111100000000
000000000000000101000010100000101001110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 18 13
000000000000000000000111000001000000000000000100000000
000000000000000000000000000000100000000001000010000000
111000000000000000000000001000000000000000000110000000
000000000000000000000000001101000000000010000000000001
000000001100100101100000001000000000000000000110000001
000000000001010000000000001111000000000010000000000000
000000000000000101100000010111000000000000000100000000
000000000000000000000010100000100000000001000000100000
000001000000000000000000011000000000000000000100000001
000000100000000000000010010101000000000010000000000000
000000000000000000000000000000001010000100000100000001
000000000000000000000000000000000000000000000010000000
000000000000000000000110000000000000000000100100000000
000000000000000000000100000000001101000000000000000010
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 19 13
000000000000100111100000000000001110000010000000000000
000000000000000000100000000000010000000000000010000000
111000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000001000000111100011000000000000000100000000
000000000000000101000100000000000000000001000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001001110000001100000010001000000000000000100000000
000000100000000000100010010000000000000001000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000100100000000
000000000000010000000010000000001011000000000000000010
000000000000000001100000000111100000000000000100000000
000000000000000000100000000000000000000001000010000000

.logic_tile 20 13
000001000000000111100000000000000000000010000000000001
000000100000000000100000000000001101000000000000000000
111000000000000101100000010000000000000000100100000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010000000001111000000000000000100
000010000000001000000000000000011010000010000010000000
000001000000001111000000000000010000000000000000000000
000000000000100000000110010000011000000010000000000000
000000000001000000000011110000000000000000000010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 21 13
000000000000000000000000000001100000000010000000000010
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000100100000000
000000000110000000000000000000001101000000000000000000
000000000000000000000000000101100000000010000000000100
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000001000010000000000000
000001000100000001000000000000001101000000000000100000
000000000000000000000110100000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000010100000010000000110000000000000000000100100000000
000001001110000000000000000000001111000000000000000000
000000000000000001100010000000000000000010000000000100
000000000000000000000010000000001110000000000000000000
000010000000010000000000010111000000000000000100000000
000000000000100000000010100000100000000001000000000000

.logic_tile 22 13
000000001010001000000111000111101001001100111100000100
000000100000001001000100000000101011110011000000010000
111000100000010000000111100001001000001100111100000010
000001000000000000000000000000001110110011000000000010
000000000000100111000000010001001000001100111100000000
000000000001001111100010010000101111110011000000000100
000110000000000000000110000111001001001100111110000000
000000000110000000000111110000001011110011000000000000
000001000000000000000111100101001000001100111100000000
000010000000000000000100000000101010110011000000000001
000010000000011000000000000011101000001100111100000000
000000000010100111000000000000001010110011000000000001
000000001000000101100111100011001001001100111100000000
000000000000001111000000000000101110110011000010000000
000000000000000111100010000111101001001100111110000100
000000001010000000000110010000101001110011000000000000

.logic_tile 23 13
000000000000011000000000010000001010000100000100000000
000000000000101111000010000000000000000000000000000000
111000000001010000000000001000000000000010000000000000
000000001010100111000010101101000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000111000100000001000000000010000000000000
000000100010000000000000010000000000000010000000000010
000011000010000000000010000000001110000000000000000000
000000000000000000000000000000000000000010000010000000
000000001101000000000000001001000000000000000000000000
000000100000010000000000000001100000000010000000000001
000001001010000000000000000000100000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 24 13
000000000000000001100000010000000000000010000000000000
000000000000000000000010001001000000000000000001000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000001100000000000011010000010000000000000
000000000000001001000000000000000000000000000000100000
000000000000000001000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000010001000000000010000000000000
000000000000000000000011100000000000000000000001000000
000000000000000000000000000011100000000010000000000001
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000001000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000001011000000000000000000000001000000000000
000000000000000111100000000000000000000010000000000000
000000000000000000000000000011000000000000000010000000
000000000000001001100000010000000000000010000000000000
000000000000000001000010000000001100000000000001000000
000000000000000000000110010000001100000010000000000000
000000000000000000000011000000010000000000000010000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000010
000000000000000000000000000101100000000000000100000000
000000001010000000000000000000000000000001000000000000

.logic_tile 2 14
000001000000000000000000000000000000000010000000000001
000000100110000000000000000000001010000000000000000000
011000000000000111100000000101000000000000000100000000
000000000000000000100000000000100000000001000000000000
000001000000000101000010000101100000000010000000000001
000000001010000000000000000000000000000000000000000000
000000000000001111100000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000001000001100000000000001100000010000000000001
000000000000100000000000000000010000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000010000000000000000000000000000000000000000001

.logic_tile 3 14
000000000001000000000000001000000000000010000000000000
000000000000100000000000000001000000000000000000000000
011000000000001000000000010011000000000000000100000000
000000000000000001000011100000100000000001000000000000
000000000000000001100110000000000000000010000000000000
000001000000000000000000000101000000000000000000100000
000100000000000000000000010000000001000000100100000000
000000001010000000000011110000001111000000000000000000
000000000000000000000000000000011010000100000100000000
000001000000000000000010000000010000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000001000010000000000001
000000000000000000000000000000001111000000000000000000
000000000000000000000110010001100000000000000100000000
000000000000000000000011010000100000000001000000000000

.logic_tile 4 14
000010100000000000000000010101001000001100111100000000
000000001010001001000011000000001111110011000001010010
011000000001010000000000000011101000001100111110000000
000010100000000000000010010000101111110011000001000000
000000000000001000000000000011101001001100111110000100
000000000000000101000000000000101011110011000000000000
000000000001010000000010000001101000001100111100000000
000000000000000000000100000000101101110011000001000010
000001000001010111000111100111101000001100111100000000
000000000100001111100100000000101000110011000011000000
000000000000000111010111100011001001001100111110000000
000000000000000000100110010000001100110011000000000000
000001001111100101100111110111101000001100111110000000
000000000010100000000010100000001110110011000000000000
000000000000000000000000010001001000001100111100000000
000000000000001001000010110000101100110011000001000100

.logic_tile 5 14
000000001010000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
011101000000000000000000000000001110000010000000000000
000000100000000000000000000000010000000000000000000000
000001000000100000000000001000000000000010000000000000
000000101011010000000000000011000000000000000000000000
000000100000000000010000010000000001000000100100000000
000001000000000000000011110000001110000000000000000000
000100001010001000000000000111100000000000000100000000
000000000000000001010000000000100000000001000000000000
000000000000101000000110000000001100000010000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000110000011100000000010000000000000
000000100001010000000000000000100000000000000000000000
000000000000000000000011010000000001000000100100000000
000000000110000111000011010000001011000000000000000000

.logic_tile 6 14
000000000110010000000110000000011000000010000000000000
000010100000100000000000000000010000000000000000000100
011000001110000000000110000000000000000010000000000010
000000000000001001000000001101000000000000000000000000
000000101011100000000000010000001010000100000100000000
000001001100111001000010000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000001111000000000010000000000000
000000100000010000000000001000000000000010000000000100
000001000000000000000010011011000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010001001000000000000000000100000
000010100000000000000000000000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000010100000100000000000000000011000000100000100000000
000000001011010000000000000000000000000000000000000000

.logic_tile 7 14
000100100001000000000000001000000000000000000100000000
000001001110100000000000001101000000000010000000000000
011000000000001000000000000000000000000010000000000000
000000000000000001000000000000001010000000000000000001
000010100000101000000000000011100000000000000100000000
000001000001010001000000000000000000000001000010000000
000000000000000000000011100000011000000010000000000001
000010000000000000000100000000000000000000000000000000
000000100100000000000111000000000000000000000100000000
000001000000000111000100000011000000000010000000000000
000001000000000011110000000000000000000000100100000000
000000100000000000000000000000001101000000000010000000
000000000000100000000000001000000000000010000000000000
000000000001010000000000001111000000000000000000000010
000000000000001000000110000000000001000000100100000000
000000000000001111000000000000001110000000000000000000

.ramt_tile 8 14
000000000111010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 9 14
000100001010000000000011110011101001001100111110000000
000000000000000000000111010000001010110011000000010000
011010100001011011100000010101001000001100111110000000
000000000000101011000011010000001111110011000000000000
000000000000000111000010000011001001001100111110000000
000000100001010000100100000000001000110011000000000000
000010100001011111000000000111001000001100111110000000
000000000010100111100000000000101101110011000000000000
000000000000000011100111000001101000001100111100000000
000000000000000000100100000000001011110011000000000010
000000100000010111000111000001001000001100111100000000
000000001000000000100000000000101001110011000000000010
000001000000000000000111100101101001001100111100000001
000000000000000000000010000000001001110011000000000000
000000000001010001000000000111101001001100111110000000
000000000110000000000000000000001101110011000000000000

.logic_tile 10 14
000000000001010000000000000111000001000000001000000000
000000000000000000000000000000001000000000000000010000
000010000000001001100110000111000001000000001000000000
000001001000001001100100000000001000000000000000000000
000010100001001000000110000011000000000000001000000000
000000000101100011000110000000001101000000000000000000
000100000001000000000111100101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000100000010001000010100111100000000000001000000000
000001000000000000000110110000001011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000101000000000101000001000000001000000000
000000000000001101100000000000101101000000000000000000
000100100001010101000010100111100001000000001000000000
000000001010101101100100000000101001000000000000000000

.logic_tile 11 14
000010100110000101000011100000000000000010000000000000
000001000110000000000100000000001010000000000001000000
101000000000000000010000000000000000000000100100000000
100000000000000000000010100000001001000000000000000000
110001100010100111000000000000001100000010000000000000
100001001011010000100000000000010000000000000000000000
000100000000000000000000001000000000000010000000000000
000000000000001111000000000011000000000000000000000000
000010000110010000000110100101100000000000000100000000
000000000100000000000000000000000000000001000010000000
000000000000000101100000000000011000000010000000000000
000000000000000000000011100000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000010
000110000000000000000000000000000000000010000000000000
000001000100000000000000000001000000000000000000000000

.logic_tile 12 14
000000000000000000000000010000000001000000000000000000
000000001110000000000011110101001110000000100010000000
011000000000100000000000010000000000000000000100000000
000000000001000000000010000111000000000010000000000000
000000100000010101100000000000000000000010000010000000
000001001110100000000000000111000000000000000000000000
000000000000000000000000000000000000000000100100000000
000010000000000000000000000000001100000000000000000000
000000000000000011100111001000000000000010000010000000
000000000000000000000000001001000000000000000000000000
000001000000001000000000000000000000000000100100000000
000010100000001111000000000000001101000000000000000000
000010000000010001100000000000000001000000100100000000
000001000000100111000000000000001100000000000000000000
000000000000000001000000000000001000000010000000000000
000000000000000000000000000000010000000000000001000000

.logic_tile 13 14
000000000000000000000000000011001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000101001000001100111100000000
100000000100010000000000000000001100110011000000000000
000000000000000001100000000011001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000001000000000000000111001000001100111100000000
000000000000100000000000000000101100110011000000000000
000000100000001011100000010011001001001100111100000000
000001000000000001000010000000001100110011000000000000
000000000000011000000000010111101000001100111100000000
000000001010000001000010000000001100110011000000000000
000000000000000000000110000011001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000001010001100110000111101000001100111100000000
000000000000000000000000000000101100110011000000000000

.logic_tile 14 14
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000001000110011000000010010
101000000000000000000110000101001000001100111100000000
100000000000000000000000000000001100110011000000000010
000000000000001101100110110101001000001100111100000001
000000000000000101000010100000101101110011000000000000
000000000000001101100110110101001000001100111100000000
000000000000000101000010100000101101110011000000000010
000000000000000001100110010101101001001100111100000000
000000000000000000000010000000001100110011000000000010
000000000000001001100000010101101001001100111100000000
000000000000000001000010000000001100110011000000000010
000000000000000000000000000101101001001100111100000000
000010000000000000000000000000101101110011000000000010
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 15 14
000000000000000001100000000011001000001100111100000000
000010000000001111000000000000001100110011000000010000
101000000000000000000110010111001000001100111100000000
100000000010000000000010000000101000110011000000000000
000000000001000000000110000011101000001100111100000000
000000000000100000000000000000001101110011000000000000
000000000000001000000000000101001001001100111100000000
000000000000001111000000000000101101110011000000000000
000000000000001011100111010111101000001100111100000000
000000000000000001000110000000001110110011000000000000
000000000000000011100111000111101000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000011100111000101101001001100111100000000
000000000000000000100000000000001001110011000000000000
000000000000001001100000000001001001001100111100000000
000000000010000001000000000000001001110011000000000000

.logic_tile 16 14
000000000000001000000110110111001000001100111100000000
000000000000000101000010000000001000110011000000010000
101000000000001101100110000101001000001100111100000000
100001000000000101000000000000001100110011000000000000
000000000000000101100000010101001000001100111100000000
000000000000000000000010100000101001110011000000000000
000000000000000000000110110111001000001100111100000000
000000000000000000000010100000101001110011000000000000
000000000000000001100000000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000001000000110000101101001001100111100000000
000000000000000001000000000000101101110011000000000000
000010100000001001100000000101101001001100111100000000
000000000000000001000000000000101001110011000000000000

.logic_tile 17 14
000000000000001000000000010101001000001100111100000000
000000000000000001000010100000001000110011000000010000
101000000000011101100110100101001000001100111100000000
100000000000100001000000000000001100110011000000000000
000000000000001101100110100111001000001100111100000000
000000000000000101000000000000101001110011000000000000
000000000000001000000000010101001000001100111100000000
000000000000000101000010100000101101110011000000000000
000000000000000001100110000101101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101101110011000000000000
000000000000000001100110000111101001001100111100000000
000000000000000000000000000000101001110011000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000001
111000000000001000000000000000011100000100000100000001
000000000000000101000000000000000000000000000000000000
000000000000000101100110101000000000000000000100000000
000000000000000000000000001101000000000010000010000001
000000000000000000000110100101000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000011000000000000000000100000011
000000000000000000000010010001000000000010000000000000
000000000000001000000000000000001110000100000110000000
000000000000001001000000000000010000000000000000000001
000000000000100000000110000000000001000000100100000000
000000000001000000000100000000001111000000000000100000
000000000000000000000110000011000000000000000100000000
000000000000000000000100000000100000000001000010100000

.logic_tile 19 14
000001000000000101000000001000000000000000000100000000
000000100000000000000000000101000000000010000000000000
111000000000001000000000000000011100000010000000000000
000000000000000001000000000000010000000000000010000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000010000000000000010000000
000000000001000111100000000000000000000000100100000000
000000000000100000100000000000001000000000000000000000
000000001100100000000110000000011110000100000100000000
000000000001000000000000000000010000000000000000000000
000000000000000000000000010000000000000010000010000000
000000000000000000000010000111000000000000000000000000
000001000000101000000110000000000000000000100100000000
000000100001000001000100000000001111000000000000000000
000000000000000000000000010000011000000010000000000000
000000000000000000000010010000000000000000000010000000

.logic_tile 20 14
000000000000000101000000000111100000000010000000000000
000000000001000000000000000000100000000000000010000000
111000000000001001100000000000000000000010000000000000
000000000100000111000000000001000000000000000000000000
000001000000000000000000010000000000000000000100000000
000010100000000000000010001111000000000010000000000000
000010100000000000000111100000000001000010000000000000
000001000000000000000100000000001000000000000000000001
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011100000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000010000000000000
000000000000001001000010000000001011000000000000000001

.logic_tile 21 14
000000000000000000000111000000011010000010000000000100
000000000000000000000000000000000000000000000000000000
111010000000010000000000000000001100000100000100000000
000001001010000000000000000000000000000000000000000000
000000000000000000000010010000000001000000100100000000
000000100000000000000010000000001010000000000000000000
000100000001011001100000000111000000000010000000000010
000000000110000101100000000000000000000000000000000000
000000000000001000000000000000011100000010000000000100
000000000000000101000000000000000000000000000000000000
000010000001010001100000000000000001000000100100000000
000000001100000000000000000000001110000000000000000000
000000001110000001100111100000001010000010000000000000
000000000000000000000000000000010000000000000000000100
000110100000011000000000000111001010001100110110000000
000100001010000101000000000000111001110011000000000000

.logic_tile 22 14
000000000000000000000111100011101000001100111100000010
000010100000000000000000000000101100110011000000010000
111010000001000000000111100011101000001100111110000000
000000001010100000000111110000101111110011000001000000
000000000000000000000000000011101001001100111100000000
000000000000000000000000000000001001110011000011000000
000010100000000111100000000111101000001100111100000011
000001001010000000100000000000101001110011000000000000
000001000000000111100010010111101001001100111100000100
000010000000001111100011110000001010110011000000000000
000000000001110111100010000011001000001100111101000001
000000000100100000000111110000101100110011000000000000
000000000000000000000011100011001000001100111110000100
000000000001000000000111100000101111110011000000000000
000000100000001111100111100111101001001100111100000000
000001001110001111100000000000001001110011000000000001

.logic_tile 23 14
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
111010100000000000000010100101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000001000000000001100000000011100000000010000010000000
000000100000000111000000000000100000000000000000000000
000000000000000001100111000000001010000010000000000001
000000000110000000000000000000000000000000000000000000
000001000000000000000000010001100000000010000010000000
000010100000000000000010010000100000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000001000000
000000000101000000000000000000000000000000100100000000
000000000110000000000010000000001010000000000000000000

.logic_tile 24 14
000000000000000000000111101000000000000010000000000000
000000000000000000000100001011000000000000000000000100
111010100000001000000000010000000000000010000000000000
000000000000000001000011101111000000000000000000000100
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000000000000000010000011000000010000010000000
000000000010000000000010000000000000000000000000000000
000000000000000000000000010000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000000100000010000000000010101000000000010000000000001
000000001000000000000011100000100000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000001001100000000000001100000100000100000000
000000000000000001000000000000000000000000000000000000
011010000000000000000000001000000000000000000100000000
000000001010000000000000000011000000000010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000010000000
000000000000000011100111100000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000011100000001000000000000010000000000000
000000000000000000000000000111000000000000000010000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000010100000011000000000011000000000000010000000000000
000000000000000001000010001111000000000000000000000010

.logic_tile 2 15
000001000000000000000110000000000001000010000000000001
000000001000001111000000000000001101000000000000000000
011000000000000101000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000100000000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000000011100000001011000000000000000000
000011000000000000000000000001100000000010000000000000
000010100000000000000000000000000000000000000000000100
000000000000000000000000010000011010000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000110000000000000000000000000000001000000000000
000000000000000001100000000111100000000010000000000000
000000000000000111000000000000000000000000000000000001

.logic_tile 3 15
000110000000101000000110000000001010000010000000000001
000100000001010111000000000000010000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000101100000001100000010101100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000001000000000000001000000000000000100000000
000000000000001011000000000000000000000001000000000000
000000000000000011100000000001000000000010000010000000
000001000000000000000000000000100000000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000000000100000000000001100000000000000000000
000001000000000000000000000000000000000010000000000000
000000100000000000000000000000001010000000000000000000
000000000000100001100000000111100000000010000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 4 15
000110100000000011100000010101101001001100111100000000
000000000000000000000011000000101010110011000011010000
011000000000000011100110100111101000001100111110000000
000000000000001001100010010000001100110011000000000100
000000001100000000000000000001001001001100111100000101
000000000000000000000000000000001011110011000000000000
000000000000000001100010000001101000001100111110000000
000000000000000000100110000000101101110011000001000000
000100100001000001000111100001101001001100111100000000
000000001000100000010100000000101000110011000011000000
000000100000001011000000000001001001001100111100100000
000001000000000011000000000000101100110011000001000000
000000000000000001000000000001101000001100111100000000
000001000000100000100000000000001110110011000011000000
000000000000000001100000000011101001001100111100000000
000000000000000000100011010000001111110011000011000000

.logic_tile 5 15
000100100001011001000000000001000001000000001000000000
000001000100001111000000000000001010000000000000001000
011000000000000000000011110101001001001100111110000000
000000000000000000000011100000101001110011000001000000
000001000000000000000111100011001001001100111110000000
000000100111010000000111110000001011110011000000000000
000000100001000001100111100111001001001100111110000001
000000000000000000100010100000001110110011000000000000
000101001000100111100000000011101000001100111100000000
000010001010010000000011110000001101110011000000100000
000000000000000011100111000111001001001100111100000000
000000000000000000100100000000101101110011000000000100
000000000000010001000110100101001001001100111101000000
000000000101000000100000000000101001110011000010000000
000000000000000000000000000001001001001100111110000001
000000000000001111000000000000001011110011000000000000

.logic_tile 6 15
000000000000000000000000000000000000000010000000000000
000000000000000000000010000101000000000000000000000100
011010101110000000000000000000001000000100000100000000
000000000110000000000000000000010000000000000000000000
000000001110000001100000010000000001000000100100000000
000000000000000000000010000000001111000000000000000000
000010100001010000000000010000000000000010000000000000
000000000000100000000010000000001011000000000000000000
000010000000000000000000000000000000000000100100000000
000000000001000000000000000000001111000000000000000000
000000000000001000000010000011100000000010000000000000
000000000000000001000100000000000000000000000000000100
000010000000000000000010000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001000000000010000000000001000010000000000000
000000000000000000000100000000001011000000000000000000

.logic_tile 7 15
000000000000000111100000011000000000000000000100000000
000000001110000000000011110111000000000010000010000000
011000000000000000000110001000000000000000000100000000
000000000000000000010000000011000000000010000010000000
000001000000000000000000000000011000000010000000000100
000000000000000000000000000000010000000000000000000000
000000000000001000010000000001000000000010000010000000
000000000100001111000000000000100000000000000000000000
000010100000000000000000001000000000000000000100000000
000100000000000000000000000011000000000010000000000000
000000000000110111100000001000000000000010000010000000
000000000001011001000000000101000000000000000000000000
000010100000010000000000000111100000000010000000000000
000011100000100000000000000000000000000000000000000010
000000000000001001000000000000000000000000100100000000
000000000000000001000000000000001000000000000000000000

.ramb_tile 8 15
000001001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000100000000000000000000000000000
000011000000010000000000000000000000000000
000000000000110000000000000000000000000000
000000000001110000000000000000000000000000
000001000000000000000000000000000000000000
000000101010000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000100000000000000000000000000000000

.logic_tile 9 15
000100000000000011100010010001001001001100111100000000
000000000000000000100111000000101000110011000001010000
011000100001001111100111000101001000001100111110000000
000000000010100111100111110000101000110011000000000000
000000000000001111100010000011001000001100111110000000
000000000000001011100100000000001001110011000000000000
000000000000000111000000010101101001001100111110000000
000000000010100000000011010000001001110011000000000000
000001000000000011100000000011101001001100111100000000
000010000100000000100000000000001101110011000000000100
000000000001010011100000010001101001001100111100000000
000001000000000000000011010000101011110011000000100000
000000000000000000000000000001101000001100111110000000
000000000000000000000000000000001010110011000000000000
000100100000000000000111000111101000001100111110000000
000001001100000000000000000000101010110011000000000000

.logic_tile 10 15
000000000000000000000000010111000001000000001000000000
000000000000010000000010010000001011000000000000010000
000010000000000000000000010101100000000000001000000000
000000000000000000000011100000001100000000000000000000
000001000011000000000110010111000000000000001000000000
000000000000100000000111010000101011000000000000000000
000100000001000001100110000111000001000000001000000000
000000001000100000100100000000101101000000000000000000
000000000000000101000000000111100001000000001000000000
000000000000000000100000000000001101000000000000000000
000010001010000101000010010001100001000000001000000000
000000001010100000100010110000101100000000000000000000
000010100000000000000010100111100000000000001000000000
000000000000001101000110110000101001000000000000000000
000000000000000000000010100111100000000000001000000000
000000101100001101000110110000101011000000000000000000

.logic_tile 11 15
000010100000000000000000000101000000000010000000000000
000001000001000000000010010000100000000000000000000100
011000000000001000000111100000001010000010000000000000
000000000100000001010000000000010000000000000001000000
000001000000000000000011100000011100000100000110000000
000010001100000000000111110000000000000000000000000000
000000000001010000000000000111100000000000000110000000
000001000000000000000000000000100000000001000000000000
000000001100010000000000000000011000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000001000111100000000000001000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000110000000000000000001000000000000000000000000
000000000000000001100111100000011110000010000000000000
000000000110000000000100000000000000000000000000000000

.logic_tile 12 15
000001000000001000000000000000000000000000000100000000
000000101110000001000000001111000000000010000000000000
011000000000000000000000000000000000000010000000000000
000000000000000000000000000000001011000000000001000000
000010100000000000000000010111100000000000000100000000
000001001010000000000010000000000000000001000000000000
000000000001010001100110000101100000000010000000000001
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000010000000000000
000001000000000000000000000000001000000000000000000001
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000010000000011101000000000000010000000000001
000000000000100000000100001101000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000001111000011011111000000000010000000000000

.logic_tile 13 15
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000001000000000000101001001001100111100000000
100000000000000001000000000000001010110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000000001001100000000101001001001100111100000000
000000000000001011000000000000101010110011000000000000
000000000000010000000000010101101001001100111100000000
000000000010000000000010000000001000110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001010110011000000000000
000000100000000000000000000101101001001100111100000000
000001000000000000000000000000001101110011000000000000
000000000000000000000110000111101001001100111100000000
000000000110000000000000000000101010110011000000000000

.logic_tile 14 15
000000000000001001100110110101001000001100111100000000
000000000000010101000010000000001000110011000000010010
101000000000001000000110110101001000001100111100000000
100000000000000101000010000000001000110011000000000010
000000000000001101100000010101001000001100111100000000
000000000000000001000010100000101001110011000000000010
000000000000001101100110010111001000001100111100000000
000000000000000001000010100000101001110011000000000010
000000100010000000000000000101101001001100111100000000
000001000000000000000000000000001000110011000000000010
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000101001110011000000000010
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000000000010

.logic_tile 15 15
000000000100001001100000000011001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000100000000001100110000111001000001100110100000000
100000000000000000000010010001100000110011000000000000
000000000000000111000000010000001110010010000000100000
000000000000000000100011110000001110000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000001000000001000000000000000000
000000000000000001000000000111001011000000100000000000
000000000000001000000000001000011100001100110110000000
000000000000000001000010000001010000110011000000100000
000000000000001001000011100001111011001000000000000010
000000000000000011100000000101111100000000000000000000
000000000000001111100000000001101101010111100000000000
000000000000001011000000001101101110000111010000000000

.logic_tile 16 15
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000000000000000000101001000001100110100000000
100000000000000000000000000000001100110011000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000001100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100001001100110110000000
000000000000000000000000000000101010110011000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 17 15
000000000000001101100000000101001000001100111100000000
000000000000000101000000000000001000110011000000010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000000001001100110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000100011100000000000000000000000000100000000
000000000001000000100000000101000000000010000000000001
111000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000101100000000111000000000000000100000000
000000001100000000000000000000100000000001000010100000
000000000000000000000000001000000000000000000100000000
000000000000000000000010101101000000000010000000000000
000000001110001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000010000011100000100000100000000
000000000000000000100010010000010000000000000010000000
000001000000000000000000010011100000000000000100000000
000010100000000000000010010000000000000001000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000010000000

.logic_tile 19 15
000000001100000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000010000000
111000000000001000000000000000011000000100000100000000
000000000000000001000011100000010000000000000000000000
000001000000100001100110100000000000000010000000000000
000000100001010000000000000000001011000000000010000000
000000000000000000000011110001100000000010000000000001
000000000000000000000010100000000000000000000000000000
000001000000000000000000000101100000000000000100000000
000000100000000000000000000000100000000001000000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000000000000000000000001010000010000000000001
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
111010100000001001100000000000000000000010000010000000
000000000000000111000000001101000000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000000001000010000000001011000000000000000000
000000000000000111100110000101100000000000000100000000
000000000000000000100100000000000000000001000000000000
000001000000000000000110000101000000000010000000000000
000010100000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000001000000000000000000000000000000000010
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000001000000

.logic_tile 21 15
000000000000001101100000010001000001000000001000000000
000000000000001111000011000000001011000000000000001000
111000100000010111000011100111001001001100111100000001
000001000100100000000000000000001001110011000000000000
000000000000000000000010000011001001001100111110000000
000000000000000000000010000000001111110011000001000000
000110100000011000000010110001001001001100111100000000
000000000100101011000011000000001010110011000001000000
000000100000000001100000010101101000001100111100000000
000000000000000001100010110000101100110011000001000100
000000100001010011100000000011001001001100111110000000
000001000000000000100000000000101100110011000010000000
000000000000000111100000000001101000001100111100000000
000000000001010000000000000000001011110011000010000000
000110000000000000000010000001001000001100111100000000
000101000100100000000000000000101011110011000010000000

.logic_tile 22 15
000000000000000000010000010101001001001100111110000000
000000000000000000000011110000001001110011000000010001
111010100001000000000000010001001001001100111100000000
000000001000101001000011110000101111110011000010100000
000000001000001111100000000011101000001100111110000000
000000000000000111000000000000001010110011000000000000
000100100001010000000011110001101001001100111100000010
000000001010000000000111100000001011110011000000000000
000000001000001111100111100011001001001100111110000100
000000000000000111100100000000101110110011000000000000
000010100001000111000000000011001001001100111101000000
000001000010000000000011110000001110110011000000000001
000000000000001000000000000111001001001100111100000000
000000100000001111000000000000001101110011000000000001
000100000000001111100000010101101000001100111100000100
000000000010000111000011100000101100110011000000000000

.logic_tile 23 15
000001000000000011100111010000000001000010000000000001
000010100000000101000110000000001101000000000000000000
111000000000000000000000000000001000000010000000000001
000000000000100000000000000000010000000000000000000000
000000000000000111100000000001000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000100000000000000110000000000000000000000100000000
000001000000000111000000000001000000000010000000000000
000000001100000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000010100000100000000000010001000000000010000010000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000001000000000000000000001010000100000100000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000010011100000000010000000000000
000000000000000000000011110000100000000000000001000000
111000000000000001100000000000011010000100000100000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000000000000000000001000000
000000000001000111100000000000011100000010000000000000
000000000001010000000000000000010000000000000001000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000000001110000000000000000000
000000100001000000000110010000001000000100000100000000
000000000000000000000010000000010000000000000000000000
000001000000000001100000000111000000000000000100000000
000010100000000000000011100000100000000001000000000000
000000000000000000000000011000000000000000000100000000
000001000000000000000011111111000000000010000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000011110000000000

.logic_tile 1 16
000000000000001000000000001000000000000000000100000000
000000000000000001000010001101000000000010000000000000
011000000000001000000000010000000000000000100100000000
000000000000000001000011100000001110000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001001000000000000000000
000000000000010000000010000000000000000000000100000000
000000000000000000000100000101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000000011110000100000100000000
000000000110000000000000000000010000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000111000000000001000000000000000000000000
000000000000000000000111000000011000000010000010000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 16
000000000000100101100000000000000000000010000000000000
000000000101000000000000000101000000000000000001000000
011000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000010100000101101000000000001000000000010000000000000
000000000000001111000000000000000000000000000010000000
000000000000000000000000000011100000000000000100000000
000000000100000000000000000000100000000001000000000000
000000000001010000000000000000000000000010000010000000
000000000110000000000000001111000000000000000000000000
000001000001010001100000000000000000000000000100000000
000000000000000000000011010101000000000010000000000000
000000000001000001100110000000011100000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000100

.logic_tile 3 16
000001000000000000000000001000000000000000000100000000
000000100101010000000000001011000000000010000000000000
011010100000000000000000001000000000000010000000000001
000000000000000000000000001111000000000000000000000000
000000000000000000000010000000001110000010000000000000
000000000000000000000100000000000000000000000001000000
000100000001010001100000011000000000000010000000000000
000000000000001011000011001011000000000000000000000001
000000100110000000000000001000000000000010000000000000
000011100000000000000000000101000000000000000000100000
000000000000000000000110010000001010000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000001000000000000000011010000100000100000000
000000001000000001000000000000000000000000000000000000
000000000011000000000000011000000000000000000100000000
000000000000100000000010001101000000000010000000000000

.logic_tile 4 16
000000001110000000000111100001001000001100111110000000
000000000000000000000100000000101010110011000001010000
011000000000000111100010000101101001001100111100000000
000001001000000111000100000000001000110011000001000000
000100000000000001000000010001101001001100111100000000
000101000000000000000011110000101011110011000011000000
000000000000000001000111100011001000001100111110000000
000010100001000000100000000000101111110011000001000000
000100000000000000000010000111101000001100111110000000
000100000000001001000111110000101100110011000000100000
000000000001000000000000000001101000001100111100000000
000000001010100000000000000000001101110011000011000000
000000000001110000000000000111001001001100111100000000
000000000100010001000010010000001110110011000011000000
000000100000000111000011110111101000001100111100000000
000000000000000000100110010000101011110011000011000000

.logic_tile 5 16
000001001000100000000011100111101001001100111100000100
000010000001000000000100000000001111110011000000010000
011100000000001111100111100101001000001100111100000100
000000000000000111000000000000101110110011000001000000
000000000000010000000111100111001001001100111100100000
000010000000000000000100000000101010110011000000000000
000010000000100111100110000111001000001100111100000100
000000000001010000100100000000001001110011000000000000
000111000000000111100000000011001001001100111100000001
000010001010000001100000000000001110110011000000000000
000001000000000000000111000001101001001100111101000000
000000100000000000010100000000001101110011000000000010
000010100111000001000000010001101000001100111100000000
000000001011100111100010100000001100110011000000100000
000000000000001011100010000101101001001100111100100000
000000000000000101100100000000101001110011000010000000

.logic_tile 6 16
000000100110001000000000000000011100000100000100000000
000001100000000001000000000000000000000000000000000000
011000000000000000000000010101100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000001000010000000000000
000000000110000000000000000000001110000000000000000000
000000000000000000000011000000011000000010000000000000
000000000000000000000100000000010000000000000000000000
000000101110001000000000000000000000000010000000000000
000101001010000111000000000001000000000000000000000000
000001001100000001000000000000001100000100000100000000
000010100000000000100000000000000000000000000000000000
000010100100100001100000000000011110000100000100000000
000000000000010000000000000000010000000000000000000000
000000000001010001100000000111000000000010000000000000
000000000000000000000010000000000000000000000000000100

.logic_tile 7 16
000010100010000000000000010000000000000000100100000000
000000000000000000000010000000001111000000000000000000
011110100000001000000000000000001010000100000100000000
000001000000000111000000000000010000000000000010000000
000001000000010000000111101000000000000000000100000000
000000101010100000000000000001000000000010000000000000
000000000000010000000111100000011010000100000100000000
000000000000100000000100000000010000000000000010000000
000000000000000000000000000011100000000000000100000000
000000001110000000000000000000100000000001000000000000
000000000000001000000111100011100000000010000000000001
000000000000000001000100000000000000000000000000000000
000010100000011000000110000000001110000010000000000100
000001000100110001000000000000000000000000000000000000
000000000000000000000000000000001000000010000000000001
000000000000000000000000000000010000000000000000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000100000100000000000000000000000000000
000001000011000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000001001110100000000000000000000000000000
000000100111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001001110000000000000000000000000000000

.logic_tile 9 16
000100000000010000000000000001101000001100111100000000
000000000000101001000010010000001001110011000001010000
011000000000000111100000000101001001001100111100000001
000000001000000000100000000000001101110011000000000000
000000000101000001000011010101001000001100111110000000
000000000000100000100011010000101011110011000000000000
000000000001000001000000000011101001001100111100000001
000000000000000000100000000000001110110011000000000000
000000000000000001000010000111101000001100111110000000
000000000000010000000000000000101111110011000000000000
000000000000001000000010000001001000001100111100000000
000001001010000011000000000000001111110011000010000000
000000000000000000000011110011001001001100111100000000
000000000000000000000111110000101010110011000010000000
000100100000000000000111010111101000001100111100000000
000001001000100011000011000000101100110011000000100000

.logic_tile 10 16
000000000000000111000000000111000001000000001000000000
000000000110000000010000000000001001000000000000010000
000000000000010000000000010111000001000000001000000000
000001000000000000000010010000001011000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000100000000000000110010111000000000000001000000000
000001000010000001000111100000101100000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100010000000001101000000000000000000
000000100000010000000010100111100001000000001000000000
000000000100000000000110110000001010000000000000000000
000000000000000101000010100001000001000000001000000000
000000000000001101100110110000001101000000000000000000
000000100001010101000000000101000001000000001000000000
000001000100101101100000000000101101000000000000000000

.logic_tile 11 16
000010001000000000000000000000000000000010000010000000
000001001011000111000011111001000000000000000000000000
101000000001000000000000010000000000000000000100000000
100000000000100000000011010101000000000010000000000001
110000000000001000000000001000000000000000000100000000
100000000000010111000000000101000000000010000000000000
000000000001010111000000000001100000000000000100000001
000000000001010000100011110000100000000001000000000000
000010000000110000000000000101100000000000000110000000
000010001010100000000000000000100000000001000000000000
000000000000001000000000000000011100000100000100000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000001000000000000000100000001
000000000000000000000011100000000000000001000000000000

.logic_tile 12 16
000010100001000001100000000000000001000000100100000000
000000001100100000000000000000001000000000000000000001
011000100000001101100000000000000000000000100100000000
000001000000000111000000000000001010000000000000000000
000010100000001000000110010001000000000010000010000000
000001000000000111000010100000000000000000000000000000
000000000010001000000000000111000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000001110000100000100000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010010101000000000000000000000100
000100000000001111100000000000000000000010000000000000
000100000000000001100000000000001011000000000000000010
000000000000000001000000001011111110010111100000000000
000000000000000000100000000001101011001011100010000000

.logic_tile 13 16
000000000001010000000000010101001000001100111100000000
000000000000100000000010110000001001110011000000010000
101000000000000001100000000001001000001100111100000000
100000000000000000000000000000101100110011000000000000
000000000000001000000000010101001000001100111100000000
000000001110000001000010000000101001110011000000000000
000000000001000000000000010001001000001100111100000000
000010000000000000000010000000101101110011000000000000
000010000000000001100110000111101000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000001001001001100111100000000
000000001110000000000000000000101000110011000000000000
000000000001000000000000000101101000001100111100000000
000000000000100000000000000000101001110011000000000000
000000000000001000000000000001001001001100111100000000
000000000000000001000000000000101101110011000000000000

.logic_tile 14 16
000000000000001101100110100101001000001100111100000000
000000000000000101000000000000001000110011000000010010
101000000000001001100110110111001000001100111100000000
100000000000000101000010100000001000110011000000000010
000000000000001000000000010101001000001100111100000000
000000000000010001000010100000101101110011000000000010
000010100000001101100000000111001000001100111100000000
000001000000000001000000000000101001110011000000000010
000000000100000000000000010101101001001100111100000000
000010000000000000000010000000001000110011000000000010
000000000000010000000000000101101001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000001100110000111101001001100111100000000
000000000000000000000000000000101001110011000000000100
000010100000000000000110010111101001001100111100000001
000000000110000000000010000000101001110011000000000000

.logic_tile 15 16
000000000000001111000110000000001010000010000100000010
000000000000001111000010110000000000000000000000000110
101000000000000000000011100000001011010010000000000000
100000000000000111000011101001001100000100100000000000
010000000000101111100111111101111100001000000010000000
110000000000000111100111110111011111000000000010000000
000000000000001111000010111001000000000011000000100000
000000000000000001100111010111100000000000000000000000
000000000100000001000011101111001010010111100000000000
000000000000010000000000001001111110001011100000000000
000000000001000001000110000101100000000000110000000000
000000000000000000000000000001001100000011000000000000
000000000000001101100110100101101111000000100100000111
000000000000000001000010010000101111100000010000000100
010000000000000011000110100001011011010111100000000000
010000001110001111100100001011011001000111010000000000

.logic_tile 16 16
000000000000000000000000000101111000000100000000000000
000000000000000000000000000000100000000001000000000000
101000000000000001000110000011111001100001000100000000
100000000000000000100011111101011000000100100000000000
010000000000000001000000010001101011001100000100000000
000000000000000000000011110011111010110000000001000100
000000000000000101100010110000000001000000000000000000
000000000000000000000111010111001111000000100000000000
000001000000001101000010100111111100001100110000000000
000000000000000001000000000101111111110011000000000000
000000000000001101000010100101011011001100110000000000
000000000000000001100000001111011101110011000000000000
000000100000000000000011000011001011001100000100000000
000001000000000111000010110011111110110000000000000010
000010100000000001100000011111100000000000110000000000
000000000000000000000010100011001100000011000000000000

.logic_tile 17 16
000000000000000000000010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000001110000000000000001111111101110011000000000000
000000000000000000000000000111111001001100110000000000
000000000000000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000001101000000000000110000000000
000000000000000000000010000111001011000011000000000000
000000000000000000000110000011001000100001000100000000
000000000000000000000000000011011111001000010000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000

.logic_tile 18 16
000000001110000001100110000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010001000000000000010000000000001
000000000000000101000000000111000000000000000000000000
000000001110000101000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001110001001000000000000000000000000100100000001
000000000000001001000000000000001100000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000001000000000000000000000001000000000010000000000000
000000100000000000000000000000000000000000000010000000
000000000000000001100000000000000000000010000000000000
000000000000000000000000000000001001000000000010000000

.logic_tile 19 16
000000000000000000000000011000000000000010000000000000
000000000000000000000010000101000000000000000000000010
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000010100000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010111000000000000000100000000
000000000000000000000011010000000000000001000000000000
000000001110000001100000000000000000000010000001000000
000000000000000000100000001001000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000001000000000111000110001000000000000010000000000100
000000100000000000000000000111000000000000000000000000
000000000000000001100111000111000000000010000000000000
000000000000000000000100000000100000000000000000000001

.logic_tile 20 16
000000000000001101100000000000011100000010000000000000
000000000000001111000000000000010000000000000000000000
111000000000001000000000000001000000000000000100000000
000000000100000001000000000000000000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001010000000000000000000
000000000000000111100000000000011000000010000010000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000010000000000001
000000000000001101000000000000001000000000000000000000
000000001100001000000000000101000000000010000000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 21 16
000000000000000111000011100001101001001100111100000000
000000000000000000000000000000001010110011000010010000
111000000000000111100000010001101000001100111100000000
000000000110000000100011110000101000110011000011000000
000000000000000111100010000101101001001100111110000000
000000100000000000100110000000101111110011000000000000
000010000001000111000000010011101000001100111100000000
000000000100100001000010100000001001110011000001000000
000000000000000000000000000101101000001100111110000000
000000000000000001000000000000001011110011000001000000
000010000001010000000000000111001000001100111110000000
000000000110000001000000000000101111110011000010000000
000000000000001000000010010111001000001100111110000000
000010100000001101000110110000001100110011000010000000
000110000001010000000010000101001000001100111110000000
000100001010100000000000000000001011110011000010000000

.logic_tile 22 16
000000001000000111000000010001001001001100111110000000
000000000000000000110011110000001011110011000000010000
111000100001001111000000010101001000001100111100000000
000001000000101001100011100000001110110011000010000000
000000000000000001000011100001101001001100111100000100
000010100001010000000110000000001000110011000000000001
000000000000011000000110100011101001001100111110000000
000001001010001111000100000000001010110011000000000000
000001001100000000000000010101001000001100111100000011
000000100000000000000011110000101101110011000000000000
000000000001011001000000000101001000001100111101000000
000000000000001111000000000000101111110011000000000000
000000000000000000000000010111101001001100111100000100
000000000000000001000011100000101001110011000010000000
000000100001010000000000010001001001001100111100000100
000001000010000000000011010000101100110011000000000100

.logic_tile 23 16
000000000000000000000111101000000000000000000100000000
000000000000000000000100000001000000000010000000000000
111000000000001011100000000101100000000000000100000000
000001001110000011000000000000000000000001000000000000
000001000000000000000010100000000000000010000010000000
000000100000000000000000000000001100000000000000000000
000010100000000111100110000101000000000010000000000001
000000000100010000100000000000100000000000000000000000
000000001010001000000000000000000001000010000000000100
000000000000000001000000000000001011000000000000000000
000010000000100001100000000000000001000000100100000000
000000000010000000000000000000001000000000000000000000
000000000000000000000000000011100000000010000000000100
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000100000000
000000001000000000000000001001000000000010000000000000

.logic_tile 24 16
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
111010000001000001100000000000011110000100000100000000
000000001010000000000000000000010000000000000000000000
000000000000000001100000000000000000000010000000000000
000000000000000000000000000101000000000000000010000000
000000000100000000000000010011000000000010000000000000
000000001100000000000011100000000000000000000000100000
000000000000001000000000000000011110000010000000000000
000000000000000001000000000000010000000000000000000001
000000100001101000000011100000011100000100000100000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000010010000000001000010000000000100
000000000000010000000010000000001000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000001000000010101000000000001100110100000000
000000000100000001000010101101001000110011000000100101
101000000000001101000000000111011000001100110100000000
100000000000000011000010110000000000110011000010000001
000000000001000000000000000000011000000010000010000000
000000000000011101000000000000000000000000000000000000
000000000000000000000011100000011100000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000111100000000000000000000010000000000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000000000000000010000000000000
000000000000000011000000000101000000000000000000000001
000000000000000001100000000001000000000010000001000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000100000000000000000100000

.logic_tile 2 17
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000010000000
011000000000000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000000000001
000100000000000000000110010000011100000100000100000000
000100000000000000000010000000010000000000000000000000
000000000000001011100110000111000000000000000100000000
000000000000000001100000000000100000000001000000000000
000101000000000000000000000000000001000000100100000000
000110100000000000000000000000001010000000000000000000
000000000000000000000010000000000001000010000010000000
000000000000000000000100000000001010000000000000000000
000000000000000000000011100000001010000010000000000100
000000000000000000000100000000010000000000000000000000
000000000000000000000010000111100000000000000100000000
000000000000000000000100000000100000000001000000000000

.logic_tile 3 17
000000100000000111100000000101100000000010000000000000
000000000110000000100000000000100000000000000000100000
011000000000001000000000000000011000000010000000000000
000000000000000001000000000000000000000000000001000000
000010000000000001000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000010000011110000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000110011100000000001000000000000000100000000
000000000011010000100000000000000000000001000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000001
000000101100000000000000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000000000000111000110000000000000000000100100000000
000010000000000000100000000000001100000000000000000000

.logic_tile 4 17
000000000000000000000110100111001001001100111100100000
000000001000000000000000000000001000110011000001010000
011000000001011011100000000101101000001100111100100000
000000000000001101000000000000001101110011000000000100
000100001110000000000000000011101000001100111100000000
000100000110000001000000000000001101110011000001100000
000001000000000111100000000011101000001100111110000000
000010000000000000100000000000101100110011000001000000
000000000000000111100111010111001001001100111100000000
000000001000010000100010110000101111110011000000100100
000000000000000011100000010111001000001100111110000000
000000000010000000000011000000001010110011000000000000
000000000100001111100111010001101001001100111100000000
000000000000101011000111100000001110110011000011000000
000000000001010111000010000111001000001100111100000000
000001000000000000100000000000101001110011000011000000

.logic_tile 5 17
000101000000001000000110000111101000001100111110000000
000010000000000111000100000000101000110011000000010000
011001000000000101100111100101001001001100111110000100
000010100000000011100000000000101000110011000000000000
000010100000100000000111100001101001001100111100000100
000000100110010001000100000000101000110011000000000000
000000000010000001010000000111101000001100111110000000
000000000000000000000000000000001100110011000000000000
000010000000000101100000010011101000001100111100000000
000000001011000000010011100000001101110011000000100000
000000000000000011100111000101101001001100111110000000
000000000000000000110100000000001101110011000000100000
000010100000000111100000000101001001001100111110000000
000010100001000000000000000000001111110011000000100000
000000000000000111000011100111001000001100111101000000
000000001000000000100111110000001001110011000010000000

.logic_tile 6 17
000011100000000000000111100000011110000100000100000001
000011101000000000000100000000000000000000000000000000
011000000000010001100000000000011100000010000000000000
000001000000000000000000000000010000000000000000000000
000010100000100000000000000000000000000010000000000010
000000000000010000000000000000001111000000000000000000
000000001110100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000000000000
000000000000000000000000000001000000000010000000000100
000000000001000000000000000000100000000000000000000000
000000000000010000000010010000000001000000100100000000
000000000000000000000110000000001111000000000000000000
000000000000011000000110000000001110000100000100000000
000000000010001111000000000000000000000000000000000000
000001001110001000000000001000000000000010000001000000
000010100000000011000011110001000000000000000000000000

.logic_tile 7 17
000000100001010000000000000000000001000010000000000000
000001000000000111000000000000001001000000000000000001
011000000000000000000000000000000000000010000010000000
000000000000000000000011110000001011000000000000000000
000100000001010000000000010000000000000000000100000000
000100000000100000000010000001000000000010000000000000
000000000000101111000000010011100000000010000010000000
000000000001011011000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000001111000000000010000000000000
000000001110001000000000000000000001000010000010000000
000010100000000001010000000000001011000000000000000000
000010100011010000000000000000011010000100000100000000
000001000110000000000000000000000000000000000000000000
000001000000000000000111100101100000000000000100000000
000010100000000000000100000000000000000001000010000100

.ramb_tile 8 17
000000000001010000000000000000000000000000
000010100000100000000000000000000000000000
000001001110100000000000000000000000000000
000000100001010000000000000000000000000000
000000001101000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000001010000000000000000000000000000000

.logic_tile 9 17
000000000000000000000011000011001000001100111100000000
000000000000000000000000000000001100110011000000010001
011000000001001000000000000101101001001100111110000000
000001000100001101000000000000001110110011000000000000
000000000000000111100111000001001000001100111110000000
000000000000000000100100000000101010110011000000000000
000000000000001111100000000011101001001100111110000000
000001000010000111000011100000101011110011000000000000
000100000001010111000010000101101000001100111110000000
000000000000101001100000000000001110110011000000000000
000010100000011011100000010101001000001100111110000000
000000101010000011000011000000101110110011000000000000
000000000000101011100000000011101001001100111110000000
000000000000000011000000000000001000110011000000000000
000000100000001000000000000011101000001100111100000000
000001000010001101000000000000001101110011000010000000

.logic_tile 10 17
000000000000001011100000010101100000000000001000000000
000000000000001111000011100000001100000000000000010000
000000001000000000000000000111000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000010000000000010111000000000000001000000000
000000000000000000000011110000101000000000000000000000
000000100000001111100000000111000000000000001000000000
000001000010001111000000000000101011000000000000000000
000000000000000101100000000001000001000000001000000000
000000000110001101100000000000001100000000000000000000
000000000000000101000010100111100001000000001000000000
000000001000101101100100000000101100000000000000000000
000010000000000101000010100111100001000000001000000000
000000000001010000100110110000101010000000000000000000
000000000000000000000010000001000001000000001000000000
000000000010000000000010110000101101000000000000000000

.logic_tile 11 17
000010000000010000000000000111000000000010000000000000
000001000000100000000010110000100000000000000000000000
011000000010000000000111100001100000000000000100000000
000000000000000000000010110000100000000001000000000000
000010000001010000000000000011000000000000000100000000
000000001100000000000000000000000000000001000000000000
000000000000001000000000000000000001000010000000000000
000000000000000001000000000000001010000000000000000000
000000000000000001000000000000011110000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000111000000000000000100000000
000010100000000000000000000000100000000001000010000000
000000100000010000000010011000011000001100110100000000
000001001010000000000010001001011001110011000010000010
000000000000000001000000010000011110000100000110000000
000000000000000000000011000000000000000000000000000000

.logic_tile 12 17
000001000000000000000000000000000000000010000000000000
000000100000000111000000000000001111000000000000000100
011000000100000000000000000000011010000010000000000000
000000000000000000000000000000010000000000000001000000
000010000001010000000000000011100000000000000100000000
000011000000100000000000000000000000000001000000000000
000000000000001000000110000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000000000000000000111110000000000000000100100000000
000000001100000000000010000000001000000000000000000000
000000000000000001000000001000000000000010000000000000
000000000000000000000000000101000000000000000001000000
000010001100000000000110000000000000000010000000000000
000001000000000000000000000000001101000000000001000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111111000000000010000000000000

.logic_tile 13 17
000000000000000001100010000111001000001100111100000000
000000000000000000000100000000001010110011000000010000
101001000000000111100110010101001000001100110100000000
100000000000000000000011100000001000110011000000000000
000000000000000011100000001111100000000000000100000100
000000000000000000100011110101100000000001000000000000
000010100001100001000010100011011110100011010000000000
000000000000100000000111101101001001010011010000000000
000000000000000000000000001001111111010111100000000000
000000000000000111000000000011001011001011100010000000
000000000000000000000000001001100000000000000100000000
000000000000000101000000001001100000000001000000000010
000000000000001000000000000000011010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000111100000010000011000000100000100000000
000000000000001001000010000000010000000000000000000000

.logic_tile 14 17
000000000000001101100110000101001000001100111100000000
000000000000011111000100000000001100110011000000010010
101001000000000111000111100101001000001100110100000001
100010100000011001000100000001000000110011000000000000
000000000000001001100111101111100000000000000000000000
000000000000000101000010000011000000000011000000000000
000000000001010000000000000001011110110011000000000000
000000000000001101000000001001011100001100110000000000
000000000000001111100000010101011000000010000000000000
000000000000000001000011100000100000000000000000000000
000000000001010001100010100101011001000100100000000000
000000000000001001000100000000101001100001000000000000
000000000000000000000000000011111010010111100000000001
000000000000000000000000000001101101001011100000000000
000000000000011000000111001000000001000010000000000000
000000000000000001000100000011001110000000100000000000

.logic_tile 15 17
000010100001100000000000000011111000100001000100000010
000000000000100000000010000101101110001000010000000000
101000000000000101000110100101111011110011000000000000
100000000000000000000010011111101011001100110000000000
010010000100001101000000010101001101110000000110000001
000000000100000111000010100011101111000000110000000001
000000000000000001000010001101111000100001000100000000
000000000000001111000010011011111011000100100000000000
000001000000101001100000011101101110110011000000000000
000000000000000011000010001101111101001100110000000000
000000000000001000000010111111011100100001000110000000
000000000000000001000110001011011010000100100000000000
000011100010000101000000010111111011010010000000000000
000000000000000000100010100000001100001000010000000000
000000000000001000000010101001011110000000000100000000
000000000000001011000100001001110000001100000010000000

.logic_tile 16 17
000000100000001000000010001000001110000010000000000000
000000000000000111000000001101010000000100000000000000
101000000000000111000000001011001111001000010100000000
100000000000000000100000000111111010010010000000000000
010010000001010111100110110000000000000010000000100000
000000000000010000000010000001001101000000100000000000
000000000000001101000111111101100001000000000100100000
000000000000001111100010001101001110000000110000000000
000000000000100000000000010101111110000000000100000100
000000001000000000000010101101100000001100000000000100
000000000000000001100000000111101110010010000000000000
000000001100000000000000000000101011001000010000000001
000001000000000101100110000001011100000100100000000000
000000000000000000000011100000101010100001000000000000
000000000000010000000110101001000000000011000000000000
000010000000100001000000000001000000000000000000000000

.logic_tile 17 17
000000000000000000000110001011100000000000110000000000
000000000000000000000000001101101010000011000000000000
101010100000000000000010101000011000000100000110000000
100000000000000111000100001111001001010000000010100000
010000000000001101100000001101001111000000110100100001
000000000000000101000000000111001000110000000000000100
000000000000001101000110100011111110000010000010000000
000000000000010101000000000000100000001000000000000000
000000000000000000000000001101011101100001000100000000
000000000000000000000000000001001111000100100000000000
000000000000001001100110001111011010000011000000000000
000000000000100001000011110101010000001100000000000000
000000000000001001100000000011111111000100100000000000
000000000000000001000000000000101100100001000000000000
000000001010001001000111111001111010001000000100000100
000000000000001111100010001001000000000001000001000001

.logic_tile 18 17
000000000000000001100110000000001010000010000000000000
000000000000000000000000000000000000000000000010000000
111000000000001000000000010111000000000000000100000000
000000000000001011000010000000000000000001000000000000
000010000000000000000000000000000001000000100100000000
000001000000000101010000000000001000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000111000000000010000000000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000100000000000000000000010
000010000000000001000000000000011010000100000100000000
000001000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000001

.logic_tile 19 17
000000000000100000000000000001100000000000000100000000
000000000001000000000000000000000000000001000000000000
111000000000000011100000010011100000000010000000000010
000000000000000000100010000000000000000000000000000000
000000000000000000000110000000000001000010000000000000
000000000000000000000000000000001001000000000000000001
000000000000000000000000000000000001000000100100000000
000000000000000111000000000000001101000000000000000000
000001000000000001000000000000011010000100000100000000
000010100000000000100000000000000000000000000000000000
000000000000001000000010000000000000000010000000000001
000000000110000001000000000000001110000000000000000000
000001001000001000000000000011000000000000000100000000
000000100000000001000000000000000000000001000000000000
000000000001000000000000000101000000000010000000000010
000000000000100000000000000000100000000000000000000000

.logic_tile 20 17
000000000000000101000110010000000000000000000100000000
000000000000000000000111101001000000000010000000000000
111000000000001000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000100000
000000000000011000000000001000000000000010000000000000
000000000000100111000000000011000000000000000000000001
000000000000000001100000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000010001100000000000000000000000100100000000
000000000100100000000000000000001001000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000100
000000000000000000000000000000000000000010000000000001
000000000000000000000010010011000000000000000000000000

.logic_tile 21 17
000001000000000111000111100001001001001100111110000000
000000100000000000000000000000001100110011000001010000
111000100001001000000011100001101000001100111110000000
000001001010101011000000000000001001110011000010000000
000000000000000111100010000011101001001100111100000000
000000000000000001100010000000101010110011000001000000
000010100000010111000000000101001001001100111100000000
000000001010000000000010000000001011110011000011000000
000000000000001000000000010001101000001100111110000000
000000000000001001000010110000101011110011000000000000
000000000000001011100110100011001001001100111100000000
000000001100001101100100000000101100110011000010000010
000000000000000000000110100101001000001100111110000000
000000000000010000000100000000001100110011000010000000
000000000001010000000000000111001000001100111100000000
000000000110000000000000000000101011110011000010000000

.logic_tile 22 17
000000000000000000000000000011001001001100111100000100
000000000000000000000000000000101101110011000001010000
111000000000010000000000010000001001001100110100000000
000000000000100000000010000101001110110011000011000000
000000000000001000000000010111000000000000000100000000
000000000000000111000010100000100000000001000000000000
000100001110010000000000000000001100000010000000000000
000000000110000000000000000000010000000000000000000000
000000000000000000000110011000000000000010000000000001
000000000001010000000010001001000000000000000000000000
000000100001000000000110001000000000000010000000000000
000000001010000000000010001011000000000000000000000010
000100000000001000000000000111000000000000000100000000
000100000000001011000010000000000000000001000000000000
000010000000011000000000000000000000000000000100000000
000000000000001111000000001101000000000010000000000000

.logic_tile 23 17
000011100000000000000000000000000001000000100100000000
000011100000000000000000000000001110000000000000000000
111000000011000000000000000000011100000010000000000000
000000001010100000000000000000010000000000000000000100
000001001110100101000000010000001110000100000100000000
000010100000110000000010000000010000000000000000000000
000100000001000001100000000000000000000010000000000000
000000001000000000000000000000001011000000000010000000
000000000000000000000000000000000001000010000000000100
000000000000000000000000000000001010000000000000000000
000010000000000011100000011000000000000000000100000000
000001000000100000100010000011000000000010000000000000
000000001000000000000000010111000000000000000100000000
000000000000001111000011100000000000000001000000000000
000010100001010001100000000000001010000010000000000001
000000001010000000100000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000110000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000001000111100000000000000000000010000000000000
000000000000100000000000000000001110000000000000000001
000000000000000000010000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000011000000000000000000100000000
000001000000000000000011100011000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000001011000010000011000000000010000000000000
000000100000000011100000000000001100000010000000000000
000000001000000000000000000000010000000000000001000000
000000000000001000000000000000001000000010000000000001
000000000000000001000000000000010000000000000000000000
000000000000001000000000001000000000000010000000000001
000000000100000001000000000111000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000011000000001000000000000010000000000000
000000000000000000000000000111000000000000000001000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000100000000000000000000000111000000000000000100000000
000100000000000000000000000000100000000001000000000000
011000000000000000000000000111000000000000000100000000
000000000101000000000000000000000000000001000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000001
000000000000010000000000000000000000000010000000000000
000000000000000000000000000000001100000000000010000000
000000000000000001100000000000000000000000000100000000
000000000001000000000000001111000000000010000000000000
000000000000001000000110000000000001000010000000000000
000000000000010001000000000000001101000000000000000001
000000001010001111000011000111100000000000000100000000
000000000000000011000111110000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000001001000000000000001110000000000000000000

.logic_tile 2 18
000000100001010111100000000001100000000010000000000010
000001001000000000100000000000000000000000000000000000
011000000000000001100000000011100000000010000000000000
000000000000000000000000000000100000000000000000000100
000000101111000001000111110000000001000000100100000000
000001000110100000000010000000001100000000000000000000
000000000000000000000000000000011110000010000000000001
000000000000000000000000000000010000000000000000000000
000001000101000000000000000101000000000010000001000000
000000101010000000000000000000100000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000001000010000000000000000001000000000000
000010100000100000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 3 18
000010000000000000000000010000001110000100000100000000
000000000010000000000011110000010000000000000000000010
011000000000101001000000000000000001000010000000000000
000000000001010001100000000000001110000000000010000000
000010001110000000000000010000000000000000000100000000
000000000000001111000010001001000000000010000000000000
000100000000000000000000000000011100000100000100000000
000000000100000000000000000000000000000000000001000000
000010100000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011000000010000010000000
000000000000000001000000000000000000000000000000000000
000000000001100000000000000000001010000010000000000000
000000000001010000000010000000010000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000001000000000001000000000000000000100000

.logic_tile 4 18
000000100000000000000000000101101000001100111110000000
000000000000000000000000000000101011110011000001010000
011000000000010000000011010101101000001100111111000000
000000000000000000000110100000101100110011000000000000
000010100000000111100010000111101001001100111110000000
000000001010000000100000000000001100110011000001000000
000000000000000011100111000111101001001100111100100000
000001000000000000000110000000001111110011000001000000
000000000001000001000010000011001000001100111110000000
000000000110000000000100000000101110110011000000000000
000010100001010011000011100101001001001100111110000000
000001000000101111000100000000001100110011000000000000
000000000000000011100000000001101001001100111100000000
000010000010100000100000000000101010110011000010000100
000010100000000011000000000001101001001100111100000000
000000000000001001100010010000101101110011000011000000

.logic_tile 5 18
000100001000001000000011100111101000001100111111000000
000001000000100111000100000000101010110011000000010000
011100000000001000000111100101001000001100111110000001
000000000000000111000100000000101101110011000000000000
000000000001000111100111110111101000001100111100000100
000000001010100000100110110000001000110011000001000000
000000101110001111100110100111001001001100111100000000
000000000000001111100100000000101001110011000001100000
000001001010010000000110100101101000001100111100000001
000010001011000111000000000000001100110011000000000000
000000000000000000000111000101101001001100111100000001
000001000000000000000100000000101101110011000000000000
000001000000000000000111100101001001001100111100000000
000000000000000000000000000000101000110011000000100000
000000000000000000000000000101101000001100111110000000
000000000000001001000010000000001001110011000010000000

.logic_tile 6 18
000010000000010111000000001000000000000010000000000000
000001000001100000100000001101000000000000000000000001
011000000000000000000011100101100000000010000000000000
000000001010000000000100000000000000000000000000000001
000001101011010111100010010000000000000010000000000000
000011000010000000100111100000001010000000000000000100
000000000001011111000111000000000001000010000000000000
000000000000001111000100000000001001000000000000000000
000000000000010000000000000000001010000100000110000000
000000000100000000000000000000010000000000000000000001
000010000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000101010000000000000101100000000010000000000000
000000000000000000000000000000000000000000000000000001
000000000001000000000000000000000000000010000000000000
000000000000000000000000000000001000000000000000000100

.logic_tile 7 18
000000000011000000000000000101100001000000001000000000
000000001110100011000011100000001010000000000000001000
011001000000000111100011100001001000001100111100000001
000000100000000000100111110000001011110011000000000001
000010101100011000000111110111001000001100111100000001
000001000000100111000110110000101100110011000000000010
000000000000001111100110100111001001001100111110100000
000000000000001111000100000000001000110011000000000000
000000000001000001000000000001101001001100111110000000
000000001110100001000000000000101011110011000000000000
000000000000100011100000000001101001001100111110000000
000000000011010000000000000000101100110011000000100000
000010100000000001000000010011001000001100111100000000
000001000000010000000011100000001011110011000000000010
000000000000000000000000000001001000001100111100000000
000000001110000000000000000000101010110011000001000010

.ramt_tile 8 18
000000000000000000000000000000000000000000
000010000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100100010000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000010000000000000000000000000000
000001000001110000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001100010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000010101101001001100111100000000
000000000000000001000011000000001010110011000010010000
011000000000000000000011100001101000001100111100000000
000000001000000000000010010000101011110011000000000010
000001000000001000000000010101001000001100111110000000
000000000000000011000011110000001110110011000000000000
000000001100010011100000010001001001001100111110000000
000010100000101001000011100000101111110011000000000000
000100000000001000000111010001101000001100111110000000
000000000000001101000111010000101000110011000000000000
000010100000010000000000000011001001001100111110000000
000000001000000000000000000000101011110011000000000000
000010000000000011100000000111001001001100111100000000
000000000000000001000000000000001110110011000000000100
000000001011000011100000010011001000001100111100000100
000000001100000000000011000000001101110011000000000000

.logic_tile 10 18
000000000001001000000111100001000000000000001000000000
000000000000100011000100000000101100000000000000010000
000001001010001000000011100001100000000000001000000000
000010000000101111000000000000001100000000000000000000
000001000000001000000110000101000000000000001000000000
000000001010001001000111110000001101000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000111000000000000101011000000000000000000
000010100001000101000000000111100000000000001000000000
000000000100101101100010110000001011000000000000000000
000010101011000000000000000111100001000000001000000000
000000100001000000000000000000001001000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000101000000000000000000000
001000100000000101000010100111100001000000001000000000
000010100000001101100110110000101010000000000000000000

.logic_tile 11 18
000010001000100101010000000000011010000100000110000000
000001001010010000000000000000000000000000000000000000
011000000000000000000000010001100000000000000101000000
000000000000000000000011010000100000000001000000000000
000000100001000001100000000001000000000010000010000000
000001001010100000000011110000000000000000000000000000
000000000000000000000000010111000000000000000110000000
000000000000000111000011100000100000000001000000000000
000000100001010000000000001000000000000010000000100000
000001000100100000000000001111000000000000000000000000
000000000110000000000000000000000000000000000100000001
000010100001000000000000001101000000000010000010000000
000000000000010000000111100101100000000000000100000000
000000000000000000000100000000100000000001000010000000
000000000000000000000110000000001010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000001000000000000000000000000001010000010000000000000
000000000000000000000000000000010000000000000001000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000010100001110001100000010000011100000100000100000000
000001000001111111000010000000010000000000000000000000
000000000000001011100000010000001010000010000000000000
000000000000000111100010000000000000000000000000000100
000010101100010000000000000000000001000000100100100000
000001000000100000000000000000001010000000000000000000
000000000000000001000010101000000000000010000010000000
000000000000000000000100001101000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000001100000000000000000000001010000000000000100000

.logic_tile 13 18
000010000000000000000000000000000000000010000000000000
000001000000000000000000001111000000000000000001000000
011000000010001000000010100001100000000000000100000000
000000000000010101000100000000000000000001000000000000
000010000000000111000010110101101011010111100000000000
000001000000000000100011111101011100000111010000000001
000000000000100000000000000000000000000000100100000000
000000000000001101000000000000001111000000000000000000
000000000000000001100000001011111110010001100000000000
000000000000000000000000001011101010100000010000000000
000000000100001000000111000000000001000010000000100000
000010000000000001000010100000001001000000000000000000
000000000000000000000110000011000000000010000010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010111111111101000000000000000001
000010000000000101000010101111111110000000100010100011

.logic_tile 14 18
000000000000000000000000001011100000000000010000000000
000010000000001111000010010101001000000000110000000001
101000000000000000000010100001100000000010000000000000
100000000000000101000110110000001010000001010001000000
010000000000000000000000001001111111000000000010000001
010000000000001111000000000101111001010000000000000011
000000000000000111000000001101111001000000000000000001
000000000000000001000010111111011001000000100010000100
000000000001010000000000001111111001001000000000000000
000000000000000001000000000101111001000000000010000110
000000000000001001100000001011000000000010100000000001
000000000000000001000000000101001111000010010000000000
000000000000000000000000000111100000000010000100000000
000000000000000000000010010000100000000000000010000000
110000000000000001100000010011101101000100000000000001
110000000000000000000010001111001011000000000010100011

.logic_tile 15 18
000000000000000001100010101111101110000000000000000000
000000000000000000100110111001101101100000000010000000
101000000000000000000000000011111010110000000110100000
100000000000000000000011101111011010001100000000000000
010000001110000101100110110000011011000100100000000000
000000000000000101000011110111011110010010000000000000
000000000000001011100110100101011011110000000100000000
000000000100000111100010111011011110001100000000000000
000000000000000101000110011011101100001000010100000000
000000000000000001000110101101101111010010000000000100
000010100000000001000110011011011111110011000000000000
000001000000000101100111000011011010001100110000000000
000000000000101111000110111001001000010111100000000000
000000000001011011000010001011011011000111010000100000
000010000001000001100011110001011010000110100000000010
000000000000101001000110101101101001001111110000000000

.logic_tile 16 18
000000000000000111100110011101101100001001010000000000
000000000000000000100111100111111011000000000000000100
101010000000001101000000010101111100110000000100000000
100000000110001011100011111101011000001100000000000000
010001000000000000000110011101101100000110000000000000
000010100110001001000010101001010000000001000000000000
000000000000001111000000001011111100001000010100000000
000001000000001001000010001011101010100001000000000000
000000000000001000000010111011111111001000010100000000
000000000000000101000111011011011000010010000000000001
000000000000000111000111011000011100010000000100000000
000000000000000111000011100001011001000100000010000000
000000000000001000000110000111011110010111100000000000
000000000000000111000100000011001111001011100000000000
000000000001000001000000011001001100010111100000000000
000000000010101101100011010111111110001011100000100000

.logic_tile 17 18
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
101000000000000001100000000101101011010111100000000000
100000000000000000000000001111111011001011100000000000
110000000001000101100011100000000001000000100100000000
100000000000100000000010100000001010000000000000000000
000000000001000001000111011101001111010100000000100000
000000000000100000000111101111001110001000000000000000
000000000000000001000111100101000001000000110000000000
000000000000000000100110000101101111000011000000000100
000000000101000000000111000011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000010100000000001100000010011011000000000000000000000
000001000000000000000010000000100000001000000000000000
000000000000000000000110011000000000000010000000000000
000001000000000001000110001011001100000000100000000000

.logic_tile 18 18
000000000000001000000000000011100000000000000100000000
000000000010000111000000000000000000000001000000000000
111000000010000000000110000000000000000010000000000000
000000000000000000010000001101000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000000001000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001001100110000000000000000010000000000001
000000000000000001000000000000001100000000000000000000
000000000000000111000000000000000000000010000000000000
000000000000000101000000001011000000000000000000000000
000000000000000000000010001000001100001100110100000000
000000000100000000000000000101001000110011000000000100
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 19 18
000010000000000111000000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
111000000000000111000000010000000000000010000000000000
000000000000000000000011010000001011000000000000000001
000000000000100000000000010000000000000000100100000000
000000001011000000000010000000001110000000000000000000
000000000000000000000000010000001100000010000000000000
000000000000000000000010000000000000000000000000100000
000000001110001000000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000011100000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000001000000000000100000001001000000000010000000000000
000000000000000000000000001000000000000010000000000000
000000001110000000000000001101000000000000000000000000

.logic_tile 20 18
000000000000011101000000000001011010001100110100000000
000000000000001111100000000001010000110011000001000000
111000100000001000000000000000011010000100000100000000
000001000000000001000000000000000000000000000000000000
000000000000000001100000000101000000000010000000000010
000000000000000101000000000000000000000000000000000000
000000000000000011000110010000011010000010000000000000
000000000000000000100011100000010000000000000000100000
000000001110000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000100
000001000000000000000111101000000000000010000000000000
000010100000000000000000000001000000000000000000000001
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 21 18
000000000000000111100000010101101001001100111100000000
000000000000000000100011110000101000110011000001010000
111000100000011011100011110101101001001100111100000000
000001001100101111100011000000001001110011000010000000
000000000000000001000111000001101000001100111100000000
000000000000000001000100000000001001110011000011000000
000010100001000111100010010101001000001100111100000000
000001000000100001000011010000101100110011000011000000
000000000000000001000000010101101000001100111110000000
000000000000000000000011010000001101110011000000000000
000000100001000000000110100101001000001100111110000000
000001000100100000000100000000001000110011000000000000
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000001001110011000011000000
000110100000010000000000000101101001001100111100000001
000001000000100000000000000000101101110011000010000000

.logic_tile 22 18
000000000000000000000111000000000000000010000010000000
000000000000000000000111100000001110000000000000000000
111000000000001001100000000000000001000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000001000000000000011000000010000000000010
000000000001010000000000000000000000000000000000000000
000100000001000000000000000000001000001100110110000000
000001000000100000000000001011011111110011000001000000
000000000000000000000010000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000100100001000000000110100000001010000100000100000000
000000000110100000000100000000000000000000000000000000
000000000000000001100000000000000001000010000000000000
000000000000000000000010000000001000000000000010000000
000010100001010101100000000000011110000010000000000000
000001000100110000000000000000000000000000000000000100

.logic_tile 23 18
000001000000100001100011110000000001000000100100000000
000000100001010101000010000000001100000000000000000000
111000001100000000000111001000000000000000000100000000
000001000000000000000100001001000000000010000000000000
000000000000001000000000000001000000000000000100000000
000011100000000001000000000000100000000001000000000000
000000000101000011100000000001000000000010000010000000
000000000110000000100000000000100000000000000000000000
000000000000000000000000000000001010000010000010000000
000000001100000000000000000000000000000000000000000000
000010100000001000000000000000011010000100000100000000
000000000010100111000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000001000000000010000000000000
000011100000000000000000000000000000000000000000000010

.logic_tile 24 18
000000000000000001000011100001000000000000000100000000
000000000000001001100000000000000000000001000000000000
111001000000000111100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000101010000000000001000000000000000000100000000
000001000000000000000000000001000000000010000000000000
000000000000000001100000000000001100000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000000001110000000000000000000
000000000000001000000110010000000000000010000000000000
000000000000000001000010000000001111000000000001000000
000000000000010000000000000000000000000010000000000000
000000000100000000000000001111000000000000000000000010

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000011011100111000101000000000000001000000000
000000000000000011100100000000001010000000000000000000
101000000000001000000000010011001000001100111101000000
100000000000000001000011010000101100110011000000000000
000000000001001011100000000111001000001100111100000000
000000000000001011000000000000101100110011000010000000
000000000000000000000000000001001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000000001001100110010111101001001100111101000000
000000000000001101000010110000101000110011000000000000
000000000000000001100000010001101001001100111101000000
000000000000000000000010000000101100110011000000000000
000000000000000000000000010001001001001100111101000000
000000000000000000000010000000001101110011000000000000
000000000000000000000110010111101000001100111101000000
000000000000000000000010110000101001110011000000000000

.logic_tile 2 19
000010100000011001100000010111000001000000001000000000
000000000000011101000010110000001010000000000000000000
101000000000000000000111110001101000001100111100000000
100000000000001111000111110000001000110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000001111000011010000001101110011000000000000
000000000000001011000000000111001000001100111100000000
000000000000000001100000000000101011110011000000000000
000000100000000000000000010101101001001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000001001110011000000000000
000001000000100000000110000111101000001100111100000000
000000100001000001000000000000101000110011000000000000
000000000000000001100000010001001001001100111100000000
000000000000000000000010000000101101110011000000000000

.logic_tile 3 19
000000000000000101100110110101100000000000001000000000
000001000010000000000010100000101100000000000000000000
101000000000001001100110110111001000001100111100000000
100000000000000101000010100000001000110011000010000000
000000000001110000000000000111001000001100111100000000
000000100001010000000000000000101001110011000010000000
000000000000000101100110010111001000001100111100000000
000010000000000000000011110000101001110011000010000000
000000000000001000000000000111101001001100111100000000
000000000000001101000000000000001000110011000001000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000010000000
000001100000000001100110010111101001001100111100000000
000011100000000000000010000000101001110011000001000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000101001110011000010000000

.logic_tile 4 19
000100000000000000000000000011001000001100111100000010
000000001000000000000000000000001101110011000001010000
011000000000001111000000000111101001001100111100000000
000000000000000111000000000000101011110011000000000100
000000100001000000000000000101001001001100111100100000
000001000001101001000000000000001000110011000001000000
000000000000000000000011010011001000001100111101000000
000000000000000000000111100000001110110011000001000000
000001000001001011100000010011101001001100111100000000
000010101100100011000010110000101101110011000000000010
000100000110000011000011100011101001001100111100000000
000000000000001011000110000000001100110011000001000000
000110101101111101100000000001101001001100111100000010
000000100000001101100000000000001011110011000001000000
000000000000001000000010000111001001001100111100000000
000000000000000011000100000000001110110011000000100100

.logic_tile 5 19
000000001000000000000000000111101000001100111100000001
000001000000100000000000000000101111110011000000110000
011100000000000111100111110101001001001100111100000000
000000100000000000100011100000101100110011000000000001
000001001000001111100010000001101001001100111100100000
000010100001011101100000000000001001110011000001000000
000010000000000001000000010101001001001100111100100000
000000000001010000000011110000001011110011000000000010
000000001000000111100000000111001001001100111110000000
000000100110000000000011100000001110110011000000100000
000100000000000001000000000011001000001100111100000000
000100000000000000100000000000101010110011000000100000
000000000000000000000111100011001001001100111100000000
000000000001010111000000000000001111110011000000100000
000000001000100111000011110101101001001100111100000001
000000000000010000100111010000001001110011000000000000

.logic_tile 6 19
000001000000110001100000000101000001000000001000000000
000010000000010000000000000000101011000000000000000000
101010000000001000000110000111101000001100111100000000
100000000000000001000000000000101000110011000000000010
000000000000000000000011100011001000001100111100000001
000000100010000000000111110000001101110011000000000000
000000000110000000000111010111001000001100111100000000
000000001010000000000110000000101101110011000010000000
000000000000010111100111110011101001001100111110000000
000000000001000000100110000000001000110011000000000000
000000001110000111000111100111101001001100111100000000
000000000000000000100100000000001101110011000000000001
000010001010000111100110000101101000001100111100000000
000000000010000000000000000000101110110011000000000001
000000000000000001100111100101001001001100111101000000
000000001110000000000000000000101001110011000000000000

.logic_tile 7 19
000100000000000011100011100101001001001100111110100000
000000000000000011100111000000001111110011000000010000
011000000010001111000111100111101000001100111100100001
000000000000001111100100000000001111110011000000000000
000000001100001001000000010001101000001100111100000001
000000000000001101000011100000101110110011000000000000
000000000000000011100000010001001000001100111110000000
000000000000000000100011000000001011110011000000000000
000000000000000000000000000001101000001100111110000000
000000000010000000000000000000001001110011000000000000
000000001110110000000000000101101000001100111110000000
000000000001110000000000000000001000110011000000100000
000100000000000001000000000101101000001100111100000000
000110000000000000000011100000101010110011000000100010
000000000000100001100010000001101000001100111100000100
000000000001010000100000000000001001110011000000000010

.ramb_tile 8 19
000000000010000000000000000000000000000000
000000100011010000000000000000000000000000
000000101100100000000000000000000000000000
000001000001000000000000000000000000000000
000001001111100000000000000000000000000000
000000100010100000000000000000000000000000
000010101110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000111000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000001000000000101101000001100111100000000
000000000001010000100000000000001100110011000010010000
011000100000000101100000000101001001001100111100000000
000000000000000111100000000000101000110011000000000010
000000001000000111100111100101101000001100111110000000
000000000000000000100111100000101101110011000000000000
000000000000000000000111110101001000001100111100000000
000001000010100001000011100000001101110011000010000000
000000000000000000000111010101001001001100111110000000
000100001100001001000011000000101011110011000000000000
000000100000110000000000000001101000001100111100000000
000000000000011111000010000000001000110011000000000010
000000000000001000000000000111001001001100111100000100
000000000000000011000000000000001101110011000000000000
000010000110001000000000000011101001001100111100000000
000010100110000011000000000000001110110011000000100000

.logic_tile 10 19
000000000001011000000000000111000001000000001000000000
000000100101010011000000000000001010000000000000010000
000000000110000000000000010011000000000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000001000000000000101011000000000000000000
000000001110000001000011100111000000000000001000000000
000000000000000000000011100000101010000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000001100010000000001101000000000000000000
000000000000000101000000000001000001000000001000000000
000000000100100000100000000000001100000000000000000000
000000000000000000000010100111100001000000001000000000
000100000000001101000110110000101001000000000000000000
000000100000000000000010100111100001000000001000000000
000001100000001101000110110000101011000000000000000000

.logic_tile 11 19
000000000000010000000000000011100000000000000101000001
000000000000000000000000000000100000000001000000000000
011000000000000000000111100000001010000100000110000000
000000000101000000000000000000000000000000000010000000
000000000000000011000110000000000000000010000001000000
000100000000000000100011100000001011000000000000000000
000001000000100000000010110000011100000100000100000000
000010100001010000000110000000000000000000000000000000
000010100000000000000000000000001010000100000100100000
000001000000000000000000000000010000000000000010000000
000000000000100000000010001000000000000010000000100000
000000000001001001000000001101000000000000000000000000
000010000001010000000000001000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000001000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000001000000

.logic_tile 12 19
000010001010000011000110100001000000000000001000000000
000001000110000000100100000000001100000000000000000000
101000000000000000000110000101001000001100111100000000
100000000000000000000000000000001100110011000001000000
000000000110000011000000000101101000001100111100000000
000000000000000000000000000000001101110011000001000000
000000000000000101100011000111001001001100111101000000
000000000000000001100100000000101101110011000000000000
000000000000000001100000010111101001001100111100000000
000100000000001111000010000000001011110011000001000000
000000001011100001100111110111001001001100111100000000
000000000000100000000010000000001100110011000001000000
000010000000000101100110000001001001001100111100100000
000001000000000000100000000000101101110011000000000000
000000000000001000000000000101101001001100111100100000
000000000000000001000000000000001001110011000000000000

.logic_tile 13 19
000010100000000111100000000111000000000000000100000000
000001000000000000100000000000000000000001000000000000
011000000000001000000000000000001100000010000000000000
000000000000000111000000000000000000000000000001000000
000000000000000111000000000001000000000000000100000000
000000001100000000000000000000000000000001000000000000
000000000000000000000000010011000000000010000010000000
000010000000000000000010010000100000000000000000000000
000010100000001000000000011111111011000000000010000000
000001000000000001000010001111011101000010000010100010
000000000000000001100000010101000000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000001000000000000000011100000010000000000000
000000000000000111000000000000000000000000000001000000
000000000000001000000110100000011000000100000100000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001000000000000000001000
101000000000001000000110000001100000000000001000000000
100000000000000001000010100000100000000000000000000000
110000000000000000000000000001101000001100111000000000
010000000000000000000000000000100000110011000000000000
000000000000000101000010101000001000001100110000000000
000000000000000000000100001111000000110011000000000000
000000000000000000000110001000000000000000000100000000
000000001100000000000011101101001001000010000000100000
000000000000000000000000001001111001100010010000000000
000000000000000000000000001111011001010000100000000100
000000000000000000000000010000001100000100000100000000
000000000000000000000010001001010000000000000000000000
010000000000000000000000010001000000000000100100000000
110000000000000000000010000000101111000000000000000100

.logic_tile 15 19
000000000000100000000000001111111000010000100000000100
000000000001000101000000001111001010000111010000000000
000000000000000001100110111001111101000000100000000000
000000000110000000000010101001111010000000000000000000
000000000000000011100000001001111011000000000010000000
000000000010000000100000001001101101000010000000000010
000000000000001000000000001011111001000000000000000000
000000000110000101000000000101111001000100000000000011
000010100000001000000000001001111011000000000010000110
000001000000000101000000001001101101001000000010000000
000010100000010000000000011001111101000000000000000000
000000000000100000000010010101111001001000000010000001
000000000000010000000000000000000000000000000000000000
000000000000000000000000000011001000000000100000100000
000000000000000000000111001001111101100110010000000000
000000000100000001000000000101111001101010010000000000

.logic_tile 16 19
000000000000000000000011111101011000010111100000000000
000000000000000000000010101111011001001011100000000000
101000000000000011100111110001100000000000100000100000
100000000000001111100110100000101001000001000000000010
010000000010001101100110111101101110010111100000000000
000000000000000011000010000111111011001011100000000000
000000000000000000000111111101111000001000010110100101
000000000000000000000010001101101110100001000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000110111011001111000000100000100000
000000000000000000000000001011101101110011000000000000
000000000000000001000000000001011111001100110000000000
000000000000001000000010101011011111000000110100000000
000000000000001011000111101111101011110000000000000000
000000000000000111100111000101001000010000100000000000
000000000000000001100010001011011011000000100000000001

.logic_tile 17 19
000000000001010000000110010000001010000100000100000000
000000000000100000000011100000010000000000000000000000
111000000000000000000000011000000000000010000000000000
000000000000000000000011100011000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000011110000100000000001000000000000
000010100000001000000000001000000000000010000000000000
000001000000000001000000001011000000000000000000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000001100000010000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000101100000000011100001000000001000000000
000000000000000000000010100000101001000000000000001000
000000000000000000000110100111000001000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000001101000110110000001001000000000000000000
000010000000000101100110110111100001000000001000000000
000001000000000000000010100000101100000000000000000000
000000000000001101100110110111100000000000001000000000
000000000000000101000010100000101000000000000000000000

.logic_tile 19 19
000000000000011111000111100101000000000000001000000000
000000000000001111100000000000001110000000000000001000
111000000000000000000010100001001001001100111100000000
000000000000000000000000000000001010110011000001000000
000000000000001111100011100001001001001100111100000001
000001000010001001000100000000001110110011000000000000
000000000000001111000011100101001001001100111100000000
000000001010000111100100000000101001110011000001000000
000000100001000000000110100011001001001100111100000000
000000000000100000000010000000101010110011000000000000
000000000000000001000000000101101000001100111110000000
000000000000000000000000000000101111110011000000000000
000000000000000001100000010011101000001100111110000000
000000000000000000100010100000001010110011000000000000
000010000000010001100000000011001000001100111110000000
000000000000000000100000000000101001110011000000000000

.logic_tile 20 19
000000000000001000000000010000000000000000100100000000
000000000000001111000011110000001111000000000000000000
111000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000010000000
000000000000001000000000000000011100000010000000000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000100000000000010001101000000000000000000000000
000001000000000000000000000000011110000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000110000000000000000010000000000000
000000000110000000000000000000001010000000000000000100
000000100000000000000111000000000000000000100100000000
000000000000000000000100000000001000000000000000000000
000000000001011000000000000001000000000000000100000000
000000000000000001000010010000100000000001000000000000

.logic_tile 21 19
000000000000000011100011100111101001001100111110000000
000000000000000111000000000000101110110011000000010000
111010100001011111000000010001101000001100111110000000
000000000110001011000011010000101100110011000001000000
000000000000000000000111100101001000001100111110000000
000000000000000001000100000000001101110011000010000000
000000000001000001000000000011101000001100111100000000
000000000110100000000000000000001000110011000010000000
000000000000000101100000000111001000001100111110000000
000000000000000000100011110000001011110011000010000000
000000000000000000000000000001001000001100111100000000
000000000110000001000000000000001111110011000010000000
000000000000001000000000010001001001001100111110000000
000000000000000111000010110000101010110011000000000000
000010000000010001000000000001101001001100111100000000
000000001010100000000011110000001000110011000011000000

.logic_tile 22 19
000000000000000011100000010111000000000000001000000000
000000000000000000010011110000101011000000000000001000
111000001001001000000111110101101001001100111100000000
000000001110100111000010010000001010110011000010000000
000000000000001001000010110001001001001100111100000000
000000000000001011000011010000001000110011000001000000
000000000000100001000000010101001000001100111100000000
000000000000010111000011100000001010110011000001000000
000000000000100000000000000101001000001100111100000000
000000000001010000000010000000101101110011000001000000
000010100000010000000000000001101001001100111100000000
000001001010100000000000000000101011110011000001000000
000000000000001000000111100001101000001100111110000000
000000000000000111000011110000101111110011000001000000
000010000000000000000000000001001000001100111100000000
000000000000100000000000000000101110110011000001000000

.logic_tile 23 19
000000000000001000000000010011100000000000000100000000
000000000000000001000010000000100000000001000000000000
111000000001000000000000000000000000000010000010000000
000001000000110000000000000000001101000000000000000000
000001000000000101100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000000000000000000000000100000000
000000001000000000000000001111000000000010000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000001000000000000000010000101000000000000000100000000
000010000000010000000000000000000000000001000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000011100000001010000000000010000000
000000000000000111000000000001000000000010000000000100
000000001000000000000000000000100000000000000000000000

.logic_tile 24 19
000000000000000011100000000011000000000010000000000001
000000000000000000100000000000000000000000000000000000
111000100000010000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011100000000001000010000000000000
000000000000000000000000000000001011000000000001000000
000000000000000000000110001000000000000010000000000000
000000001010000000000000001111000000000000000000000001
000000000000000001100000000000000001000010000010000000
000000000000000000000000000000001110000000000000000000
000000000001100000000000000101000000000000000100000000
000000000100000000000000000000100000000001000000000000
000000000000000000000000000111000000000000000100000000
000000000000000111000010000000000000000001000000000000
000000000000010001100000010000000000000000000100000000
000001000010010000000010000001000000000010000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001100000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000100000001001100111100111001000001100111100000000
000001000000000001000100000000001000110011000010010000
101000000000000011100011000001101000001100111101000000
100000000000000000000111000000101000110011000000000000
000000000000000000000000010101001001001100111101000000
000000000000000000000010000000101011110011000000000000
000000000000000001100111000111001001001100111100000000
000000000000000001000000000000101001110011000010000000
000000000000000000000000000111101000001100111101000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000010101101001001100111101000000
000000000000000000000010000000001000110011000000000000
000000000000001000000110000101101001001100111101000000
000000000000001101000000000000001101110011000000000000
000000000000001000000110000111101000001100111101000000
000000000000000001000000000000101001110011000000000000

.logic_tile 2 20
000011000000001111100110000111001001001100111100000000
000010101000001101100011110000001000110011000000010000
101000000000001001100000000001001000001100111100000000
100100000000001101000011110000101100110011000000000000
000000000000000000000000010001001000001100111100000000
000000000000100000000010110000001101110011000000000000
000100000000000000000111110101101000001100111100000000
000000000000001011000010000000101001110011000000000000
000000000000000001100000010101101001001100111100000000
000000001000000000000010000000001100110011000000000000
000000000000001000000000000001101001001100111100000000
000000000000000001000000000000101000110011000000000000
000001001100001000000000000101101000001100111100000000
000000100000100001000000000000101000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000101011110011000000000000

.logic_tile 3 20
000000000001000101100110010101001000001100111100000000
000000000100000000000010100000001100110011000010010000
101000000000001001100000010111001000001100111100000000
100000000000000101000010100000001000110011000010000000
000010000000001000000110100111001000001100111100000000
000000000000000101000000000000101001110011000010000000
000000000000000101100110110101001000001100111100000000
000000000000000000000010000000101001110011000001000000
000001000000001000000000000111101001001100111100000000
000010100000000001000000000000001000110011000010000000
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000100001100000010101101001001100111100000000
000000000011000000000010000000101001110011000001000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101101110011000010000000

.logic_tile 4 20
000001000000000011100111100101001000001100111100000100
000010000000001001000111100000001100110011000001010000
011100000000000000000011010111101000001100111101000000
000100000000000000000111110000101000110011000000000100
000000000001000000000000000111101001001100111100000100
000000100000101001000000000000001011110011000001000000
000010100000000000000111010001101001001100111101000000
000000000000000000000111000000101101110011000001000000
000000000100000001000000010001001000001100111100100000
000000000000001111000011100000101000110011000001000000
000001000001010000000111000011101001001100111100000000
000000100000000000000010000000101011110011000001100000
000000001110100000000000000001101000001100111100100000
000000000000000000000000000000101001110011000000000001
000000000000000000000010000011001000001100111100000000
000000000000001001000100000000101100110011000001100000

.logic_tile 5 20
000000001010001111100000000001001001001100111100000000
000001000000101111100000000000001010110011000000010001
011100000000100000000000010111001001001100111100000000
000000000000010000000011110000001110110011000000100000
000000000000000000000000000101101001001100111100100000
000000100000000000000000000000101011110011000001000000
000000001000001111000111100111101001001100111100100000
000000000000001101100010000000001100110011000000000000
000100001010000000000011100111001001001100111100000000
000000101011010000000111100000001001110011000000100010
000000000000001001000011100011001001001100111100000001
000000000000001111000100000000101010110011000001000000
000010000111000111000000000011101000001100111100000000
000010101010100111100000000000101000110011000000100000
000000000000001111000000000011101000001100111100000001
000000000000001011100000000000001101110011000001000000

.logic_tile 6 20
000010100001000000000110000101001001001100111100000000
000100000000000000000000000000001110110011000001010000
101000000001000001100110010111001001001100111100000000
100000000001110000000010000000001101110011000000000010
000000001010001000000011100011001000001100111100000000
000000100000000001000100000000001101110011000000000001
000000000000100000010000000111001000001100111100000000
000000000001000000000000000000101001110011000000000010
000000000001010111100000010011101001001100111101000000
000000000100000000100010000000001100110011000000000000
000000000001001111100111100111101001001100111100000000
000110100000100001100000000000101000110011000000100000
000000000000000001100011100111001001001100111100000001
000000000000001111000100000000001001110011000000000000
000100000000000111100111100101001001001100111110000000
000000000000000000000100000000101001110011000000000000

.logic_tile 7 20
000000001111010111100011100101001000001100111100000000
000000000000000000000111100000101001110011000000110010
011000001110000111100000010011101000001100111100000001
000000000000000000100011110000001010110011000000000000
000000000000001011100111010111101000001100111100000001
000100000110000111100110110000101011110011000000000010
000001000000101000000000000101001000001100111100000000
000000100001010111000000000000001111110011000000100000
000000000000000000000000000001001001001100111110000010
000001000000000000000000000000101101110011000000000000
000000001110000000000000000001101000001100111110000000
000000000000000001000010000000101000110011000000100000
000100000000000001000000010001101001001100111100000000
000100000000000000000011110000001110110011000000100000
000001000000000111000000000111001001001100111100000000
000010100000000000000010000000001010110011000000100000

.ramt_tile 8 20
000000001110000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000100000000000000000000000000000
000001000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000100001100000000000000000000000000000000
000100000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000000001000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000100000000010000000010000111001000001100111100000000
000000000000000000000110010000101001110011000010010000
011000000000001111000000000011001001001100111110000000
000000000000001011000000000000101000110011000000000000
000000000000000000000000000011001001001100111100000000
000000000000000000000010010000001010110011000000000010
000000000110001101100111110001101000001100111110000000
000000000001000111100111100000001101110011000000000000
000000000000000011100111010001001001001100111110000000
000100000000010001000111010000101101110011000000000000
000000100001000000000000000011001000001100111100000000
000000001000000000000010000000001011110011000000000001
000001000000100000000000000101101001001100111110000000
000010000000010000000010000000001011110011000000000000
000000000000000000000111000111101001001100111110000000
000001001001010000000000000000101011110011000000000000

.logic_tile 10 20
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001111000000000000010000
000000001000000000000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000001001000000000101000000000000001000000000
000000001000001011000000000000001111000000000000000000
000000000000001101000011000111000001000000001000000000
000000000000001101100010110000001100000000000000000000
000000000000100101000010100111100001000000001000000000
000010100100011101100110110000101100000000000000000000
000000000000000000000110110011000001000000001000000000
000100000000000011000011010000101101000000000000000000
000101001010000000000011000101100001000000001000000000
000010100111010011000000000000001101000000000000000000

.logic_tile 11 20
000010100000000101010011010000000001000010000010000000
000000000100000000100010000000001000000000000000000000
011000000000011001100000001000000000000010000001000000
000000000000000001000000000001000000000000000000000000
000000000000000000000000000000011110000100000100000000
000100001100001101000000000000010000000000000000000000
000001000000000000000000000000001000000010000000000000
000010100000000000000000000000010000000000000000000000
000010100001000000000000000000001010000100000100000000
000101001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000001000000000000000000001000000000000000000000
000000000000000000000111100000000000000000100110000100
000000001010000000000100000000001111000000000000000000
000001000000000000000000000000000000000000000100000100
000010100000000000000010001001000000000010000000000000

.logic_tile 12 20
000000000001010011000110100101001001001100111100000100
000000000000100000000100000000001101110011000000010000
101000000000000000000000010111001000001100111100000000
100100100000000000000010000000001000110011000001000000
000000000000001101100011010101001000001100111100000000
000010000000010001100010000000101011110011000001000000
000000000000001101100011000111001001001100111100000000
000000000000010001100100000000101110110011000001000000
000000000010000000000000000101101001001100111100100000
000000001100000000000000000000001011110011000000000000
000000000000000001100110010101001001001100111110000000
000000000000000000000011110000001100110011000000000000
000000000000010001100110000001001001001100111100100000
000100000000100000000000000000101001110011000000000000
000000000000001000000000000101101001001100111100100000
000000000000001111000000000000001101110011000000000000

.logic_tile 13 20
000000000000001000000000011000000000000010000000000000
000000000000001111000011110111000000000000000001000000
011000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000101100000000010000000000000
000000001100000000000000000000000000000000000001000000
000000000000101000000110010000001010000010000000000000
000000000001000001000011100000000000000000000001000000
000010100000010000000000000101100000000000000100000000
000001000000100000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000010000000100000
000000000000000000000000000000001011000000000000000000
000000000000000001100111000111100000000000000100000000
000000000000000000000100000000100000000001000000000000

.logic_tile 14 20
000000000000000101000111011000011000000110100000000000
000000000110000111100011101101001001000000000000000000
101000000000001001100011110101101100000110100010100001
100000000000001001100011010000011000001001000000000000
010000000000001101000111011000011010000110100011000000
110000000000001011100111010101011010000110000000100010
000000000000000101000111010011011001010111100000000000
000000000000000101100110011101011001000111010000000000
000001000000000000000000000001001111000001000010000000
000010100000000011000010100101101010000110000010000000
000000000000000000000000000001101111010111100000000000
000000000000000000000000000101011110000111010000000000
000000000001001000000111000111000000000000000100000000
000000000000100001000010010000100000000001000000000000
000000000000001000000000001001000000001100110000000000
000000000000001001000000000101000000110011000000000000

.logic_tile 15 20
000000000000001000000000000111111001000000000000000000
000000000000000001000000001101001101010000000000000000
000000000000000101100010110001001100000010000000000000
000000000000000000000110001101001101000000000000000000
000000000000001001100110111101101100010100000010000000
000000000000000011000011011001101111000100000000100001
000000000000001101000010101001001111010100000000000000
000000000000000001000011101101001010001000000000000011
000010001100000101000110101111000001000010100000000000
000000000000000001100100000111001010000001000000000000
000000000000000001100000010011011011000001000000000000
000000000000000000100010100101001100001001000000000000
000000000000000101000110101000011111000110100000000000
000000000000000101100100000111011010000000000000000000
000000000000001001100000000101101011010000000000000010
000000000000000101100011110000101001100000010000100000

.logic_tile 16 20
000000000000000101000110111101011000001100110000000000
000000000000001101000010001101011011110011000000000000
101000000000000101000010100111011010010111100000000000
100000000000000000000111101111001101001011100000000000
010000000000000000000010110101111000110011000000000000
000000000000001101000011110001111011001100110000000000
000010000000000011100110001011011000110000000100000000
000001000000000000000010000001011011000000110000000000
000010100000001000000110000000001110000000000000000000
000001000000000001000100001111010000000100000000000000
000000000000000000000000000001001110001000010100000000
000000000000001101000000001101011001010010000000000000
000000000000000001000110011011011111000110100000000000
000000001010000000000010010111111011001111110000000000
000000000000000001100000000001011100000000110100000000
000000000000000000000011110001101011110000000000000000

.logic_tile 17 20
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000001000000000000000000001000000100100000000
000000000000000111000000000000001010000000000000000000
000000000000001001100110010101000000000010000000000000
000000000000000001000011100000000000000000000000000000
000000000000000001100000000111100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000000000000000000010000000000000
000000001100000000000000001101000000000000000000000000
000000000000000000000000000001100000000000000100000000
000010000000000000000000000000000000000001000000000000
000010000000000000000000001000000000000010000000000000
000001000000000000000000000101000000000000000000000000
000000000000000000000011100101000000000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000001011000000000000000000
000000000000000000000000010111000001000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
000100000000010000000110100111100001000000001000000000
000000000000101101000000000000001100000000000000000000
000000000000001101000110100111100001000000001000000000
000000000000000101100010110000001100000000000000000000
000010000000001101100000010111100001000000001000000000
000001000000000101000010100000101111000000000000000000
000000000100000101100010110001100001000000001000000000
000000000000001101000110100000101101000000000000000000

.logic_tile 19 20
000000000000000101100111100011101000001100111100000001
000000000000000000100000000000001111110011000000010000
111000000000000111000011100011001001001100111100000000
000000000000000000100111100000101011110011000001000000
000000000000010111100011100001001001001100111100000000
000000000000000000000100000000001010110011000000000001
000000000000000111100000010101001000001100111100000000
000000001010000000000011110000101100110011000001000000
000000000000001001000010000001101001001100111100000001
000000001000000101000010000000001101110011000000000000
000000000000000111000000010001101001001100111100000000
000000000000000000100010100000101001110011000000000100
000000000000000000000110100011001000001100111100000001
000001000000000000000000000000101010110011000000000000
000000000000000000000000000011001000001100111100000001
000000000100000000000000000000001001110011000000000000

.logic_tile 20 20
000000001100001001100000010000011010000010000000000000
000000000000000111000010000000000000000000000000000000
111000000010000000000110010001000000000000000100000000
000000000000000000000011110000000000000001000000000000
000000000000001000000000000101100000000000000100000000
000000000000001111000000000000100000000001000000000000
000000000000001000000000010000000000000010000000000000
000000000000000001000010010001000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000100000000000000000000001
000000000000000000000000000001100000000010000000000000
000001001000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000000101000000000010000000000000

.logic_tile 21 20
000000100000001111000111100001001000001100111100000000
000001000000001111000100000000001010110011000010010000
111010100001000011100011100101001000001100111110000000
000000001100100000100011100000101111110011000000000000
000000000000000111100111100101001001001100111100000000
000000000000000001100000000000001001110011000010000000
000000000001011001000000000011101001001100111110000000
000000001101000111000000000000001001110011000010000000
000000000000101000000010000101101000001100111110000000
000000000001010111000000000000001100110011000000000000
000010100000000000000000000001001000001100111110000000
000001000100000001000000000000001101110011000000000000
000000000000000001000000000001001001001100111110000000
000000000000000000000010000000101010110011000000000000
000000000000000000000000000111001001001100111110000000
000000000000000000000000000000001000110011000010000000

.logic_tile 22 20
000000000000000000000000000001101000001100111110000000
000000000000000000010000000000101010110011000001010000
111000000000011111100111100011001001001100111110000000
000010100000001001110100000000101010110011000001000000
000000000000000001000111010111001001001100111100000000
000000000000000000000011010000101000110011000010000000
000110100001011001000010010101001001001100111100000000
000001000100101111000011100000101000110011000001000000
000000000000000001000010000101001001001100111100000000
000000000000000000000010000000101010110011000001000000
000010000001010000000000000101101001001100111100000000
000000000000100000000000000000101011110011000001000000
000000000000000000000011100011001000001100111100000000
000000000000000000000011110000001111110011000001000000
000000000001110101100000000111101000001100111100000000
000000001010110000000000000000001101110011000001000000

.logic_tile 23 20
000000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
111000000000000000000000000000011010000010000000000000
000000001110100000000000000000010000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000001000000000110000000001010000100000100000000
000000001000000000000000000000010000000000000000000000
000000000000000000000110010000000000000010000000000000
000000000000000001000010001011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000001010010000000000000111000000000000000000000000
000000000000001000000010000000001100000010000000000000
000000000000000001000000000000010000000000000001000000
000000100001000000000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000000

.logic_tile 24 20
000000000000000000000000010000000001000010000000000000
000000000000000000000010000000001000000000000001000000
111000000000101000000000000000000001000010000010000000
000000000000000001000000000000001111000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000000000100000000001111000000000000000000
000000000100000000000110000101100000000010000000000000
000001000000010000000000000000100000000000000000000100
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000001000000010000010000000
000010001000000000000000000000010000000000000000000000
000000000000000000000010010000000001000000100100000000
000000000000000000000011110000001110000000000000000000
000000000000000001000000010000001010000100000100000000
000000000000100000100010000000010000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100010000000000000000000000000000000
000010000001010000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000010101100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000100000000111000000000000000010000001000000
000000000000001111000100001101000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000011100000010000000000000
000000000110000000000000000000000000000000000010000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000100000000000000000000101101000001100111101000000
000000000010000000000000000000001100110011000000010000
101000000000000000000000010101001001001100111100000000
100000000000000000000010000000001010110011000010000000
000000000000000001100000000101101000001100111100000000
000000001010000000000000000000001101110011000010000000
000000000000000000000000000111001001001100111101000000
000000000000000111000000000000101010110011000000000000
000000000000001000000000010101101001001100111101000000
000000000000000001000010000000001100110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000001010110011000010000000
000000000000000000000110000101101001001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000001100110000111101001001100111101000000
000000000000000000000000000000101010110011000000000000

.logic_tile 2 21
000001000000001000000111110101101000001100111100000000
000000100000001101000010110000001100110011000000010000
101000000000000000000110000001101000001100111100000000
100000000000001111000000000000001100110011000000000000
000000000000000000000111100101001000001100111100000000
000000000000001011000100000000001101110011000000000000
000000000000001000000000010101001000001100111100000000
000000000000001101000010110000101101110011000000000000
000001000000001001100110010001001001001100111100000000
000000100000000001000010000000101100110011000000000000
000000000000001000000000000111101001001100111100000000
000000000000000001000000000000001011110011000000000000
000000000000000000000000000111101000001100111100000000
000001000000000000000000000000101000110011000000000000
000000000000000001100000010001001001001100111100000000
000000000000000000000010000000101001110011000000000000

.logic_tile 3 21
000100000000001101100110000101001000001100111110000000
000100000000000001000000000000001000110011000000010000
101000000000001101100110110101001000001100111100000000
100000000000000101000010100000001000110011000010000000
000000100001001001100110110101001000001100111100000000
000000000000000101000010100000101101110011000010000000
000000000000001001100000010101001000001100111100000000
000000000000000001000010000000101001110011000010000000
000000000000010000000000010101101001001100111100000000
000000000000000000000010000000001000110011000010000000
000000000000000000000000000101101001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 4 21
000010100000000011100000000111001001001100111100000100
000000000110000000100000000000101100110011000000010100
011000000000000000000011000011001000001100111100000000
000000000000001001000100000000101011110011000011000000
000000001110000000000111000111101001001100111100000100
000000000110000000000110010000101101110011000000000001
000000000000000000000111000111101000001100111101000000
000000000000000000000110010000101100110011000001000000
000101000101000011100000000001001001001100111100100000
000100100000000000100010000000001000110011000001000000
000000000000000111000000000101101001001100111110100000
000000000000001001010010010000101011110011000000000000
000001000000000000000010010001101000001100111100000000
000000000000010000000110110000101011110011000001100000
000000000000000000000111000111001001001100111100000000
000000000000000000000011110000101100110011000011000000

.logic_tile 5 21
000010100000001000000000000011001000001100111100000100
000000000000101111000000000000101000110011000000010000
011100000000000111100010000101001000001100111100000100
000000000000000000100100000000001100110011000001000000
000010101001100001000000000011101000001100111100100000
000000000000010000000000000000001110110011000000000000
000000000001010000000000000111101001001100111100100000
000000000000100000000010000000001011110011000000000000
000001001010100111000111100111001001001100111110000000
000010000000010001100000000000001100110011000000100000
000001001100100101100000000111101001001100111101000000
000010000001001001100000000000101001110011000000000000
000010001000010111100010000111101000001100111101000000
000000100000000111000100000000101111110011000000100000
000100000000000111000111000011001001001100111100000100
000000000000000000100110010000001000110011000010000000

.logic_tile 6 21
000000000000000011000011100001101000001100111100000000
000000000000000000000100000000001100110011000010010000
101100000000010111000000000111101000001100111100000000
100101000000001111100000000000101100110011000010000000
000010000110010000000000000111001000001100111100000100
000000101011000000000000000000101110110011000000000000
000000000110001001100110010111001000001100111110000000
000000000000000001000010000000101101110011000000000000
000000000000001001100110000101101001001100111110000000
000010100000000001000000000000001110110011000000000000
000000000000000000000000000101101000001100111101000000
000000000000000000000000000000001000110011000000000000
000000001010000111100111110101101001001100111100000000
000101001010000000100110000000101000110011000010000000
000000000000100111100111100101101000001100111101000000
000000100000010000100000000000101001110011000000000000

.logic_tile 7 21
000000000001011111100111110101101000001100111100000001
000000000000001011000011110000001010110011000000010000
011000001110000000000000010101101000001100111100000001
000000000000001001000011110000101010110011000000000000
000000000000001111000000010111001001001100111110000000
000000000000001101100011100000101100110011000000000000
000000000000100000000011100001101000001100111100000001
000000000001010111000100000000001001110011000000000010
000000100000100000000000000011101000001100111110000001
000101000010000111000000000000101100110011000000000000
000000000000001000000111000001001000001100111110000000
000000000000001111000100000000001011110011000000000100
000010101110000000000000010111101000001100111100000001
000001000000000000000011110000101001110011000000000010
000001000000100000000000000001101000001100111100000000
000000100001010000000010010000101000110011000000000010

.ramb_tile 8 21
000010100000010000000000000000000000000000
000100101000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000001110000000000000000000000000000
000000001100010000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000001010000011100111100101101000001100111110000000
000010100000000000100100000000101100110011000000010010
011000000001000000000111100101001001001100111100000010
000000001010000000000100000000001010110011000000000000
000000000000000111100011100001001001001100111100000000
000100000000000001100000000000001101110011000000000010
000000000000000000000111010011101001001100111100000001
000000100000000001000011000000001101110011000000000000
000000000000000000000000000101001000001100111110000000
000110100000001001000000000000001111110011000000000000
000000000000001000000110110101101000001100111100000000
000001001000100011000111000000101110110011000000000010
000000000000001000000111000001101001001100111100000010
000010100000000011000000000000101110110011000000000000
000000000000000011100000000101001000001100111100000000
000000000000000000000000000000101001110011000000100000

.logic_tile 10 21
000000000000000000000000000111000000000000001000000000
000000000001000111000000000000101100000000000000010000
011000000110000000000111100111000000000000001000000000
000000000000000000000100000000001010000000000000000000
000001000000000000000000000001101000001100111100000001
000010000000000001000000000000101000110011000000000000
000000100000000111100000000011001000001100111100000000
000000000000000000100000000000101101110011000000000010
000000000000000101100010110011001001001100111100000000
000000000000001101100110110000001100110011000000000010
000000001000000000000010100111101000001100111100000000
000000000001011101000100000000001110110011000000000010
000010100000001101000110100111101000001100111100000000
000100000000001101100111000000101111110011000000000010
000000000001000101000000000101101001001100111100000000
000000000001000000100010110000001101110011000000000010

.logic_tile 11 21
000000000000000000000111100000000000000000000100000000
000000000000000000000000000111000000000010000000000100
011000000110000000000000001000000000000000000100000000
000000000001000000000000001101000000000010000010000000
000000100000000011010000001000000000000000000100000000
000101000000001101110000001101000000000010000001000001
000000000000000011000111110101100000000000000100000000
000000000000000000000011100000000000000001000000000101
000010100000000000000000000101000000000010000000000000
000001000000000000000000000000000000000000000010000000
000100001100000000000000000000000000000000000110000000
000100000000000000000000001001000000000010000000000000
000000000000100111100000000000000001000000100100000100
000000000000010000000000000000001110000000000000000010
000001000000100111100000000000001010000100000100000000
000010000000010000000000000000000000000000000001000001

.logic_tile 12 21
000000000000000000000000000101001001001100111100000100
000000000000000000000000000000001011110011000000010000
101000000000100101100011000101001001001100111100000000
100100000001010000100100000000001110110011000001000000
000000000000001001100110100111001001001100111101000000
000000000000000001000100000000101110110011000000000000
000001000000000011000110100101101000001100111100000000
000000000000000000000100000000001101110011000001000000
000000000000000000000110000001101001001100111110000000
000000000000000000000000000000101100110011000000000000
000000000000001001100000000111001001001100111101000000
000000000001000001000000000000101100110011000000000000
000000000001010000000111110111101000001100111100100000
000000000110100000000110000000101011110011000000000000
000000000000001111100110010111101001001100111100100000
000000000000000111000010000000101000110011000000000000

.logic_tile 13 21
000000000010000111000010100001011010000010000000000000
000000000000000000100110110000010000000000000000000000
101010100000000000000000000000000000000010000000000000
100001000000000000000000000000001101000000000001000000
010001000000000111100011110000001000000010000001000000
110010100000000000000111100000010000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001110000000000010000000
000000000000000000000110100000001010000010000000000100
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000010000000000000000010000000000000001000000
000010001010001000000000000111000000000010000000000000
000010000000000001000000000000001010000001010000000001
000000000010000000000110100000011110000010000010000000
000000000000000000000000000000010000000000000000000000

.logic_tile 14 21
000000000000000000000111001011000001000000000000000000
000000000000000000000100000111001010000001000001000000
011000000000000000000010100101101111010110100000000000
000000000000000000000100000000101111001001010000100000
000000000000001000000000000001000001000000000000000001
000000000000000011000000000000101110000000010000000010
000000000000000001100010000000000000000000100100000000
000000000000000000100000000000001110000000000000000000
000000000000000001100000000000001001010110000000000100
000000000000000000000000000000011110000000000001000000
000000000000011000000000001111011010000010000000000110
000000000000001011000000001111010000000000000011000010
000000000000000001000000001101000000000001000000000000
000000000000001101000000000011000000000000000000000010
000000000000100001100000000000000001000000100100000000
000000000001000000000010000000001001000000000000000000

.logic_tile 15 21
000000000000000000000011100111011101000000000100000010
000000001110011101000011111011011001011001000010000001
101000000001010111000111111101011110000110000000100000
100000000000000000100110001001000000000111000000000011
010000000000001101100110000111111100000000100000100000
110000000000010011000010101111101000000000110000000000
000000000000000011100000010001101100000110000000000000
000000000000000001100010100000100000000001000000000000
000001000000001000000000001101000000000000000000000000
000000101010000001000011100111100000000011000000100010
000010100000000001000111010111011010000000000000000000
000001000000000000000110100000001010001000000000000000
000000001100001101100010000101111000001100000100000110
000000000000000001000000001001000000001101000000100000
000000000000000001100000000001011101100000000000000000
000000000010000000000010001001011011000000000000000000

.logic_tile 16 21
000000000000000000000011100101011000000100000100100100
000000000000000000000000000000111111100000000000000000
101000000000000011100111100011111011000110100000000000
100000000000001101100111101001011010001111110000000000
010000000000000101000111110000000001000000100000000000
000000001010000001000110001011001000000010000000000000
000000000000000101000111000101100000000000110000000000
000000000000000001000100000101001111000011000000000000
000000000000001000000110011011111000001100000100000000
000000000000000001000110010111111011110000000000100000
000000000000001000000110001011011000110011000000000000
000000001110000001000000000101011111001100110000000000
000000000000000000000110011001111110000000000000000000
000000000000000000000010111111001010010000000000000000
000010000000000001100010000000011000000100000000000000
000001000000001101000000001011000000000010000000000010

.logic_tile 17 21
000000000000000111100000000000001100000010000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000010
000000000000000101000110000000000000000010000000000000
000000000000001101100000001101000000000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000001101000000000001000000000010000000000000
000000000000000101000010100000000000000010000000000000
000000000000000000100100000101000000000000000000000000
000000000000010000000000000000011100000010000000000000
000000000000100000000010110000010000000000000000000000
000000000010100000000000000000001100000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 18 21
000000000000000000000010000111000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000001111000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000100000000000000111100111000000000000001000000000
000000000000000000000111100000101101000000000000000000
000100000001000000000010110101100001000000001000000000
000000000000000000000110100000101100000000000000000000
000000000000001101110110100111100001000000001000000000
000000000000000101000010110000101100000000000000000000
000000000000001101100110100111100001000000001000000000
000000000000000101000010110000101101000000000000000000
000000000000010000000010110001100001000000001000000000
000000000000100000000110100000101101000000000000000000

.logic_tile 19 21
000000000000001101100111100001001000001100111100000000
000000000000001111100111110000101011110011000001010000
111000000000000111000011100001001000001100111100000000
000000000000000000100100000000001000110011000000000100
000000000000000111000110100101101000001100111100000000
000000000000000000100110000000101010110011000001000000
000000000000000111100111000111001000001100111110000000
000000000000000000100010000000001111110011000000000000
000000000000000001000000000001101001001100111100000001
000000000000000000000000000000001010110011000000000000
000000000000000000000000000101101001001100111100000001
000000000000000000000000000000101001110011000000000000
000000000000000101100000000011001000001100111100000000
000000000000000000000011110000001001110011000001000000
000000000000000000000111100111101000001100111100000100
000000000000000000000000000000101011110011000000000000

.logic_tile 20 21
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000010000000
111000000000000000000000010000011100000010000000000000
000000000001010000010011100000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000100000011100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000101100000000000000010011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000001000000010010011100000000010000010000000
000000000000000001000010000000000000000000000000000000
000000100001000001000110000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 21 21
000000000000000000000000010101001001001100111100000000
000000000000000000000011110000001000110011000001010000
111000000000110011100111100001001001001100111100000000
000000000110010111100100000000101110110011000010000000
000000000000000000000011100011101000001100111110000000
000000000000000111000000000000101111110011000001000000
000000000000000111000000000011101001001100111100000000
000000001010000000000000000000001001110011000010000000
000000100000000111100000010011101000001100111110000000
000001000000000000000011100000001101110011000000000000
000010000000010101100110100101101000001100111100000000
000001000000000001100100000000001111110011000001000000
000000000000000101100111110001101000001100111110000000
000000000000000000100010110000001110110011000000000000
000000000001010000000000000101001000001100111110000000
000000001010000001000000000000101100110011000000000010

.logic_tile 22 21
000000000000000001110000000111001000001100111111000000
000000000000000000110000000000001100110011000000010000
111000000000001111100000010111001001001100111100000000
000000001000101001000011000000001000110011000010000000
000000000000001000000111000101001001001100111100000000
000000000000001011000110000000101001110011000001000000
000001000001110001000000000111101000001100111110000000
000000100000010001000010000000001010110011000001000000
000000000000000000000000000001001001001100111100000000
000000000000000001000000000000001010110011000011000000
000000000001000000000110100101001001001100111100000000
000000101001110000000000000000101011110011000001100000
000000000000000101100011100101101001001100111110000000
000000000000001111000100000000001000110011000010000000
000000000001010111000000000111001001001100111110000000
000000000110000000000000000000101101110011000000000000

.logic_tile 23 21
000000000000000000000000000000000001000010000000100000
000000000000000000000000000000001101000000000000000000
111000000000100000000000000000011110000010000000000000
000001000100010000000000000000000000000000000000000000
000000000000000000000010010000011110000010000000000000
000000000000000000000010100000000000000000000001000000
000000100001000000000010000101000000000000000100000000
000001001000000000000000000000100000000001000000000000
000000000000000111000110000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000011010000100000100000000
000000000000100000000010000000010000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000001100101101001100000000000000000000010000000000000
000000000000000001000000000000001101000000000000000000

.logic_tile 24 21
000000000000001000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
111000000001000001100000010001000000000010000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001100000000000000000000
000001000000000000000000000000000001000010000010000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000000000001000010000010000000
000000000000001111000011110000001001000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000100001000000000000000000000000010000010000000
000000000110000111000000000000001011000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000001100001000010000010101101000001100111100000000
000000000000000001000010000000001000110011000010010000
101000000000000000000000000101001001001100111101000000
100000000000000000000000000000001010110011000000000000
000000000000000001100110000101101000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000101001001001100111100000000
000000000000001111000000000000101010110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000010111101001001100111100000000
000000000000000001000010000000001010110011000010000000
000000100000100000000000000101101001001100111101000000
000000000001010000000000000000001101110011000000000000
000000000000000001100000000101101001001100111101000000
000000000000000000000000000000101010110011000000000000

.logic_tile 2 22
000000000001000000000000010111001000001100111100000000
000001000110001011000010110000001010110011000000010000
101000000000000000000000010111001001001100111100000000
100000000000001011000010110000001011110011000000000000
000000000000001001000110010111001000001100111100000000
000000000010001101000011110000101000110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000011110000101011110011000000000000
000000100001000000000000000101101001001100111100000000
000000001000000000000000000000001000110011000000000000
000000000000000001100110010001101001001100111100000000
000000000000000000000010000000101100110011000000000000
000010000000011001100000010101001001001100111100000000
000000000000000001000010000000001101110011000000000000
000000000000000000000000000001001001001100111100000000
000000000000000000000000000000101101110011000000000000

.logic_tile 3 22
000000000000001101100110100101001000001100111110000000
000001000010000101000000000000001000110011000000010000
101000000000001001100000000101001000001100111100000000
100000000000000101000000000000001000110011000010000000
000000100000001001100000010101001000001100111100000000
000000000000000001000010100000101101110011000010000000
000000000000000101100110110111001000001100111100000000
000000000100000000000010100000101001110011000010000000
000000000000010000000000010111101001001100111101000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110010101101001001100111110000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110000101101001001100111101000000
000000000100000000000000000000101101110011000000000000
000000000000001000000000000101101001001100111101000000
000000000000000001000000000000101101110011000000000000

.logic_tile 4 22
000000000010001001000000000111101001001100111100000000
000000000000001011100000000000001110110011000001010000
011100000000000000000000010111001000001100110100000100
000100000000000000000011100001100000110011000001000000
000000000000000011100111000000000000000010000000100000
000000000000010000100000001101000000000000000000000000
000000000000000000000011010101000000000010000000000000
000000000000000000000011000000000000000000000000100000
000000000000000000000000000000011010000100000100000000
000000001010000000000000000000010000000000000000000010
000010100000000000000000000000011010000100000100000000
000001000000000000000000000000010000000000000000000100
000000001100000000000111000000000000000000100100000000
000000100000000000000000000000001000000000000000100000
000000000000001001000000000001100000000010000000000001
000000000000000111100000000000100000000000000000000000

.logic_tile 5 22
000010000000001111100111110001001001001100111100000100
000000000000001101100110110000001010110011000000010000
011000000000000111100000000001001000001100111100100000
000000000000000000100000000000101100110011000001000000
000000001011100001000000000111101001001100111100100000
000000000000010000000010000000101011110011000001000000
000010101100000001000111100111001001001100111100000000
000001000000000000000000000000001100110011000001100000
000000000000000111000000000101001001001100111110000000
000000100011010000100000000000101110110011000000100000
000010001010000111000111000001001001001100111100000010
000000000000000000100100000000001101110011000000000000
000000001001000001000000000001001000001100111100000001
000000001010100000000000000000101010110011000001000000
000000000000000011100010000111101001001100111100000001
000000000000100000100010000000101000110011000001000000

.logic_tile 6 22
000000101010001001100011010111001000001100111100000000
000000000000101111000010000000001010110011000010010000
101101000000000001100110010111101000001100111110000000
100100100000000000000010000000101000110011000000000000
000000000000000111000110000011001000001100111110000000
000000000000000000100000000000001001110011000000000000
000000000000001011000110100101001000001100111100000001
000000000000000001000100000000101101110011000000000000
000000000000010111100111100101101001001100111110000000
000010100001100000100100000000001011110011000000000000
000000001100000000000000000001001001001100111100000000
000010100000000000000000000000001000110011000000100000
000000000000001000000000000001001001001100111100000000
000000000000000001000000000000101001110011000010000000
000000100000010000000111100101101001001100111100000000
000001000000000000000000000000001001110011000010000000

.logic_tile 7 22
000100000001011101100011100001101001001100111100100000
000000000000001111100011100000101001110011000000110000
011000001110000000000011100011101000001100111110000000
000000000000000000000111110000001100110011000000000000
000000000000000111100011100001001000001100111100000001
000000000000001111000111000000101111110011000000000000
000000000000101111000000010101001000001100111100000001
000010000001011111100011010000001010110011000000000000
000100000000000001000000000101001000001100111110000000
000000000000000000100000000000101011110011000000000001
000000000000001000000000000001001000001100111110000000
000000000001000111000000000000101000110011000001000000
000000100000000000000110100101101000001100111100100000
000000000000000000000100000000001000110011000000100000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001011110011000000000010

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000011100000110000000000000000000000000000
000000000001110000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000010100111000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000100100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 9 22
000000000110001000000111100001101001001100111100000000
000000000000001011000100000000101000110011000000010010
011000000000000111100011100101101000001100111100000000
000000000000001001100000000000001001110011000001000000
000000001010001000000000000101101000001100111100000000
000000000100001111000000000000001110110011000000000010
000000000000000011100111000011001000001100111100000000
000000000000000111000100000000001111110011000000000010
000000000110001000000110110111101000001100111100000010
000000100000001011000111010000101000110011000000000000
000000000000000000000000000011001000001100111100000000
000000000000000000000000000000101010110011000000000010
000100000110000011100000010011001001001100111100000010
000110100001010000100010110000101011110011000000000000
000000000000000000000111010111101001001100111100000010
000000000001010000000011000000101000110011000000000000

.logic_tile 10 22
000000000000000000000000000111001001001100111100000000
000000100000000000000010000000001100110011000000010010
011000000000100000000000000111001001001100111100000000
000000000011000111000000000000001011110011000000000010
000010100000000000000000010101001000001100111100000000
000000000000000000000010110000101101110011000000000001
000000000000100001000000010001101000001100111100000000
000000000000010001000011000000001101110011000000000010
000000000000000000000010100111101000001100111100000001
000000000000000000000110110000001111110011000000000000
000000000000000000000010100111101001001100111100000000
000001000000000001000100000000001010110011000000000010
000000000000000101000110100111101001001100111100000001
000100000000001101100100000000101010110011000000000000
000000001000000101000000000001001001001100111100000001
000000100000001101100010110000101101110011000000000000

.logic_tile 11 22
000000000000100000000000000000001110000100000100000000
000000000001010000000000000000010000000000000000000000
011001000000000000000000000000001110000100000110000000
000010000000001101000000000000000000000000000000000001
000000000000000000000000000000000001000010000001000000
000100000000000000000000000000001000000000000000000000
000001001010100000000000000000011100000010000001000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000010000011110000100000100000000
000000000000000000000011100000010000000000000000000000
000100001110101000000110010011000000000000000100000100
000110100000010001000011000000100000000001000000000010
000000000000000111100000000000011100000010000000000000
000000001100000000000010000000010000000000000000000001
000001000000000000000000010011100000000000000100000000
000010100000000000000011110000100000000001000000000000

.logic_tile 12 22
000000000000000001100110100111001000001100111110000000
000000001110000000000100000000001110110011000000010000
101000000000001111000110000101001000001100111100000000
100000000000000001100000000000001000110011000001000000
000000000000000011000000000001101000001100111101000000
000000000001010000000000000000001101110011000000000000
000000000000000101100000000111001000001100111100000000
000000000000000000100000000000101101110011000001000000
000001000000000000000110010111001001001100111100100000
000010000000000000000010000000101000110011000000000000
000000000000001001100000010011101001001100111101000000
000000000000000111000010000000001100110011000000000000
000000000000101111100111110001001001001100111100100000
000000000001000001100111110000101101110011000000000000
000000000100000000000000000101101001001100111100100000
000000000000000000000000000000001001110011000000000000

.logic_tile 13 22
000000000000100111000000001000000000000000000100000000
000000000000010000000000000111000000000010000001000000
011000000000000001100000010000011000000010000000000000
000000000000001101000011110000000000000000000001000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000001100000000000000100000000
000000000000000001000010110000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000010000011000000010000000000000
000000000000000000000011110000000000000000000001000000
000000000000000111100000001000000000000010000000100000
000000000000000000000000000101000000000000000000000000

.logic_tile 14 22
000000000000000000000000000011100000000000000100000000
000001000000000000000000000000000000000001000000000000
011000000000101000000010100111100000000010000000000000
000000000001010001000100000000000000000000000000100000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111100000011000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000111000000000010000000000000
000000000000000001000000000000000000000000000001000000
000000000000000001100000000000011010000100000100000100
000000000000000000000011110000010000000000000000000000

.logic_tile 15 22
000000000000000111000111111001001011000000000000000000
000000000000000111000111100101011101010000000000000000
101000000000010011100011101000001101010000000000000000
100000000000100000000000001101001110010000100010000000
110000000000000011100010010001111101010111100000000000
100000000000000000100010000101111100001011100000000000
000000000000001001100010100001000000000000000100000000
000000000000001011000110000000100000000001000000000010
000000000000101000000000000101100001000000000000000000
000000000001001101000010000000001011000000010000000000
000000000000001000000110111101001101010111100000000000
000000000000000011000110110001111111000111010000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100000001000000000010000000000000000000100000000
000000000000001101000010001001000000000010000000000100

.logic_tile 16 22
000000000000000000000000000001100000000000100000000000
000000000000000111000000000000001100000001010000000001
111000000000001111100000010111000000000000000100000000
000000000100001011100011000000100000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001000000000000000000000
000010000000011000000000000001000000000000000100000000
000001000000100101000000000000000000000001000000000000
000000000000000001000000000101111100001000000010000000
000000000000000001000010001011000000000000000000100000
000000000000000001100000000001101110000110000000000000
000000000000000000000000000000101100000001000000000000
000000000000000101100111000101000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000111000000000000001110000000000000000000

.logic_tile 17 22
000000000000000000000010111000000000000000000100000000
000000000000000000000110100101000000000010000000000000
111000000000000101000110100000000001000000100100000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000010110000100000000000000000000000
000000000000001111100111100000000001000010000000000000
000000000000000111000100000000001000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000100000000000000000000010
000000000000100000000000000001100000000010000000000000
000000000001010000000000000000100000000000000000000000
000000000000000000000000000000000000000010000000000000
000000001110000000000000001101000000000000000000000000

.logic_tile 18 22
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111000011100011100000000000001000000000
000000000000000111000100000000101101000000000000000000
000000000000001101000110110111100001000000001000000000
000000000000000101100010100000001110000000000000000000
000001000000000101100010100111000001000000001000000000
000000100000000000000110110000001100000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000001101000000000000101010000000000000000000
000000000000001011100110110111100000000000001000000000
000000000000000101100010100000101110000000000000000000

.logic_tile 19 22
000010100000001111000110100001001001001100111100000000
000000001000001011100100000000101001110011000000010001
111000000000000000000110000111101000001100111110000000
000000000000000000000111100000101010110011000000000001
000000001110001111000111100001001000001100111100000000
000000000000001111000000000000001010110011000000000001
000000000000000111000011100001001001001100111100000000
000000000000000000100100000000001001110011000001000000
000000000001000101100000000111101001001100111100000000
000000000000000000000000000000001010110011000001000000
000000000010000101100000000101101001001100111100000001
000000000000000000100000000000101100110011000000000000
000000000000000111000000000111101000001100111110000000
000000000000000000100000000000101110110011000000000000
000000000000001000000110110101001000001100111100000000
000000000000000101000010100000101100110011000000000100

.logic_tile 20 22
000000000000001000000000000000000000000000000100000000
000000000000101111000000000001000000000010000000000000
111000000100000000000000000000000000000010000000000000
000010000000001111000000000000001111000000000000000000
000000000000001000000000010101100000000000000100000000
000000000000000001000011100000100000000001000000000000
000000000000000001100000010000000000000000100100000000
000000000000000000000011110000001011000000000000000000
000001000000000000000110000101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000001110000000000000000000000000000001000000000000
000001000000000000000000011000000000000010000000000000
000010100000000000000010000101000000000000000000000000
000000000010000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 21 22
000000000000000000000111000101101000001100111100000000
000000000000000000000000000000101010110011000010010000
111000001000010011100000010011101001001100111110000000
000000000000100000100011110000101010110011000000000000
000000000000001101100111110101001001001100111100000000
000000000010000111100111100000101011110011000010000000
000000000000001001000111000001101001001100111100000000
000000000010001111000111100000101111110011000010000000
000000000000000000000000010001001000001100111110000000
000000000000000000000011010000101110110011000000000000
000000000000000000000000000011001000001100111110000000
000000000100000000000010000000101010110011000000000000
000000000000000001000000000111101000001100111100000000
000000000000000000000000000000001011110011000010000010
000010100000000000000000000101101001001100111100000000
000000001110001111000011110000001000110011000011000000

.logic_tile 22 22
000000000000000000000111000011001000001100111101000000
000000000000000000000000000000101100110011000000010010
111000000000001000000000010111101000001100111100000000
000000000000001111010011000000101011110011000011000000
000000000000001000010111010101101001001100111100000000
000000000000001111000111110000101001110011000001000000
000000000001111001000010010001101000001100111110000000
000000000110111011000011100000001001110011000001000000
000000000000100101100010000011001001001100111100000000
000000000001010001000000000000001010110011000001000000
000000000001011000000000000101101001001100111110000000
000000000100000101000000000000101010110011000001000000
000000000000000000000000010101001000001100111110000000
000000000000000000000011010000001011110011000010000000
000000000000000000000111000011101000001100111100000000
000000000100100000000100000000001111110011000001000000

.logic_tile 23 22
000000000000001000000110000000000000000000000100000000
000000000000000011000000001011000000000010000000000000
111000000000000000000000000000000000000010000000000000
000000000000100000010000001111000000000000000000000000
000010000000001000000010000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000001000000000000000101000000000000000100000000
000000000100000000000000000000100000000001000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000010000000010000000000000000000000
000001000000000000000000010000000000000010000000000000
000000000010000000000010000101000000000000000000000001
000000000000000000000000010111100000000000000100000000
000000000000000000000010000000000000000001000000000000
000010000000000000000000000011100000000010000000000000
000000000000000001000000000000100000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000010000000000001
000000000000000000000000000101000000000000000000000000
111000000000000011100000000000000001000000100100000000
000000000000000000100000000000001000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000000000001000010000000000000
000000000000000000000000000000001101000000000001000000
000000000000000001000010001000000000000010000000000000
000000000000000000000000000101000000000000000000000001
000000000001000000000110000000000000000000100100000000
000000001000000000000000000000001110000000000000000000
000000000000001000000000010000001110000010000000000000
000000000000000111000010000000010000000000000001000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100011000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001010000010000001000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011010000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000001100110000111001000001100111101000000
000000000000100000000000000000001111110011000000010000
101000000000000001100110000111001000001100111101000000
100000000000000000000000000000101000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000101111110011000010000000
000000100000000000000000010111001000001100111100000000
000001000000000000000010000000101001110011000000000010
000000000000000000000000000111101000001100111101000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101000110011000010000000
000000000000001000000011100101101000001100111100000000
000000000000000001000000000000101111110011000010000000
000000000000001000000000000111001001001100111101000000
000000000000000001000000000000101001110011000000000000

.logic_tile 2 23
000000000000010001100110010111001000001100111100000000
000000000000000000000011110000001100110011000000010000
101000000000001000000000000001101000001100111100000000
100000000000000111000011000000101000110011000000000000
000000000000001000000000010101101000001100111100000000
000000001000001101000010110000001101110011000000000000
000000000000001000000110010001001000001100111100000000
000000000000001111000011100000101001110011000000000000
000000001100000000000000010111101001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010000000001011110011000000000000
000000100000001000000000000101001001001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000001001100000000101101000001100111100000000
000000000000000001000000000000101011110011000000000000

.logic_tile 3 23
000000000000001101100110100101001000001100111100000000
000000000000000001000000000000001000110011000010010000
101000000000001001100110110101001000001100111100000000
100000000000000101000010100000001000110011000010000000
000000000000001001100110010101001000001100111100000000
000000000000000101000010100000101101110011000010000000
000000000000000101100110000101001000001100111110000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000010111101001001100111101000000
000001000000100000000010000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000111101001001100111100000000
000001000000000000000000000000101001110011000010000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000101001110011000010000000

.logic_tile 4 23
000000101001101000000000001000000000000000000100000000
000000000001011111000000001111000000000010000001000000
011000000000001000000000010101100000000000000100000000
000000000000000001000011100000000000000001000000100000
000000000000000000000000001000000000000000000100000000
000001000000100000000000001001000000000010000010000000
000000000000000001010000000000011000000010000000000100
000000000000001011100000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000001010000000000000000000010000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000000000000001000000000000
000010100000000001100000000000000000000000000110000000
000000000000010000000000000001000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000010000101000000000010000000000100

.logic_tile 5 23
000100000000010000000111100111001001001100111110000001
000000000100000000000100000000001100110011000000010000
011010001010100111100111100111001000001100111110000100
000001000001010000100100000000001010110011000000000000
000000001001000000000111000001101000001100111110000000
000000000110000001000000000000001011110011000000000000
000000000000000111100000010111101001001100111100000100
000010100000000000000010110000001001110011000000000000
000010100000100000000111100101101000001100111100000001
000010100011000111000000000000101100110011000000000010
000000001010001000000111000101101001001100111100000011
000000000000001111000100000000001101110011000000000000
000010000000000111000010100001001001001100111100000001
000010001010001001100100000000101111110011000000000010
000000000000000001000011100111001000001100111110000000
000010100000000000000100000000101101110011000010000000

.logic_tile 6 23
000000001000010000000000000101001001001100111100000000
000000000100100000010000000000001110110011000010010000
101000000000000011100110000111101000001100111100000000
100100000000000000000000000000101100110011000010000000
000010000001011111000111010101001000001100111100000000
000011100000100001100010000000101110110011000010000000
000000000000001001100110110111001001001100111100000000
000000000000000001000110000000101000110011000010000000
000000000000010001100000000101101001001100111100000000
000000001000100000000000000000001011110011000010000000
000000000000000000000111100101101001001100111101000000
000000000000000000000100000000001101110011000000000000
000000000000000111100110000101101000001100111101000000
000000000000100000100000000000101010110011000000000000
000000000000000111100111100101001001001100111101000000
000000100000000000000000000000101001110011000000000000

.logic_tile 7 23
000100000000000111100111100101101001001100111100000001
000100000000000000000000000000001111110011000000010100
011000001110000000000000000101101000001100111100000000
000000000000000111000000000000101011110011000000100001
000001100000000000000000010001001001001100111100100001
000000000000000000000010110000101000110011000000000000
000000000000000000000111100011001001001100111100000000
000010000000011111000100000000101111110011000000100000
000000000000000000000011100011001000001100111110000000
000001001000000000000110010000101110110011000000000000
000100001110100000000010000011101000001100111110000000
000100000000010111000010000000001110110011000000000000
000000000000000111100010000001001001001100111101000000
000000000000000001000000000000001101110011000000100000
000001000000000000000010010111001001001100111100000000
000000100001010000000011110000101101110011000000100000

.ramb_tile 8 23
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000010000000000000000000000000000
000001000000100000000000000000000000000000
000001000110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000001001010000000000000000000000000000000
000110100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000001011000000010000001101000001100111100000000
000010100001101011000000000000101000110011000000010010
011000001000001000000111100001101000001100111100000100
000000000000000111000100000000001101110011000000000000
000000000000000000000000000011001001001100111100000100
000100000000000000000000000000001010110011000000000000
000001000000001011100010000111001001001100111110000000
000000100001001111100000000000001111110011000000000000
000000000000000111000010000111001000001100111100000001
000000000000000000100111000000001101110011000000000000
000000001000000000000000000101101000001100111110000000
000000000000000000000000000000101001110011000000000000
000001000100001011000000010111001001001100111100100000
000010000000001011000011000000101110110011000000000000
000000000000000101100111010111101001001100111100000000
000000000001010000100011000000101010110011000000100000

.logic_tile 10 23
000000000000000000000000000111001000001100111100000001
000000100001010000000011100000001100110011000000010000
011000000000000000000000010001001000001100110100000000
000000000000100000000010000000101100110011000000000010
000000001000000000000110010000011110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000001001000000000000100000000001000000000000
000001000000001101000000000000000001000010000000000000
000010000000000111100000000000001001000000000010000000
000000001000000000000000000000001010000010000000000000
000000000000000000000000000000010000000000000000100000
000000000000100000000000000000011010000100000100000000
000110000000011101000000000000000000000000000000000000
000001001110100000000010000000000000000010000000000000
000000100000010000000010000000001011000000000001000000

.logic_tile 11 23
000000000000010011000000000000000000000000100101000000
000100000000100000100000000000001010000000000010000000
011000001100001111100111100111100000000010000001000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000001100000000000000100000000
000000000000000000100000000000000000000001000010000100
000000001010000000000000010000000001000000100100000000
000000000001000000000011110000001001000000000010000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001001010000000000000010000011000000100000100000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000101100000000000000110000100
000000000000000000000000000000100000000001000000000000
000001001010000001100000000000000000000000100100000100
000010100000000000000000000000001000000000000010000000

.logic_tile 12 23
000000000000000000000000000001101000001100111110000000
000010100000001111000000000000101100110011000000010000
101000000000000001100110100101001000001100111101000000
100010100001000000000100000000001100110011000000000000
000000000001010011000000000011101000001100111100000000
000000000000100000000000000000001101110011000001000000
000000000000000101100011000011101000001100111100000000
000000000001000000100100000000101101110011000001000000
000000000000001001100110010111101001001100111100000000
000000001100000001000010000000001011110011000001000000
000001000000101111100110000011101001001100111100000000
000010100000001111000011110000001000110011000001000000
000000000000000000000000000111101000001100111100100000
000010000000000000000000000000101000110011000000000000
000000000000001000000000010101101001001100111100100000
000000000000000001000010000000001101110011000000000000

.logic_tile 13 23
000000000110010001100011000000000000000010000000000000
000000000000100000000100001011000000000000000001000000
011000000000001000000000000000000001000000100100000000
000000000000001111000000000000001101000000000000000000
000100000000000000000000001000000000000000000100000000
000100001100000000000000000001000000000010000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000000000111010000000000000010000010000000
000000000000001111000111101011000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000001000000000000000000000

.logic_tile 14 23
000000000000001000000000000000000001000000100100000000
000010000000000001000011010000001110000000000000000000
011000000000000101000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000001000000
000000000100000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000100000000000000001000001100000000000000000000
000000000000000000000000000001010000000100000000000010
000000000000000000000000000101011000010111100000000000
000000000000000000000000000011111101001011100000100000
000000000000000111100000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000

.logic_tile 15 23
000010100000000000000010000000001110000000000000000000
000001000000001001000000000111010000000100000000000000
101000000000000001000000010101001101111101010100000000
100000000000001101100011000011001111111101110000000000
110000100001000101000111010001101010011110100100000000
010001000000111101100010000001011011101001010000000100
000000000000000101000010100001111010010111100000000100
000000000000000000100110110111101010000111010000000000
000000000000001111000000001011111111111001110100000100
000010001010000001100010000111011011111110110000000000
000000000000001001000000000000011100000000000000000000
000000000000000001100000001001000000000100000000000000
000000000000001001100000000101011001111000000000000000
000000000000001101000011101101101111100000000000000000
000000000000000001100110101001111000000110100000000000
000000000000000000000010111101101110001111110000000000

.logic_tile 16 23
000000000000001101000110000011111001100000000000000000
000000001000001111100000000001011110110000010000000000
101000000000100101000110010000000000000010000000000000
100000001110000000100010100000001000000000000000000001
010000000001000000000111100101000000000010000010000000
110000000000000000000110110000100000000000000000000000
000000000010001000000000000111100000000001000000000000
000000000000010001000000001011100000000000000000000000
000000000000001000000111010011011100000000000000000000
000000000000000001000011000000100000001000000000000000
000000000000001001100011100011101101111101110100000100
000000000000000011000100000111001010111100110000000000
000000000000000000000000000000011000000010000000000001
000000001010001111000000000000000000000000000000000000
000010000000000011100110000001101101111001010100000000
000000000000000000000000001001111101111111110000000000

.logic_tile 17 23
000000000000000000000000001000000000000010000000000000
000100000000000000000000000011000000000000000000000000
111000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000111100010100011000000000000000100000000
000000000000000000100100000000100000000001000000000000
000000000010000000000010010011100000000010000000000000
000000000000000000000111100000100000000000000000000010
000000000000000000000010100000000000000000000100000000
000000000000001101000110111011000000000010000000000000
000000000000000000000010100000000000000010000000000000
000000000000000000000100000000001111000000000000000000
000100000000000000000000000101100000000010000000000000
000100000000000000000000000000100000000000000000000000

.logic_tile 18 23
000000000000000000000000000111000000000000001000000000
000000000000000111000000000000001110000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101101000000000000000000
000010100000000000000000000011000000000000001000000000
000001000000000111000000000000001101000000000000000000
000000000001010101100110110111100001000000001000000000
000000000000001101000010100000001110000000000000000000
000000000000000101100110110111000001000000001000000000
000000000000001101000010100000101100000000000000000000
000000000000001101000010100101100001000000001000000000
000000000000000101100100000000001101000000000000000000
000000000000001101000000000011100001000000001000000000
000000000000000101100010110000001101000000000000000000

.logic_tile 19 23
000000000001001111100110100001001000001100111100000000
000000000000001011000100000000101101110011000000010100
111000000000000111100111100111101001001100111100000000
000000000000000000000100000000101001110011000000000001
000010100000000011100111110101001000001100111110000000
000001000000100000100011110000101100110011000000000000
000000000000000111000011100001001000001100111100000000
000000000000000000100110000000001101110011000000000001
000000000001001101100110110011001001001100111100000000
000000000000000101100010100000001010110011000000000100
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101011110011000001000000
000000000000000000000000000001001000001100111100000000
000000000000000000000000000000001010110011000000000010
000000000100000000000011100101001001001100111100000001
000000000000000000000100000000101000110011000000000000

.logic_tile 20 23
000000000000001000000000000000000000000010000000000000
000000000000000111000000000101000000000000000000000000
111011100100000000000110011000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000000000001100000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000000000001000010000000000000
000000000000000111000000000000001111000000000000000000
000000100000000001000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000010000000000000
000000000000010000000000000000001110000000000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000011000000000010001000000000000000100000000
000000001010000001000010000000000000000001000000000000

.logic_tile 21 23
000001000000000000000111100011001000001100111110000000
000010100000000000000111100000001001110011000001010000
111000100000001000000111010001101001001100111110000000
000001000110000011000011100000101111110011000001000000
000000000000000000000000010101001001001100111100000000
000000000000000000000011010000101011110011000000000110
000000000000001111100010000011101000001100111110000000
000000001010001111000000000000001001110011000000000001
000000000000000111000000000111001001001100111110000000
000000000000000001000011110000001010110011000000000000
000010000000000000000000000001101000001100111100000000
000001001100000001000000000000001111110011000010000000
000000000000000000000000010001101000001100111100000010
000000000000000001000010110000101101110011000000000010
000000000001010000000000000011001001001100111110000000
000000001100100000000010000000001010110011000000000000

.logic_tile 22 23
000000000000001111100000000111001000001100111101000000
000000000000000111110000000000101110110011000001010000
111000000000011111100111100011001000001100111101000000
000000100000001111100000000000101000110011000010000000
000000000000000000000111000001101001001100111100000000
000000000000000001000100000000101011110011000011000000
000000100000010111100110010001101001001100111100000000
000001000000000001000111110000001011110011000001000000
000000000000000000000000000101001001001100111100000000
000000000000000000000010000000001100110011000001000000
000000000110000000000000000001001001001100111100000000
000000000000000001000000000000001000110011000001000000
000100000000000101100000010101101001001100111100000000
000100000000000000000011100000001010110011000001000000
000010001011010000000000010101001001001100111100000000
000000000000100000000010100000101111110011000011000000

.logic_tile 23 23
000000000000000000000110000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
111000000000100101100000001000000000000010000000000000
000001000000000000000000000101000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001111000000000001000000
000000000001001000000000000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000010001011000000000010000000000000
000000000000000001100000000000001100000100000100000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000001000000000000000000000001000000000000000000000

.logic_tile 24 23
000000000000000001100000000000000000000010000000000000
000000000000000000000000001011000000000000000001000000
111000100000000101100000000000000000000000100100000000
000010000000000000100000000000001101000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000001000001100110000000011010000010000000000000
000000000000100000000000000000000000000000000010000000
000000000000000000000010011000000000000010000010000000
000000000000000000000010001101000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000100110000000000000000000001000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000001000000
000000000100000000000000010000000001000000100100000000
000010000010100000000011100000001111000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000101000110011000010010000
101000000000000000000000010111001001001100111101000000
100000000000000000000010000000001111110011000000000000
000000000000000000000110000111101000001100111110000000
000000000000000000000000000000101101110011000000000000
000000000000000000000110000101001001001100111100000000
000000000000000000000000000000101111110011000010000000
000000010000000000000000010111101001001100111101000000
000000010000000000000010000000101100110011000000000000
000000010000001000000000000111101001001100111100000000
000000010000000001000000000000001111110011000010000000
000000010000000001100000000111101001001100111101000000
000001010000000000000000000000101001110011000000000000
000000010000000001100000010101101001001100111100000000
000000010000000000000011000000101111110011000010000000

.logic_tile 2 24
000000100000000000000000000101101000001100111100000000
000000000000001011000011110000001100110011000000010000
101000000000001000000000010001001000001100111100000000
100000000000001101000011110000101100110011000000000000
000000000000001000000000010111001000001100111100000000
000000000000001101000010110000101000110011000000000000
000000000000000001100110010001101000001100111100000000
000000000000000011000011100000101101110011000000000000
000000010000001001100110000111101001001100111100000000
000000010000000001000000000000001000110011000000000000
000000010000000000000000010101101001001100111100000000
000000010000000000000010000000001011110011000000000000
000000010000000000000000010101001001001100111100000000
000000010000000000000010000000001101110011000000000000
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000101011110011000000000000

.logic_tile 3 24
000000000000001001100110110111001000001100111100000000
000000001010000101000010100000001000110011000010010000
101000000000001101100110110101001000001100111100000000
100000000000000001000010100000001000110011000010000000
000000100000000101100000000111001000001100111110000000
000000000000000000000000000000101001110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000101000000000000101001110011000010000000
000000010000000000000000000101101001001100111100000000
000000010000000000000000000000001000110011000010000000
000000010000000000000000000101101001001100111101000000
000000010000000000000000000000001000110011000000000000
000000010000001000000110010111101001001100111100000000
000000010000000001000010000000101001110011000010000000
000000010000000000000110010111101001001100111100000000
000000010000000000000010000000101001110011000010000000

.logic_tile 4 24
000000000010000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000000000000
011000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000010001000000000000010000000000000
000010000000000000000100001011000000000000000000100000
000100000000001011000000010000011010000010000000000000
000000000000000111000011110000000000000000000000000000
000101010000001001100000000000011010000100000100000000
000110010000000001000000000000010000000000000010000100
000010110000000000000000010011000000000000000101000000
000001010000000000000010000000000000000001000000000000
000000010001110000000000000011000000000000000100000000
000000110000000000000000000000000000000001000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011000000001010000000000010000000

.logic_tile 5 24
000000000010000111100000000001101001001100111100000100
000000000110100000100000000000101010110011000000010000
011000000000001000000111110001101001001100111100000100
000000000000001011000111010000101101110011000001000000
000010100011000000000010000011101001001100111100000100
000001001010000000000010000000001011110011000000100000
000000000000000111000111100111001000001100111100000000
000010100000000000100000000000101000110011000000100001
000001110000000000000000000111001001001100111100000000
000011110001010000000000000000001111110011000000100000
000000010000000001000011100001101001001100111101000000
000000010000000000000100000000001111110011000001000000
000001111000000111100010000111101000001100111100000010
000011010110000111000000000000001011110011000000000000
000001010000000000000010000111001000001100111100000001
000000110001001111000011100000001011110011000000000000

.logic_tile 6 24
000000000000001011100110010101001000001100111100000000
000000000000000001100010000000001000110011000010010000
101100000000000111000000000111001001001100111100000000
100100000001011111100000000000001101110011000010000000
000000000110000011000000000001101000001100111100000000
000001000001010001000000000000001001110011000001000000
000000000000100000000110000111001000001100111100000001
000000000001000000000000000000101001110011000000000000
000000110000000000000000000111101001001100111100000000
000000010000000000000000000000001110110011000010000000
000000010000000001100111100101001001001100111100000000
000000011110000000000000000000001100110011000000000100
000111110001010001100111100111101001001100111101000000
000101010000100000000100000000101000110011000000000000
000000010000001111100000010101101000001100111100000000
000000010000000001100010000000101000110011000001000000

.logic_tile 7 24
000010000100000000000011110001101000001100111100000000
000001000000100011000111100000101110110011000010110000
011000000000001011100111100101101000001100111110000000
000000000000001111100100000000101010110011000000100000
000000000010011000000000000111101001001100111100000100
000000000000101101000000000000001000110011000000100000
000000000110000101100111010001001001001100111100100000
000000000000000000100111110000001011110011000000100000
000000010000000111000000000011101001001100111110000000
000000010000000000100000000000001100110011000000100000
000000011100001001000000010101101001001100111110000001
000000010000000111000011100000001000110011000000000000
000010110000000111000000000011001001001100111100000000
000001010001010000000000000000001101110011000010000000
000001010000000000000000000001001000001100111100000000
000010110000001111000000000000101001110011000000100010

.ramt_tile 8 24
000001000001010000000000000000000000000000
000010000000110000000000000000000000000000
000110000000100000000000000000000000000000
000110000001010000000000000000000000000000
000000000001010000000000000000000000000000
000001000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000010100000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010000000000000000000000000000000
000101010010100000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000011100000000001000000010001001001001100111100000010
000011000000000000000011110000001001110011000000010000
011000000000000011000000011011001000001100110100100000
000000000000000000000010111101100000110011000000000000
000000000000000000000000000000011100000100000110000000
000000000000000000000000000000010000000000000000000100
000000000000100000000000001000000000000000000100000000
000000000000010000000010010011000000000010000000000100
000000010000000000000000000000000001000000100100000000
000000010001000000000010000000001111000000000000000001
000000011000000111100010000000000001000010000010000000
000000010000000000100100000000001000000000000000000000
000000011000000000000000010111000000000000000100000000
000000010000000000000011110000100000000001000000000100
000000010000000000000111100000001000000100000100100000
000000010001010000000000000000010000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
011000000000000000000000000000001100000010000001000000
000000000000000000000000000000010000000000000000000000
000010000000000000000010100011100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000110000000001100000010000000000000
000000100000000000000000000000000000000000000001000000
000000010000001000000000011000000000000000000100000000
000000010001010001000010000111000000000010000000000000
000000010000001000000010000000011100000010000000000000
000010110000000001000000000000000000000000000000000100
000000010000000000000000001000000000000010000000000100
000000010000000000000011111101000000000000000000000000
000000010110100001000000000000000000000000100100000000
000000010001000000000000000000001111000000000000000000

.logic_tile 11 24
000000000000000000000000000000011100000010000001000000
000000000000000000000000000000010000000000000000000000
011000000000000111100000000000011100000010000010000000
000000000000000000100000000000010000000000000000000000
000000000110000000000000000000000001000010000000000000
000110000000000000000000000000001010000000000000000001
000000000000000001100011000000011010000100000110000000
000000000000000000000000000000010000000000000000000100
000010110010000101000000000001100000000000000100000000
000011010000000000100000000000000000000001000001000001
000000010000000000000110010000011110000100000100000000
000000010000000000000010000000010000000000000000000000
000000010010010000000000000011000000000000000100000000
000000011110100000000000000000000000000001000000000000
000000010110000000000111100000000001000000100100000000
000000010000000000000110110000001111000000000000000000

.logic_tile 12 24
000000000000000000000110100101001001001100111101000000
000000100001011111000100000000001110110011000000010000
101100000000000000000000000101001000001100111100000000
100100000000000000000000000000001100110011000001000000
000000000000001011000000000111001000001100111101000000
000000000000000001000011110000101000110011000000000000
000000000000000001100011000111001001001100111100000000
000000100000000000000100000000101100110011000001000000
000000010000000001100000000111101001001100111101000000
000000010000000000000000000000001011110011000000000000
000000010000000111100111110101101001001100111100000000
000000010000000000000110000000001101110011000001000000
000000010000000000000110010001001001001100111100100000
000000010000000000000010000000101101110011000000000000
000000010000101111100110000111101000001100111100100000
000000010000000001100000000000101011110011000000000000

.logic_tile 13 24
000000000000001000000000000111100000000000000100000000
000000000000000001000000000000100000000001000000000000
011000000000100000000000000000000000000000100100000000
000000000001010000000000000000001111000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000001000000
000000010000000000000011100000001100000100000100000000
000000010000000000000100000000010000000000000000000000
000000010000001000000000001000000000000000000100000000
000000010000000001000011110111000000000010000000000000
000000010000000000000000011000000000000010000000100000
000000010000000000000011100011000000000000000000000000
000000010000000001100000010001000000000010000000000000
000000010000001111000011110000000000000000000010000000

.logic_tile 14 24
000000000000000000000000000000001100000100000100000100
000000000000000000000000000000010000000000000000000000
101000000000000111000000000111100000000000000100100000
100000000000000000100000000000100000000001000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000111000001100000000000000100000000
000000010000000000000100000000000000000001000000000100
000000010000000000000010100000001110000100000100000000
000000010000000000000100000000010000000000000000000000
000000010000000011100011100000011100000100000000000000
000000010000000000000000000000010000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 15 24
000000000001010000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
101000100000000111100000011011001010110000010000000000
100001000000000101000011100011001110100000000000000000
110000000000000101000000000000001110000100000100100000
100000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000000010000000000000000000001100000000000000100000000
000000010110001001000011100000000000000001000000000000
000000010000001011100000000011100000000000000100000000
000000010000000011100000000000000000000001000000000000
000000010000000000000000010000000000000000100100000000
000000010000000001000011010000001101000000000000000000
000000010000000000000000011101011000110000010000000000
000000010000000000000011010011001110100000000000000000

.logic_tile 16 24
000000000000000000000000000000011110000100000100000000
000000000000000000000011100000000000000000000000000000
111000000000000000000011110000011000000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000111100000000000000000100100000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000001111000000000000010000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000000111100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000111000000011010000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000001001000000001000000000000000000100000000
000000010000001011000000001001000000000010000000000000

.logic_tile 17 24
000000000000000000000000000000000000000010000000000000
000000000000001101000000001111000000000000000000000000
111000100000010000000111100111000000000010000000000000
000001000000100000000000000000000000000000000000000000
000000000000001101000000000000000000000010000000000000
000000000000000101100000000101000000000000000000000010
000000000000000000000010100000000000000010000000000000
000000001110000000000100000000001010000000000000000000
000000010000000000000000000000000001000010000000000000
000000010000000000000000000000001011000000000000000000
000010110000010000000000000000011110000010000000000000
000001010000100000000000000000000000000000000000000000
000000010000000101000010100000000000000010000000000000
000000010000000000100100000000001000000000000000000000
000000010000000101000000000000000001000000100100000000
000000010000000000100000000000001001000000000000000000

.logic_tile 18 24
000000000000000000000000000111000001000000001000000000
000000000110000111000000000000001100000000000000010000
000001000000000111100000000001100000000000001000000000
000000100000000111000011110000101100000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000001000000100000000000000001000000000000001000000000
000000100001010000000000000000001101000000000000000000
000001010000000101100110100001100000000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000001101100000000001100001000000001000000000
000000010000001011000010110000001100000000000000000000
000010010000001000000010110111100001000000001000000000
000000010000000101000110100000101110000000000000000000
000000010000000011100110110111100001000000001000000000
000000010000000111000010100000101110000000000000000000

.logic_tile 19 24
000000000000000111000111100101101001001100111100000000
000000000000000000100000000000001001110011000001010000
111000000000001000000111110011001001001100111100000000
000000000000000011000111100000001001110011000001000000
000000000000000111100011110001001000001100111100000000
000000000000100000000111010000001110110011000000100000
000000000000001111000011110101001000001100111100000000
000000000000000111100111110000101101110011000000100000
000000010000001000000110100101001001001100111110000000
000000010000000101000000000000101010110011000000000000
000001010000000000000000000101101001001100111110000000
000000010000000000000000000000101110110011000000000000
000000010000000101100000000101101000001100111100000001
000000010000000000000000000000101010110011000000000000
000000010000101000000000000001101000001100111100000100
000000010000000101000000000000001001110011000000000000

.logic_tile 20 24
000000000000000000000000010000000001000010000000000000
000000000000000000000011100000001110000000000000000000
111010000000001000000000010101100000000010000000000000
000000000000010111000011100000100000000000000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000011110000010000000000000000000000
000010000010000000000110000000011100000010000000000000
000000000000000000000000000000010000000000000000000000
000000010000000000000000010000000000000010000000000000
000000010000000000000010001011000000000000000000000000
000000010000000000000000010000001000000100000100000000
000000010000000000000010000000010000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000010000000001100000000000011000000100000100000000
000000010100000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000001000000000000011101000001100111100000001
000000000000000111000000000000001000110011000010010000
111000000000000000000111000101101001001100111100000001
000000000100000000000100000000101111110011000010000000
000000000000001111000010000101101001001100111100000010
000000000000000011000010000000001100110011000010000000
000000000001000011100011100101101001001100111110000000
000000000000100001000011100000001001110011000000000010
000001010000100000000000000111001000001100111100000100
000000110000000000000011110000001011110011000000000010
000000010000001001000000000011001000001100111100000011
000000011100001011000000000000101010110011000000000000
000000111110000000000000000101101001001100111110000000
000001010110001111000000000000101111110011000010000000
000000010000000000000110100101001000001100111110000000
000000011110000000000110000000001011110011000000000000

.logic_tile 22 24
000000000000001000010111110001001000001100111100000000
000000000000001111000111100000101001110011000010010000
111000001000000000000111110011001000001100111100000000
000000000000000000000111100000001010110011000011000000
000000000000001000000000000001101000001100111100000000
000000000000001001000010000000101000110011000001000000
000001100001010001000000010111101001001100111100000000
000011000000000001000011110000001011110011000001000000
000000010000000000000010000111101001001100111100000000
000000010000001111000000000000001010110011000001000000
000010010000000000000000000111001000001100111100000000
000000010100000000000010000000101011110011000001000000
000000010000000000000110100101101001001100111100000000
000000010000000000000000000000001101110011000011000000
000010111010101101100000000001101000001100111100000000
000001010000010101000000000000101101110011000001100000

.logic_tile 23 24
000000000000000000000000010000000000000000000100000000
000000000000000000000011001001000000000010000000000000
111000000000000011100000000000000000000000000100000000
000010000000010000000000001011000000000010000000000000
000000000000001000000000000000011000000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000010000001000000010000111000000000010000000000000
000000010000000001000000000000100000000000000000000000
000000010000000000000000000111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000011000000000000010000000000000
000000010000000000000010001111000000000000000010000000
000000010001000000000110000000000000000000000100000000
000000010000000000000000000101000000000010000000000000

.logic_tile 24 24
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000001000000
111000000000000000000000000011000000000010000000000000
000010000000000000000000000000100000000000000001000000
000000000000000000000111000101000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000001100000000000011110000010000000000000
000000000010000000000000000000010000000000000001000000
000000010000000001000000011000000000000010000000000000
000000010000000000000010001011000000000000000001000000
000000110000000000000000010000000001000000100100000000
000000010000000000000010000000001110000000000000000000
000000010000000000000000000011000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000001000000110000000001010000100000100000000
000000010000000111000000000000010000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000001000000011100001001000001100111101000000
000000000100000001000000000000101000110011000000010000
101000000000000000000000010111001000001100111100000000
100000000000000000000010000000001001110011000010000000
000000000000000000000000000001001000001100111100000000
000000000000000000000000000000101101110011000010000000
000000000000000001100110000111001000001100111110000000
000000000000000000000000000000101001110011000000000000
000000010000000000000000010001001001001100111101000000
000000010000000000000010000000101100110011000000000000
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000001001110011000010000000
000000010000000001100110000001001001001100111101000000
000000010000000000000000000000101001110011000000000000
000000010000000000000000000101101000001100111101000000
000000010000000000000000000000101001110011000000000000

.logic_tile 2 25
000000000000000000010000010011001000001100111100000000
000000000000000000000010110000001100110011000000010000
101000000000000000000110010101001001001100111100000000
100000000000001011000010110000001011110011000000000000
000000000000001001100110010111001001001100111100000000
000000000000001101000011110000101010110011000000000000
000000000000001111100000000101001000001100111100000000
000000000000000001000011000000101011110011000000000000
000000010000001001000000000101101001001100111100000000
000000010000000001000000000000001000110011000000000000
000000010000000001100000010001101001001100111100000000
000000010000000000000010000000101100110011000000000000
000000010000000000000000010101001001001100111100000000
000000010000000000000010000000001101110011000000000000
000000010000000000000000000001001001001100111100000000
000000010000000000000000000000101001110011000000000000

.logic_tile 3 25
000000000000000001110110110101001000001100111100000000
000000000000000000000010000000001100110011000010010000
101000000000001000000110010101001000001100111100000000
100000000000000001000010100000001000110011000010000000
000000000000001101100110010101001000001100111100000000
000000000000000101000010100000101001110011000010000000
000000000000001101100110100101001000001100111100000000
000000000000000101000000000000101001110011000010000000
000000010001001000000000000101101001001100111100000000
000000010000000001000000000000001000110011000010000000
000000010000000001100000000101101001001100111101000000
000000010000000000000000000000001100110011000000000000
000000010000000000000000000111101001001100111100000000
000001010000000000000000000000101001110011000010000000
000000010000000000000000010101101001001100111100000000
000000010000000000000010000000101001110011000010000000

.logic_tile 4 25
000000000100000000000000010000001100000100000100000000
000000000000000000000011110000010000000000000000000000
011110000000000000000111101000000000000000000100000000
000101000000000000000100000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010100000000000000111000000000010000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000000
000101011011001001100110110000000000000010000000000010
000100010000000001000010000000001101000000000000000000
000000010000000001100000000000000001000000100100000000
000000010000000000000000000000001001000000000010000000
000000010000000000000000000000000000000010000000000010
000000010000000000000000000011000000000000000000000000
000000010000000101100000000000000000000010000000000000
000000010000000000000000000011000000000000000000000100

.logic_tile 5 25
000000000000000111100000000111101000001100111110000100
000001001000100000000011000000001010110011000000010000
011000000000001000000000000001001000001100111100000000
000010100000001101000000000000101100110011000000100000
000000100000100111100000000101101001001100111100100010
000010000000010000100010000000101010110011000000000000
000000000000000111100000010111101000001100111110000000
000000000000000000100011000000001000110011000000000000
000010010111000111000000000011101001001100111100000011
000010110100100000100000000000001000110011000000000000
000000011010000011100000000111101000001100111101000000
000000010000000000100000000000101111110011000000000000
000000010000000111000011100101001000001100111100000010
000000010000000000000111100000101110110011000000000010
000000010000000111000011100111001001001100111100000010
000000010000000001100010000000101111110011000010000000

.logic_tile 6 25
000000000000000111100111100111001001001100111100000000
000000000000000000000000000000001110110011000010010000
101000000000001001100000010111101000001100111100000000
100000000000000001000010000000101100110011000010000000
000000000000000011000000010101001000001100111100100000
000000000000000000000010000000101110110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000101101110011000010000000
000000110000000001100110000011101001001100111110000000
000000010110000000000000000000001000110011000000000000
000000010000000111100000000101001001001100111100000000
000000011010000000100000000000001000110011000001000000
000000010000001111100111100001001001001100111100000000
000010110011010001100100000000001001110011000000000010
000000010000000111100111100101101000001100111101000000
000000010000000000000000000000101001110011000000000000

.logic_tile 7 25
000010100001101111000111110001001001001100111100000101
000010000000011101000011110000001000110011000000010000
011000001110001111000000010001001001001100111100000001
000000000000001101100011010000101000110011000000100000
000000000000000111100000000001001001001100111100000001
000000000000000000100000000000101001110011000010000000
000001000000101111100111110101101000001100111100100000
000000100011011011100111100000101110110011000000100000
000000010000000000000011100011101000001100111110000000
000000010000000000000100000000101010110011000010000000
000100010000001000000111100001001001001100111110000001
000100010000000111000000000000001011110011000000000000
000000010000000000000000000101101001001100111100000010
000000010000000001000000000000001010110011000000000010
000000010100000000000000000011101000001100111100000100
000010110000000000000000000000001101110011000000000010

.ramb_tile 8 25
000010100000001000000000010000000000000000
000001010000001011000011110000000000000000
101000000001100000000000010001000000000000
100000000000110000000010110000000000100000
010000000000001111100111101000000000000000
010010100000001101000100001001000000000000
000000001100001011100111101111100000000000
000000000000001101000100000101100000100000
000000010000000000000000000000000000000000
000000010000000000000000001101000000000000
000000010000100000000000000111100000000000
000000010001000000000000000101000000100000
000000010000000000000000000000000000000000
000000011100000000000000000101000000000000
010010010000000011100011001101100000000100
110000010000000001100000000111100000000000

.logic_tile 9 25
000000000000000000000000000000000000000010000001000000
000000000000000000000000000000001111000000000000000000
011000000110000000000000010011000000000000000100000000
000000000100000000000010000000000000000001000000000000
000000000000000001100000000000000001000010000001000000
000100000001000000000000000000001111000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000010111101000000000010000000000000
000000011000001000000011100000000000000010000000000000
000000110000000011000000000000001010000000000001000000
000000010000000000000000000000011000000010000000100000
000000010000000000000000000000010000000000000000000000
000000010000000000000110000000001110000100000100000000
000000010000001111000000000000000000000000000000000000
000001011010000000000110000000000000000000000100000000
000010110001010000000000001011000000000010000000000000

.logic_tile 10 25
000000000000000000000000000000011110000100000100000000
000000000001000000000000000000000000000000000000000000
011000000110000000000000000101000000000000000100000000
000000000000000000000011000000100000000001000000000001
000001000100000000000011100101000000000000000100000000
000010000000001001000111110000000000000001000000000000
000001000110000000000000000000011000000100000100000000
000010100000000000000011110000010000000000000000000001
000000010000001000000000000000000000000010000000000000
000000110000000001000000000011000000000000000001000000
000000010110100000000000000000000000000010000000000000
000000010000010000000000001111000000000000000010000000
000000010000000000000000010101000000000000000100000000
000100010000000000000010000000100000000001000001000000
000000010110000000000000000000000001000000100100000100
000000010000001101000000000000001011000000000000000001

.logic_tile 11 25
000000000000010000000000000000000000000010000010000000
000000000000100000000000000101000000000000000000000000
011000001010000001100000000000000001000010000000000000
000000000000000000000000000000001000000000000001000000
000000000000000101000110010000000001000000100100000000
000100001100000000100010000000001100000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000010000010000000000000000001010000010000000000000
000000010000100000000000000000010000000000000010000000
000111010110000000000000000000000001000000100100000000
000111010000000001000010000000001110000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001101000000000010000000
000000011010101000000000010000001010000010000000000000
000000010000010011000010000000010000000000000001000000

.logic_tile 12 25
000000000001011000000110100001101000001100111110000000
000000000001010001000100000000101000110011000000010000
101000000000000101100110100011001000001100111101000000
100000000000000000100100000000001100110011000000000000
000000000000100000000111100111001000001100111100000000
000000000000010000000000000000101101110011000001000000
000000000000000000000011000101001000001100111100000000
000000000000000000000100000000101101110011000001000000
000000010000001001100110010111101001001100111100100000
000000010000001111000011110000001011110011000000000000
000000010000000001100000010111001001001100111101000000
000000010000000000000010000000101100110011000000000000
000000011000000000000111110001001001001100111100100000
000000010001010000000110000000101101110011000000000000
000001010000001000000110000111101001001100111100100000
000010010000000001000000000000101000110011000000000000

.logic_tile 13 25
000000000000000101000000000101000000000000000100000000
000000000000000000000010100000000000000001000010000000
101000000000000000000000001000000000000010000000000000
100000000001001111000000000101000000000000000010000000
000000000000001000000000000001000000000010000001000000
000000001000000011000000000000000000000000000000000000
000000000000000000000000001011100000000001110000000000
000000000000001101000000000011001010000000010000000000
000000010000001000000000001011100000000000000000000000
000000010000000001000000000011000000000001000000100000
000000010000000001000000000000001000000010000000000000
000000010000001001100000000000010000000000000001000000
000000110000000000000000000101011110000000000010000000
000000010000000000000000000000000000000001000000000000
000000010000001000000000000001101100000000000010000011
000000010000000001000000000000000000001000000000000011

.logic_tile 14 25
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000110000000000001000000001000000000
100000000000000000000000000000001001000000000000000000
010000000000000000000110100111001000001100111101000000
110000000000000000000000000000100000110011000000000000
000000000000001000000000000111001000001100111100000000
000000000110000001000010110000100000110011000001000000
000000010000000000000000000101101000001100111100100000
000000010000000000000000000000000000110011000000000000
000000010000000000000000010111101000001100111100100000
000000010000000000000010000000000000110011000000000000
000000010000000000000110011000001000001100110100000000
000000010000000000000010001011000000110011000000000000
000000010000000001100000001000000001000000100110000000
000000010000000000000000001001001011000010000000000000

.logic_tile 15 25
000010100000000000000000010000011000000010000000000000
000001000000000000000011010000000000000000000010000000
101000000000101101000000011000000000000000000000000010
100000000000001011100011001101001110000010000000100011
010000000000000000000000001011101111000001110100100000
010000000000000000000000000011011011000010011000000000
000000000000000111100111010000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000101100000001011011000010111100000000000
000000010000000001100000001101001110111011110000000010
000010010000000000000000011000011110000010000010000000
000000010000001111000010001001000000000000000000000100
010000010000001000000000000000000000000000000000000000
110000010000001101000000000000000000000000000000000000

.logic_tile 16 25
000000000000011000000000000101100000000000000100000000
000000000110101111000000000000000000000001000000000000
111000000000000111100111010000000001000000100100000000
000000000000000000100110000000001000000000000000000000
000000000000010000000000000000011010000100000100000000
000000001110000111000000000000010000000000000000000000
000000000000001000000000010000000001000000100100000000
000000000000001111000011110000001001000000000000000000
000000010000000000000000000000000001000010000010000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000010000000001010000100000100000000
000000010010000000000100000000000000000000000000000000
000000010000010000000000000111000000000000000100000000
000000010000100000000000000000100000000001000000000000

.logic_tile 17 25
000000000000001000000010010001000000000000000100000000
000000000000000101000010100000100000000001000000000000
111000000001010111100110100101000000000000000100000000
000000000000100000000000000000000000000001000000000000
000000000000000111100000000000000000000010000000000000
000000000000000000100000000000001001000000000000000010
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000000000000001000010000000000000
000000010000000000000000000000001110000000000000000010
000000010000000000000111001000000000000000000100000000
000000010000000000000100001011000000000010000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000000001000000000000000000000
000000010000000001100000000000000001000000100100000000
000000011100000000000000000000001000000000000000000000

.logic_tile 18 25
000010000100000111000000010111100000000000001000000000
000001000000000000000011100000001100000000000000010000
000000000000000000000011100101000000000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000111000111000000000000001000000000
000000000000000000000100000000101000000000000000000000
000000010100001101100000000111000001000000001000000000
000000010000000101000000000000001100000000000000000000
000000010000001000000110100111100001000000001000000000
000000010000010101000010000000001001000000000000000000
000000010010000000000110110111100001000000001000000000
000000010000000001000010100000101101000000000000000000
000010010000000101100000010101100001000000001000000000
000001010000001101000010100000101101000000000000000000

.logic_tile 19 25
000000000000000111000000000111001001001100111100000001
000000000000001111100011110000001100110011000000010000
111000000000000111100011100001001000001100111100000000
000000000000000000000100000000101010110011000001000000
000000000000001111100111100001001000001100111110000000
000000000000001111000000000000001111110011000000000000
000000000000000111000000010001001001001100111100000000
000000000000010000100011000000001101110011000000100000
000010110000000000000000000111001001001100111100000001
000001010000000000000000000000101010110011000000000000
000000010000100000000110100111001001001100111100000000
000000010000000001000000000000001001110011000000000100
000000010000001101100110110101101000001100111100000000
000000010000000111000010100000101010110011000000100000
000001010000100000000000000101001001001100111100000000
000000010000000000000000000000101000110011000001000000

.logic_tile 20 25
000000000000001000000000010000000000000000100100000000
000000000000001111000011110000001001000000000000000000
111000000000000000000000010000000000000010000000000000
000010000000000000000011100101000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000001000000000101000000000000000000000000
000000000010001001100000000011100000000010000000000000
000000000000010111000000000000000000000000000000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000001000000000000001000000000000000100000000
000000010000000001000000000000000000000001000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000010000000000000000011000000000000010000000000000
000000010000000000000010001111000000000000000000000000

.logic_tile 21 25
000001000000000011100000000011001001001100111110000000
000010100000000000000011100000001110110011000000010000
111000000000000111100111000001001001001100111100000001
000000000000000000100100000000101011110011000001000000
000010000000000000000000000011001001001100111100000000
000000000000000000000000000000101111110011000010000000
000000000000000001000111110011101000001100111100000000
000000001110000000000111110000001110110011000010000000
000000010000000101100110100001001000001100111100000000
000000010000000001100100000000001100110011000010000010
000010010000110000000000000101101000001100111100000000
000001010000010001000011110000101111110011000010000100
000000010000000000000000010001101001001100111100000000
000000010000000001000010110000101010110011000010000010
000000010000000001000010000011101001001100111100000010
000000011110000000000000000000101000110011000001000000

.logic_tile 22 25
000000001110000011100000010111101000001100111110000000
000000000000000000010011110000101100110011000000010000
111000000000001000000000000001001001001100111100000000
000000100000001111000000000000101010110011000010000000
000000000000000000000000010001001000001100111100000000
000000000000000001000011100000001101110011000001000000
000100000001110111100111000101101000001100111100000000
000000000100011111000000000000001011110011000001000010
000000010000000001000010010101001001001100111100000000
000000010000000001000010100000001100110011000001000000
000010010000001000000000000101101000001100111100000000
000000010000000101000000000000101110110011000001000000
000000010000001000000000000011001001001100111100000000
000000010000000101000000000000001110110011000001000010
000000010000000101100000000001101000001100111100000000
000000010100100000000010100000001101110011000011000000

.logic_tile 23 25
000000000000000000000110000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
111000000000101000000000000000000001000000100100000000
000010000000010111000000000000001010000000000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000010000000100000000000000000000000
000000100000001011100000010000011000000100000100000000
000000000110000011000010000000000000000000000000000000
000000010000000000000000001000000000000010000000000000
000000010000000000000000001111000000000000000000000000
000000010000000000000000000000001110000010000000000000
000010010000000000000000000000000000000000000000000000
000000010000000001100000000000001010000100000100000000
000000010000000000000000000000010000000000000000000000
000000010000000000000110000000011010000100000100000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000001000000000010000000000000000100100000000
000000000000000001000010000000001101000000000000000000
111000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010000001000000000010000010000000
000000000000000000000010000000000000000000000000000000
000000010000000000000000001000000000000010000010000000
000000010000000000000011110111000000000000000000000000
000000110000000000000000010011100000000000000100000000
000000010001000000000011100000100000000001000000000000
000000010000000000000000001000000000000010000010000000
000000010000000000000000001111000000000000000000000000
000000010100000001100110000000011010000100000100000000
000000010010010000000000000000010000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110001000000000000000000000000000000
000010010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000001000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000111000000010001001000001100111100000000
000000000000000000100010000000001100110011000010010000
101000000000001000000000010101001000001100111100000000
100000000000000001000010000000001000110011000010000000
000000000000000001100000000001001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000101000110011000010000000
000000100000001000000000000001001001001100111101000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000111101000001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000001001001001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000101101000001100111101000000
000000000000000000000000000000101000110011000000000000

.logic_tile 2 26
000001000000001000000000010001101000001100111100000000
000000100000001111000011100000101100110011000000010000
101000000000001001100011110111001001001100111100000000
100000000000001111000111110000001011110011000000000000
000000000000001000000000010111001001001100111100000000
000000000000101101000010110000101000110011000000000000
000000000000000000000000000001101000001100111100000000
000000000000000000000011000000101101110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000010001001001001100111100000000
000000000000000000000010000000101000110011000000000000
000000000000000001100000010101001001001100111100000000
000001000000100000000010000000001101110011000000000000
000000000000001000000110000111101000001100111100000000
000000000000000001000000000000101011110011000000000000

.logic_tile 3 26
000000000000001101100000010111001000001100111100000000
000000000000000101000010000000001000110011000010010000
101000000000001101100110110101001000001100111100000000
100000000000000101000010100000001000110011000010000000
000000000000000001100110110101001000001100111100000000
000000000000000000000010100000101001110011000010000000
000000100000000000000000010101001000001100111100000000
000001000000000000000010000000101101110011000010000000
000000000000000000000110000111101001001100111101000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000111101001001100111101000000
000000001010000000000000000000001000110011000000000000
000000000000001000000000000101101001001100111100000000
000000001000000001000000000000101001110011000010000000
000000000000001001100110000111101001001100111100000000
000000000000000001000000000000101001110011000010000000

.logic_tile 4 26
000000000000000000000000000000000000000010000000000001
000000000000000000000000001101000000000000000000000000
011010100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000100
000000000000001000000110000000000000000000000100000000
000000000010001111000000001111000000000010000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100000001110000010000000000000
000000000000000000000011110000010000000000000000100000
000000000000000001100000000000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000010010011100000000010000000000000
000000000000000000000010000000000000000000000000100000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 5 26
000000000000001111100000010101001000001100111100100000
000000000000100111100011110000001111110011000001010000
011000001100000111100111110101001001001100111100000000
000000000000000000100011000000101101110011000001100000
000001001001001000000110110001101000001100111100000100
000010001010001111000111010000001001110011000000100000
000000000000000000000000000001001000001100111110000000
000000000001000000000000000000001000110011000000000000
000000000000000000000000000011101001001100111100000000
000000100000000000000000000000001001110011000001100000
000000000000000011100011100111101000001100111100000100
000000000000000000100100000000101111110011000000000000
000000001010000111000111100101001000001100111100000010
000000000110000000100010000000101110110011000001000000
000000000000010111100111000111101001001100111100000000
000000100001000000000100000000001001110011000001000100

.logic_tile 6 26
000000000000000011000000000111001001001100111100000000
000000001100000000000000000000001110110011000010010000
101000000000100000000110000111101000001100111100000000
100000000000000000000000000000101100110011000001000000
000010000000000011100111000111001000001100111100000000
000001000000100000000000000000101110110011000010000000
000000000000001001100110100111001000001100111100000000
000000000000000001000100000000101101110011000010000000
000000000000000001100111100101101001001100111110000000
000000000000000000000100000000001011110011000000000000
000000001010000000000000000101101000001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000001111100110010111101000001100111100000000
000000000000000001100010000000101010110011000010000000
000000001010000111100111110101001001001100111110000000
000000000000000000000010000000101001110011000000000000

.logic_tile 7 26
000000000000000000000110110001101001001100111110000000
000000000010000111000110110000101000110011000000010001
011000001100001011100111100101101001001100111100000100
000000000000000111100100000000101101110011000000100000
000000100000100111000011110101001000001100111100000001
000000001000001111100011110000101011110011000000100000
000000000000001111100111000011101000001100111100000001
000000000000011111100100000000001010110011000000000010
000000100000000001000000000001101000001100111110000000
000001000000000000000000000000001010110011000000000000
000100001100000000000011100101101000001100111110000000
000100000000000001000100000000001001110011000000000010
000010100000000000000000000011001000001100111100000001
000001000000000000000000000000001000110011000000100000
000000000000100000000000000001001001001100111100000001
000000000001010000000000000000101010110011000000100000

.ramt_tile 8 26
000000000110000000000000010000000000000000
000000010000000111000011010000000000000000
101000000000100000000000010001000000000000
100000010001001001000011110000000000010000
010001000001000000000111101000000000000000
110010000000000000000100001001000000000000
000000001110101011100111000101100000000010
000000000000011111100100001011000000000000
000001000000100000000011101000000000000000
000000000000000000000100000001000000000000
000000001010100000000000001101100000000000
000000000001000111000000000111100000100000
000000000000000000000000001000000000000000
000001000000000000000000000111000000000000
110000000000001001000000001001000000000000
010000000000001101000000000101100000100000

.logic_tile 9 26
000000000000000000000000000000000000000000100100000000
000000001100000000000000000000001010000000000011000000
011000000000001001100110000111000000000000000110000000
000000000000000111000000000000000000000001000001000000
000000000000000011100000000001100000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000000111100000001000000000000010000010000000
000000000001001101100000000001000000000000000000000000
000000000110000000000000001000000000000000000100000000
000010100001010000000000000001000000000010000000000001
000000001110100111100000000101100000000000000100000000
000000000001010000000000000000000000000001000000000000
000001100000000111100000000011100000000000000110000000
000010000001010000100000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000010100001010000000000000000001010000000000000000000

.logic_tile 10 26
000000000000000001100000000000000000000010000001000000
000000000000000000000000001101000000000000000000000000
011000000000000000000000000000001100000100000100000000
000000000001000000000000000000000000000000000000000000
000000000000000111100110000000000001000010000001000000
000000000000000000000011000000001111000000000000000000
000001000000000000000000000000001110000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000100110000001
000000000110001111000000000000001010000000000000000000
000000001000100000000000000000000000000010000010000000
000000000001010000000011110000001000000000000000000000
000001000000000000000010100101000000000000000100000101
000110000000000000000100000000100000000001000000000000
000001001110100000000110000000011100000100000100000000
000010000000010000000000000000010000000000000000000000

.logic_tile 11 26
000000000000001000000000000000000000000000000100000000
000000000000000001010000000011000000000010000000000000
011000000010000000000000000000000000000000100100000000
000010100000000000000000000000001110000000000000000000
000000000000000000000000000000000000000010000000000000
000100000000000000000000000000001000000000000010000000
000000000000000000000110000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000010000000000000
000000000000001101000100001111000000000000000000100000
000000000000000000000000000000000000000000000100000000
000000101000000000000000001111000000000010000010000000
000000000000000000000110000000000001000010000000000000
000000000001011111000010110000001011000000000001000000
000000000000000101000000000000000000000000100100000000
000010100001010000100000000000001101000000000000000000

.logic_tile 12 26
000000000000000101100110110111101000001100111100000000
000000001110000000100110000000101100110011000001010000
101000000000001000000011010111001000001100111101000000
100000000000000001000110000000101100110011000000000000
000010000000000000000110000111001000001100111100000000
000001000000000000000000000000101001110011000001000000
000000000000000101100000000101001001001100111100000000
000000000000000000100000000000101110110011000001000000
000000000000001001100000000001101001001100111100000000
000010100000000001000000000000101000110011000001000000
000000000000000000000110000111101000001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000111110001001001001100111100100000
000100000000000000000111110000101001110011000000000000
000000000000001001100000010101101001001100111100100000
000000000000001111000011110000001101110011000000000000

.logic_tile 13 26
000000000001010000000000000101000000000010000000000000
000000000000100000000000000000100000000000000000000100
011000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000110000000000110000000011010000010000001000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010111100000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000

.logic_tile 14 26
000000000000000000000000000000000000000010000000000000
000000000010000000000010101101000000000000000000000000
101001000000010000000010110000000001000010000000000000
100000100000000101000010000000001001000000000000000000
110000000000000000000010100000000001000010000000000000
110000000000000000000000000000001010000000000000000000
000000000000000101000000000000000001000010000000000000
000000000000000000000010100000001011000000000000000000
000000000000000111000000000000000001000010000000000001
000000000000000000000000000000001000000000000000000000
000001000000000000000000010000001000000010000000000000
000000100000000000000011010000010000000000000000000000
000000000001000101100110000011000001001100110100000000
000000000000000000100100000000001001110011000010000000
000000000000000000000000000111011100000100000000000000
000000000000000000000000000000010000000000000000100000

.logic_tile 15 26
000000000000000000000000010000000000000000100100000000
000000000000000000000011100000001001000000000000000000
111000001110000000000010110000000000000000000100000000
000000000110000000000111110011000000000010000000000000
000000000000001000000011100000000000000010000000000000
000000000100000001000100000000001110000000000010000000
000001000000000000000110000000011010000010000000000000
000000100000000000000000000000010000000000000010000000
000000000000000001000000000000011000000010000000000000
000000000000000000000000000000010000000000000010000000
000001000000000000000000000000001010000100000100000000
000000100000000000000000000000010000000000000000000000
000000000000000001100000000000001010000010000000000000
000000000110000000000000000000000000000000000010000000
000010000000000000000000000000011000000100000100000000
000000000000100000000000000000010000000000000000000000

.logic_tile 16 26
000010100000000000000110000000000000000010000010000000
000001000000100000000000000101000000000000000000000000
111000000000001000000000000000001010000100000100000000
000000000000000111000000000000010000000000000000000000
000000000000000001100011100011100000000010000010000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000010000011100000100000100000000
000000000000000001000011110000010000000000000000000000
000000000000010000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000010000010000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000101100000000010000010000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000000000100000000
000001001010000000000000000000000000000001000000000000

.logic_tile 17 26
000000000000000000000110010011100000000000000100000000
000000000000000000000011010000100000000001000000000000
111000000001010000000111100000001100000010000010000000
000000000000100000000100000000000000000000000000000000
000000000000000111100000000000001000000010000000000000
000000000000000000100000000000010000000000000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000000000000001000010000000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000111000000001010000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001111000000000000000010
000000000000000001100110000000001000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 18 26
000000001000110111000000000001100000000000001000000000
000000000000100000100000000000001100000000000000010000
000000000000000111000000000111000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000001100010000000011110000101101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000101110000000000000000000
000010100000001111100111110011100001000000001000000000
000000000000000101100110100000001100000000000000000000
000001000000101111100000010111100000000000001000000000
000000100001000101100010100000001000000000000000000000
000000000000000101100110100011000001000000001000000000
000000000000000001000000000000001101000000000000000000
000000000000000101100110100111100000000000001000000000
000000000001010000000000000000101101000000000000000000

.logic_tile 19 26
000000000000001111000011110111001000001100111100000000
000000000000001101100110110000101100110011000001010000
111000000100000111000011100111001000001100111100000001
000000000000000000100100000000001010110011000000000000
000010100000011000000111100001001000001100111100000000
000001000010100111000000000000001000110011000000000001
000001000000000000000000000001001000001100111100000000
000010000000000000000000000000101001110011000001000000
000000000000000001000000000001101001001100111100000000
000000000000000001000000000000001111110011000000000100
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000101100110100011001000001100111100000000
000000000000000000100010000000001111110011000001000000
000000001000100101100110100101001001001100111100000000
000000000000000000000010000000101111110011000010000000

.logic_tile 20 26
000000000000001000000000010101000000000000000100000000
000000001110000001000010000000000000000001000000000000
111000000000100000000000001000000000000010000000000000
000000000000001111000000000101000000000000000010000000
000000000000001000000000011000000000000000000100000000
000000000000001111000011110001000000000010000000000000
000000000100001000000111010000001000000010000000000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000010000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000011100011100101001000001100111100000001
000000000000000000100100000000101010110011000010010000
111000000000001000000110100001101001001100111110000001
000000000000000111000111100000101111110011000000000000
000000000000000111000011100101101001001100111100000001
000000000000000000000011100000101010110011000000000000
000000000000000011100010010011101000001100111100000001
000000001010000001100011000000001001110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000001011110011000000000010
000000000000000000000000000001101000001100111100000010
000000000000000001000000000000001111110011000001000000
000000001100000111100000010001101000001100111110000000
000000000000000000000010110000101110110011000000000000
000000000000000000000000000101101000001100111110000000
000000000000000000000010000000101000110011000010000000

.logic_tile 22 26
000000000000001000000000010101001000001100111100000001
000000000000001111010011100000001000110011000001010000
111000100001010000000111110011001001001100111100000000
000001000000000000000111010000001101110011000000000010
000000000000000111100111000001101000001100111100000000
000000000000001111100110000000101001110011000001000000
000000000000000001000000010101001001001100111100000000
000000000000001111000011110000001011110011000001000000
000000000000000101000000000011001001001100111100000000
000000000000001111000010100000001010110011000001000000
000000100001010000000110100011001000001100111100000000
000001001000000000000000000000101011110011000001000000
000100000000000000000000000111001001001100111110000000
000100000000000000000011110000101001110011000000000000
000010000000000000000000000101001001001100111100000000
000000000110000000000000000000101010110011000001000000

.logic_tile 23 26
000000000000000000000110010000000000000010000001000000
000000000000000000000010100000001101000000000000000000
111001000000001000000000000000000000000010000001000000
000000000000000001000000000000001001000000000000000000
000001000000000000000110100000000000000000100100000000
000010100000000000000000000000001001000000000000000000
000010100000010000000010000101000000000000000100000000
000000001000000000000000000000100000000001000000000000
000000000000000111000000010000000001000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
000001000000010000000000000000001100000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001110000000000000000000
000000000000000001100000000001100000000010000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
111000100110000000000110010000001110000010000000000000
000010000000000000000011100000010000000000000001000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000001001000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000001000000000000011000000010000010000000
000000000000000000000000000000010000000000000000000000
000000000001000000000000000000000000000010000000000000
000000000000000000000000000000001111000000000010000000
000000000000001000000110010111000000000010000010000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000011000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000010000000000000010000010000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000001000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000100000000000000000110000101001001001100111100000000
000100000000000000000000000000001100110011000010010000
101000000000000001100110000011101000001100111100000000
100000000000000000000000000000001100110011000010000000
000001000000001000000000010101001001001100111100000000
000000100000000001000010000000101100110011000010000000
000000000000000000000000000011101000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000111101001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000000000000000000011101001001100111100000000
000000000000001001000000000000001000110011000010000000
000000000000000000000000000111101001001100111101000000
000000000000000000000000000000101100110011000000000000
000000000000001000000000010011101001001100111101000000
000000000000000001000010000000001001110011000000000000

.logic_tile 2 27
000000000001001000000111100001101000001100111100000000
000000000000001101000011010000101100110011000000010000
101000000000000001100011100101001000001100111100000000
100000000000000000000111010000001100110011000000000000
000000000000000111000000010101001000001100111100000000
000000000000001011100010110000001101110011000000000000
000000000000000000000110010001001000001100111100000000
000000000000000000000010000000101101110011000000000000
000100000000001001100110010001001001001100111100000000
000100000000000001000010000000101100110011000000000000
000000000000001000000000000001101001001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000101011110011000000000000

.logic_tile 3 27
000000000000001001100110010101001000001100111100000000
000000000000000101000010100000001000110011000010010000
101000000000001000000110100101001000001100111100000000
100000000000000001000000000000001000110011000010000000
000000000000001101100110110101001000001100111100000000
000000000000000001000010000000101001110011000010000000
000000000000001101100000010101001000001100111100000000
000000000000000101000010100000101001110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001000110011000010000000
000100000000000001100000010101101001001100111100000000
000100000000000000000010000000001100110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101101110011000001000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 4 27
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011000000000000000000000001000000000000010000000000100
000000000000000000000000000111000000000000000000000000
000000000000000101000000000000001110000010000000000001
000000000010000001000000000000000000000000000000000000
000000000000000000000010110111100000000010000000000000
000000000000000000000010000000000000000000000000100000
000100001010000000000000000000001110000100000100000000
000100000000000000000000000000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000101000000000000000100000000
000000100000000001000011110000000000000001000000000000
000000000000001001100000000000000001000010000000000000
000000000000000001000000000000001011000000000000100000

.logic_tile 5 27
000000000110000111100000000001001001001100111100000100
000000000110000000100000000000001100110011000000110000
011000000000000111100000000111101001001100111100100000
000000000000000000000000000000001000110011000000000001
000000001011000111100111100011101001001100111100000000
000001000000001001000000000000101011110011000000100000
000000000000100001000111100111001000001100111110000000
000000000000010000000000000000101101110011000000000000
000000000110000111100111000011101000001100111100000000
000001000001010000000000000000001010110011000000100000
000100000001000011100010000101001000001100111101000000
000100000000000001100000000000101111110011000000100000
000000001011010111000111100101001000001100111100000010
000000000000100000100011100000001110110011000001000000
000000000000000111000000000101101000001100111101000000
000000000000000000000000000000001100110011000000100000

.logic_tile 6 27
000000000000000001100011100111001001001100111110000000
000000000000000000000100000000001110110011000000010000
101100001000100000000000000111101000001100111100000000
100100000000000000000000000000101000110011000001000000
000000000001000000000000000011001000001100111100000000
000000100000000000000000000000001101110011000010000000
000000000000000001100110010111001000001100111100000000
000000000000000000000010000000101101110011000010000000
000000000000000111100110010011101001001100111100000000
000000000010000000100010000000001100110011000001000000
000000001010001111100111100101101001001100111100000000
000000000000000001100100000000001101110011000010000000
000000000000001111100111100101101000001100111101000000
000000000000000001000100000000101110110011000000000000
000000000000100111100111100101101000001100111110000000
000000000000010000000000000000101001110011000000000000

.logic_tile 7 27
000000100001000000000000010011101000001100111110000001
000000000000000111000010110000101000110011000000010000
011000001100000011100111000001101001001100111110000000
000000000000000111100100000000001011110011000000100000
000000000001001000000000000111101001001100111101000001
000000000010001101000011110000101010110011000000000000
000000000000000111000010000101101001001100111100000001
000000000000000000100010000000101000110011000010000000
000000100000100001000000000011001000001100111110000000
000000000000010000000000000000001111110011000000000000
000000000000000000000010000001001001001100111110000000
000000000000000000000010000000101001110011000010000000
000000000000000000000010000101001001001100111100000000
000000000000000000000000000000001101110011000000100000
000001000000100111100000010111101000001100111100000010
000010100001000000100011100000001011110011000000100000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000011010000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000010101000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000010000000001000000111100000011010000100000110000000
000011100000000111000100000000010000000000000000000000
011000000000000000000000010000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000100
000001000000000000000000010000011110000100000100000000
000000000000000000000011010000010000000000000000000001
000000001001100000000011100000000000000000100100000000
000010100000010000000000000000001000000000000000000001
000000000000000000000000000001100000000010000010000000
000010000000000000000000000000100000000000000000000000
000000000000101001000000000111000000000000000100000000
000010100000010001000000000000000000000001000000000000
000001000000100000000111100111000000000000000100000000
000000100001010000000100000000000000000001000010000000

.logic_tile 10 27
000000000000000000000000010101100000000000000100000000
000000000000000000000010100000100000000001000001000000
011001000110100000000110000001000000000000000100000000
000010100001000011000000000000100000000001000000000000
000000001000000001100000000101100000000000000100000000
000010100001000000000000000000000000000001000001000000
000000000000000000000110100001100000000000000100000000
000000000000001111000011110000000000000001000000000010
000000000000000000000000000001100000000010000000000000
000000100000000000000000000000100000000000000001000000
000000000000000000000000000000011110000100000100000000
000000000001010000000000000000000000000000000001000000
000000000000000000000000000000000000000010000000000000
000100000000000000000000000101000000000000000001000000
000000000000100111100000000000011010000100000100000000
000000000000010000100000000000010000000000000000000000

.logic_tile 11 27
000010100000000000000110000000000001000010000001000000
000001000000000000000010110000001100000000000000000000
011000000000000000000000000000000001000000100100000000
000010000000000000000000000000001111000000000000000000
000000000000000000000000000000001100000010000000000000
000100001110001101000000000000000000000000000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000110000000000000000010000000000000
000000000000000001000000001001000000000000000001000000
000000000000000101000000000000011100000010000000000000
000000000000000000100000000000010000000000000001000000
000000000000100000000000000000001000000100000100000000
000000000000000000000010110000010000000000000000000000

.logic_tile 12 27
000000000110001000000110000111101000001100111100000000
000000000000000001000000000000101000110011000001010000
101000000000000101100000000111001000001100111100000000
100000000000000000100000000000001101110011000001000000
000000000000000111000110110101001000001100111101000000
000000000000000000100110000000101101110011000000000000
000000000000001001100000010101001000001100111101000000
000000000000000001000010000000001001110011000000000000
000000000000000000000111110101101001001100111110000000
000000000000000000000111110000001110110011000000000000
000000000000000000000000000101101001001100111100100000
000000000000000000000000000000001110110011000000000000
000000001010000001100000000101101000001100111100100000
000000000000000000000000000000101011110011000000000000
000000000000001111100110010111101001001100111100100000
000000000000001111000011110000101000110011000000000000

.logic_tile 13 27
000000000000000000000000000111111100000010000000000000
000000000000000000000000001111001101000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000001000000000010000000000000010000001000000
000000100000000001000010011101000000000000000000000000
000000000000000101100000010101100000000010000000000000
000000000000000000000010100000100000000000000000000000
000000000000000101100010101000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000000001000000110101111001100000000000000000000
000000000000000001000010001111000000000001000000000010
000000000000001000000110001000011001001100110000000000
000000000000000101000000001011001010110011000000000000

.logic_tile 14 27
000000000000000000000010100001100001000000001000000000
000000000000100101000010110000101000000000000000001000
101000000000001101000010100101001001001100111000000000
100000000000000101000110110000001101110011000000000000
010000000000010101000111000001101000001100111000000000
110000000000100000000010100000001001110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000001101100000000000001111110011000000000000
000000000000000000000000000101101001001100111000000000
000001000000000000000000000000001100110011000000000000
000000000000000000000110000101101000001100111000000000
000000000000000001000000000000001011110011000000000000
000010100000000000000000001001001000001100110000000000
000001000000000000000010001001100000110011000000100000
000000000000000000000000000000000001000010000100000000
000000001010000000000000000000001101000000000010000000

.logic_tile 15 27
000010000000011000000000010000000000000010000000000000
000000000110001101000010001001000000000000000010000000
111000000000001000000000000001100000000000000100000000
000000000000001101000000000000000000000001000000000000
000010100000000000000011100000000000000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000001101100011100001000000000000000100000000
000000000000000001100000000000000000000001000000000000
000000000000000001100000001000000000000000000100000000
000000000010000000000000000101000000000010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001100000000000010000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 16 27
000000000000000000000110110000000000000010000000000000
000000000000000000000011100000001101000000000010000000
111000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000011110000000000000000000100000000
000000000000000000000111111001000000000010000000000000
000000000001010000000000000000001110000010000010000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010111100000000010000000000000
000000001010000000000010000000100000000000000010000000
000000000000000000000000000000000000000010000001000000
000000000110000111000000001001000000000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000010000001010000000000010000000000000000100100000000
000000000000100000000010000000001011000000000000000000

.logic_tile 17 27
000000000000010000000110010000000000000010000000000000
000000000000000000000010001001000000000000000000000010
111000000000000111000000010000001010000010000010000000
000000000000000000000011110000010000000000000000000000
000000000000000000000011100000011000000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100000011100000100000100000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000000000001000010000000000000
000000000000001111000000000000001111000000000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000010000011010000010000000000001
000000000000000000000010000000010000000000000000000000

.logic_tile 18 27
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001001000000000000010000
000000000000100000000000010111000001000000001000000000
000000000001010000000010110000001011000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000011110000001101000000000000000000
000001000000001101000110110111000001000000001000000000
000000000000000111100010100000101100000000000000000000
000001000000001111100111100111100001000000001000000000
000010100000000101000100000000001100000000000000000000
000000000000001101100000000111100001000000001000000000
000010100000000101000010000000101111000000000000000000
000000000000000101100010110101000000000000001000000000
000000000000000000000110100000101100000000000000000000

.logic_tile 19 27
000000000000000111000011100101001000001100111101000000
000000000000000000100100000000001101110011000000010000
111000000000101111000000000111101001001100111100000000
000000000001010111000000000000001101110011000001000000
000000000001011000000111100001001001001100111101000000
000000000000101111000000000000001100110011000000000000
000000000011011111000011100111101000001100111100000000
000010000000101111100100000000101001110011000001000000
000000000000000000000000010111001001001100111100000000
000000000000000000000010100000001010110011000001000000
000000000010001000000111100101101001001100111100000000
000000000000000101000100000000101010110011000000100000
000000000000001000000000000111101001001100111100000000
000000000000000101000000000000001000110011000000100000
000000000000000111100010000101001001001100111100000000
000000000000001111000000000000101000110011000010000010

.logic_tile 20 27
000000000000001000000000000000011110000010000000000000
000000000000000111000000000000010000000000000000000000
111000000100001000000000000001100000000000000100000000
000000000000000111000000000000000000000001000000000000
000000001110001001100000000000000001000010000000000000
000000000000001111000000000000001110000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001111000000000101000000000010000001000000
000001000000000000000000000000000000000010000000000000
000010101100000000000000000000001010000000000000000000
000000000000000101000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000001000000001100000010000000001000010000000000000
000000000000010000000010000000001100000000000000000010

.logic_tile 21 27
000000000000001000000000000101001000001100111100000010
000000000000001111000011100000001011110011000010010000
111000000000000000000000000001101001001100111110000000
000000000000000111000000000000001110110011000001000000
000000000000100111100111100011101000001100111100000001
000000000001000111100110000000101111110011000000000000
000000000110001111100000000001001001001100111100000001
000000000000001011000000000000101010110011000000000000
000000000000000001000000000011101000001100111110000000
000000000000000000000000000000001110110011000000000001
000010100000000001000010000001001000001100111110000000
000001000000000000000000000000001111110011000000000000
000000001100000001000010010011001001001100111110000010
000000000000000000000010110000001010110011000000000000
000000000000000000000000000101001000001100111110000010
000000000110000001000000000000001011110011000000000000

.logic_tile 22 27
000000000000001000010000000011001000001100111100100000
000000000000000111010011110000101100110011000001010000
111010101011010011110000010011001001001100111100000000
000000000000000000000011010000101110110011000001000000
000001000000000000010011110001101000001100111100000000
000000000000000001000111100000001011110011000001000000
000000000000000000000111100001001001001100111100000100
000000000110010000000110000000101101110011000001000000
000000000000000011100010000101001001001100111100000000
000000000000000001100010000000001110110011000001000000
000010100000000000000011100101101000001100111100100000
000000000000000000000000000000101011110011000001000000
000000000000000000000000000011001001001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000001101100000000001001001001100111100000000
000000000000000101000000000000001011110011000001000000

.logic_tile 23 27
000001000000000000000000000111100000000000000100000000
000010100000000000000000000000100000000001000000000000
111000000000000000000110000000000000000010000000000000
000001001110100000000000001011000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000110000000000110000000011000000010000000000000
000000000000000111000000000000010000000000000000000000
000000000000000000000000010011100000000010000000000000
000000000010000000000010000000100000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000100001000000000000001010000000000000000000
000000000001000000000000010000000000000000100100000000
000010001000000000000011010000001010000000000000000000

.logic_tile 24 27
000000000000000000000111000111000000000010000000000000
000000000000000000000100000000100000000000000001000000
111000100000000111100000000000000000000010000000000000
000010000000000000000000000101000000000000000001000000
000000000000000000000000010001100000000000000100000000
000000000000001111000011010000000000000001000000000000
000000000000100000000110000000011100000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001001000000000101100000000010000010000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000

.ramb_tile 25 27
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000011000000010000000100000
000000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000001000000010001001000001100111100000000
000000000000000000000010000000001100110011000010010000
101000000000000000000000010101001000001100111100000000
100000000000000000000010000000001000110011000010000000
000000000000000001100000000001001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000111001000001100111110000000
000000000000000000000000000000101000110011000000000000
000000000000001000000000000001001001001100111101000000
000000000000000001000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000001000110011000010000000
000000000000000000000110000001001001001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000111101000001100111101000000
000000000000000000000000000000101000110011000000000000

.logic_tile 2 28
000000000000001111100110010111001000001100111100000000
000000000000000111100011110000001000110011000000010000
101000000000001001100000010101001001001100111100000000
100000000000001111000011110000001011110011000000000000
000000000000001001100000010111001001001100111100000000
000000000000001101000010110000101000110011000000000000
000000000000000000000110000001101000001100111100000000
000000000000000000000011000000101001110011000000000000
000000000000000000000000000001001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010001001001001100111100000000
000000000000000001000010000000101000110011000000000000
000000000000001000000000010101001001001100111100000000
000000000000000001000010000000001101110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000101011110011000000000000

.logic_tile 3 28
000000000000001000000110010101001000001100111100000000
000000000000000101000010000000001000110011000010010000
101000000000001001100110110101001000001100111100000000
100000000000000001000010100000001100110011000010000000
000000000000001101100110110101001000001100111100000000
000000000000000001000010100000101001110011000010000000
000100000000001101100110010101001000001100111110000000
000000000000000101000010000000101001110011000000000000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000101101001001100111101000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101001001100111100000000
000000001000000000000000000000101001110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 4 28
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000010000000000000000000010
011000000000000011100000000000000000000000100100000000
000000000000000000100000000000001101000000000000000000
000000000000000001100000010000011010000100000100000000
000000000001010000000010000000010000000000000000000000
000000000000000000000000010000001100000100000100000001
000000000000000000000011000000000000000000000000000000
000000001010001000000110000001100000000000000100000000
000000000000000011000000000000000000000001000000100000
000000000000001000000110000000000001000010000000000000
000000000000000101000000000000001101000000000000000010
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001010000000000000100000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 28
000000000000000000000000000101001001001100111100000000
000001000000000000000011110000101110110011000000110000
011000000000000000000010100111001001001100110100100000
000000000000000000000100000000001001110011000001000000
000000000000100000000110010000000000000010000000000000
000000001000010000000011100000001011000000000000000010
000000000110000000000010010000011010000100000100000000
000000000000000000000011100000010000000000000000000000
000000000000000000000000000111000000000000000100000000
000010100011010000000000000000100000000001000000000010
000000001000000000000000010011100000000010000000000000
000000000000000000000010000000100000000000000000100000
000000000000000111000000000000000000000000100100000000
000000000000000000100010000000001001000000000000000000
000000000000000111000000001000000000000000000110000000
000000100001000000100000001101000000000010000000000000

.logic_tile 6 28
000000000000000011000011100011101000001100111100000000
000010001000100000000100000000001100110011000001010000
101000000000000000000000000111101000001100111100000000
100000000000000000000000000000101100110011000001000000
000000000000000111100111010101001000001100111100000000
000000100000000000000110000000101110110011000010000000
000000000000001001100110000101001000001100111100000000
000000000000000001000000000000101101110011000010000000
000000000000001001100110000101101001001100111101000000
000000000000000001000000000000001110110011000000000000
000000000000000111100000000101101000001100111100000000
000000000001000000000000000000001000110011000010000000
000000000000010111100000000111101000001100111110000000
000010100000100000100000000000101010110011000000000000
000000000000000111100111110101101000001100111100000000
000000000000000000100010000000101001110011000010000000

.logic_tile 7 28
000000000000001111000000010111001001001100111100000101
000001000000101111100011110000101101110011000000010000
011000001110000111100111000001101000001100111100000000
000000000000001111000100000000001010110011000000100000
000000000000000000000011100101101001001100111100000001
000000000000100111000000000000001011110011000000000000
000000000000100111000011110001001001001100111100000000
000000000001000111000111110000001001110011000001100000
000000000000000000000000000001001000001100111110000000
000000100000000000000000000000001001110011000000000000
000100000000000000000000000011101001001100111110000000
000100000000000001000010000000001000110011000000000000
000000000000000000000000000111001000001100111110000010
000001000000000001000010000000001011110011000000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001011110011000000100000

.ramt_tile 8 28
000100000001000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000101000010100001000000000010000000000000
000000000001010000100100000000000000000000000000000010
101000001010000000000000001111000000001100110100000000
100000000000000000000000000101000000110011000000000011
000010001010000101000000001000000000000010000010000000
000001000010000000000010111111000000000000000000000000
000000000000001000000010100000011010000010000000000000
000000000000001011000100000000010000000000000000000001
000010100000100000000000000000001010000010000000000000
000001000000010000000000000000010000000000000001000000
000000001000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000100
000000000000000001100000000000000000000010000000000100
000000000000000000000000000101000000000000000000000000
000000001110000000000110101000000000000010000000000000
000010100001010000000011111111000000000000000000100000

.logic_tile 10 28
000000000000000000000000000000000000000000100100000000
000000000001010000000010110000001001000000000000000000
011000000100100000000000000000000001000000100100000000
000000000001000000000000000000001110000000000001000000
000000000100000000000110000000001110000010000000000000
000000001100000000000000000000000000000000000001000000
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000100000001000000000000000000000000000100100000000
000010100000000111000000000000001100000000000001000000
000000001110000000000000000000001010000010000000000000
000000000001000000000010110000010000000000000001000000
000000000000001000000000000000011110000100000100000000
000100000000000001000000000000010000000000000001000000
000000000000000000000000000000000001000000100100000000
000000000000011111000011110000001010000000000000000000

.logic_tile 11 28
000000000000000111100011000001100000000000000100000000
000000000000000000100000000000100000000001000010000000
011000000000000000000111100101000000000000000110000000
000000100001000000000000000000100000000001000010000000
000000000000000000000111100001000000000000000100000000
000100000000000000000100000000100000000001000001000000
000000001010000000000110000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110001000000000000010000000000000
000000000000000000000000001101000000000000000010000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010100000001100000010000000000000
000000000000000000000100000000010000000000000010000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 12 28
000000000000100000000110100101001000001100111100000000
000000000000010000000100000000001110110011000001010000
101000000000000101100000010101001001001100111101000000
100000000000000000100010000000001100110011000000000000
000000000000001001100000000111001001001100111100000000
000000000001000001000000000000101010110011000001000000
000000000000001111000011000111001001001100111100000000
000000000000000001100111110000101011110011000001000000
000001000000000000000000000101101001001100111100000000
000010000000000000000000000000001011110011000001000000
000000000000000111100111100111101001001100111100000000
000000000000000000100000000000001101110011000001000000
000000000000000111100110010001001001001100111100100000
000000000000000000100010000000101001110011000000000000
000000000000000001100110000111101001001100111100100000
000000000000000000000000000000101000110011000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000110010101100000000000001000000000
100000000000000000000010000000100000000000000000000000
010001000000000111000111110101001000001100111101000000
110000100000000000000110000000100000110011000000000000
000000000000001000000010100000001000001100111110000000
000000000000000001000000000000001101110011000000000010
000000000000000000000110000101101000001100111100000000
000000001100000000000000000000000000110011000000000100
000010100000000001100000000000001001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000001001000000110011000000000000
000000000000000000000000001000001010001100110100000001
000000000000000000000000001001000000110011000000100000

.logic_tile 15 28
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111010000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000000000000010000000000001000010000010000000
000000000000000000000000000000001110000000000000000000
000000100000001000000010000000001100000100000100000000
000001000000000001000000000000010000000000000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000000000011000000010000010000000
000000000000000001000000000000010000000000000000000100

.logic_tile 16 28
000000000001000000000000000011000000000010000000000000
000000000000000000000000000000100000000000000010000000
111000000000000000000000000011100000000010000010000000
000000000000101101000000000000100000000000000000000000
000000000000000111000000010000011010000100000100000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110010000001010000010000001000000
000000001000000000000010000000010000000000000000000000
000000000000000000000000010000011000000010000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000011000000000010000010000000
000000000000000000000011100000100000000000000000000000

.logic_tile 17 28
000000000000000000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
111000000000000001100000010000011000000010000000000000
000000000000000000000010000000010000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000001111000000000000001100000000000000000010
000000100000000111100111100000000000000000000100000000
000001000000000000100000000011000000000010000000000000
000000000000001111000000000000011000000010000000000000
000000000000000001100000000000000000000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000

.logic_tile 18 28
000000100000000000000011100001100000000000001000000000
000001000000000000000100000000101100000000000000010000
000000000000001000000011110001100000000000001000000000
000000000000001101000110110000101100000000000000000000
000010000000000000000111100111000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101111000000000000000000
000010000100001101100000010111100001000000001000000000
000001000000000101000010100000001111000000000000000000
000000000000000101100111110001100001000000001000000000
000000000000000000000110100000001100000000000000000000
000000000000010000000110100011100001000000001000000000
000000000001001111000000000000101101000000000000000000
000000000000001000000111000101000000000000001000000000
000000000000000101000010000000101001000000000000000000

.logic_tile 19 28
000000000000000111100111100111001000001100111100000000
000000000000000000000000000000101100110011000000010001
111000000100000101100011100011101000001100111100000000
000000000000000000100100000000101010110011000000100000
000000000000001111000011100001101000001100111100000000
000000000000001111100111110000001010110011000001000000
000000000000000111000010000101001001001100111100000001
000000000000010000100000000000101100110011000000000000
000000000000010000000000000101001000001100111100000001
000000001100000001000000000000101110110011000000000000
000000000000001101100000010101101001001100111100000000
000000000000000101000010100000001001110011000001000000
000000000000000001000000010001001001001100111100000000
000000000000000000100010100000001100110011000001000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000101001110011000011000000

.logic_tile 20 28
000000000000001000000110000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
111010000000100000000000010000000000000000000100000000
000001000000000000000011100101000000000010000000000000
000100000000001000000000010011000000000010000000000000
000100000000000111000011100000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000011111000000000101000000000010000000000000
000000000000000001100000000001000000000010000000000000
000000001000100000000000000000100000000000000000000000
000000000000000000000000000000011110000010000000000000
000000000000010000000000000000010000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 21 28
000000000000000101000110100011101001001100111100000000
000000000000000000100111110000001010110011000001010000
111000000000000000000000000111101000001100110100000000
000000000000000000000000000000101001110011000000000001
000000000000000001000000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000000000000111000000000000000000000010000000100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000100000
000000000000000001000000010001000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000001100000000000000000000000001000000100100000000
000001000000000000000000000000001110000000000000000000
000000000000000001000010000000000000000010000000000000
000000000000000000000000000000001011000000000000100000

.logic_tile 22 28
000000000000000000010011100101001000001100111100000000
000000000000000000000010000000101010110011000001010000
111000000000000011100111100111101000001100111100000000
000000001010000000000100000000101001110011000011000000
000000000000000111000000010001101001001100111100000000
000000000000000000000011110000101100110011000011000000
000000000000100000000111000101101001001100111100000000
000000000000010001000000000000101101110011000001000000
000000000000000000010010010001101000001100111110000000
000000000000000000000010100000001001110011000000000010
000010100000010000000010110111001001001100111100000000
000000000000000111000010100000101111110011000011000000
000000000000000000000010100101101001001100111100000000
000000000000000000000100000000001101110011000001000000
000000000001000000000110110011001000001100111100000000
000000000000100000000011000000101101110011000001000000

.logic_tile 23 28
000000000000000000000111001000000000000000000100000000
000000000000000000000100001101000000000010000000000000
111000000000000000000000000000000001000000100100000000
000000000010010000000000000000001010000000000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000001010001000010000000001001000000000000000000
000000000000001000000000000000011010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000110100011000000000010000000000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000010000000000000
000000000000000001000000000000001101000000000000000000

.logic_tile 24 28
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111000000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000000000000000000101100000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000010000001000000
000000000000000001000000000000001110000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101011000000000010000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000001000000
000000000000001001100111100000000000000010000000000000
000000000000000001000000000111000000000000000001000000
000000000000000000000000000101100000000000000100000000
000000000000001111000000000000100000000001000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000001100110000111001001001100111100000000
000000000010000000000000000000001100110011000010010000
101000000000000000000000000011101000001100111100000000
100000000000000000000000000000001000110011000010000000
000000000000000000000000010101001001001100111100000000
000000000000000000000010000000101100110011000010000000
000000000000000000000000010011101000001100111100000000
000000000000000000000010000000001001110011000010000000
000000000000000000000000000111101001001100111101000000
000000000000000000000000000000001100110011000000000000
000000000000000001100110000011101001001100111100000000
000000000000000001000000000000001100110011000010000000
000000000000001000000000000101101001001100111101000000
000000000000000001000000000000101100110011000000000000
000000000000001000000000000011101001001100111101000000
000000000000000001000000000000001101110011000000000000

.logic_tile 2 29
000000000000001111100000010111001000001100111100000000
000000000000001101000010110000001011110011000000010000
101000000000000000000110000111001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000111110101001000001100111100000000
000000000000001011000011110000001101110011000000000000
000000000000001001100000010111001000001100111100000000
000000000000001111000011110000101011110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000001011110011000000000000
000000000000001001100110000111101000001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000000000000010001001001001100111100000000
000000000000000000000010000000101001110011000000000000

.logic_tile 3 29
000000000000001001110110100111001000001100111110000000
000000000000000101000000000000001000110011000000010000
101000000000000001100110100101001000001100111100000000
100000000000000000000000000000001000110011000000000010
000000000000000101100000010101001000001100111100000000
000000000000000000000010100000101101110011000010000000
000000000000001101100110010111001000001100111100000000
000000000000000101000010100000101001110011000010000000
000000000000000000000000010101101001001100111101000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000001000000110000101101001001100111100000000
000000000000000001000000000000101101110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 4 29
000000000000001111100000000000000000000000000100000000
000000000000000001000011111001000000000010000000000000
011000000000000000000000000000011010000010000000000000
000000000000000101000000000000000000000000000000000010
000001000000000000000000011000000000000000000100000000
000000100000000000000010000001000000000010000000000000
000000000000001001100000010000000000000010000000100000
000000000000000001000011011101000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001010000000000000000010

.logic_tile 5 29
000000000000000000000000000000001100000100000110000000
000001000000100000000000000000010000000000000001000000
011000000000000000000000010011000000000000000110000000
000000000000000000000011110000000000000001000000000000
000000001000101000000000011000000000000000000100000000
000000000000011101000010001001000000000010000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000000001010000000000000000000
000000000000001000000110100000000001000000100110000000
000010100001010101000000000000001101000000000000000000
000000001010000000000000010000001110000100000100000000
000000000001010000000010100000010000000000000010000000
000001000000000000000010000000000001000000100100000000
000010000000000000000000000000001110000000000010000000
000000000000000101100000000000000000000010000000000000
000010100001010000000000001101000000000000000000000000

.logic_tile 6 29
000001100000000001100011110101001001001100111100000000
000000000000000000000110000000001010110011000000010000
101100000000000000000000000111001000001100111100000000
100100000000000000000000000000101000110011000010000000
000000000000001111100110000011001000001100111100000000
000000100001000001000000000000001001110011000010000000
000000000000001111000110100101001000001100111100000000
000000000000000001100100000000101101110011000000000000
000001000000000111100111100101101001001100111100000000
000000000000000000100100000000001011110011000010000000
000000000000000000000111100111101001001100111100000000
000000000000000000000100000000001101110011000000000000
000000000000000000000011100111101000001100111100000000
000010100000000000000100000000101010110011000000000000
000000000000000001100110010111101000001100111110000000
000010100001000000000010000000101001110011000000000000

.logic_tile 7 29
000000000001010111000000000001101000001100111100000000
000000000000100000000000000000001011110011000000110000
011000000000000111100011100011101001001100111100000001
000000000000000000000111100000101110110011000000100000
000000000001000000000111100111001001001100111100000001
000000000000000001000100000000001011110011000000000000
000000000000000111000011100001101001001100111100000001
000000000000000000000000000000101001110011000010000000
000010100001000000000000000111101000001100111110000000
000001000001010000000000000000101110110011000000000000
000000000000000011000000010111001001001100111110000000
000000000000000000100011010000101100110011000010000000
000000100000000001000011000101001001001100111100000000
000000000000000001000100000000001010110011000001100000
000000000000001000000011100111101000001100111100000000
000000000000001011000111100000101000110011000000100010

.ramb_tile 8 29
000000101010100000000000000000000000000000
000000001101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 9 29
000001000110000111000000000001100000000000000101000000
000010000001010000100000000000100000000001000000000000
011000001010000000000111100000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000001000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000011100000000000000100000000
000010100000000111000000000000100000000001000000000000
000000000000100000000000010011100000000000000110000000
000000000000010000000011100000100000000001000000000001
000000001110000000000111100000000000000010000000000000
000000000000000000000011110000001000000000000001000000
000000000000100111100000000000000000000000100110000000
000000000000010001100000000000001110000000000000000000
000000000000000000000000000000001100000100000100000000
000000000001010000000000000000010000000000000000000000

.logic_tile 10 29
000000000000000000000111100000000001000000100100000000
000000000000000000000000000000001110000000000000000000
011000000110000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001101000010100000001000000100000100000000
000000000000000001100100000000010000000000000000000100
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000001000000
000000000000100111100000000000000001000000100100000000
000100000000010000000000000000001111000000000000000000
000000000000100111100010110101000000000010000000000000
000000000000010000100110000000000000000000000000000100

.logic_tile 11 29
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
000000000000000101100011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101000000010000011010000010000000000000
000000000000000000000011000000000000000000000001000000
000000000000000000000000001001000000001100110100000000
000000000000000000000000000011000000110011000000000100
000000000000001000000000000000001010000010000000000000
000000000000000001000000000000000000000000000001000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000001101011000010000100000000
000000000000000000000000000000011011000000000000000000

.logic_tile 12 29
000000000000001000000110100111101000001100111100000000
000000000000000001000100000000101000110011000001010000
101000000000000101100000010111001001001100111100000000
100000000000000000100010000000001100110011000001000000
000000000000000000000000000011001000001100111101000000
000000000000000000000000000000001101110011000000000000
000000000000000001100011000111101000001100111100000000
000000000000000000000100000000001101110011000001000000
000010000000000111100110010111101001001100111100000000
000000000000000000100010000000001011110011000001000000
000000000000000111100111100101101001001100111100000000
000000000000000000100000000000001101110011000001000000
000000000000000001100000000001001001001100111100100000
000000001100000000000000000000101001110011000000000000
000000000000001111100110010111101001001100111100100000
000000000000000001000011110000101000110011000000000000

.logic_tile 13 29
000000000000000000000000001111101111000100000100000000
000000000000000101000000001011001011101000010000000000
101000000000000001100010000000011011010110000000000000
100000000000001101000100001011011000000010000000000000
000000000000000000000010101000000001000000000100000000
000000000000000000000100000001001101000010000000000000
000000000000001000000010000101011100000000000100000000
000000000000000111000110110000110000000001000000000000
000000000000000000000110100101100001000000000100000000
000000000000000000000000000000101101000001000000000000
000000000000001000000000011011101111100010110100000000
000000000000000101000010111111101010010010100000000000
000000000000001001100000000000000000000010000010000000
000000000000000001000000000000001000000000000000000000
000000000000001000000000010111011101000000010000000000
000000000000000101000010100111001001001001010000000001

.logic_tile 14 29
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
101000000000001101100110000001100001000000001000000000
100000000000000011000000000000001111000000000000000000
000000000000001101000000000111101001001100111000000000
000000000000000101100000000000001000110011000000000000
000000000100000000000111000001101001001100111000000000
000000000100000000000100000000001000110011000000000000
000000000000000000000000010101001001001100111000000000
000001000000000000000011000000001000110011000000000000
000000000000000001100000001001101000001100110000000000
000000001010000000000010011001000000110011000000000000
000000000000000000000000000000000001000000000000000000
000000000000000000000000000101001101000000100001000000
000000000000001000000111011111111011000000010100000000
000000000000000011000011001001111100000010110000100000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001100000001000000000000010000000000000
000000000000000111000000000001000000000000000010000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000001000000000010000001000111
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000010000000001000000000000000011100000010000000000000
000001000000001101000000000000010000000000000010000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 16 29
000000000000000111000110110000000000000010000010000000
000000000000000000100110000101000000000000000000000000
111000000000000111100110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100011100000001000000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000001100000000000000100000000
000000001000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000010000000000000
000001000000000000000010000000001001000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 17 29
000000000000001000000110010000000001000010000000000000
000000000000001111000011010000001110000000000000000010
111000000000001000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000000000000000001100000000000000000000010000000000000
000000000000000000000000000101000000000000000000000010
000000000000000000000111000000011010000100000100000000
000000000000000000010100000000010000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000001000000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000010
000000000000000001100000000000011000000010000000000000
000000001100000000000000000000000000000000000000000010

.logic_tile 18 29
000000001000000111000111000111100000000000001000000000
000000000000000000100100000000001100000000000000010000
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000001010000000000000111000000000000001000000000
000000000000100000000000000000101001000000000000000000
000000000010001000000111010001100001000000001000000000
000000000000000101000111110000101100000000000000000000
000001000000001000000110100111100000000000001000000000
000010000000000101000011110000001000000000000000000000
000000000000010101100110110111100001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000001101100111110011000001000000001000000000
000000000000000111000010100000101101000000000000000000

.logic_tile 19 29
000000000000000111100011100011001000001100111101000000
000000000000000000000100000000001100110011000000010000
111000000000000111000011100111101000001100111100000000
000010000000000000100100000000001010110011000001000000
000000000000001111000010000101101000001100111100000000
000000000000001111100000000000001010110011000001000000
000000000000001101100000000111001000001100111110000000
000000000000001111100000000000101001110011000000000000
000000000000000001000010000001101001001100111110000000
000000000000000001000000000000001100110011000000000000
000000000000001000000000000101001001001100111100000000
000000000000000101000000000000101001110011000001000000
000000000001010000000110100001001001001100111100000000
000000000000100000000000000000001111110011000001000000
000000000000000101100110100101101000001100111100000000
000000000000000000000000000000001101110011000010000000

.logic_tile 20 29
000000000000001000000000000101000000000000000100000000
000000000000001111000000000000100000000001000000000000
111000000000000000000000010001000000000000000100000000
000000000000000000000011100000000000000001000000000000
000010000000001001100000011000000000000000000100000000
000000000000000001000011101001000000000010000000000000
000000000000001000000000000000001100000010000000000000
000010000000011111000000000000010000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000100000000010000101000000000000000000000000
000000000001010000000000010000000000000010000000000000
000000000000100000000010000000001010000000000000000000
000000000001000000000000000101100000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 21 29
000000000000000000000000000011000000000000000100000000
000000000000001101000000000000000000000001000000000000
111000000000000000000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000001110001111000000000000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001010000000000000000000
000001000000001101100000010000011000000010000000000000
000000100000001101100010000000010000000000000000000010
000000000000000000000000000000001100000010000000000001
000000000000000000000000000000010000000000000000000000
000000001110000000000000010000000000000010000000000000
000000000000000000000010110001000000000000000001000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000001000000111100011001001001100111100000000
000000000000000111000100000000101100110011000001010000
111000000000000111000111000001101001001100111100000000
000000000000000000000110010000101001110011000011000000
000000000000000111100111010101001000001100111100000000
000000000000000000100111100000101010110011000001000000
000000000000101011100111100001001000001100111100000000
000000000000010111000100000000001001110011000001000000
000000000000000000000011110101101001001100111100000000
000000000000000000000110100000001010110011000001000000
000000000000001101000000000101101001001100111110000000
000000000000000101100000000000101110110011000001000000
000000000000000000000000000001101000001100111100000000
000000000000000000000000000000001101110011000001000000
000000000000000000000000000101001001001100111110000000
000000000000001101000000000000101100110011000010000000

.logic_tile 23 29
000000000000001111000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000100000000001101000000000000000000000010000000000000
000100000000000101000000001111000000000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010000101000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000000000001000000000000001000000
000000000001010000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000011100000010000000000000
000000000000000000000000000000000000000000000001000000
111000000000000000000110001000000000000010000000000000
000000000000000000000000000101000000000000000001000000
000000000000000000000000000101100000000010000000000000
000000000000000000000000000000100000000000000001000000
000000000000001000000000010000000001000010000001000000
000010000000000001000010000000001001000000000000000000
000000000000000001000010000000001100000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011101111000000000010000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000001011110011000010010000
101000000000000000000000000101001000001100111101000000
100000000000000000000000000000101000110011000000000000
000000000000001001000110100111001000001100111110000000
000000000000000001000100000000101011110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000101001110011000010000000
000000000000000000000000000101101000001100111101000000
000000000000000000000000000000001010110011000000000000
000000000000000001100110000101001001001100111100000000
000000000000000000000000000000101100110011000010000000
000000000000000000000000010111101000001100111101000000
000000000000000000000010000000101011110011000000000000
000000000000000000000000010101001001001100111101000000
000000000000000000000010000000101101110011000000000000

.logic_tile 2 30
000000000000001001100000010001101000001100111100000000
000000000010001101000010110000101100110011000000010000
101000000001011111000011100101001000001100111100000000
100000000000100001100100000000001000110011000000000000
000000000000000111000110010101001000001100111100000000
000000000000000000100011110000101101110011000000000000
000000000000001000000000010101001001001100111100000000
000000000000000111000011110000101011110011000000000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000000001100000010001001001001100111100000000
000000000000000000000010000000101101110011000000000000

.logic_tile 3 30
000000000000001001100000000111001000001100111100000000
000000000000000101000000000000001000110011000010010000
101010000000001101100110110101001000001100111100000000
100000000000000101000010100000001000110011000010000000
000001000000000101100110110101001000001100111100000000
000000100000000000000010100000101101110011000010000000
000010100000001000000110010101001000001100111100000000
000000000000000001000010000000101101110011000010000000
000000000000000000000110010101101001001100111100000000
000000000000000000000010000000001000110011000010000000
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000001000000000000101101001001100111110000000
000000000000000001000000000000101001110011000000000000
000000000000000001100000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 4 30
000000000000000000000000001000011000000100000101000100
000000000000000000000000000111010000000000000001100011
101000000000000000000110000000001110001100110100000100
100000000000000000000000000000001101110011000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000011000000000111000000000010000000000010

.logic_tile 5 30
000000000110000000000000000000001010000100000100000000
000001000000000000000000000000010000000000000000000000
011000001010000000000000000001100000000000000100000000
000000000000000000000010100000100000000001000000000000
000001000000001101000000010101100000000010000000000000
000010000000000001100011100000100000000000000000000001
000000000000000000000000010101000000000010000000000000
000000000000000000000010000000000000000000000010000000
000000000110000001100000000101000000000010000000000000
000000000010000000000000000000000000000000000000100000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000001
000001000000001000000000001000000000000000000100000000
000010000000000101000000000111000000000010000000000000
000000000000000001100000000000000000000010000000000001
000000000001000000000000000000001100000000000000000000

.logic_tile 6 30
000000000000000000000000010101001001001100111100000000
000000000000000000000011110000001110110011000000010000
101000000110001001100110000111001001001100111100000000
100000000000000001000000000000001101110011000000000000
000000000000001011100000000011001000001100111100000000
000000000000000001100000000000001101110011000010000000
000000000000100000000000000111001000001100111100000000
000000000000010000000000000000101101110011000010000000
000000100000000111100110010011101001001100111100000000
000000000000000000100010000000001000110011000000000000
000000001010000111100111100111101001001100111100000000
000000000000000000100000000000101000110011000000000001
000010100000000001100111100111101000001100111110000000
000011000000000000000100000000101001110011000000000000
000000000000000111100111110101001001001100111110000000
000000000000000000000110000000001001110011000000000000

.logic_tile 7 30
000000000000000000000011100011101001001100111110000001
000000000000000000000010010000101011110011000000010000
011000000000000000000111010111101000001100111100000001
000000000000000111000111100000101001110011000001000000
000000000000000000000000000001101000001100111100000001
000000000010000111000010110000101001110011000010000000
000000000000001101000011100001101001001100111100000000
000001000000001111100000000000001111110011000001100000
000000000001000000000000000101001001001100111110000000
000000000000000000000000000000101001110011000000000000
000000000000000000000010000101101000001100111111000000
000000000000000001000010000000001010110011000000000000
000000000001000000000000000101101001001100111100000000
000000001000000001000000000000001101110011000010100000
000000000000000000000010000011101000001100111100000000
000000000000000000000011110000001110110011000001100000

.ramt_tile 8 30
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000110000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000100000
011000000000000000000000000000000000000000000100000000
000000000000000000000010110011000000000010000001000000
000000000110000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000110001001100000010001100000000010000010000000
000000000001001111000010110000100000000000000000000000
000011100000000111100111100111000000000000000100000000
000011000000000000100100000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111100000000010000000000000
000000100000000001000000000000000000000000000000000100
000000000000001000000000000000000000000000000110000000
000000000001010001000000001011000000000010000000000000

.logic_tile 10 30
000000000000000000000000010000001010000100000100000000
000000000000000000000010000000010000000000000000000000
011000000000000000000000010011000000000000000100000000
000000000001000000010010000000100000000001000000000000
000000000000010101100000010000000000000000000100000000
000000000000100000000010100101000000000010000000000000
000001000000000000000000000000000001000000100100000000
000000100000000000000000000000001101000000000001000000
000000000000000111100000000000000000000010000010000000
000000000000000000100011110000001001000000000000000000
000000000000000000000011100000011000000010000000000000
000000000000000000000100000000010000000000000000000100
000000000000001000000000000011000000000000000100000000
000100000000000001000000000000000000000001000000000000
000000001000100000000000000000000000000010000000000000
000000000000010000000000000111000000000000000001000000

.logic_tile 11 30
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000101000000000000001000000000
100000000000000000000000000000100000000000000000000000
000000000000000000000111100000001000001100111100000000
000100000000000000000000000000001101110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000101000000000000001101110011000000000000
000000001100000000000110010111101000001100111100000000
000001000000000000000010000000000000110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000

.logic_tile 12 30
000001000000000011000110100111001000001100111100000000
000000100000000000000100000000001111110011000001010000
101000000000001001100011010101001000001100111100000000
100000000000000001000110000000001000110011000001000000
000000000000001001100000000101001000001100111100000000
000000000000000111000000000000001101110011000001000000
000000000000000101100000000011101000001100111100000000
000000000000000000100000000000001101110011000001000000
000000000000100000000110010001101001001100111100000000
000000000000010000000010000000101000110011000001000000
000000000000001000000110000111001001001100111110000000
000000000000001111000000000000001000110011000000000000
000000000000001111100111100001001001001100111100100000
000000000000000001100100000000101001110011000000000000
000000000000000000000000000101101001001100111100100000
000000000000000000000000000000001101110011000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001100000000000000001000
000000000000000111100000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010100011101000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000101000000000000101111110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000001011000000000000101001110011000000000000
000000000000000101100000000111001000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000001000110100101101000001100111000000000
000000000000000101100010010000001110110011000000000100
000000000000000000000000000111001001001100111010000000
000000000000000000000000000000001000110011000000000000

.logic_tile 14 30
000000000000000000000000000011001010000010100000000000
000000000000000000000010100000111001001001000000000000
101000000000000101000110000001111100001000000000000000
100000000000001101000000001111000000000000000010000001
110000000000000000000111000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000101000010101000000000000010000000000000
000000000000001101100110111101000000000000000000000000
000000000000100000000010101001101100010110000000000000
000000000001010000000100000101011011000001000000000000
000000000000001000000010100000011010000010000000000000
000000000000000001000000000000010000000000000000000000
000000000000000000000010011101111101000000010000000000
000000000000000000000011011111011100000000000010000010
000000000000000000000110001000000000000010000100000000
000000000000000000000100001001000000000000000001000000

.logic_tile 15 30
000000000001000000000000000000001110000010000000100001
000000000000000000000000000000000000000000000010100100
111000000000000000000000001101101100100000000000000000
000000000000000000000000001101011011110000010000000000
000000000000100011100010000000000000000000000000000000
000000000011010001000010100000000000000000000000000000
000000000000000101000000011011101010100000000000000000
000000000000000000100010101101101011110000010000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000010001101000000000010000000000000
000010100000001000000000010101111101101000010000000000
000001000000000101000010101101001011000100000000000000
000000000110000000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000000001000000000111000000000000000010000000

.logic_tile 16 30
000000100000001000000110110000000001000010000000000000
000000000000001111000010000000001001000000000000000010
101000000000001101000111111011011100001001000000000000
100000000000000001000110101111100000000001000000000000
010000000000000000000111101000001010000000000000000000
110001000000000000000111100001010000000100000000000000
000000000000000101100000000111001110001011110100000000
000000000000000000000000001101101111001001010010000000
000000000000000000000000010001101111111001110100000000
000000000000010000000010011001101010111110110000100000
000000000000001000000000010011100000000000000000000000
000000000000000111000010000000101011000000010000000000
000000000000001001100110000111001001111101110100000000
000000000000000111000011110001011110111100110000000000
000000000001010001100000010000000001000010000000000000
000000000000100000000010000000001000000000000000000010

.logic_tile 17 30
000000001100000111000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
111000000001011000000000010001100000000010000000000001
000000000000100111000010000000100000000000000000000000
000000000100000000000000010000011110000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001100111100000001100000010000000000000
000000000000000000000000000000000000000000000000000010
000001000000001000000000000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000101100000000010000000000001
000000000000000001000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000111000000000000001000000000
000000000000000000000010010000001001000000000000010000
111000000000001000000000000111000000000000001000000000
000000000000000111000011110000001011000000000000000000
000000000000000111100111110111001000001100111100000001
000000000000000000100110100000101011110011000000000000
000000000000000000000000000001101000001100111100100000
000000000000000000000000000000101101110011000000000000
000001000000001000000110100111101000001100111100000000
000010000000000111000000000000001010110011000000100000
000000000000000101100110100001101001001100111100000000
000000000000000000000010110000001100110011000000100000
000000000000001101100000010111101001001100111100000000
000000000000000101000010100000101101110011000001000000
000000000000001000000000010011001001001100111100000000
000000000000000101000010100000001101110011000001000000

.logic_tile 19 30
000000000000000111100011100101101000001100111100000000
000000000000000000000100000000101101110011000001010000
111000000000000101100000000011101001001100111100000000
000000000000000000100000000000101000110011000001000000
000000000000001111000111100101001000001100111100000000
000000000000001101100000000000001010110011000000100000
000000000000000111000011110011001000001100111100000000
000000000000001111100111100000001001110011000001000000
000000000000001000000000010011101001001100111100000000
000000000000000101000010100000101010110011000001000000
000000000000000000000110100101101000001100111100000000
000000000000000000000010100000101110110011000001000000
000000000000000000000000000001001001001100111100000000
000000000000000101000000000000001110110011000000000010
000000000000000101100000000101001001001100111100000000
000000000000000000000000000000101010110011000000100000

.logic_tile 20 30
000000000000001000000110000000001000000010000000000000
000000000000001111000000000000010000000000000000000000
111000000100010000000000010001000000000000000100000000
000000000000110000000011100000000000000001000000000000
000000000000001000000000000000000001000010000000000000
000000000000000111000000000000001101000000000000000000
000000000000001000000000000000011000000100000100000000
000000001110001111000000000000010000000000000000000000
000000000000000001100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000010000000000000
000000000000000000000010000000001110000000000000000000
000001000000000000000000000000001010000100000100000000
000010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000010000000000000
000000000000000001000000000011000000000000000000000000

.logic_tile 21 30
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000100000000001000000000000
111000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010010111000000000010000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000001100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000010000010000000
000000000000000000000010110000001011000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000100000001111000000000010000010000000

.logic_tile 22 30
000000000000001000000000000101001001001100111100000000
000000000000000011000011110000101010110011000011010000
111010100001000000000111000101101001001100111101000000
000000000000100000000000000000101100110011000001000000
000000000000001111000011110111001000001100111100000000
000000000000000111000011100000101010110011000001000000
000001000000000011100111000101001000001100111100000000
000010000000000001100110000000101010110011000001000000
000000000000000000000110110011001000001100111100000000
000000000000000000000010100000101000110011000001000000
000000000000000101100000000011001001001100111110000000
000000000000000000000000000000101001110011000001000000
000001000000000101100000000101101000001100111100000000
000000100000000000000010100000001110110011000001000000
000000000000000000000000000001001001001100111100000000
000000000000000000000000000000101011110011000001000000

.logic_tile 23 30
000000000001000101000000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
111000000000000000000000010000000000000010000000000000
000000000000000000000010000001000000000000000000000000
000000000000000000000000010000011110000010000000000000
000000000000000001000010100000010000000000000000000000
000000000000001000000110000101100000000010000000000000
000000000000001111000000000000100000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000011100000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011100101000000000010000000000000

.logic_tile 24 30
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001100000000000001000000
111000000001000000000000000000000001000010000000000000
000000000000000000000000000000001011000000000001000000
000000000000001000000110000000011100000010000010000000
000000000000001011000000000000010000000000000000000000
000000000000000001000000010000000000000000100100000000
000000000000000000000010000000001010000000000000000000
000000000000000000000010000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000110000000001010000010000010000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000010
000000000000000000
000000000000000000
000001010000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000110000101001001001100111100000000
000000000000000000000000000000001011110011000010010000
101000000000000000000000000101101000001100111100000000
100000000000000000000000000000101100110011000010000000
000000000000001000000000010101001001001100111100000000
000000000000000001000010000000101011110011000010000000
000000000000000000000111110101101000001100111100000000
000000000000000000000110000000101001110011000010000000
000000000000000001100000000111101001001100111101000000
000000000000000000000000000000001011110011000000000000
000000000000000001100110000101101001001100111100000000
000000000000000000000000000000101100110011000010000000
000000000000000000000000000101101001001100111101000000
000000000000000000000000000000101011110011000000000000
000000000000001000000000000101101001001100111101000000
000000000000000001000000000000101101110011000000000000

.logic_tile 2 31
000000000000001000010110010111001001001100111100000000
000000000000001101000011110000001011110011000000010000
101000000000000001100000010111001001001100111100000000
100000000000000000000011110000001011110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000001011000010110000001101110011000000000000
000000000000001111100011100001001000001100111100000000
000000000000000001100111110000101001110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000001010110011000000000000
000000000000000000000000000001101001001100111100000000
000000000000000000000000000000101000110011000000000000
000000000000001001100000000111101000001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000101011110011000000000000

.logic_tile 3 31
000000000000001000000000010111001000001100111100000000
000000000000000101000010100000001000110011000010010000
101000000000000000000110110101001000001100111100000000
100000000000000000000010000000001100110011000010000000
000000000000000101100110100111001000001100111100000000
000000000000000000000000000000101001110011000010000000
000000000000001101100110010101001000001100111110000000
000000000000000101000010100000101101110011000000000000
000000000000000001100110000101101001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000001001100000000101101001001100111100000000
000000000000000001000000000000001100110011000010000000
000000000000001000000000010101101001001100111100000000
000000000000000001000010000000101001110011000010000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000101001110011000010000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000110100000000110010000001000000100000100000000
000000100001000000000010000000010000000000000000000000
011000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001000000000000000000000011110000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000001000000000000010000000000000
000000100000000001000000000111000000000000000000000001
000000001010000000000000000000001000000100000100000000
000000000001000000000000000000010000000000000000000000
000000001010000000000110100000000000000010000000000000
000000000000000000000000000000001100000000000010000000
000000000000000001100110110000001110000100000110000000
000000000001010000000010100000010000000000000000000000

.logic_tile 6 31
000000000000000001100110000011101000001100111100000000
000000000000000000000000000000001100110011000010010000
101100000000000000000110000111101000001100111100000000
100100000000000000000000000000101000110011000010000000
000000000000000111100011110101001000001100111110000000
000000100000000000000110000000101110110011000000000000
000000000000000001100011100101101000001100111100000000
000000000000000000000100000000101001110011000000000000
000000001010001000000000000111101001001100111100000000
000000000000000001000000000000001110110011000000000000
000000000110000111100111100101101001001100111100000000
000000100000000000000100000000001101110011000000000000
000000000000000111100000000111101000001100111100000000
000010100000000000100000000000101010110011000000000000
000000000000001111100111110101001001001100111100000000
000000000000000001100010000000101001110011000000000000

.logic_tile 7 31
000000000000000000000000000101001000001100111110000000
000000000000100000000000000000101011110011000000110000
011000000000001101100000000111101001001100110100000000
000000000000000101000000000000001010110011000000100001
000000000001000000000010100000000001000000100100000001
000000000000000000000110110000001000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000000001101000000000000000000000000000000100000
000000000000000000000000000111100000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000001000000000001000000000000000000101000000
000000000000001001000000000001000000000010000000000000
000001000000000001100000000000000000000000000100000000
000011001000000000100000000111000000000010000000100000
000000000000001101000000011000000000000010000000000000
000000000000000001100010000111000000000000000000100000

.ramb_tile 8 31
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000001001000000000000000000000000000000000100100000000
000010000000001111000000000000001110000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000001000001000000110000000001010000010000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000010100000000000000010111101000000000010000000000000
000000000000000000000000000000000000000010000010000000
000010100001010000000000001101000000000000000000000000
000000000000100111100000000001000000000000000110000000
000000000000010000000000000000000000000001000000000000
000001001010000001100000000111100000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000000000111110111100000000000000110000000
000000000001010000000011110000100000000001000000000000

.logic_tile 10 31
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
011000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000001000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000001010000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000110100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000001000000000000101001000001100111100000000
100000000000000001000000000000000000110011000000000000
000000000000000001100110000111001000001100111100000000
000100000000000000000000000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000001000000000000000000000000001001001100111100000000
000010100000000000000000000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 12 31
000000000000000000000000000011101000001100111100000000
000000000000000000000000000000001100110011000001010000
101000000000000001100110000101001000001100111100000000
100000000000000000000000000000001101110011000001000000
000000000000000001100110110101001000001100111101000000
000000000010000000000110000000101110110011000000000000
000000000000001101100011010111001001001100111100000000
000000000000000001100110000000101110110011000001000000
000000000000001000000111100101101001001100111100000000
000000000000000001000100000000001011110011000001000000
000000000000001111100000000011101001001100111100000000
000000000000000111100000000000001000110011000001000000
000000000000000111100110000101101000001100111100100000
000000000000000000100000000000101011110011000000000000
000000000000001000000000000101101001001100111100100000
000000000000001111000000000000001001110011000000000000

.logic_tile 13 31
000000000110000111000000000111101001001100111000000000
000000000000000000000010100000101101110011000000010000
101000000000000101000010100101101001001100111000000000
100000000000000101000000000000101110110011000000000000
000000000000000001100010101111101000001100110000000000
000000000000001101000000000101000000110011000000000000
000000000000000101000010101011111111100000000010000000
000000000000000000100110110011011011000000000000000010
000000000000000000000000010111011000000010000000000000
000000000000000000000010000101011101000000000000000000
000000000000001001100000011101011000000010000000000000
000000000000000001000011100001101000000000000000000000
000000000000001000000000010111001110000000000100000000
000000000000000001000010110000010000000001000000000000
000000000000001000000110010000001000000010000000000000
000000000000001111000010000101010000000000000000000000

.logic_tile 14 31
000000000000000000000011100000000000000010000000000000
000000000000000000000000001111000000000000000000000000
101000000000000000000000000000000000000010000100100000
100000000000000000000000001101001001000000000000000100
000000000000000001100110100001001011010010100100100000
000000000000000101000010110000101100101001010000000000
000000000000000000000000000000011110000100000100100000
000000000000000000000000001001000000000000000000000000
000000000000000000000110010101001010000000000000000000
000000000000000000000010010000100000001000000000000000
000000000000001001100000000101001010010000100000000000
000000000000000101100000000000101101100001000000000000
000000001100000000000010100001011100000010000100000000
000000000000000000000100001101100000000000000000000000
000000000000000001100000000101001100000010000100000000
000000000000000000000000001001110000000000000000000000

.logic_tile 15 31
000000000001000000000000001101101011110000000100000000
000000000000000000000000000001101101110110100000000000
101000000000001001100010101111011100000011000000000000
100000000000001011000110110011010000000001000000000000
110000000000001101000000000000011001010000000000000000
110000000000000001000000000000001101000000000000000000
000000000000000011100111111101101110000001000000000000
000000000000001101100110001001001100000110000000000000
000010000000001001000000000000011111010000000000000000
000001001000000001000000000000011000000000000000000000
000000000000000001000010011101011010111001110100000000
000000000000000000000010111011011111111101110000000000
000000000000000001100011110111111010000110000000000000
000000000000000000100010000000101100001000010000000000
000000000000000000000000011011011001000010000000000000
000000000000000000000010011001011010000000000000100000

.logic_tile 16 31
000000000000001000000111101000000000000000000100000000
000000000000000001000000000101000000000010000000000000
111000000000000000000110000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000000011000000010000000000000
000000000000000000000000000000010000000000000010000000
000000000000000111100111100001000000000010000000000000
000000000000000000100000000000000000000000000000000100
000000000000000000000000000000011110000010000000000000
000000000000000000000000000000010000000000000000000001
000000000000000000000000000000001010000010000000000000
000000001100000000000011100000000000000000000000000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000100000000
000000000000001111000000001011000000000010000000000000
111000000000000001000000000000000001000010000000000000
000000000000000000100000000000001010000000000000000001
000000000000001000000110000101000000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000001000000000000000000010001100000000000000100000000
000000000000000000000011010000000000000001000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000010
000000000000001000000000010000001110000010000000000000
000010100000000001000010000000010000000000000000000000
000000000000000000000000000101000000000010000000000000
000000001100000000000000000000100000000000000000000000

.logic_tile 18 31
000000000000000000000010100001001000001100111100100000
000000000000000000000100000000101100110011000000010000
111000000000000000000110100011001000001100111100000100
000000000000000000000010110000101100110011000000000000
000000000000000000000111100111001001001100111100000000
000000000000000000000100000000101001110011000000100000
000000000000000111100000000011101000001100111100000000
000000000000000000000000000000001101110011000000100000
000000000000001101100110100001101001001100111100000000
000000000000000101000010110000101010110011000000100000
000000000000000101100000010101001001001100111100000000
000000000000001101000010100000101100110011000001000000
000000000000000000000000010111101001001100111100000000
000000000000000000000010100000101101110011000001000000
000000000000010000000110100111101001001100111100000000
000000000000101111000010100000101110110011000000100000

.logic_tile 19 31
000000000000000111100011110101101000001100111100000000
000000000000000111000111100000101000110011000000010000
111000000000001111000011100101101000001100111100000000
000000000000010111100100000000101101110011000001000000
000000000000000111000111100011101000001100111100000000
000000000000000000100000000000001010110011000000000000
000000000000010000000111110001101000001100111110000000
000000000000000000000111100000001001110011000000000000
000000000000000000000011100001101000001100111110000000
000000000000000000000100000000001001110011000000000000
000000000000000101100000000011101001001100111100000000
000000000000010101000000000000001001110011000001000000
000000000000000000000000000001001001001100111100000000
000000000000000101000000000000001110110011000000000000
000000000000000101000000000101001000001100111100000000
000000000000000000000000000000101110110011000001000000

.logic_tile 20 31
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000100000000000000000000000
111000000000011011100000001000000000000000000100000000
000000000000100001100000000101000000000010000000000000
000000000000000001100000000000000001000010000000100000
000000000000000000000000000000001000000000000000000000
000000000000001000000110000000000001000000100100000000
000000000000010111000000000000001101000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000010000000000000000111000101000000000010000000000000
000001000000000000000100000000000000000000000000000000
000000000000000111000000000000000001000010000000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 21 31
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
111000000000000000000000000011100000000000000100000000
000000001100000000000000000000000000000001000000000000
000000000000001001100110000000000001000010000000000000
000000000001010001000000000000001010000000000001000000
000001000000000001100000000000011100000100000100000000
000010100000000000000000000000010000000000000000000000
000001000000000000000110100000001010000010000000000000
000000100000000000000000000000000000000000000000000010
000000000000001000000000010000000000000000100100000000
000000000000001101000010110000001101000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000110100101000000000010000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 22 31
000000000000000000000111100001001001001100111100000000
000000000000000000000100000000101111110011000010010000
111000000000001000000110110011001001001100111100000000
000000000000001011000010100000101100110011000010000000
000000001100000001000010100111101001001100111100000000
000000000000000001000110000000101010110011000001000000
000001000000000111000000000001101000001100111100000000
000010000000000000000000000000001110110011000001000000
000000000000001000000010000101001000001100111100000000
000000000000000101000010000000001011110011000011000000
000000000000000101100000000011001000001100111110000000
000000000000000000000000000000001011110011000001000000
000000000000000000000000000001101000001100111100000000
000000000000000101000000000000101010110011000011000000
000000001010000000000010100001101000001100111110000000
000000000000000000000110100000101101110011000001000000

.logic_tile 23 31
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
111000000000000000000000010000000000000000100100000000
000000000000000000000010000000001010000000000000000000
000000000000000111100000000000000001000010000000000000
000000000000000001100000000000001111000000000000000000
000000000000000000000111000001100000000010000000100000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000001000000000000000001110000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000110000000000110000101000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000010000010000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000001001100000000101001000001100111100000000
000000000000000001000000000000101000110011000010010000
101000000000000000000000000000001000001100110100000000
100000000000000000000000001101001000110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000101001000001100111100000000
000000000000000000000011110000001001110011000000010000
101010000000000000000000000001101000001100110100000000
100000000000000000000011110000101100110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000001101100000000101001000001100111100000000
000000000000000001000000000000001000110011000010010000
101000000000000000000000000101001000001100110100000000
100000000000000000000000000001000000110011000010000000
000000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000001100000000111001001001100111100000000
000000000000000000010000000000001110110011000000010000
101000000000100000000000001000001000001100110100000000
100000000000010000000000001011001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100111100000000001000010000000000000
000000100000000000000000000000001100000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000001000000011100000000000000000000100000000
000000000000000001000000001111000000000010000000000000
011000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001101100000000000000000000010000000000000
000000000000000101000000000001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000001100110000000000000000010000000000010
000000000000000000000000000111000000000000000000000000
000000000000001000000110000000000000000000100100000010
000000000000000001000000000000001001000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000001000000000000000000100000000
000000000001000000000000000101000000000010000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010001000000000001000000000000010000010000000
000000000000000001000000001011000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000010000000000001
000000000000000000000010000101000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000000001000001100110100000001
100000000000000000000000000000001000110011000000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000001110110011000001010000
101000000000000000000000001000001000001100110100000000
100000000000000000000000001011001000110011000001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000101000010101101100000001100110000000000
000000000000000000000010101001000000110011000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111011100000100000100000000
000000000000000001000000000000011001000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000001110000000000000100000
000000000000000000000000010001001110000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000001101100000000000011010000010000000000000
000000000000000001100000001101000000000100000000000000
000000000000000000000000000000001110000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 14 32
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010001100110000000000
000000000000000000000000000001000000110011000000000000
000000000000000011000000000011000001000010000000000000
000000000000000000000000001111001011000011100000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000100101000010100000000001000000001000000000
000000000001010101000011110000001000000000000000001000
101000000000001000000000000001000000000000001000000000
100000000000000001000000000000001011000000000000000000
010000000000000000000111100101001001001100111000000000
010000000000000000000111000000101101110011000000000000
000000000000000000000110000101101000001100110000000000
000000000000000101000000001101100000110011000000000000
000000000000000000000000011001011011111000100100000000
000000000000000000000010000111001000010100100000000000
000000000000000000000000010001100000001100110000000000
000000000000000000000010001101000000110011000000000000
000000000000000000000110001001011010110000000100000000
000000000000000000000000001011001101110110100000000000
000000000000000001100000000111001011111101010100000000
000000000000000000000000001001111010111110110000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000011010000010000010000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000001
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000110010000000000000010000000000000
000000000000000000000011100000001010000000000000000000
111000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100011100000000001000010000000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000000010000000000000
000000000000000000000000000000010000000000000000000000
000000100000000000000011110101000000000000000100000000
000001000000000000000010000000100000000001000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100000000111100000000010000000000000
000000000000000000000010010000000000000000000000000010

.logic_tile 18 32
000000000000001000000000000111001000001100111100000100
000000000000001001000000000000101100110011000000010000
111000000000001001100110000111001000001100110100000100
000000000000000001000000000000001010110011000000000000
000000000000001000000000010001100000000010000000000000
000000000000000101000010010000100000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000101100000010000011000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 19 32
000000000000000000000110110001001000001100111100000000
000000000000000000000110000000101001110011000000010000
111000000000000000000000000011001000001100110100000000
000000000000000000000010100000101010110011000001000000
000000000001001000000110100011000000000010000000000000
000000000000000111000100000000100000000000000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110001000000000000010000000000000
000000000000000000000010000111000000000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000010000000000000000000000000000001000010000000000000
000001000000000111000000000000001011000000000000000000
000000000000000001100000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
111000000000000111000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001100011100011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000001001000000000000001011000000000000000000
000000000000000000000110000000011000000100000100000000
000000001000000000000000000000000000000000000000000000
000000000000000000000111011000000000000010000000000000
000000000000000000000110001111000000000000000000100000

.logic_tile 21 32
000000000000001001100110000101000000000010000000000000
000000000000001001000000000000100000000000000001000000
111000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000010000001100000100000100000000
000000000000000000100010000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000101100000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100101000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000001000010000000000100
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 22 32
000000000000000000000000000111101000001100111101000000
000000000000000000000000000000001010110011000000010000
111000000000000000000000010000001000001100110100000000
000000000000000000000010001111001011110011000001000000
000000000000000001000000011000000000000010000000000000
000000000000000000000010000111000000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000010000000000000000000000
000001000000001000000000000011100000000010000000000000
000000100000000011000000000000100000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000100000000000010000000000000000100100000000
000000000001000000000011000000001100000000000000000000
000000000000001001100000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000111101000000000000010000000000000
000000000000000000000110000101000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000011111101000000000010000000000000
000000000000000000000110000000000000000010000000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001100000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010110000000000
000010110000011000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000011010000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 33
000001011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 33
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010110000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000000010000000001
000000000000000010
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
4f3bbbccdff56ead30405459e10b8534716d157da43ad0c034d10184e594916f
be1d8ad06fa9311e55c5e4a29219766e42dfad10d9613d7b0c8ef8bd9e522b20
2b2c4fea11d1a207c6c8385e5d8feb4b8fded40f60c80656f38597ea297958a4
cfaf91e322824c3cba5adfaec1ca277c5c18e8e68f80d11e35f80681f81d9cf1
b0b9d6fb69ba25455604e8418daa7bbf35fc06b3f8f09f8c81c3722a1c36aa58
d2bd3e5f219552a0be40a120c76a3c8a0ae84702b94a8a28c49532dd5d9febf6
0f0551d1e8178f82d346688724535394e8aaa469d3a43f4f249252f9bf31a1d6
c01527a65bdc4269af18f1fdc8cc85337c004acf0739fe00e0cc8d317bf7626b
d0a83cfb23445a171712ae03f2569f44861579af60a20cf051c8e890a528d94f
73c64ae90d4a5495e9b6b213df32c6863ba177ff64591967006bed9db49b89a6
f3aee0878f19d69ec13538e277634ee3196600e4ef4fb6cda147d86f95ec2e4e
46bb11e3aadbf882b738a41fd9eec2f190807f2566bb31ca0a6c4d5014deae22
138200b5eff9bf05ac43f35fe1319a668822c73394662b777930626025595f03
f1a1e04e9a8ddf50cd3996f18616d17e6bb43a54283667d335b324505e25496e
0e905e0a49f819c2093052fd42c41219008a4565bfb6af28fcecec38b3fca337
32b522b4729b629832872281722a3776275a774165bd359a252b747464451ee0

.ram_data 8 5
4f3bbbccdff56ead30405459e10b8534716d157da43ad0c034d10184e594916f
be1d8ad06fa9311e55c5e4a29219766e42dfad10d9613d7b0c8ef8bd9e522b20
2b2c4fea11d1a207c6c8385e5d8feb4b8fded40f60c80656f38597ea297958a4
cfaf91e322824c3cba5adfaec1ca277c5c18e8e68f80d11e35f80681f81d9cf1
b0b9d6fb69ba25455604e8418daa7bbf35fc06b3f8f09f8c81c3722a1c36aa58
d2bd3e5f219552a0be40a120c76a3c8a0ae84702b94a8a28c49532dd5d9febf6
0f0551d1e8178f82d346688724535394e8aaa469d3a43f4f249252f9bf31a1d6
c01527a65bdc4269af18f1fdc8cc85337c004acf0739fe00e0cc8d317bf7626b
d0a83cfb23445a171712ae03f2569f44861579af60a20cf051c8e890a528d94f
73c64ae90d4a5495e9b6b213df32c6863ba177ff64591967006bed9db49b89a6
f3aee0878f19d69ec13538e277634ee3196600e4ef4fb6cda147d86f95ec2e4e
46bb11e3aadbf882b738a41fd9eec2f190807f2566bb31ca0a6c4d5014deae22
138200b5eff9bf05ac43f35fe1319a668822c73394662b777930626025595f03
f1a1e04e9a8ddf50cd3996f18616d17e6bb43a54283667d335b324505e25496e
0e905e0a49f819c2093052fd42c41219008a4565bfb6af28fcecec38b3fca337
32b522b4729b629832872281722a3776275a774165bd359a252b747464451ee0

.ram_data 8 1
2239223322322232223222272225222522242224220e220b220b220b22082208
22c722c722c622c622c322c122c122c022c0226a223f223f223f223c223c223c
23a323a223a223a022f522f522f422de22de22db22db22db22d822d822d822cd
291429142914291123bb23ba23ba23ba23af23ad23ad23ac23ac23ac23a323a3
295a294f294f294f294e294c294c294929492949294229422942291729172915
2c292c292c292c282c222c22297729772977297629742974297129712970295a
2c972c962c942c942c912c912c912c902c3a2c3a2c2f2c2f2c2f2c2e2c2c2c2c
2cda2cda2ccf2ccf2ccd2ccc2ccc2ccc2cc92cc92cc92cc22cc22cc22c972c97
2da32da32da32da22da22da02cf52cf52cf52cf42cf42cf42cf12cdb2cdb2cda
2dbe2dbe2dbe2dbb2db92db92db82db82db82dad2dad2dad2dad2da62da62da6
2f452f452f452f442f442f442f412f412f412f412dea2dea2dea2dbf2dbf2dbf
3a083a083a022f572f572f572f562f562f562f532f532f532f532f522f522f50
3a1b3a1b3a183a183a183a0d3a0d3a0d3a0d3a0c3a0c3a0c3a093a093a093a08
3a4b3a4b3a4b3a4a3a4a3a4a3a4a3a1f3a1f3a1f3a1f3a1e3a1e3a1e3a1b3a1b
3a743a713a713a713a713a703a703a703a703a653a4f3a4f3a4e3a4e3a4e3a4e
3b243b243b213b213b213b213b203b203b203a753a753a753a753a743a743a74

.ram_data 8 7
2239223322322232223222272225222522242224220e220b220b220b22082208
22c722c722c622c622c322c122c122c022c0226a223f223f223f223c223c223c
23a323a223a223a022f522f522f422de22de22db22db22db22d822d822d822cd
291429142914291123bb23ba23ba23ba23af23ad23ad23ac23ac23ac23a323a3
295a294f294f294f294e294c294c294929492949294229422942291729172915
2c292c292c292c282c222c22297729772977297629742974297129712970295a
2c972c962c942c942c912c912c912c902c3a2c3a2c2f2c2f2c2f2c2e2c2c2c2c
2cda2cda2ccf2ccf2ccd2ccc2ccc2ccc2cc92cc92cc92cc22cc22cc22c972c97
2da32da32da32da22da22da02cf52cf52cf52cf42cf42cf42cf12cdb2cdb2cda
2dbe2dbe2dbe2dbb2db92db92db82db82db82dad2dad2dad2dad2da62da62da6
2f452f452f452f442f442f442f412f412f412f412dea2dea2dea2dbf2dbf2dbf
3a083a083a022f572f572f572f562f562f562f532f532f532f532f522f522f50
3a1b3a1b3a183a183a183a0d3a0d3a0d3a0d3a0c3a0c3a0c3a093a093a093a08
3a4b3a4b3a4b3a4a3a4a3a4a3a4a3a1f3a1f3a1f3a1f3a1e3a1e3a1e3a1b3a1b
3a743a713a713a713a713a703a703a703a703a653a4f3a4f3a4e3a4e3a4e3a4e
3b243b243b213b213b213b213b203b203b203a753a753a753a753a743a743a74

.sym 1 clk25_$glb_clk
.sym 2 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 4 o_sclk$SB_IO_OUT_$glb_clk
.sym 5 dclk_$glb_clk
.sym 6 $PACKER_GND_NET_$glb_clk
.sym 7 cic_q0.dec[17]_$glb_clk
.sym 8 min.latch_inputs_$glb_ce
.sym 133 o_clk$SB_IO_OUT
.sym 177 o_adcfb_p$SB_IO_OUT
.sym 180 dac.e2[0]
.sym 182 dac.y2[0]
.sym 183 $abc$29715$auto$wreduce.cc:455:run$9511[0]
.sym 184 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[0]
.sym 267 i_adc$SB_IO_IN
.sym 292 dac.y2[1]
.sym 293 dac.y2[2]
.sym 294 dac.y2[3]
.sym 295 dac.y2[4]
.sym 296 dac.y2[5]
.sym 297 dac.y2[6]
.sym 298 dac.y2[7]
.sym 337 o_adcfb_p$SB_IO_OUT
.sym 341 $PACKER_VCC_NET
.sym 366 o_adcfb_p$SB_IO_OUT
.sym 383 o_adcfb_p$SB_IO_OUT
.sym 397 o_adcfb_p$SB_IO_OUT
.sym 405 dac.y2[8]
.sym 406 dac.y2[9]
.sym 407 dac.y2[10]
.sym 408 dac.y2[11]
.sym 409 dac.y2[12]
.sym 410 dac.y2[13]
.sym 411 dac.y2[14]
.sym 412 dac.y2[15]
.sym 434 dac.e2[1]
.sym 460 dac.e2[2]
.sym 487 o_clk$SB_IO_OUT
.sym 497 o_adcfb_n$SB_IO_OUT
.sym 506 o_adcfb_n$SB_IO_OUT
.sym 519 dac.y2[16]
.sym 520 dac.y2[17]
.sym 521 dac.y2[18]
.sym 522 dac.y2[19]
.sym 538 o_adcfb_n$SB_IO_OUT
.sym 548 dac.e2[9]
.sym 552 o_sclk$SB_IO_OUT
.sym 574 dac.e2[10]
.sym 599 o_sclk$SB_IO_OUT
.sym 606 o_clk$SB_IO_OUT
.sym 619 o_clk$SB_IO_OUT
.sym 662 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[63]
.sym 753 i0[3]
.sym 834 o_sclk$SB_IO_OUT
.sym 849 o_sclk$SB_IO_OUT
.sym 861 i0[7]
.sym 862 i0[6]
.sym 874 i0[9]
.sym 875 cic_i0.comb_stage[2][87]
.sym 916 sin_delay[3]
.sym 943 o_clk$SB_IO_OUT
.sym 976 o_dac$SB_IO_OUT
.sym 985 cic_i0.comb_stage[3][101]
.sym 1021 sin_delay[6]
.sym 1055 o_sclk$SB_IO_OUT
.sym 1089 i0[2]
.sym 1090 i0[1]
.sym 1094 i0[0]
.sym 1176 o_dac$SB_IO_OUT
.sym 1196 o_dac$SB_IO_OUT
.sym 1204 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 1205 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 1206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 1207 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 1208 cic_i0.comb_stage[2][65]
.sym 1210 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[24]
.sym 1235 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[30]
.sym 1317 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[62]
.sym 1318 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 1319 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 1320 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 1321 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 1322 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 1323 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[45]
.sym 1324 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 1331 cic_i0.comb_stage[2][65]
.sym 1337 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[27]
.sym 1370 cic_i0.comb_stage[2][32]
.sym 1372 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[24]
.sym 1399 o_clk$SB_IO_OUT
.sym 1431 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 1432 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 1433 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 1434 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[43]
.sym 1435 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 1436 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[42]
.sym 1437 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 1438 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 1470 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 1486 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 1511 o_sclk$SB_IO_OUT
.sym 1545 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 1546 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 1547 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 1548 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[51]
.sym 1549 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 1550 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 1551 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 1552 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[59]
.sym 1560 cic_i0.comb_stage[2][74]
.sym 1577 cic_i0.comb_stage[1][24]
.sym 1599 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 1658 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 1659 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 1660 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 1661 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 1662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 1663 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 1664 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[63]
.sym 1665 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[58]
.sym 1668 cic_i0.comb_stage[3][53]
.sym 1705 cic_i0.comb_stage[1][66]
.sym 1742 cic_q0.dec[17]
.sym 1748 o_clk$SB_IO_OUT
.sym 1770 cic_q0.dec[17]
.sym 1772 cic_i0.int_stage[1][0]
.sym 1773 cic_i0.int_stage[4][0]
.sym 1774 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[100]
.sym 1775 i0[5]
.sym 1776 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[16]
.sym 1777 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[88]
.sym 1778 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[18]
.sym 1779 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 1783 cic_i0.comb_stage[1][80]
.sym 1785 cic_i0.comb_stage[2][15]
.sym 1787 cic_i0.comb_stage[2][90]
.sym 1804 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 1805 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[89]
.sym 1813 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[63]
.sym 1815 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[58]
.sym 1820 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 1827 cic_i0.comb_stage[1][16]
.sym 1828 cic_q0.dec[17]
.sym 1838 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[76]
.sym 1847 cic_i0.comb_stage[1][18]
.sym 1850 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 1856 o_sclk$SB_IO_OUT
.sym 1878 o_sclk$SB_IO_OUT
.sym 1886 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 1887 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 1888 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 1889 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 1890 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 1891 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[98]
.sym 1892 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 1893 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 1911 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[18]
.sym 1930 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[94]
.sym 1931 sin_delay[5]
.sym 1941 cic_i0.comb_stage[1][36]
.sym 1965 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[100]
.sym 2001 cic_i0.int_stage[1][1]
.sym 2002 cic_i0.int_stage[1][2]
.sym 2003 cic_i0.int_stage[1][3]
.sym 2004 cic_i0.int_stage[1][4]
.sym 2005 cic_i0.int_stage[1][5]
.sym 2006 cic_i0.int_stage[1][6]
.sym 2007 cic_i0.int_stage[1][7]
.sym 2015 cic_i0.comb_stage[2][78]
.sym 2020 cic_i0.comb_stage[3][73]
.sym 2039 cic_i0.comb_stage[2][88]
.sym 2055 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 2065 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 2072 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 2114 cic_i0.int_stage[1][8]
.sym 2115 cic_i0.int_stage[1][9]
.sym 2116 cic_i0.int_stage[1][10]
.sym 2117 cic_i0.int_stage[1][11]
.sym 2118 cic_i0.int_stage[1][12]
.sym 2119 cic_i0.int_stage[1][13]
.sym 2120 cic_i0.int_stage[1][14]
.sym 2121 cic_i0.int_stage[1][15]
.sym 2123 cic_i0.int_stage[1][5]
.sym 2128 cic_i0.int_stage[2][3]
.sym 2129 cic_i0.comb_stage[2][86]
.sym 2131 cic_i0.int_stage[2][0]
.sym 2139 cic_i0.int_stage[1][6]
.sym 2141 cic_i0.int_stage[1][7]
.sym 2142 cic_i0.comb_stage[3][83]
.sym 2145 cic_i0.int_stage[1][1]
.sym 2152 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 2189 cic_i0.int_stage[4][4]
.sym 2191 cic_i0.comb_stage[1][35]
.sym 2193 cic_i0.int_stage[4][6]
.sym 2228 cic_i0.int_stage[1][16]
.sym 2229 cic_i0.int_stage[1][17]
.sym 2230 cic_i0.int_stage[1][18]
.sym 2231 cic_i0.int_stage[1][19]
.sym 2232 cic_i0.int_stage[1][20]
.sym 2233 cic_i0.int_stage[1][21]
.sym 2234 cic_i0.int_stage[1][22]
.sym 2235 cic_i0.int_stage[1][23]
.sym 2236 cic_i0.int_stage[2][8]
.sym 2237 cic_i0.int_stage[1][13]
.sym 2239 cic_i0.int_stage[1][10]
.sym 2240 cic_i0.comb_stage[3][94]
.sym 2241 i0[9]
.sym 2243 cic_i0.comb_stage[2][94]
.sym 2244 cic_i0.int_stage[2][12]
.sym 2248 cic_i0.comb_stage[3][89]
.sym 2249 i0[11]
.sym 2253 cic_i0.int_stage[1][14]
.sym 2255 cic_i0.int_stage[1][15]
.sym 2256 cic_i0.comb_stage[3][91]
.sym 2258 cic_i0.comb_stage[3][92]
.sym 2259 cic_i0.int_stage[1][9]
.sym 2283 cic_i0.int_stage[4][11]
.sym 2304 i0[15]
.sym 2307 cic_i0.int_stage[4][14]
.sym 2342 cic_i0.int_stage[1][24]
.sym 2343 cic_i0.int_stage[1][25]
.sym 2344 cic_i0.int_stage[1][26]
.sym 2345 cic_i0.int_stage[1][27]
.sym 2346 cic_i0.int_stage[1][28]
.sym 2347 cic_i0.int_stage[1][29]
.sym 2348 cic_i0.int_stage[1][30]
.sym 2349 cic_i0.int_stage[1][31]
.sym 2350 cic_i0.int_stage[2][16]
.sym 2352 cic_i0.comb_stage[3][101]
.sym 2354 cic_i0.int_stage[2][18]
.sym 2355 cic_i0.int_stage[1][19]
.sym 2357 cic_i0.comb_stage[2][102]
.sym 2362 cic_i0.int_stage[2][21]
.sym 2367 cic_i0.int_stage[1][22]
.sym 2369 cic_i0.int_stage[1][23]
.sym 2370 cic_i0.comb_stage[3][99]
.sym 2371 cic_i0.int_stage[1][16]
.sym 2372 cic_i0.comb_stage[3][100]
.sym 2456 cic_i0.int_stage[1][32]
.sym 2457 cic_i0.int_stage[1][33]
.sym 2458 cic_i0.int_stage[1][34]
.sym 2459 cic_i0.int_stage[1][35]
.sym 2460 cic_i0.int_stage[1][36]
.sym 2461 cic_i0.int_stage[1][37]
.sym 2462 cic_i0.int_stage[1][38]
.sym 2463 cic_i0.int_stage[1][39]
.sym 2465 cic_i0.int_stage[4][31]
.sym 2468 cic_i0.int_stage[2][26]
.sym 2472 cic_i0.int_stage[2][28]
.sym 2476 cic_i0.int_stage[2][29]
.sym 2481 cic_i0.int_stage[1][30]
.sym 2483 cic_i0.int_stage[1][31]
.sym 2485 cic_i0.comb_stage[1][38]
.sym 2487 cic_i0.int_stage[1][25]
.sym 2535 cic_i0.int_stage[1][26]
.sym 2570 cic_i0.int_stage[1][40]
.sym 2571 cic_i0.int_stage[1][41]
.sym 2572 cic_i0.int_stage[1][42]
.sym 2573 cic_i0.int_stage[1][43]
.sym 2574 cic_i0.int_stage[1][44]
.sym 2575 cic_i0.int_stage[1][45]
.sym 2576 cic_i0.int_stage[1][46]
.sym 2577 cic_i0.int_stage[1][47]
.sym 2580 cic_i0.int_stage[2][33]
.sym 2582 cic_i0.int_stage[5][18]
.sym 2595 cic_i0.comb_stage[4][102]
.sym 2597 cic_i0.int_stage[1][39]
.sym 2599 cic_i0.int_stage[1][32]
.sym 2601 cic_i0.int_stage[1][33]
.sym 2603 cic_i0.int_stage[1][38]
.sym 2684 cic_i0.int_stage[1][48]
.sym 2685 cic_i0.int_stage[1][49]
.sym 2686 cic_i0.int_stage[1][50]
.sym 2687 cic_i0.int_stage[1][51]
.sym 2688 cic_i0.int_stage[1][52]
.sym 2689 cic_i0.int_stage[1][53]
.sym 2690 cic_i0.int_stage[1][54]
.sym 2691 cic_i0.int_stage[1][55]
.sym 2692 cic_i0.int_stage[2][44]
.sym 2696 cic_i0.int_stage[2][42]
.sym 2709 cic_i0.int_stage[1][46]
.sym 2711 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 2714 cic_i0.int_stage[2][40]
.sym 2715 cic_i0.int_stage[1][41]
.sym 2739 cic_i0.int_stage[1][47]
.sym 2763 cic_i0.int_stage[1][42]
.sym 2798 cic_i0.int_stage[1][56]
.sym 2799 cic_i0.int_stage[1][57]
.sym 2800 cic_i0.int_stage[1][58]
.sym 2801 cic_i0.int_stage[1][59]
.sym 2802 cic_i0.int_stage[1][60]
.sym 2803 cic_i0.int_stage[1][61]
.sym 2804 cic_i0.int_stage[1][62]
.sym 2805 cic_i0.int_stage[1][63]
.sym 2807 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[81]
.sym 2808 cic_i0.int_stage[2][49]
.sym 2814 cic_i0.int_stage[2][52]
.sym 2818 cic_i0.int_stage[2][53]
.sym 2823 cic_i0.int_stage[1][54]
.sym 2825 cic_i0.int_stage[1][55]
.sym 2827 cic_i0.int_stage[1][48]
.sym 2833 cic_i0.int_stage[1][51]
.sym 2912 cic_i0.int_stage[1][64]
.sym 2913 cic_i0.int_stage[1][65]
.sym 2914 cic_i0.int_stage[1][66]
.sym 2915 cic_i0.int_stage[1][67]
.sym 2916 cic_i0.int_stage[1][68]
.sym 2917 cic_i0.int_stage[1][69]
.sym 2918 cic_i0.int_stage[1][70]
.sym 2919 cic_i0.int_stage[1][71]
.sym 2921 cic_i0.int_stage[1][61]
.sym 2922 cic_i0.int_stage[2][57]
.sym 2937 cic_i0.int_stage[1][62]
.sym 2939 cic_i0.int_stage[1][63]
.sym 3026 cic_i0.int_stage[1][72]
.sym 3027 cic_i0.int_stage[1][73]
.sym 3028 cic_i0.int_stage[1][74]
.sym 3029 cic_i0.int_stage[1][75]
.sym 3030 cic_i0.int_stage[1][76]
.sym 3031 cic_i0.int_stage[1][77]
.sym 3032 cic_i0.int_stage[1][78]
.sym 3033 cic_i0.int_stage[1][79]
.sym 3038 cic_i0.int_stage[2][66]
.sym 3040 cic_i0.int_stage[2][67]
.sym 3044 cic_i0.int_stage[2][69]
.sym 3051 cic_i0.int_stage[1][70]
.sym 3053 cic_i0.int_stage[1][71]
.sym 3061 cic_i0.int_stage[1][67]
.sym 3105 cic_i0.int_stage[4][70]
.sym 3140 cic_i0.int_stage[1][80]
.sym 3141 cic_i0.int_stage[1][81]
.sym 3142 cic_i0.int_stage[1][82]
.sym 3143 cic_i0.int_stage[1][83]
.sym 3144 cic_i0.int_stage[1][84]
.sym 3145 cic_i0.int_stage[1][85]
.sym 3146 cic_i0.int_stage[1][86]
.sym 3147 cic_i0.int_stage[1][87]
.sym 3150 cic_i0.int_stage[2][73]
.sym 3165 cic_i0.int_stage[1][78]
.sym 3167 cic_i0.int_stage[1][79]
.sym 3175 cic_i0.int_stage[1][75]
.sym 3219 cic_i0.int_stage[1][74]
.sym 3254 cic_i0.int_stage[1][88]
.sym 3255 cic_i0.int_stage[1][89]
.sym 3256 cic_i0.int_stage[1][90]
.sym 3257 cic_i0.int_stage[1][91]
.sym 3258 cic_i0.int_stage[1][92]
.sym 3259 cic_i0.int_stage[1][93]
.sym 3260 cic_i0.int_stage[1][94]
.sym 3261 cic_i0.int_stage[1][95]
.sym 3266 cic_i0.int_stage[2][82]
.sym 3279 cic_i0.int_stage[1][86]
.sym 3281 cic_i0.int_stage[1][87]
.sym 3368 cic_i0.int_stage[1][96]
.sym 3369 cic_i0.int_stage[1][97]
.sym 3370 cic_i0.int_stage[1][98]
.sym 3371 cic_i0.int_stage[1][99]
.sym 3372 cic_i0.int_stage[1][100]
.sym 3373 cic_i0.int_stage[1][101]
.sym 3374 cic_i0.int_stage[1][102]
.sym 3375 cic_i0.int_stage[1][103]
.sym 3376 i0[15]
.sym 3393 cic_i0.int_stage[1][94]
.sym 3395 cic_i0.int_stage[1][95]
.sym 3399 cic_i0.int_stage[1][89]
.sym 3447 cic_i0.int_stage[1][90]
.sym 3482 cic_i0.int_stage[1][104]
.sym 3483 cic_i0.int_stage[1][105]
.sym 3494 cic_i0.int_stage[2][98]
.sym 3507 cic_i0.int_stage[1][102]
.sym 3509 cic_i0.int_stage[1][103]
.sym 3516 i0[15]
.sym 3710 cic_q0.dec[1]
.sym 3724 o_adcfb_p$SB_IO_OUT
.sym 3737 o_clk$SB_IO_OUT
.sym 3781 dac.y1[1]
.sym 3810 locked
.sym 3827 locked
.sym 3876 locked
.sym 3889 cic_q0.dec[2]
.sym 3890 cic_q0.dec[3]
.sym 3891 cic_q0.dec[4]
.sym 3892 cic_q0.dec[5]
.sym 3893 cic_q0.dec[6]
.sym 3894 cic_q0.dec[7]
.sym 3947 o_adcfb_p$SB_IO_OUT
.sym 3959 dac.e2[7]
.sym 4058 cic_q0.dec[8]
.sym 4059 cic_q0.dec[9]
.sym 4060 cic_q0.dec[10]
.sym 4061 cic_q0.dec[11]
.sym 4062 cic_q0.dec[12]
.sym 4063 cic_q0.dec[13]
.sym 4064 cic_q0.dec[14]
.sym 4065 cic_q0.dec[15]
.sym 4090 o_adcfb_p$SB_IO_OUT
.sym 4103 dac.e2[15]
.sym 4117 $abc$29715$auto$wreduce.cc:455:run$9511[0]
.sym 4118 dac.y1[1]
.sym 4123 dac.y2[19]
.sym 4125 i_adc$SB_IO_IN
.sym 4130 dac.e2[0]
.sym 4131 $PACKER_VCC_NET
.sym 4132 dac.y2[0]
.sym 4142 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[0]
.sym 4145 i_adc$SB_IO_IN
.sym 4162 dac.y2[19]
.sym 4163 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[0]
.sym 4165 $abc$29715$auto$wreduce.cc:455:run$9511[0]
.sym 4174 dac.y2[0]
.sym 4176 dac.e2[0]
.sym 4181 dac.y1[1]
.sym 4187 $PACKER_VCC_NET
.sym 4188 dac.y1[1]
.sym 4189 $PACKER_VCC_NET
.sym 4191 o_sclk$SB_IO_OUT_$glb_clk
.sym 4193 cic_q0.dec[16]
.sym 4194 cic_q0.dec[17]
.sym 4205 o_adcfb_p$SB_IO_OUT
.sym 4211 dac.y2[19]
.sym 4239 dac.y2[19]
.sym 4246 dac.e2[1]
.sym 4247 dac.y2[1]
.sym 4248 dac.y2[2]
.sym 4249 dac.e2[0]
.sym 4250 dac.e2[5]
.sym 4252 dac.e2[6]
.sym 4254 dac.e2[3]
.sym 4256 dac.e2[4]
.sym 4258 dac.e2[7]
.sym 4259 dac.y2[0]
.sym 4260 dac.e2[2]
.sym 4261 dac.y2[7]
.sym 4266 dac.y2[4]
.sym 4267 dac.y2[5]
.sym 4273 dac.y2[3]
.sym 4276 dac.y2[6]
.sym 4278 $auto$alumacc.cc:474:replace_alu$9650.C[1]
.sym 4280 dac.e2[0]
.sym 4281 dac.y2[0]
.sym 4284 $auto$alumacc.cc:474:replace_alu$9650.C[2]
.sym 4286 dac.e2[1]
.sym 4287 dac.y2[1]
.sym 4288 $auto$alumacc.cc:474:replace_alu$9650.C[1]
.sym 4290 $auto$alumacc.cc:474:replace_alu$9650.C[3]
.sym 4292 dac.e2[2]
.sym 4293 dac.y2[2]
.sym 4294 $auto$alumacc.cc:474:replace_alu$9650.C[2]
.sym 4296 $auto$alumacc.cc:474:replace_alu$9650.C[4]
.sym 4298 dac.y2[3]
.sym 4299 dac.e2[3]
.sym 4300 $auto$alumacc.cc:474:replace_alu$9650.C[3]
.sym 4302 $auto$alumacc.cc:474:replace_alu$9650.C[5]
.sym 4304 dac.e2[4]
.sym 4305 dac.y2[4]
.sym 4306 $auto$alumacc.cc:474:replace_alu$9650.C[4]
.sym 4308 $auto$alumacc.cc:474:replace_alu$9650.C[6]
.sym 4310 dac.e2[5]
.sym 4311 dac.y2[5]
.sym 4312 $auto$alumacc.cc:474:replace_alu$9650.C[5]
.sym 4314 $auto$alumacc.cc:474:replace_alu$9650.C[7]
.sym 4316 dac.y2[6]
.sym 4317 dac.e2[6]
.sym 4318 $auto$alumacc.cc:474:replace_alu$9650.C[6]
.sym 4320 $auto$alumacc.cc:474:replace_alu$9650.C[8]
.sym 4322 dac.y2[7]
.sym 4323 dac.e2[7]
.sym 4324 $auto$alumacc.cc:474:replace_alu$9650.C[7]
.sym 4326 o_sclk$SB_IO_OUT_$glb_clk
.sym 4332 sin_delay[1]
.sym 4333 sin_delay[0]
.sym 4340 dac.e2[3]
.sym 4342 dac.y1[1]
.sym 4344 dac.e2[4]
.sym 4346 dac.e2[5]
.sym 4348 dac.e2[6]
.sym 4352 $PACKER_VCC_NET
.sym 4376 $auto$alumacc.cc:474:replace_alu$9650.C[8]
.sym 4381 dac.e2[9]
.sym 4382 dac.y2[9]
.sym 4383 dac.e2[8]
.sym 4385 dac.y2[12]
.sym 4387 dac.e2[14]
.sym 4389 dac.e2[11]
.sym 4391 dac.e2[12]
.sym 4392 dac.y2[11]
.sym 4393 dac.e2[13]
.sym 4394 dac.e2[15]
.sym 4395 dac.e2[10]
.sym 4399 dac.y2[10]
.sym 4404 dac.y2[15]
.sym 4405 dac.y2[8]
.sym 4410 dac.y2[13]
.sym 4411 dac.y2[14]
.sym 4413 $auto$alumacc.cc:474:replace_alu$9650.C[9]
.sym 4415 dac.y2[8]
.sym 4416 dac.e2[8]
.sym 4417 $auto$alumacc.cc:474:replace_alu$9650.C[8]
.sym 4419 $auto$alumacc.cc:474:replace_alu$9650.C[10]
.sym 4421 dac.e2[9]
.sym 4422 dac.y2[9]
.sym 4423 $auto$alumacc.cc:474:replace_alu$9650.C[9]
.sym 4425 $auto$alumacc.cc:474:replace_alu$9650.C[11]
.sym 4427 dac.e2[10]
.sym 4428 dac.y2[10]
.sym 4429 $auto$alumacc.cc:474:replace_alu$9650.C[10]
.sym 4431 $auto$alumacc.cc:474:replace_alu$9650.C[12]
.sym 4433 dac.y2[11]
.sym 4434 dac.e2[11]
.sym 4435 $auto$alumacc.cc:474:replace_alu$9650.C[11]
.sym 4437 $auto$alumacc.cc:474:replace_alu$9650.C[13]
.sym 4439 dac.e2[12]
.sym 4440 dac.y2[12]
.sym 4441 $auto$alumacc.cc:474:replace_alu$9650.C[12]
.sym 4443 $auto$alumacc.cc:474:replace_alu$9650.C[14]
.sym 4445 dac.y2[13]
.sym 4446 dac.e2[13]
.sym 4447 $auto$alumacc.cc:474:replace_alu$9650.C[13]
.sym 4449 $auto$alumacc.cc:474:replace_alu$9650.C[15]
.sym 4451 dac.y2[14]
.sym 4452 dac.e2[14]
.sym 4453 $auto$alumacc.cc:474:replace_alu$9650.C[14]
.sym 4455 $auto$alumacc.cc:474:replace_alu$9650.C[16]
.sym 4457 dac.e2[15]
.sym 4458 dac.y2[15]
.sym 4459 $auto$alumacc.cc:474:replace_alu$9650.C[15]
.sym 4461 o_sclk$SB_IO_OUT_$glb_clk
.sym 4465 $abc$29715$auto$wreduce.cc:455:run$9512[17]
.sym 4466 $abc$29715$auto$wreduce.cc:455:run$9512[18]
.sym 4467 dac.e2[17]
.sym 4468 dac.e1[17]
.sym 4469 dac.e1[18]
.sym 4470 dac.e2[16]
.sym 4471 sin[0]
.sym 4475 dac.e2[11]
.sym 4477 dac.e2[8]
.sym 4479 dac.e2[12]
.sym 4481 dac.e2[13]
.sym 4483 dac.e2[14]
.sym 4485 dac.e2[7]
.sym 4491 sin_delay[1]
.sym 4492 o_adcfb_p$SB_IO_OUT
.sym 4493 sin_delay[0]
.sym 4511 $auto$alumacc.cc:474:replace_alu$9650.C[16]
.sym 4517 dac.y2[17]
.sym 4519 dac.y2[19]
.sym 4524 dac.y2[16]
.sym 4526 dac.y2[18]
.sym 4527 dac.e2[18]
.sym 4536 dac.e2[17]
.sym 4547 dac.e2[16]
.sym 4548 $auto$alumacc.cc:474:replace_alu$9650.C[17]
.sym 4550 dac.y2[16]
.sym 4551 dac.e2[16]
.sym 4552 $auto$alumacc.cc:474:replace_alu$9650.C[16]
.sym 4554 $auto$alumacc.cc:474:replace_alu$9650.C[18]
.sym 4556 dac.e2[17]
.sym 4557 dac.y2[17]
.sym 4558 $auto$alumacc.cc:474:replace_alu$9650.C[17]
.sym 4560 $auto$alumacc.cc:474:replace_alu$9650.C[19]
.sym 4562 dac.y2[18]
.sym 4563 dac.e2[18]
.sym 4564 $auto$alumacc.cc:474:replace_alu$9650.C[18]
.sym 4567 dac.y2[19]
.sym 4568 dac.e2[18]
.sym 4570 $auto$alumacc.cc:474:replace_alu$9650.C[19]
.sym 4596 o_sclk$SB_IO_OUT_$glb_clk
.sym 4600 $abc$29715$auto$wreduce.cc:455:run$9510[17]
.sym 4601 $abc$29715$auto$wreduce.cc:455:run$9510[18]
.sym 4609 cic_i0.comb_stage[2][24]
.sym 4613 dac.e2[18]
.sym 4618 dac.y2[19]
.sym 4620 dac.e2[15]
.sym 4621 sin[15]
.sym 4623 sin[4]
.sym 4630 o_adcfb_p$SB_IO_OUT
.sym 4631 sin[7]
.sym 4734 sin_delay[7]
.sym 4738 sin_delay[4]
.sym 4744 i0[2]
.sym 4745 sin[15]
.sym 4760 sin_delay[4]
.sym 4775 dac.y2[19]
.sym 4777 i0[3]
.sym 4778 i0[7]
.sym 4780 i0[6]
.sym 4800 sin_delay[3]
.sym 4809 o_adcfb_p$SB_IO_OUT
.sym 4856 o_adcfb_p$SB_IO_OUT
.sym 4858 sin_delay[3]
.sym 4866 o_sclk$SB_IO_OUT_$glb_clk
.sym 4876 i0[8]
.sym 4878 i0[1]
.sym 4879 i0[8]
.sym 4886 sin[12]
.sym 4890 i0[13]
.sym 4896 sin_delay[2]
.sym 4907 i0[13]
.sym 4930 sin_delay[7]
.sym 4937 sin_delay[6]
.sym 4949 o_adcfb_p$SB_IO_OUT
.sym 4955 o_adcfb_p$SB_IO_OUT
.sym 4956 sin_delay[7]
.sym 4961 sin_delay[6]
.sym 4962 o_adcfb_p$SB_IO_OUT
.sym 5001 o_sclk$SB_IO_OUT_$glb_clk
.sym 5008 i0[4]
.sym 5016 cic_i0.comb_stage[3][2]
.sym 5020 cic_i0.comb_stage[3][3]
.sym 5024 cic_i0.comb_stage[3][5]
.sym 5025 cic_i0.comb_stage[2][5]
.sym 5027 sin_delay[1]
.sym 5029 cic_q0.dec[17]
.sym 5035 i0[12]
.sym 5036 i0[14]
.sym 5038 sin_delay[0]
.sym 5058 dac.y2[19]
.sym 5098 dac.y2[19]
.sym 5138 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 5139 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 5140 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[23]
.sym 5141 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 5142 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[30]
.sym 5143 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 5144 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[25]
.sym 5145 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 5147 i0[4]
.sym 5148 i0[4]
.sym 5153 cic_i0.comb_stage[2][11]
.sym 5155 cic_i0.comb_stage[3][11]
.sym 5162 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[32]
.sym 5164 cic_i0.comb_stage[2][39]
.sym 5170 o_adcfb_p$SB_IO_OUT
.sym 5180 i0[0]
.sym 5204 sin_delay[2]
.sym 5211 sin_delay[1]
.sym 5215 o_adcfb_p$SB_IO_OUT
.sym 5222 sin_delay[0]
.sym 5225 o_adcfb_p$SB_IO_OUT
.sym 5226 sin_delay[2]
.sym 5230 o_adcfb_p$SB_IO_OUT
.sym 5231 sin_delay[1]
.sym 5254 o_adcfb_p$SB_IO_OUT
.sym 5257 sin_delay[0]
.sym 5271 o_sclk$SB_IO_OUT_$glb_clk
.sym 5273 i0[11]
.sym 5274 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[26]
.sym 5275 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[39]
.sym 5276 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[34]
.sym 5277 i0[14]
.sym 5278 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[31]
.sym 5279 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[32]
.sym 5280 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[27]
.sym 5281 o_adcfb_p$SB_IO_OUT
.sym 5284 o_adcfb_p$SB_IO_OUT
.sym 5287 i0[0]
.sym 5290 cic_i0.comb_stage[3][19]
.sym 5294 cic_i0.comb_stage[2][30]
.sym 5296 cic_i0.comb_stage[3][22]
.sym 5297 cic_i0.comb_stage[2][62]
.sym 5298 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[45]
.sym 5302 cic_i0.comb_stage[2][26]
.sym 5307 cic_i0.comb_stage[2][27]
.sym 5309 i0[6]
.sym 5310 i0[3]
.sym 5319 i0[7]
.sym 5320 i0[0]
.sym 5330 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 5335 cic_i0.comb_stage[2][65]
.sym 5338 cic_i0.comb_stage[2][26]
.sym 5346 cic_i0.comb_stage[2][24]
.sym 5348 cic_i0.comb_stage[2][39]
.sym 5351 cic_i0.comb_stage[2][32]
.sym 5366 cic_i0.comb_stage[2][39]
.sym 5372 cic_i0.comb_stage[2][26]
.sym 5378 cic_i0.comb_stage[2][32]
.sym 5383 cic_i0.comb_stage[2][24]
.sym 5392 cic_i0.comb_stage[2][65]
.sym 5402 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 5406 dclk_$glb_clk
.sym 5408 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 5409 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 5410 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[57]
.sym 5411 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 5412 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 5413 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 5414 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 5415 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[33]
.sym 5421 cic_i0.comb_stage[3][26]
.sym 5423 cic_i0.comb_stage[3][31]
.sym 5425 cic_i0.comb_stage[3][27]
.sym 5427 i0[10]
.sym 5431 cic_i0.comb_stage[2][38]
.sym 5432 cic_i0.comb_stage[2][35]
.sym 5433 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 5439 cic_i0.comb_stage[2][34]
.sym 5443 cic_i0.comb_stage[2][102]
.sym 5448 i0[13]
.sym 5451 cic_i0.comb_stage[2][43]
.sym 5454 i0[10]
.sym 5462 cic_i0.comb_stage[2][102]
.sym 5465 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 5471 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 5474 cic_i0.comb_stage[2][65]
.sym 5478 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 5480 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 5481 cic_i0.comb_stage[2][62]
.sym 5483 cic_i0.comb_stage[2][45]
.sym 5495 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 5503 cic_i0.comb_stage[2][65]
.sym 5507 cic_i0.comb_stage[2][102]
.sym 5515 cic_i0.comb_stage[2][62]
.sym 5520 cic_i0.comb_stage[2][45]
.sym 5526 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 5532 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 5536 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 5541 dclk_$glb_clk
.sym 5543 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[3]
.sym 5544 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 5545 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[4]
.sym 5546 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 5547 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 5548 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 5549 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 5550 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[20]
.sym 5555 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[62]
.sym 5556 cic_i0.comb_stage[3][34]
.sym 5558 cic_i0.comb_stage[3][39]
.sym 5560 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[33]
.sym 5561 cic_i0.int_stage[3][0]
.sym 5562 cic_i0.comb_stage[3][36]
.sym 5567 cic_i0.comb_stage[2][42]
.sym 5568 i0[12]
.sym 5569 cic_i0.comb_stage[2][45]
.sym 5570 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[59]
.sym 5572 i0[14]
.sym 5573 cic_i0.comb_stage[2][47]
.sym 5574 cic_q0.dec[17]
.sym 5576 cic_i0.comb_stage[2][77]
.sym 5577 cic_i0.comb_stage[2][64]
.sym 5579 cic_i0.comb_stage[2][104]
.sym 5583 cic_i0.comb_stage[2][51]
.sym 5584 cic_i0.int_stage[3][0]
.sym 5597 cic_i0.comb_stage[2][42]
.sym 5604 cic_i0.comb_stage[2][74]
.sym 5609 cic_i0.comb_stage[1][24]
.sym 5612 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 5613 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 5614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 5618 cic_i0.comb_stage[2][43]
.sym 5619 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 5632 cic_i0.comb_stage[2][74]
.sym 5638 cic_i0.comb_stage[2][43]
.sym 5642 cic_i0.comb_stage[2][42]
.sym 5647 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 5655 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 5662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 5666 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 5672 cic_i0.comb_stage[1][24]
.sym 5676 dclk_$glb_clk
.sym 5678 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 5679 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 5680 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[64]
.sym 5681 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 5682 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 5683 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 5684 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 5685 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[77]
.sym 5690 cic_i0.comb_stage[1][4]
.sym 5692 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[42]
.sym 5693 cic_i0.comb_stage[3][47]
.sym 5695 cic_i0.comb_stage[3][43]
.sym 5697 cic_i0.comb_stage[3][44]
.sym 5698 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[43]
.sym 5700 cic_i0.comb_stage[2][56]
.sym 5703 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 5714 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 5716 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 5718 cic_i0.int_stage[1][0]
.sym 5725 i0[0]
.sym 5731 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 5732 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 5748 cic_i0.comb_stage[2][104]
.sym 5750 cic_i0.comb_stage[1][66]
.sym 5752 cic_i0.comb_stage[2][51]
.sym 5756 cic_i0.comb_stage[2][59]
.sym 5759 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 5761 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 5767 cic_i0.comb_stage[2][104]
.sym 5770 cic_i0.comb_stage[2][51]
.sym 5778 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 5782 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 5791 cic_i0.comb_stage[1][66]
.sym 5794 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 5800 cic_i0.comb_stage[2][59]
.sym 5806 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 5811 dclk_$glb_clk
.sym 5813 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 5814 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 5815 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[12]
.sym 5816 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 5817 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 5818 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 5819 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[76]
.sym 5820 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 5824 cic_i0.comb_stage[1][74]
.sym 5825 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[9]
.sym 5827 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 5828 cic_i0.comb_stage[3][55]
.sym 5830 cic_i0.comb_stage[3][51]
.sym 5832 cic_i0.comb_stage[3][52]
.sym 5833 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[51]
.sym 5834 cic_i0.comb_stage[3][53]
.sym 5836 cic_i0.comb_stage[3][54]
.sym 5837 cic_i0.comb_stage[2][26]
.sym 5838 cic_i0.comb_stage[2][94]
.sym 5839 cic_i0.comb_stage[2][86]
.sym 5840 cic_i0.comb_stage[2][58]
.sym 5841 cic_i0.comb_stage[2][62]
.sym 5842 cic_i0.comb_stage[2][59]
.sym 5843 cic_i0.comb_stage[2][63]
.sym 5844 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 5845 cic_i0.comb_stage[2][92]
.sym 5846 cic_i0.comb_stage[2][27]
.sym 5848 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 5849 i0[0]
.sym 5850 i0[3]
.sym 5852 cic_i0.comb_stage[2][100]
.sym 5853 cic_i0.comb_stage[1][12]
.sym 5857 i0[6]
.sym 5858 cic_i0.int_stage[1][0]
.sym 5859 i0[7]
.sym 5866 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 5868 cic_i0.comb_stage[2][58]
.sym 5870 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 5872 cic_i0.comb_stage[1][16]
.sym 5874 cic_i0.comb_stage[1][18]
.sym 5881 cic_i0.comb_stage[2][63]
.sym 5890 cic_i0.comb_stage[1][12]
.sym 5897 cic_i0.comb_stage[2][100]
.sym 5899 cic_i0.comb_stage[2][63]
.sym 5907 cic_i0.comb_stage[1][12]
.sym 5913 cic_i0.comb_stage[1][16]
.sym 5917 cic_i0.comb_stage[1][18]
.sym 5925 cic_i0.comb_stage[2][58]
.sym 5932 cic_i0.comb_stage[2][100]
.sym 5935 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 5944 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 5946 dclk_$glb_clk
.sym 5948 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[43]
.sym 5949 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[36]
.sym 5950 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 5951 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 5952 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 5953 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[94]
.sym 5954 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[47]
.sym 5955 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 5961 cic_i0.comb_stage[3][58]
.sym 5963 cic_i0.comb_stage[3][63]
.sym 5965 cic_i0.comb_stage[3][59]
.sym 5967 cic_i0.comb_stage[2][76]
.sym 5968 cic_i0.comb_stage[2][43]
.sym 5969 cic_i0.comb_stage[3][61]
.sym 5971 cic_i0.comb_stage[3][62]
.sym 5973 cic_i0.comb_stage[0][10]
.sym 5975 cic_i0.comb_stage[2][102]
.sym 5979 cic_i0.comb_stage[2][34]
.sym 5980 cic_i0.int_stage[1][0]
.sym 5982 cic_i0.int_stage[4][0]
.sym 5985 cic_i0.comb_stage[2][98]
.sym 5986 i0[5]
.sym 5988 i0[13]
.sym 5990 i0[10]
.sym 6001 cic_i0.int_stage[1][0]
.sym 6003 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 6004 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 6005 cic_i0.int_stage[3][0]
.sym 6006 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 6007 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 6009 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 6016 i0[0]
.sym 6018 sin_delay[5]
.sym 6021 o_adcfb_p$SB_IO_OUT
.sym 6026 cic_i0.int_stage[4][0]
.sym 6034 i0[0]
.sym 6036 cic_i0.int_stage[1][0]
.sym 6041 cic_i0.int_stage[4][0]
.sym 6043 cic_i0.int_stage[3][0]
.sym 6049 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 6052 sin_delay[5]
.sym 6055 o_adcfb_p$SB_IO_OUT
.sym 6060 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 6064 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 6071 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 6077 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 6081 o_sclk$SB_IO_OUT_$glb_clk
.sym 6083 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 6084 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[95]
.sym 6085 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 6086 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 6087 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[29]
.sym 6088 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 6089 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 6090 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 6095 cic_i0.comb_stage[2][51]
.sym 6096 cic_i0.comb_stage[3][66]
.sym 6097 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[97]
.sym 6098 cic_i0.comb_stage[3][71]
.sym 6099 cic_i0.int_stage[4][0]
.sym 6100 cic_i0.comb_stage[3][67]
.sym 6101 cic_i0.comb_stage[2][67]
.sym 6102 cic_i0.comb_stage[2][93]
.sym 6105 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[16]
.sym 6106 cic_i0.comb_stage[3][70]
.sym 6107 cic_i0.comb_stage[2][42]
.sym 6108 cic_i0.comb_stage[2][77]
.sym 6111 cic_i0.comb_stage[2][62]
.sym 6112 i0[14]
.sym 6113 cic_i0.comb_stage[2][45]
.sym 6114 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[88]
.sym 6115 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[47]
.sym 6116 i0[12]
.sym 6117 cic_i0.comb_stage[2][47]
.sym 6118 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[95]
.sym 6119 cic_i0.comb_stage[2][104]
.sym 6120 cic_i0.comb_stage[2][93]
.sym 6124 cic_i0.comb_stage[1][92]
.sym 6153 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 6156 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 6159 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 6160 cic_i0.comb_stage[2][98]
.sym 6161 cic_i0.comb_stage[1][92]
.sym 6162 cic_i0.comb_stage[2][88]
.sym 6163 cic_i0.comb_stage[1][74]
.sym 6164 cic_i0.comb_stage[1][26]
.sym 6170 cic_i0.comb_stage[2][88]
.sym 6176 cic_i0.comb_stage[1][92]
.sym 6181 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 6189 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 6193 cic_i0.comb_stage[1][74]
.sym 6201 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 6206 cic_i0.comb_stage[1][26]
.sym 6213 cic_i0.comb_stage[2][98]
.sym 6216 dclk_$glb_clk
.sym 6219 cic_i0.int_stage[3][1]
.sym 6220 cic_i0.int_stage[3][2]
.sym 6221 cic_i0.int_stage[3][3]
.sym 6222 cic_i0.int_stage[3][4]
.sym 6223 cic_i0.int_stage[3][5]
.sym 6224 cic_i0.int_stage[3][6]
.sym 6225 cic_i0.int_stage[3][7]
.sym 6226 cic_i0.comb_stage[2][24]
.sym 6231 cic_i0.comb_stage[3][74]
.sym 6232 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 6233 cic_i0.comb_stage[3][79]
.sym 6234 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 6235 cic_i0.comb_stage[3][75]
.sym 6236 cic_i0.comb_stage[2][81]
.sym 6238 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 6240 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 6243 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 6249 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[98]
.sym 6250 cic_i0.comb_stage[1][26]
.sym 6254 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 6258 cic_i0.int_stage[1][0]
.sym 6262 i0[15]
.sym 6271 i0[3]
.sym 6272 i0[6]
.sym 6274 i0[7]
.sym 6275 cic_i0.int_stage[1][4]
.sym 6277 i0[5]
.sym 6279 cic_i0.int_stage[1][0]
.sym 6280 i0[0]
.sym 6287 i0[2]
.sym 6288 cic_i0.int_stage[1][1]
.sym 6289 i0[1]
.sym 6290 cic_i0.int_stage[1][3]
.sym 6292 cic_i0.int_stage[1][5]
.sym 6293 cic_i0.int_stage[1][6]
.sym 6297 cic_i0.int_stage[1][2]
.sym 6301 i0[4]
.sym 6302 cic_i0.int_stage[1][7]
.sym 6303 $auto$alumacc.cc:474:replace_alu$9566.C[1]
.sym 6305 cic_i0.int_stage[1][0]
.sym 6306 i0[0]
.sym 6309 $auto$alumacc.cc:474:replace_alu$9566.C[2]
.sym 6311 i0[1]
.sym 6312 cic_i0.int_stage[1][1]
.sym 6313 $auto$alumacc.cc:474:replace_alu$9566.C[1]
.sym 6315 $auto$alumacc.cc:474:replace_alu$9566.C[3]
.sym 6317 cic_i0.int_stage[1][2]
.sym 6318 i0[2]
.sym 6319 $auto$alumacc.cc:474:replace_alu$9566.C[2]
.sym 6321 $auto$alumacc.cc:474:replace_alu$9566.C[4]
.sym 6323 i0[3]
.sym 6324 cic_i0.int_stage[1][3]
.sym 6325 $auto$alumacc.cc:474:replace_alu$9566.C[3]
.sym 6327 $auto$alumacc.cc:474:replace_alu$9566.C[5]
.sym 6329 i0[4]
.sym 6330 cic_i0.int_stage[1][4]
.sym 6331 $auto$alumacc.cc:474:replace_alu$9566.C[4]
.sym 6333 $auto$alumacc.cc:474:replace_alu$9566.C[6]
.sym 6335 i0[5]
.sym 6336 cic_i0.int_stage[1][5]
.sym 6337 $auto$alumacc.cc:474:replace_alu$9566.C[5]
.sym 6339 $auto$alumacc.cc:474:replace_alu$9566.C[7]
.sym 6341 i0[6]
.sym 6342 cic_i0.int_stage[1][6]
.sym 6343 $auto$alumacc.cc:474:replace_alu$9566.C[6]
.sym 6345 $auto$alumacc.cc:474:replace_alu$9566.C[8]
.sym 6347 cic_i0.int_stage[1][7]
.sym 6348 i0[7]
.sym 6349 $auto$alumacc.cc:474:replace_alu$9566.C[7]
.sym 6351 o_sclk$SB_IO_OUT_$glb_clk
.sym 6353 cic_i0.int_stage[3][8]
.sym 6354 cic_i0.int_stage[3][9]
.sym 6355 cic_i0.int_stage[3][10]
.sym 6356 cic_i0.int_stage[3][11]
.sym 6357 cic_i0.int_stage[3][12]
.sym 6358 cic_i0.int_stage[3][13]
.sym 6359 cic_i0.int_stage[3][14]
.sym 6360 cic_i0.int_stage[3][15]
.sym 6361 cic_i0.int_stage[1][4]
.sym 6362 cic_i0.int_stage[2][7]
.sym 6365 cic_i0.comb_stage[1][12]
.sym 6366 cic_i0.comb_stage[3][82]
.sym 6367 cic_i0.int_stage[2][5]
.sym 6368 cic_i0.int_stage[2][4]
.sym 6370 cic_i0.comb_stage[3][83]
.sym 6371 cic_i0.int_stage[1][2]
.sym 6372 cic_i0.int_stage[2][2]
.sym 6373 cic_i0.int_stage[1][3]
.sym 6374 cic_i0.comb_stage[3][85]
.sym 6376 cic_i0.comb_stage[3][86]
.sym 6377 cic_i0.comb_stage[2][92]
.sym 6378 cic_i0.comb_stage[2][86]
.sym 6380 cic_i0.comb_stage[2][62]
.sym 6382 cic_i0.comb_stage[2][63]
.sym 6383 cic_i0.comb_stage[2][79]
.sym 6384 cic_i0.comb_stage[2][58]
.sym 6385 cic_i0.comb_stage[2][94]
.sym 6386 cic_i0.comb_stage[2][59]
.sym 6387 cic_i0.comb_stage[2][95]
.sym 6390 o_adcfb_p$SB_IO_OUT
.sym 6392 cic_i0.comb_stage[2][100]
.sym 6401 $auto$alumacc.cc:474:replace_alu$9566.C[8]
.sym 6406 cic_i0.int_stage[1][8]
.sym 6407 cic_i0.int_stage[1][9]
.sym 6409 i0[15]
.sym 6411 i0[13]
.sym 6412 i0[9]
.sym 6413 i0[11]
.sym 6416 cic_i0.int_stage[1][10]
.sym 6418 i0[14]
.sym 6419 cic_i0.int_stage[1][13]
.sym 6421 i0[10]
.sym 6422 i0[12]
.sym 6428 cic_i0.int_stage[1][14]
.sym 6430 i0[8]
.sym 6433 cic_i0.int_stage[1][11]
.sym 6434 cic_i0.int_stage[1][12]
.sym 6437 cic_i0.int_stage[1][15]
.sym 6438 $auto$alumacc.cc:474:replace_alu$9566.C[9]
.sym 6440 i0[8]
.sym 6441 cic_i0.int_stage[1][8]
.sym 6442 $auto$alumacc.cc:474:replace_alu$9566.C[8]
.sym 6444 $auto$alumacc.cc:474:replace_alu$9566.C[10]
.sym 6446 i0[9]
.sym 6447 cic_i0.int_stage[1][9]
.sym 6448 $auto$alumacc.cc:474:replace_alu$9566.C[9]
.sym 6450 $auto$alumacc.cc:474:replace_alu$9566.C[11]
.sym 6452 cic_i0.int_stage[1][10]
.sym 6453 i0[10]
.sym 6454 $auto$alumacc.cc:474:replace_alu$9566.C[10]
.sym 6456 $auto$alumacc.cc:474:replace_alu$9566.C[12]
.sym 6458 cic_i0.int_stage[1][11]
.sym 6459 i0[11]
.sym 6460 $auto$alumacc.cc:474:replace_alu$9566.C[11]
.sym 6462 $auto$alumacc.cc:474:replace_alu$9566.C[13]
.sym 6464 cic_i0.int_stage[1][12]
.sym 6465 i0[12]
.sym 6466 $auto$alumacc.cc:474:replace_alu$9566.C[12]
.sym 6468 $auto$alumacc.cc:474:replace_alu$9566.C[14]
.sym 6470 cic_i0.int_stage[1][13]
.sym 6471 i0[13]
.sym 6472 $auto$alumacc.cc:474:replace_alu$9566.C[13]
.sym 6474 $auto$alumacc.cc:474:replace_alu$9566.C[15]
.sym 6476 i0[14]
.sym 6477 cic_i0.int_stage[1][14]
.sym 6478 $auto$alumacc.cc:474:replace_alu$9566.C[14]
.sym 6480 $auto$alumacc.cc:474:replace_alu$9566.C[16]
.sym 6482 cic_i0.int_stage[1][15]
.sym 6483 i0[15]
.sym 6484 $auto$alumacc.cc:474:replace_alu$9566.C[15]
.sym 6486 o_sclk$SB_IO_OUT_$glb_clk
.sym 6488 cic_i0.int_stage[3][16]
.sym 6489 cic_i0.int_stage[3][17]
.sym 6490 cic_i0.int_stage[3][18]
.sym 6491 cic_i0.int_stage[3][19]
.sym 6492 cic_i0.int_stage[3][20]
.sym 6493 cic_i0.int_stage[3][21]
.sym 6494 cic_i0.int_stage[3][22]
.sym 6495 cic_i0.int_stage[3][23]
.sym 6496 cic_i0.int_stage[1][12]
.sym 6497 cic_i0.int_stage[2][15]
.sym 6500 cic_i0.int_stage[1][8]
.sym 6501 cic_i0.comb_stage[3][90]
.sym 6503 cic_i0.comb_stage[3][95]
.sym 6504 cic_i0.int_stage[2][11]
.sym 6505 cic_i0.comb_stage[3][91]
.sym 6506 cic_i0.int_stage[2][10]
.sym 6507 cic_i0.comb_stage[3][92]
.sym 6508 cic_i0.int_stage[1][11]
.sym 6509 cic_i0.comb_stage[3][93]
.sym 6515 cic_i0.comb_stage[2][102]
.sym 6517 cic_i0.comb_stage[0][10]
.sym 6518 cic_i0.int_stage[1][35]
.sym 6520 cic_i0.comb_stage[0][10]
.sym 6532 cic_i0.comb_stage[2][98]
.sym 6536 $auto$alumacc.cc:474:replace_alu$9566.C[16]
.sym 6547 cic_i0.int_stage[1][22]
.sym 6550 cic_i0.int_stage[1][17]
.sym 6553 i0[15]
.sym 6557 cic_i0.int_stage[1][16]
.sym 6559 cic_i0.int_stage[1][18]
.sym 6561 cic_i0.int_stage[1][20]
.sym 6568 cic_i0.int_stage[1][19]
.sym 6570 cic_i0.int_stage[1][21]
.sym 6572 cic_i0.int_stage[1][23]
.sym 6573 $auto$alumacc.cc:474:replace_alu$9566.C[17]
.sym 6575 i0[15]
.sym 6576 cic_i0.int_stage[1][16]
.sym 6577 $auto$alumacc.cc:474:replace_alu$9566.C[16]
.sym 6579 $auto$alumacc.cc:474:replace_alu$9566.C[18]
.sym 6581 cic_i0.int_stage[1][17]
.sym 6582 i0[15]
.sym 6583 $auto$alumacc.cc:474:replace_alu$9566.C[17]
.sym 6585 $auto$alumacc.cc:474:replace_alu$9566.C[19]
.sym 6587 i0[15]
.sym 6588 cic_i0.int_stage[1][18]
.sym 6589 $auto$alumacc.cc:474:replace_alu$9566.C[18]
.sym 6591 $auto$alumacc.cc:474:replace_alu$9566.C[20]
.sym 6593 cic_i0.int_stage[1][19]
.sym 6594 i0[15]
.sym 6595 $auto$alumacc.cc:474:replace_alu$9566.C[19]
.sym 6597 $auto$alumacc.cc:474:replace_alu$9566.C[21]
.sym 6599 i0[15]
.sym 6600 cic_i0.int_stage[1][20]
.sym 6601 $auto$alumacc.cc:474:replace_alu$9566.C[20]
.sym 6603 $auto$alumacc.cc:474:replace_alu$9566.C[22]
.sym 6605 cic_i0.int_stage[1][21]
.sym 6606 i0[15]
.sym 6607 $auto$alumacc.cc:474:replace_alu$9566.C[21]
.sym 6609 $auto$alumacc.cc:474:replace_alu$9566.C[23]
.sym 6611 i0[15]
.sym 6612 cic_i0.int_stage[1][22]
.sym 6613 $auto$alumacc.cc:474:replace_alu$9566.C[22]
.sym 6615 $auto$alumacc.cc:474:replace_alu$9566.C[24]
.sym 6617 cic_i0.int_stage[1][23]
.sym 6618 i0[15]
.sym 6619 $auto$alumacc.cc:474:replace_alu$9566.C[23]
.sym 6621 o_sclk$SB_IO_OUT_$glb_clk
.sym 6623 cic_i0.int_stage[3][24]
.sym 6624 cic_i0.int_stage[3][25]
.sym 6625 cic_i0.int_stage[3][26]
.sym 6626 cic_i0.int_stage[3][27]
.sym 6627 cic_i0.int_stage[3][28]
.sym 6628 cic_i0.int_stage[3][29]
.sym 6629 cic_i0.int_stage[3][30]
.sym 6630 cic_i0.int_stage[3][31]
.sym 6631 cic_i0.int_stage[1][20]
.sym 6632 cic_i0.int_stage[2][23]
.sym 6637 cic_i0.int_stage[1][21]
.sym 6638 cic_i0.comb_stage[3][103]
.sym 6639 cic_i0.int_stage[1][17]
.sym 6640 cic_i0.comb_stage[3][99]
.sym 6641 cic_i0.int_stage[1][18]
.sym 6642 cic_i0.comb_stage[3][100]
.sym 6643 cic_i0.int_stage[2][19]
.sym 6644 cic_i0.comb_stage[2][93]
.sym 6645 cic_i0.comb_stage[2][104]
.sym 6646 cic_i0.comb_stage[3][102]
.sym 6648 cic_i0.comb_stage[2][77]
.sym 6659 cic_i0.comb_stage[1][92]
.sym 6671 $auto$alumacc.cc:474:replace_alu$9566.C[24]
.sym 6676 cic_i0.int_stage[1][24]
.sym 6678 cic_i0.int_stage[1][26]
.sym 6685 cic_i0.int_stage[1][25]
.sym 6687 cic_i0.int_stage[1][27]
.sym 6688 i0[15]
.sym 6691 cic_i0.int_stage[1][31]
.sym 6696 cic_i0.int_stage[1][28]
.sym 6698 cic_i0.int_stage[1][30]
.sym 6705 cic_i0.int_stage[1][29]
.sym 6708 $auto$alumacc.cc:474:replace_alu$9566.C[25]
.sym 6710 i0[15]
.sym 6711 cic_i0.int_stage[1][24]
.sym 6712 $auto$alumacc.cc:474:replace_alu$9566.C[24]
.sym 6714 $auto$alumacc.cc:474:replace_alu$9566.C[26]
.sym 6716 cic_i0.int_stage[1][25]
.sym 6717 i0[15]
.sym 6718 $auto$alumacc.cc:474:replace_alu$9566.C[25]
.sym 6720 $auto$alumacc.cc:474:replace_alu$9566.C[27]
.sym 6722 i0[15]
.sym 6723 cic_i0.int_stage[1][26]
.sym 6724 $auto$alumacc.cc:474:replace_alu$9566.C[26]
.sym 6726 $auto$alumacc.cc:474:replace_alu$9566.C[28]
.sym 6728 cic_i0.int_stage[1][27]
.sym 6729 i0[15]
.sym 6730 $auto$alumacc.cc:474:replace_alu$9566.C[27]
.sym 6732 $auto$alumacc.cc:474:replace_alu$9566.C[29]
.sym 6734 i0[15]
.sym 6735 cic_i0.int_stage[1][28]
.sym 6736 $auto$alumacc.cc:474:replace_alu$9566.C[28]
.sym 6738 $auto$alumacc.cc:474:replace_alu$9566.C[30]
.sym 6740 cic_i0.int_stage[1][29]
.sym 6741 i0[15]
.sym 6742 $auto$alumacc.cc:474:replace_alu$9566.C[29]
.sym 6744 $auto$alumacc.cc:474:replace_alu$9566.C[31]
.sym 6746 i0[15]
.sym 6747 cic_i0.int_stage[1][30]
.sym 6748 $auto$alumacc.cc:474:replace_alu$9566.C[30]
.sym 6750 $auto$alumacc.cc:474:replace_alu$9566.C[32]
.sym 6752 cic_i0.int_stage[1][31]
.sym 6753 i0[15]
.sym 6754 $auto$alumacc.cc:474:replace_alu$9566.C[31]
.sym 6756 o_sclk$SB_IO_OUT_$glb_clk
.sym 6758 cic_i0.int_stage[3][32]
.sym 6759 cic_i0.int_stage[3][33]
.sym 6760 cic_i0.int_stage[3][34]
.sym 6761 cic_i0.int_stage[3][35]
.sym 6762 cic_i0.int_stage[3][36]
.sym 6763 cic_i0.int_stage[3][37]
.sym 6764 cic_i0.int_stage[3][38]
.sym 6765 cic_i0.int_stage[3][39]
.sym 6766 cic_i0.int_stage[4][30]
.sym 6767 cic_i0.int_stage[2][31]
.sym 6770 cic_i0.int_stage[1][24]
.sym 6771 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 6772 cic_i0.int_stage[1][29]
.sym 6773 cic_i0.int_stage[1][0]
.sym 6774 cic_i0.int_stage[4][29]
.sym 6776 i0[15]
.sym 6778 cic_i0.int_stage[1][27]
.sym 6779 cic_i0.int_stage[2][27]
.sym 6780 cic_i0.int_stage[1][28]
.sym 6801 i0[15]
.sym 6806 $auto$alumacc.cc:474:replace_alu$9566.C[32]
.sym 6812 cic_i0.int_stage[1][33]
.sym 6814 cic_i0.int_stage[1][35]
.sym 6816 cic_i0.int_stage[1][37]
.sym 6818 cic_i0.int_stage[1][39]
.sym 6821 cic_i0.int_stage[1][34]
.sym 6825 cic_i0.int_stage[1][38]
.sym 6835 cic_i0.int_stage[1][32]
.sym 6838 i0[15]
.sym 6839 cic_i0.int_stage[1][36]
.sym 6843 $auto$alumacc.cc:474:replace_alu$9566.C[33]
.sym 6845 cic_i0.int_stage[1][32]
.sym 6846 i0[15]
.sym 6847 $auto$alumacc.cc:474:replace_alu$9566.C[32]
.sym 6849 $auto$alumacc.cc:474:replace_alu$9566.C[34]
.sym 6851 i0[15]
.sym 6852 cic_i0.int_stage[1][33]
.sym 6853 $auto$alumacc.cc:474:replace_alu$9566.C[33]
.sym 6855 $auto$alumacc.cc:474:replace_alu$9566.C[35]
.sym 6857 cic_i0.int_stage[1][34]
.sym 6858 i0[15]
.sym 6859 $auto$alumacc.cc:474:replace_alu$9566.C[34]
.sym 6861 $auto$alumacc.cc:474:replace_alu$9566.C[36]
.sym 6863 i0[15]
.sym 6864 cic_i0.int_stage[1][35]
.sym 6865 $auto$alumacc.cc:474:replace_alu$9566.C[35]
.sym 6867 $auto$alumacc.cc:474:replace_alu$9566.C[37]
.sym 6869 cic_i0.int_stage[1][36]
.sym 6870 i0[15]
.sym 6871 $auto$alumacc.cc:474:replace_alu$9566.C[36]
.sym 6873 $auto$alumacc.cc:474:replace_alu$9566.C[38]
.sym 6875 i0[15]
.sym 6876 cic_i0.int_stage[1][37]
.sym 6877 $auto$alumacc.cc:474:replace_alu$9566.C[37]
.sym 6879 $auto$alumacc.cc:474:replace_alu$9566.C[39]
.sym 6881 cic_i0.int_stage[1][38]
.sym 6882 i0[15]
.sym 6883 $auto$alumacc.cc:474:replace_alu$9566.C[38]
.sym 6885 $auto$alumacc.cc:474:replace_alu$9566.C[40]
.sym 6887 i0[15]
.sym 6888 cic_i0.int_stage[1][39]
.sym 6889 $auto$alumacc.cc:474:replace_alu$9566.C[39]
.sym 6891 o_sclk$SB_IO_OUT_$glb_clk
.sym 6893 cic_i0.int_stage[3][40]
.sym 6894 cic_i0.int_stage[3][41]
.sym 6895 cic_i0.int_stage[3][42]
.sym 6896 cic_i0.int_stage[3][43]
.sym 6897 cic_i0.int_stage[3][44]
.sym 6898 cic_i0.int_stage[3][45]
.sym 6899 cic_i0.int_stage[3][46]
.sym 6900 cic_i0.int_stage[3][47]
.sym 6901 cic_i0.int_stage[1][36]
.sym 6902 cic_i0.int_stage[2][39]
.sym 6906 cic_i0.int_stage[2][36]
.sym 6907 cic_i0.int_stage[1][37]
.sym 6909 cic_i0.comb_stage[2][100]
.sym 6910 cic_i0.int_stage[2][37]
.sym 6911 cic_i0.int_stage[1][34]
.sym 6914 cic_i0.int_stage[2][35]
.sym 6916 cic_i0.int_stage[2][34]
.sym 6918 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 6921 cic_i0.comb_stage[2][92]
.sym 6925 cic_i0.comb_stage[2][94]
.sym 6927 cic_i0.comb_stage[2][95]
.sym 6931 o_adcfb_p$SB_IO_OUT
.sym 6941 $auto$alumacc.cc:474:replace_alu$9566.C[40]
.sym 6946 cic_i0.int_stage[1][40]
.sym 6952 cic_i0.int_stage[1][46]
.sym 6957 cic_i0.int_stage[1][43]
.sym 6961 cic_i0.int_stage[1][47]
.sym 6964 cic_i0.int_stage[1][42]
.sym 6966 cic_i0.int_stage[1][44]
.sym 6971 cic_i0.int_stage[1][41]
.sym 6975 cic_i0.int_stage[1][45]
.sym 6976 i0[15]
.sym 6978 $auto$alumacc.cc:474:replace_alu$9566.C[41]
.sym 6980 i0[15]
.sym 6981 cic_i0.int_stage[1][40]
.sym 6982 $auto$alumacc.cc:474:replace_alu$9566.C[40]
.sym 6984 $auto$alumacc.cc:474:replace_alu$9566.C[42]
.sym 6986 cic_i0.int_stage[1][41]
.sym 6987 i0[15]
.sym 6988 $auto$alumacc.cc:474:replace_alu$9566.C[41]
.sym 6990 $auto$alumacc.cc:474:replace_alu$9566.C[43]
.sym 6992 i0[15]
.sym 6993 cic_i0.int_stage[1][42]
.sym 6994 $auto$alumacc.cc:474:replace_alu$9566.C[42]
.sym 6996 $auto$alumacc.cc:474:replace_alu$9566.C[44]
.sym 6998 cic_i0.int_stage[1][43]
.sym 6999 i0[15]
.sym 7000 $auto$alumacc.cc:474:replace_alu$9566.C[43]
.sym 7002 $auto$alumacc.cc:474:replace_alu$9566.C[45]
.sym 7004 i0[15]
.sym 7005 cic_i0.int_stage[1][44]
.sym 7006 $auto$alumacc.cc:474:replace_alu$9566.C[44]
.sym 7008 $auto$alumacc.cc:474:replace_alu$9566.C[46]
.sym 7010 cic_i0.int_stage[1][45]
.sym 7011 i0[15]
.sym 7012 $auto$alumacc.cc:474:replace_alu$9566.C[45]
.sym 7014 $auto$alumacc.cc:474:replace_alu$9566.C[47]
.sym 7016 i0[15]
.sym 7017 cic_i0.int_stage[1][46]
.sym 7018 $auto$alumacc.cc:474:replace_alu$9566.C[46]
.sym 7020 $auto$alumacc.cc:474:replace_alu$9566.C[48]
.sym 7022 cic_i0.int_stage[1][47]
.sym 7023 i0[15]
.sym 7024 $auto$alumacc.cc:474:replace_alu$9566.C[47]
.sym 7026 o_sclk$SB_IO_OUT_$glb_clk
.sym 7028 cic_i0.int_stage[3][48]
.sym 7029 cic_i0.int_stage[3][49]
.sym 7030 cic_i0.int_stage[3][50]
.sym 7031 cic_i0.int_stage[3][51]
.sym 7032 cic_i0.int_stage[3][52]
.sym 7033 cic_i0.int_stage[3][53]
.sym 7034 cic_i0.int_stage[3][54]
.sym 7035 cic_i0.int_stage[3][55]
.sym 7036 cic_i0.int_stage[1][44]
.sym 7037 cic_i0.int_stage[2][47]
.sym 7040 cic_i0.int_stage[1][40]
.sym 7042 cic_i0.int_stage[1][45]
.sym 7043 cic_i0.int_stage[2][43]
.sym 7045 cic_i0.int_stage[2][45]
.sym 7048 cic_i0.int_stage[1][43]
.sym 7051 cic_i0.comb_stage[2][98]
.sym 7055 cic_i0.comb_stage[2][102]
.sym 7076 $auto$alumacc.cc:474:replace_alu$9566.C[48]
.sym 7081 cic_i0.int_stage[1][48]
.sym 7084 i0[15]
.sym 7087 cic_i0.int_stage[1][54]
.sym 7094 cic_i0.int_stage[1][53]
.sym 7096 cic_i0.int_stage[1][55]
.sym 7099 cic_i0.int_stage[1][50]
.sym 7101 cic_i0.int_stage[1][52]
.sym 7106 cic_i0.int_stage[1][49]
.sym 7108 cic_i0.int_stage[1][51]
.sym 7113 $auto$alumacc.cc:474:replace_alu$9566.C[49]
.sym 7115 i0[15]
.sym 7116 cic_i0.int_stage[1][48]
.sym 7117 $auto$alumacc.cc:474:replace_alu$9566.C[48]
.sym 7119 $auto$alumacc.cc:474:replace_alu$9566.C[50]
.sym 7121 cic_i0.int_stage[1][49]
.sym 7122 i0[15]
.sym 7123 $auto$alumacc.cc:474:replace_alu$9566.C[49]
.sym 7125 $auto$alumacc.cc:474:replace_alu$9566.C[51]
.sym 7127 i0[15]
.sym 7128 cic_i0.int_stage[1][50]
.sym 7129 $auto$alumacc.cc:474:replace_alu$9566.C[50]
.sym 7131 $auto$alumacc.cc:474:replace_alu$9566.C[52]
.sym 7133 cic_i0.int_stage[1][51]
.sym 7134 i0[15]
.sym 7135 $auto$alumacc.cc:474:replace_alu$9566.C[51]
.sym 7137 $auto$alumacc.cc:474:replace_alu$9566.C[53]
.sym 7139 i0[15]
.sym 7140 cic_i0.int_stage[1][52]
.sym 7141 $auto$alumacc.cc:474:replace_alu$9566.C[52]
.sym 7143 $auto$alumacc.cc:474:replace_alu$9566.C[54]
.sym 7145 cic_i0.int_stage[1][53]
.sym 7146 i0[15]
.sym 7147 $auto$alumacc.cc:474:replace_alu$9566.C[53]
.sym 7149 $auto$alumacc.cc:474:replace_alu$9566.C[55]
.sym 7151 i0[15]
.sym 7152 cic_i0.int_stage[1][54]
.sym 7153 $auto$alumacc.cc:474:replace_alu$9566.C[54]
.sym 7155 $auto$alumacc.cc:474:replace_alu$9566.C[56]
.sym 7157 cic_i0.int_stage[1][55]
.sym 7158 i0[15]
.sym 7159 $auto$alumacc.cc:474:replace_alu$9566.C[55]
.sym 7161 o_sclk$SB_IO_OUT_$glb_clk
.sym 7163 cic_i0.int_stage[3][56]
.sym 7164 cic_i0.int_stage[3][57]
.sym 7165 cic_i0.int_stage[3][58]
.sym 7166 cic_i0.int_stage[3][59]
.sym 7167 cic_i0.int_stage[3][60]
.sym 7168 cic_i0.int_stage[3][61]
.sym 7169 cic_i0.int_stage[3][62]
.sym 7170 cic_i0.int_stage[3][63]
.sym 7171 cic_i0.int_stage[1][52]
.sym 7172 cic_i0.int_stage[2][55]
.sym 7175 cic_i0.int_stage[2][50]
.sym 7177 cic_i0.int_stage[1][53]
.sym 7179 cic_i0.int_stage[1][49]
.sym 7181 cic_i0.int_stage[1][50]
.sym 7184 cic_i0.int_stage[2][51]
.sym 7199 cic_i0.comb_stage[1][92]
.sym 7211 $auto$alumacc.cc:474:replace_alu$9566.C[56]
.sym 7217 i0[15]
.sym 7218 cic_i0.int_stage[1][58]
.sym 7220 cic_i0.int_stage[1][60]
.sym 7222 cic_i0.int_stage[1][62]
.sym 7225 cic_i0.int_stage[1][57]
.sym 7231 cic_i0.int_stage[1][63]
.sym 7232 cic_i0.int_stage[1][56]
.sym 7243 cic_i0.int_stage[1][59]
.sym 7245 cic_i0.int_stage[1][61]
.sym 7248 $auto$alumacc.cc:474:replace_alu$9566.C[57]
.sym 7250 i0[15]
.sym 7251 cic_i0.int_stage[1][56]
.sym 7252 $auto$alumacc.cc:474:replace_alu$9566.C[56]
.sym 7254 $auto$alumacc.cc:474:replace_alu$9566.C[58]
.sym 7256 cic_i0.int_stage[1][57]
.sym 7257 i0[15]
.sym 7258 $auto$alumacc.cc:474:replace_alu$9566.C[57]
.sym 7260 $auto$alumacc.cc:474:replace_alu$9566.C[59]
.sym 7262 i0[15]
.sym 7263 cic_i0.int_stage[1][58]
.sym 7264 $auto$alumacc.cc:474:replace_alu$9566.C[58]
.sym 7266 $auto$alumacc.cc:474:replace_alu$9566.C[60]
.sym 7268 cic_i0.int_stage[1][59]
.sym 7269 i0[15]
.sym 7270 $auto$alumacc.cc:474:replace_alu$9566.C[59]
.sym 7272 $auto$alumacc.cc:474:replace_alu$9566.C[61]
.sym 7274 i0[15]
.sym 7275 cic_i0.int_stage[1][60]
.sym 7276 $auto$alumacc.cc:474:replace_alu$9566.C[60]
.sym 7278 $auto$alumacc.cc:474:replace_alu$9566.C[62]
.sym 7280 cic_i0.int_stage[1][61]
.sym 7281 i0[15]
.sym 7282 $auto$alumacc.cc:474:replace_alu$9566.C[61]
.sym 7284 $auto$alumacc.cc:474:replace_alu$9566.C[63]
.sym 7286 i0[15]
.sym 7287 cic_i0.int_stage[1][62]
.sym 7288 $auto$alumacc.cc:474:replace_alu$9566.C[62]
.sym 7290 $auto$alumacc.cc:474:replace_alu$9566.C[64]
.sym 7292 cic_i0.int_stage[1][63]
.sym 7293 i0[15]
.sym 7294 $auto$alumacc.cc:474:replace_alu$9566.C[63]
.sym 7296 o_sclk$SB_IO_OUT_$glb_clk
.sym 7298 cic_i0.int_stage[3][64]
.sym 7299 cic_i0.int_stage[3][65]
.sym 7300 cic_i0.int_stage[3][66]
.sym 7301 cic_i0.int_stage[3][67]
.sym 7302 cic_i0.int_stage[3][68]
.sym 7303 cic_i0.int_stage[3][69]
.sym 7304 cic_i0.int_stage[3][70]
.sym 7305 cic_i0.int_stage[3][71]
.sym 7306 cic_i0.int_stage[1][60]
.sym 7307 cic_i0.int_stage[2][63]
.sym 7310 cic_i0.int_stage[1][56]
.sym 7311 i0[15]
.sym 7313 cic_i0.int_stage[2][59]
.sym 7314 cic_i0.int_stage[1][57]
.sym 7316 cic_i0.int_stage[1][58]
.sym 7317 cic_i0.int_stage[2][60]
.sym 7318 cic_i0.int_stage[1][59]
.sym 7321 cic_i0.int_stage[2][58]
.sym 7346 $auto$alumacc.cc:474:replace_alu$9566.C[64]
.sym 7354 cic_i0.int_stage[1][67]
.sym 7356 cic_i0.int_stage[1][69]
.sym 7358 cic_i0.int_stage[1][71]
.sym 7359 cic_i0.int_stage[1][64]
.sym 7361 cic_i0.int_stage[1][66]
.sym 7368 cic_i0.int_stage[1][65]
.sym 7371 i0[15]
.sym 7379 cic_i0.int_stage[1][68]
.sym 7381 cic_i0.int_stage[1][70]
.sym 7383 $auto$alumacc.cc:474:replace_alu$9566.C[65]
.sym 7385 cic_i0.int_stage[1][64]
.sym 7386 i0[15]
.sym 7387 $auto$alumacc.cc:474:replace_alu$9566.C[64]
.sym 7389 $auto$alumacc.cc:474:replace_alu$9566.C[66]
.sym 7391 i0[15]
.sym 7392 cic_i0.int_stage[1][65]
.sym 7393 $auto$alumacc.cc:474:replace_alu$9566.C[65]
.sym 7395 $auto$alumacc.cc:474:replace_alu$9566.C[67]
.sym 7397 cic_i0.int_stage[1][66]
.sym 7398 i0[15]
.sym 7399 $auto$alumacc.cc:474:replace_alu$9566.C[66]
.sym 7401 $auto$alumacc.cc:474:replace_alu$9566.C[68]
.sym 7403 i0[15]
.sym 7404 cic_i0.int_stage[1][67]
.sym 7405 $auto$alumacc.cc:474:replace_alu$9566.C[67]
.sym 7407 $auto$alumacc.cc:474:replace_alu$9566.C[69]
.sym 7409 cic_i0.int_stage[1][68]
.sym 7410 i0[15]
.sym 7411 $auto$alumacc.cc:474:replace_alu$9566.C[68]
.sym 7413 $auto$alumacc.cc:474:replace_alu$9566.C[70]
.sym 7415 i0[15]
.sym 7416 cic_i0.int_stage[1][69]
.sym 7417 $auto$alumacc.cc:474:replace_alu$9566.C[69]
.sym 7419 $auto$alumacc.cc:474:replace_alu$9566.C[71]
.sym 7421 cic_i0.int_stage[1][70]
.sym 7422 i0[15]
.sym 7423 $auto$alumacc.cc:474:replace_alu$9566.C[70]
.sym 7425 $auto$alumacc.cc:474:replace_alu$9566.C[72]
.sym 7427 i0[15]
.sym 7428 cic_i0.int_stage[1][71]
.sym 7429 $auto$alumacc.cc:474:replace_alu$9566.C[71]
.sym 7431 o_sclk$SB_IO_OUT_$glb_clk
.sym 7433 cic_i0.int_stage[3][72]
.sym 7434 cic_i0.int_stage[3][73]
.sym 7435 cic_i0.int_stage[3][74]
.sym 7436 cic_i0.int_stage[3][75]
.sym 7437 cic_i0.int_stage[3][76]
.sym 7438 cic_i0.int_stage[3][77]
.sym 7439 cic_i0.int_stage[3][78]
.sym 7440 cic_i0.int_stage[3][79]
.sym 7441 cic_i0.comb_stage[1][74]
.sym 7442 cic_i0.int_stage[2][71]
.sym 7445 cic_i0.int_stage[1][64]
.sym 7447 cic_i0.int_stage[1][69]
.sym 7449 cic_i0.int_stage[1][65]
.sym 7450 o_adcfb_p$SB_IO_OUT
.sym 7451 cic_i0.int_stage[1][66]
.sym 7452 cic_i0.comb_stage[1][77]
.sym 7455 cic_i0.int_stage[1][68]
.sym 7457 i0[15]
.sym 7481 $auto$alumacc.cc:474:replace_alu$9566.C[72]
.sym 7487 i0[15]
.sym 7488 cic_i0.int_stage[1][74]
.sym 7492 cic_i0.int_stage[1][78]
.sym 7495 cic_i0.int_stage[1][73]
.sym 7499 cic_i0.int_stage[1][77]
.sym 7502 cic_i0.int_stage[1][72]
.sym 7506 cic_i0.int_stage[1][76]
.sym 7513 cic_i0.int_stage[1][75]
.sym 7517 cic_i0.int_stage[1][79]
.sym 7518 $auto$alumacc.cc:474:replace_alu$9566.C[73]
.sym 7520 i0[15]
.sym 7521 cic_i0.int_stage[1][72]
.sym 7522 $auto$alumacc.cc:474:replace_alu$9566.C[72]
.sym 7524 $auto$alumacc.cc:474:replace_alu$9566.C[74]
.sym 7526 cic_i0.int_stage[1][73]
.sym 7527 i0[15]
.sym 7528 $auto$alumacc.cc:474:replace_alu$9566.C[73]
.sym 7530 $auto$alumacc.cc:474:replace_alu$9566.C[75]
.sym 7532 i0[15]
.sym 7533 cic_i0.int_stage[1][74]
.sym 7534 $auto$alumacc.cc:474:replace_alu$9566.C[74]
.sym 7536 $auto$alumacc.cc:474:replace_alu$9566.C[76]
.sym 7538 cic_i0.int_stage[1][75]
.sym 7539 i0[15]
.sym 7540 $auto$alumacc.cc:474:replace_alu$9566.C[75]
.sym 7542 $auto$alumacc.cc:474:replace_alu$9566.C[77]
.sym 7544 i0[15]
.sym 7545 cic_i0.int_stage[1][76]
.sym 7546 $auto$alumacc.cc:474:replace_alu$9566.C[76]
.sym 7548 $auto$alumacc.cc:474:replace_alu$9566.C[78]
.sym 7550 cic_i0.int_stage[1][77]
.sym 7551 i0[15]
.sym 7552 $auto$alumacc.cc:474:replace_alu$9566.C[77]
.sym 7554 $auto$alumacc.cc:474:replace_alu$9566.C[79]
.sym 7556 i0[15]
.sym 7557 cic_i0.int_stage[1][78]
.sym 7558 $auto$alumacc.cc:474:replace_alu$9566.C[78]
.sym 7560 $auto$alumacc.cc:474:replace_alu$9566.C[80]
.sym 7562 cic_i0.int_stage[1][79]
.sym 7563 i0[15]
.sym 7564 $auto$alumacc.cc:474:replace_alu$9566.C[79]
.sym 7566 o_sclk$SB_IO_OUT_$glb_clk
.sym 7568 cic_i0.int_stage[3][80]
.sym 7569 cic_i0.int_stage[3][81]
.sym 7570 cic_i0.int_stage[3][82]
.sym 7571 cic_i0.int_stage[3][83]
.sym 7572 cic_i0.int_stage[3][84]
.sym 7573 cic_i0.int_stage[3][85]
.sym 7574 cic_i0.int_stage[3][86]
.sym 7575 cic_i0.int_stage[3][87]
.sym 7576 cic_i0.int_stage[1][76]
.sym 7577 cic_i0.int_stage[2][79]
.sym 7580 cic_i0.int_stage[1][72]
.sym 7582 cic_i0.int_stage[1][77]
.sym 7583 cic_i0.int_stage[2][75]
.sym 7584 cic_i0.int_stage[1][73]
.sym 7586 cic_i0.int_stage[2][76]
.sym 7589 cic_i0.int_stage[2][77]
.sym 7591 cic_i0.int_stage[2][74]
.sym 7616 $auto$alumacc.cc:474:replace_alu$9566.C[80]
.sym 7622 cic_i0.int_stage[1][81]
.sym 7624 cic_i0.int_stage[1][83]
.sym 7631 cic_i0.int_stage[1][82]
.sym 7635 cic_i0.int_stage[1][86]
.sym 7641 i0[15]
.sym 7642 cic_i0.int_stage[1][85]
.sym 7644 cic_i0.int_stage[1][87]
.sym 7645 cic_i0.int_stage[1][80]
.sym 7649 cic_i0.int_stage[1][84]
.sym 7653 $auto$alumacc.cc:474:replace_alu$9566.C[81]
.sym 7655 cic_i0.int_stage[1][80]
.sym 7656 i0[15]
.sym 7657 $auto$alumacc.cc:474:replace_alu$9566.C[80]
.sym 7659 $auto$alumacc.cc:474:replace_alu$9566.C[82]
.sym 7661 i0[15]
.sym 7662 cic_i0.int_stage[1][81]
.sym 7663 $auto$alumacc.cc:474:replace_alu$9566.C[81]
.sym 7665 $auto$alumacc.cc:474:replace_alu$9566.C[83]
.sym 7667 cic_i0.int_stage[1][82]
.sym 7668 i0[15]
.sym 7669 $auto$alumacc.cc:474:replace_alu$9566.C[82]
.sym 7671 $auto$alumacc.cc:474:replace_alu$9566.C[84]
.sym 7673 i0[15]
.sym 7674 cic_i0.int_stage[1][83]
.sym 7675 $auto$alumacc.cc:474:replace_alu$9566.C[83]
.sym 7677 $auto$alumacc.cc:474:replace_alu$9566.C[85]
.sym 7679 cic_i0.int_stage[1][84]
.sym 7680 i0[15]
.sym 7681 $auto$alumacc.cc:474:replace_alu$9566.C[84]
.sym 7683 $auto$alumacc.cc:474:replace_alu$9566.C[86]
.sym 7685 i0[15]
.sym 7686 cic_i0.int_stage[1][85]
.sym 7687 $auto$alumacc.cc:474:replace_alu$9566.C[85]
.sym 7689 $auto$alumacc.cc:474:replace_alu$9566.C[87]
.sym 7691 cic_i0.int_stage[1][86]
.sym 7692 i0[15]
.sym 7693 $auto$alumacc.cc:474:replace_alu$9566.C[86]
.sym 7695 $auto$alumacc.cc:474:replace_alu$9566.C[88]
.sym 7697 i0[15]
.sym 7698 cic_i0.int_stage[1][87]
.sym 7699 $auto$alumacc.cc:474:replace_alu$9566.C[87]
.sym 7701 o_sclk$SB_IO_OUT_$glb_clk
.sym 7703 cic_i0.int_stage[3][88]
.sym 7704 cic_i0.int_stage[3][89]
.sym 7705 cic_i0.int_stage[3][90]
.sym 7706 cic_i0.int_stage[3][91]
.sym 7707 cic_i0.int_stage[3][92]
.sym 7708 cic_i0.int_stage[3][93]
.sym 7709 cic_i0.int_stage[3][94]
.sym 7710 cic_i0.int_stage[3][95]
.sym 7711 cic_i0.int_stage[1][84]
.sym 7712 cic_i0.int_stage[2][87]
.sym 7715 cic_i0.int_stage[1][80]
.sym 7717 cic_i0.int_stage[1][85]
.sym 7718 cic_i0.int_stage[2][85]
.sym 7719 cic_i0.int_stage[1][81]
.sym 7721 cic_i0.int_stage[1][82]
.sym 7723 cic_i0.int_stage[1][83]
.sym 7724 cic_i0.int_stage[2][83]
.sym 7725 cic_i0.comb_stage[1][92]
.sym 7726 cic_i0.int_stage[2][84]
.sym 7728 i0[11]
.sym 7751 $auto$alumacc.cc:474:replace_alu$9566.C[88]
.sym 7757 cic_i0.int_stage[1][89]
.sym 7759 cic_i0.int_stage[1][91]
.sym 7764 cic_i0.int_stage[1][88]
.sym 7765 i0[15]
.sym 7767 i0[15]
.sym 7768 cic_i0.int_stage[1][92]
.sym 7777 cic_i0.int_stage[1][93]
.sym 7779 cic_i0.int_stage[1][95]
.sym 7782 cic_i0.int_stage[1][90]
.sym 7786 cic_i0.int_stage[1][94]
.sym 7788 $auto$alumacc.cc:474:replace_alu$9566.C[89]
.sym 7790 cic_i0.int_stage[1][88]
.sym 7791 i0[15]
.sym 7792 $auto$alumacc.cc:474:replace_alu$9566.C[88]
.sym 7794 $auto$alumacc.cc:474:replace_alu$9566.C[90]
.sym 7796 i0[15]
.sym 7797 cic_i0.int_stage[1][89]
.sym 7798 $auto$alumacc.cc:474:replace_alu$9566.C[89]
.sym 7800 $auto$alumacc.cc:474:replace_alu$9566.C[91]
.sym 7802 cic_i0.int_stage[1][90]
.sym 7803 i0[15]
.sym 7804 $auto$alumacc.cc:474:replace_alu$9566.C[90]
.sym 7806 $auto$alumacc.cc:474:replace_alu$9566.C[92]
.sym 7808 i0[15]
.sym 7809 cic_i0.int_stage[1][91]
.sym 7810 $auto$alumacc.cc:474:replace_alu$9566.C[91]
.sym 7812 $auto$alumacc.cc:474:replace_alu$9566.C[93]
.sym 7814 cic_i0.int_stage[1][92]
.sym 7815 i0[15]
.sym 7816 $auto$alumacc.cc:474:replace_alu$9566.C[92]
.sym 7818 $auto$alumacc.cc:474:replace_alu$9566.C[94]
.sym 7820 i0[15]
.sym 7821 cic_i0.int_stage[1][93]
.sym 7822 $auto$alumacc.cc:474:replace_alu$9566.C[93]
.sym 7824 $auto$alumacc.cc:474:replace_alu$9566.C[95]
.sym 7826 cic_i0.int_stage[1][94]
.sym 7827 i0[15]
.sym 7828 $auto$alumacc.cc:474:replace_alu$9566.C[94]
.sym 7830 $auto$alumacc.cc:474:replace_alu$9566.C[96]
.sym 7832 i0[15]
.sym 7833 cic_i0.int_stage[1][95]
.sym 7834 $auto$alumacc.cc:474:replace_alu$9566.C[95]
.sym 7836 o_sclk$SB_IO_OUT_$glb_clk
.sym 7838 cic_i0.int_stage[3][96]
.sym 7839 cic_i0.int_stage[3][97]
.sym 7840 cic_i0.int_stage[3][98]
.sym 7841 cic_i0.int_stage[3][99]
.sym 7842 cic_i0.int_stage[3][100]
.sym 7843 cic_i0.int_stage[3][101]
.sym 7844 cic_i0.int_stage[3][102]
.sym 7845 cic_i0.int_stage[3][103]
.sym 7846 cic_i0.int_stage[1][92]
.sym 7847 cic_i0.int_stage[2][95]
.sym 7850 cic_i0.int_stage[1][88]
.sym 7851 cic_i0.int_stage[2][92]
.sym 7852 cic_i0.int_stage[1][93]
.sym 7853 cic_i0.int_stage[2][91]
.sym 7856 cic_i0.int_stage[4][94]
.sym 7858 cic_i0.int_stage[1][91]
.sym 7859 cic_i0.int_stage[2][90]
.sym 7886 $auto$alumacc.cc:474:replace_alu$9566.C[96]
.sym 7894 cic_i0.int_stage[1][99]
.sym 7899 cic_i0.int_stage[1][96]
.sym 7901 cic_i0.int_stage[1][98]
.sym 7905 cic_i0.int_stage[1][102]
.sym 7906 i0[15]
.sym 7908 cic_i0.int_stage[1][97]
.sym 7912 cic_i0.int_stage[1][101]
.sym 7914 cic_i0.int_stage[1][103]
.sym 7919 cic_i0.int_stage[1][100]
.sym 7923 $auto$alumacc.cc:474:replace_alu$9566.C[97]
.sym 7925 cic_i0.int_stage[1][96]
.sym 7926 i0[15]
.sym 7927 $auto$alumacc.cc:474:replace_alu$9566.C[96]
.sym 7929 $auto$alumacc.cc:474:replace_alu$9566.C[98]
.sym 7931 i0[15]
.sym 7932 cic_i0.int_stage[1][97]
.sym 7933 $auto$alumacc.cc:474:replace_alu$9566.C[97]
.sym 7935 $auto$alumacc.cc:474:replace_alu$9566.C[99]
.sym 7937 cic_i0.int_stage[1][98]
.sym 7938 i0[15]
.sym 7939 $auto$alumacc.cc:474:replace_alu$9566.C[98]
.sym 7941 $auto$alumacc.cc:474:replace_alu$9566.C[100]
.sym 7943 i0[15]
.sym 7944 cic_i0.int_stage[1][99]
.sym 7945 $auto$alumacc.cc:474:replace_alu$9566.C[99]
.sym 7947 $auto$alumacc.cc:474:replace_alu$9566.C[101]
.sym 7949 cic_i0.int_stage[1][100]
.sym 7950 i0[15]
.sym 7951 $auto$alumacc.cc:474:replace_alu$9566.C[100]
.sym 7953 $auto$alumacc.cc:474:replace_alu$9566.C[102]
.sym 7955 i0[15]
.sym 7956 cic_i0.int_stage[1][101]
.sym 7957 $auto$alumacc.cc:474:replace_alu$9566.C[101]
.sym 7959 $auto$alumacc.cc:474:replace_alu$9566.C[103]
.sym 7961 cic_i0.int_stage[1][102]
.sym 7962 i0[15]
.sym 7963 $auto$alumacc.cc:474:replace_alu$9566.C[102]
.sym 7965 $auto$alumacc.cc:474:replace_alu$9566.C[104]
.sym 7967 i0[15]
.sym 7968 cic_i0.int_stage[1][103]
.sym 7969 $auto$alumacc.cc:474:replace_alu$9566.C[103]
.sym 7971 o_sclk$SB_IO_OUT_$glb_clk
.sym 7973 cic_i0.int_stage[3][104]
.sym 7974 cic_i0.int_stage[3][105]
.sym 7981 cic_i0.int_stage[1][100]
.sym 7982 cic_i0.int_stage[2][103]
.sym 7985 cic_i0.int_stage[1][96]
.sym 7987 cic_i0.int_stage[1][101]
.sym 7988 cic_i0.int_stage[2][101]
.sym 7989 cic_i0.int_stage[1][97]
.sym 7991 cic_i0.int_stage[1][98]
.sym 7993 cic_i0.int_stage[1][99]
.sym 7994 cic_i0.int_stage[2][99]
.sym 7995 cic_i0.int_stage[2][100]
.sym 8000 i0[15]
.sym 8021 $auto$alumacc.cc:474:replace_alu$9566.C[104]
.sym 8026 cic_i0.int_stage[1][104]
.sym 8027 cic_i0.int_stage[1][105]
.sym 8036 i0[15]
.sym 8058 $auto$alumacc.cc:474:replace_alu$9566.C[105]
.sym 8060 i0[15]
.sym 8061 cic_i0.int_stage[1][104]
.sym 8062 $auto$alumacc.cc:474:replace_alu$9566.C[104]
.sym 8065 i0[15]
.sym 8067 cic_i0.int_stage[1][105]
.sym 8068 $auto$alumacc.cc:474:replace_alu$9566.C[105]
.sym 8106 o_sclk$SB_IO_OUT_$glb_clk
.sym 8128 cic_i0.int_stage[1][104]
.sym 8132 cic_i0.int_stage[1][105]
.sym 8139 i0[15]
.sym 8160 i0[15]
.sym 8165 i0[15]
.sym 8179 i0[15]
.sym 8222 cic_q0.dec[0]
.sym 8281 cic_q0.dec[0]
.sym 8294 cic_q0.dec[1]
.sym 8339 cic_q0.dec[1]
.sym 8342 cic_q0.dec[0]
.sym 8343 o_sclk$SB_IO_OUT_$glb_clk
.sym 8359 cic_q0.dec[17]
.sym 8401 cic_q0.dec[0]
.sym 8431 cic_q0.dec[5]
.sym 8433 cic_q0.dec[1]
.sym 8435 cic_q0.dec[0]
.sym 8436 cic_q0.dec[2]
.sym 8438 cic_q0.dec[4]
.sym 8441 cic_q0.dec[7]
.sym 8448 cic_q0.dec[6]
.sym 8453 cic_q0.dec[3]
.sym 8458 $nextpnr_ICESTORM_LC_1$O
.sym 8461 cic_q0.dec[0]
.sym 8464 $auto$alumacc.cc:474:replace_alu$9629.C[2]
.sym 8467 cic_q0.dec[1]
.sym 8470 $auto$alumacc.cc:474:replace_alu$9629.C[3]
.sym 8472 cic_q0.dec[2]
.sym 8474 $auto$alumacc.cc:474:replace_alu$9629.C[2]
.sym 8476 $auto$alumacc.cc:474:replace_alu$9629.C[4]
.sym 8478 cic_q0.dec[3]
.sym 8480 $auto$alumacc.cc:474:replace_alu$9629.C[3]
.sym 8482 $auto$alumacc.cc:474:replace_alu$9629.C[5]
.sym 8484 cic_q0.dec[4]
.sym 8486 $auto$alumacc.cc:474:replace_alu$9629.C[4]
.sym 8488 $auto$alumacc.cc:474:replace_alu$9629.C[6]
.sym 8491 cic_q0.dec[5]
.sym 8492 $auto$alumacc.cc:474:replace_alu$9629.C[5]
.sym 8494 $auto$alumacc.cc:474:replace_alu$9629.C[7]
.sym 8497 cic_q0.dec[6]
.sym 8498 $auto$alumacc.cc:474:replace_alu$9629.C[6]
.sym 8500 $auto$alumacc.cc:474:replace_alu$9629.C[8]
.sym 8502 cic_q0.dec[7]
.sym 8504 $auto$alumacc.cc:474:replace_alu$9629.C[7]
.sym 8506 o_sclk$SB_IO_OUT_$glb_clk
.sym 8536 sin[5]
.sym 8537 sin[2]
.sym 8544 $auto$alumacc.cc:474:replace_alu$9629.C[8]
.sym 8549 cic_q0.dec[8]
.sym 8551 cic_q0.dec[10]
.sym 8560 cic_q0.dec[11]
.sym 8561 cic_q0.dec[12]
.sym 8563 cic_q0.dec[14]
.sym 8564 cic_q0.dec[15]
.sym 8566 cic_q0.dec[9]
.sym 8578 cic_q0.dec[13]
.sym 8581 $auto$alumacc.cc:474:replace_alu$9629.C[9]
.sym 8584 cic_q0.dec[8]
.sym 8585 $auto$alumacc.cc:474:replace_alu$9629.C[8]
.sym 8587 $auto$alumacc.cc:474:replace_alu$9629.C[10]
.sym 8590 cic_q0.dec[9]
.sym 8591 $auto$alumacc.cc:474:replace_alu$9629.C[9]
.sym 8593 $auto$alumacc.cc:474:replace_alu$9629.C[11]
.sym 8596 cic_q0.dec[10]
.sym 8597 $auto$alumacc.cc:474:replace_alu$9629.C[10]
.sym 8599 $auto$alumacc.cc:474:replace_alu$9629.C[12]
.sym 8601 cic_q0.dec[11]
.sym 8603 $auto$alumacc.cc:474:replace_alu$9629.C[11]
.sym 8605 $auto$alumacc.cc:474:replace_alu$9629.C[13]
.sym 8607 cic_q0.dec[12]
.sym 8609 $auto$alumacc.cc:474:replace_alu$9629.C[12]
.sym 8611 $auto$alumacc.cc:474:replace_alu$9629.C[14]
.sym 8613 cic_q0.dec[13]
.sym 8615 $auto$alumacc.cc:474:replace_alu$9629.C[13]
.sym 8617 $auto$alumacc.cc:474:replace_alu$9629.C[15]
.sym 8619 cic_q0.dec[14]
.sym 8621 $auto$alumacc.cc:474:replace_alu$9629.C[14]
.sym 8623 $auto$alumacc.cc:474:replace_alu$9629.C[16]
.sym 8625 cic_q0.dec[15]
.sym 8627 $auto$alumacc.cc:474:replace_alu$9629.C[15]
.sym 8629 o_sclk$SB_IO_OUT_$glb_clk
.sym 8632 dac.y1[1]
.sym 8633 dac.e2[1]
.sym 8634 dac.e2[2]
.sym 8635 dac.e2[3]
.sym 8636 dac.e2[4]
.sym 8637 dac.e2[5]
.sym 8638 dac.e2[6]
.sym 8644 $PACKER_VCC_NET
.sym 8660 sin[12]
.sym 8667 $auto$alumacc.cc:474:replace_alu$9629.C[16]
.sym 8681 cic_q0.dec[17]
.sym 8688 cic_q0.dec[16]
.sym 8704 $auto$alumacc.cc:474:replace_alu$9629.C[17]
.sym 8707 cic_q0.dec[16]
.sym 8708 $auto$alumacc.cc:474:replace_alu$9629.C[16]
.sym 8712 cic_q0.dec[17]
.sym 8714 $auto$alumacc.cc:474:replace_alu$9629.C[17]
.sym 8752 o_sclk$SB_IO_OUT_$glb_clk
.sym 8754 dac.e2[7]
.sym 8755 dac.e2[8]
.sym 8756 dac.e2[9]
.sym 8757 dac.e2[10]
.sym 8758 dac.e2[11]
.sym 8759 dac.e2[12]
.sym 8760 dac.e2[13]
.sym 8761 dac.e2[14]
.sym 8772 o_adcfb_p$SB_IO_OUT
.sym 8787 o_adcfb_p$SB_IO_OUT
.sym 8789 sin[9]
.sym 8798 sin[1]
.sym 8806 sin[0]
.sym 8853 sin[1]
.sym 8861 sin[0]
.sym 8875 o_sclk$SB_IO_OUT_$glb_clk
.sym 8877 dac.e2[15]
.sym 8878 dac.y1[17]
.sym 8879 dac.y1[18]
.sym 8880 dac.y1[19]
.sym 8881 sin_delay[5]
.sym 8882 sin_delay[3]
.sym 8883 dac.e1[15]
.sym 8884 dac.e1[16]
.sym 8887 cic_i0.comb_stage[2][23]
.sym 8888 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[64]
.sym 8893 sin[7]
.sym 8894 sin[1]
.sym 8897 sin[4]
.sym 8900 o_adcfb_p$SB_IO_OUT
.sym 8904 sine_11_16.negate_sin[1]
.sym 8920 $abc$29715$auto$wreduce.cc:455:run$9510[17]
.sym 8921 $abc$29715$auto$wreduce.cc:455:run$9510[18]
.sym 8922 sin[15]
.sym 8928 $abc$29715$auto$wreduce.cc:455:run$9512[17]
.sym 8929 dac.y2[19]
.sym 8930 $PACKER_VCC_NET
.sym 8943 dac.y1[17]
.sym 8944 dac.y1[18]
.sym 8945 $abc$29715$auto$wreduce.cc:455:run$9512[18]
.sym 8950 $nextpnr_ICESTORM_LC_5$O
.sym 8953 sin[15]
.sym 8956 $auto$alumacc.cc:474:replace_alu$9641.C[17]
.sym 8958 sin[15]
.sym 8959 $PACKER_VCC_NET
.sym 8962 $auto$alumacc.cc:474:replace_alu$9641.C[18]
.sym 8964 $PACKER_VCC_NET
.sym 8965 sin[15]
.sym 8966 $auto$alumacc.cc:474:replace_alu$9641.C[17]
.sym 8969 $PACKER_VCC_NET
.sym 8970 sin[15]
.sym 8972 $auto$alumacc.cc:474:replace_alu$9641.C[18]
.sym 8975 dac.y2[19]
.sym 8977 dac.y1[17]
.sym 8978 dac.y1[18]
.sym 8982 dac.y2[19]
.sym 8983 $abc$29715$auto$wreduce.cc:455:run$9512[17]
.sym 8984 $abc$29715$auto$wreduce.cc:455:run$9510[17]
.sym 8987 $abc$29715$auto$wreduce.cc:455:run$9512[18]
.sym 8988 $abc$29715$auto$wreduce.cc:455:run$9510[18]
.sym 8989 dac.y2[19]
.sym 8996 dac.y1[17]
.sym 9000 sin_delay[6]
.sym 9001 sin_delay[13]
.sym 9002 sine_11_16.sin[9]
.sym 9003 sin_delay[2]
.sym 9004 sin_delay[14]
.sym 9005 sin[9]
.sym 9006 sin_delay[9]
.sym 9007 sin_delay[8]
.sym 9025 sin_delay[14]
.sym 9026 sin_delay[11]
.sym 9028 sin_delay[5]
.sym 9031 sin[5]
.sym 9033 sin_delay[6]
.sym 9046 sin[15]
.sym 9073 $nextpnr_ICESTORM_LC_3$O
.sym 9075 sin[15]
.sym 9079 $auto$alumacc.cc:474:replace_alu$9635.C[17]
.sym 9082 sin[15]
.sym 9085 $auto$alumacc.cc:474:replace_alu$9635.C[18]
.sym 9087 sin[15]
.sym 9089 $auto$alumacc.cc:474:replace_alu$9635.C[17]
.sym 9092 sin[15]
.sym 9095 $auto$alumacc.cc:474:replace_alu$9635.C[18]
.sym 9123 i0[13]
.sym 9125 i0[12]
.sym 9126 sin_delay[12]
.sym 9128 i0[9]
.sym 9129 i0[8]
.sym 9130 sin_delay[11]
.sym 9138 sin_delay[2]
.sym 9142 sin[2]
.sym 9145 sin[13]
.sym 9169 sin[4]
.sym 9177 sin[7]
.sym 9206 sin[7]
.sym 9229 sin[4]
.sym 9244 o_sclk$SB_IO_OUT_$glb_clk
.sym 9246 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 9247 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[5]
.sym 9248 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[2]
.sym 9249 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 9250 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 9251 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 9252 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[6]
.sym 9253 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[1]
.sym 9257 i0[11]
.sym 9260 o_adcfb_p$SB_IO_OUT
.sym 9266 cic_i0.comb_stage[2][44]
.sym 9269 i0[12]
.sym 9273 cic_i0.comb_stage[2][7]
.sym 9277 cic_i0.comb_stage[2][1]
.sym 9279 o_adcfb_p$SB_IO_OUT
.sym 9369 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 9370 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[12]
.sym 9371 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[11]
.sym 9372 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[9]
.sym 9373 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 9374 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 9375 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 9376 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[7]
.sym 9390 cic_i0.comb_stage[2][7]
.sym 9394 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[25]
.sym 9404 cic_i0.comb_stage[2][9]
.sym 9420 sin_delay[4]
.sym 9439 o_adcfb_p$SB_IO_OUT
.sym 9475 sin_delay[4]
.sym 9476 o_adcfb_p$SB_IO_OUT
.sym 9490 o_sclk$SB_IO_OUT_$glb_clk
.sym 9492 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[21]
.sym 9493 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 9494 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[22]
.sym 9495 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[19]
.sym 9496 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 9497 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 9498 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[16]
.sym 9499 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 9508 cic_i0.comb_stage[3][13]
.sym 9509 cic_i0.comb_stage[2][12]
.sym 9516 sin_delay[5]
.sym 9517 sin_delay[14]
.sym 9518 cic_i0.comb_stage[2][21]
.sym 9523 sin_delay[11]
.sym 9524 cic_i0.comb_stage[2][22]
.sym 9525 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[39]
.sym 9527 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[34]
.sym 9534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 9538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 9539 cic_i0.comb_stage[2][34]
.sym 9541 cic_i0.comb_stage[2][25]
.sym 9543 cic_i0.comb_stage[2][30]
.sym 9549 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 9562 cic_i0.comb_stage[2][23]
.sym 9563 cic_i0.comb_stage[2][27]
.sym 9567 cic_i0.comb_stage[2][25]
.sym 9572 cic_i0.comb_stage[2][30]
.sym 9581 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 9584 cic_i0.comb_stage[2][27]
.sym 9591 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 9599 cic_i0.comb_stage[2][23]
.sym 9602 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 9609 cic_i0.comb_stage[2][34]
.sym 9613 dclk_$glb_clk
.sym 9615 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 9616 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[29]
.sym 9617 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 9618 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[28]
.sym 9619 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 9620 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 9621 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 9622 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 9627 cic_i0.comb_stage[2][25]
.sym 9631 cic_i0.comb_stage[3][21]
.sym 9633 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[23]
.sym 9635 cic_i0.comb_stage[2][34]
.sym 9637 cic_i0.comb_stage[3][16]
.sym 9638 cic_i0.comb_stage[2][68]
.sym 9639 i0[14]
.sym 9641 cic_i0.comb_stage[1][20]
.sym 9642 cic_i0.comb_stage[2][31]
.sym 9646 cic_i0.comb_stage[1][3]
.sym 9649 cic_i0.comb_stage[2][57]
.sym 9658 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 9659 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 9663 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 9665 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 9667 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 9668 o_adcfb_p$SB_IO_OUT
.sym 9677 sin_delay[14]
.sym 9680 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 9683 sin_delay[11]
.sym 9690 o_adcfb_p$SB_IO_OUT
.sym 9691 sin_delay[11]
.sym 9698 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 9703 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 9707 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 9714 sin_delay[14]
.sym 9716 o_adcfb_p$SB_IO_OUT
.sym 9719 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 9725 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 9731 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 9736 o_sclk$SB_IO_OUT_$glb_clk
.sym 9738 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[35]
.sym 9739 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 9740 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[54]
.sym 9741 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[36]
.sym 9742 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[37]
.sym 9743 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[38]
.sym 9744 cic_i0.int_stage[3][0]
.sym 9745 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[47]
.sym 9750 cic_i0.comb_stage[3][28]
.sym 9751 cic_i0.comb_stage[2][32]
.sym 9752 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[31]
.sym 9754 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[26]
.sym 9758 cic_i0.comb_stage[2][29]
.sym 9761 cic_i0.comb_stage[2][28]
.sym 9763 cic_i0.comb_stage[2][36]
.sym 9764 cic_i0.comb_stage[2][1]
.sym 9767 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[3]
.sym 9769 cic_i0.comb_stage[2][7]
.sym 9770 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[2]
.sym 9771 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[4]
.sym 9779 cic_i0.comb_stage[2][36]
.sym 9790 cic_i0.comb_stage[2][33]
.sym 9792 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 9803 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 9804 cic_i0.comb_stage[2][35]
.sym 9805 cic_i0.comb_stage[2][47]
.sym 9806 cic_i0.comb_stage[1][3]
.sym 9809 cic_i0.comb_stage[2][57]
.sym 9814 cic_i0.comb_stage[2][33]
.sym 9819 cic_i0.comb_stage[1][3]
.sym 9826 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 9831 cic_i0.comb_stage[2][35]
.sym 9838 cic_i0.comb_stage[2][36]
.sym 9842 cic_i0.comb_stage[2][57]
.sym 9851 cic_i0.comb_stage[2][47]
.sym 9854 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 9859 dclk_$glb_clk
.sym 9861 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[40]
.sym 9862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 9863 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[2]
.sym 9864 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 9865 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 9866 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[49]
.sym 9867 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[86]
.sym 9868 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 9875 cic_i0.comb_stage[3][33]
.sym 9876 cic_i0.comb_stage[2][33]
.sym 9877 cic_i0.comb_stage[3][37]
.sym 9878 cic_i0.comb_stage[2][39]
.sym 9882 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[32]
.sym 9883 cic_i0.comb_stage[3][32]
.sym 9885 cic_i0.comb_stage[2][105]
.sym 9886 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[57]
.sym 9889 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 9890 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 9892 cic_i0.comb_stage[2][73]
.sym 9893 cic_i0.int_stage[3][0]
.sym 9894 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 9896 cic_i0.comb_stage[2][9]
.sym 9907 cic_i0.comb_stage[2][56]
.sym 9911 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 9913 cic_i0.comb_stage[1][20]
.sym 9914 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 9915 cic_i0.comb_stage[1][4]
.sym 9921 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 9923 cic_i0.comb_stage[1][22]
.sym 9927 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 9937 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 9942 cic_i0.comb_stage[1][20]
.sym 9948 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 9953 cic_i0.comb_stage[2][56]
.sym 9959 cic_i0.comb_stage[1][4]
.sym 9965 cic_i0.comb_stage[1][22]
.sym 9974 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 9978 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 9982 dclk_$glb_clk
.sym 9984 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 9985 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 9986 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 9987 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 9988 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[9]
.sym 9989 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 9990 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[60]
.sym 9991 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[52]
.sym 9995 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 9996 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[45]
.sym 9997 cic_i0.comb_stage[2][47]
.sym 9998 cic_i0.comb_stage[3][41]
.sym 9999 cic_i0.comb_stage[2][40]
.sym 10000 cic_i0.comb_stage[3][45]
.sym 10001 cic_i0.comb_stage[2][86]
.sym 10002 cic_i0.comb_stage[3][46]
.sym 10003 cic_i0.comb_stage[2][45]
.sym 10006 cic_i0.comb_stage[3][40]
.sym 10008 cic_i0.comb_stage[2][52]
.sym 10009 cic_i0.comb_stage[1][22]
.sym 10010 cic_i0.comb_stage[2][49]
.sym 10011 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 10013 sin_delay[5]
.sym 10014 cic_i0.comb_stage[2][21]
.sym 10016 cic_i0.comb_stage[2][22]
.sym 10017 cic_i0.comb_stage[1][87]
.sym 10019 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[20]
.sym 10025 cic_i0.comb_stage[0][10]
.sym 10028 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 10030 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 10038 cic_i0.comb_stage[2][77]
.sym 10039 cic_i0.comb_stage[2][64]
.sym 10047 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 10053 cic_i0.comb_stage[2][92]
.sym 10054 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 10060 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 10065 cic_i0.comb_stage[0][10]
.sym 10071 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 10078 cic_i0.comb_stage[2][64]
.sym 10083 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 10091 cic_i0.comb_stage[2][77]
.sym 10095 cic_i0.comb_stage[2][92]
.sym 10101 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 10105 dclk_$glb_clk
.sym 10107 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 10108 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[90]
.sym 10109 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[89]
.sym 10110 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[73]
.sym 10111 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 10112 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 10113 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 10114 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 10117 cic_i0.comb_stage[2][103]
.sym 10119 cic_i0.comb_stage[0][10]
.sym 10120 cic_i0.comb_stage[2][35]
.sym 10127 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 10129 cic_i0.comb_stage[3][48]
.sym 10131 cic_i0.comb_stage[1][95]
.sym 10132 cic_i0.comb_stage[2][60]
.sym 10133 cic_i0.comb_stage[2][57]
.sym 10135 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[27]
.sym 10136 i0[14]
.sym 10138 cic_i0.comb_stage[2][89]
.sym 10141 cic_i0.comb_stage[2][31]
.sym 10142 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[77]
.sym 10149 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 10156 cic_i0.comb_stage[2][76]
.sym 10157 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 10169 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 10170 cic_i0.comb_stage[2][103]
.sym 10173 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 10175 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 10177 cic_i0.comb_stage[1][87]
.sym 10181 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 10188 cic_i0.comb_stage[1][87]
.sym 10194 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 10200 cic_i0.comb_stage[2][103]
.sym 10205 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 10211 cic_i0.comb_stage[2][76]
.sym 10220 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 10224 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 10228 dclk_$glb_clk
.sym 10230 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[27]
.sym 10231 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[97]
.sym 10232 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 10233 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[71]
.sym 10234 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 10235 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[93]
.sym 10236 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 10237 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 10242 cic_i0.comb_stage[3][60]
.sym 10244 cic_i0.comb_stage[3][57]
.sym 10246 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[59]
.sym 10248 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[12]
.sym 10249 cic_i0.comb_stage[2][62]
.sym 10250 cic_i0.comb_stage[2][64]
.sym 10251 cic_i0.comb_stage[2][63]
.sym 10252 cic_i0.comb_stage[3][56]
.sym 10254 cic_i0.comb_stage[1][29]
.sym 10255 cic_i0.comb_stage[2][36]
.sym 10256 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[38]
.sym 10258 cic_i0.comb_stage[1][66]
.sym 10262 cic_i0.comb_stage[2][71]
.sym 10264 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[36]
.sym 10265 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 10281 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 10282 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 10283 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 10284 cic_i0.comb_stage[2][94]
.sym 10286 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 10294 cic_i0.comb_stage[1][47]
.sym 10298 cic_i0.comb_stage[1][36]
.sym 10302 cic_i0.comb_stage[1][43]
.sym 10304 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 10311 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 10319 cic_i0.comb_stage[1][47]
.sym 10323 cic_i0.comb_stage[1][36]
.sym 10330 cic_i0.comb_stage[2][94]
.sym 10336 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 10343 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 10347 cic_i0.comb_stage[1][43]
.sym 10351 dclk_$glb_clk
.sym 10353 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 10354 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[9]
.sym 10355 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 10356 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 10357 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 10358 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 10359 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[79]
.sym 10360 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[38]
.sym 10361 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[64]
.sym 10362 cic_i0.comb_stage[2][23]
.sym 10365 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[43]
.sym 10367 cic_i0.comb_stage[2][68]
.sym 10369 cic_i0.comb_stage[3][69]
.sym 10371 cic_i0.comb_stage[2][97]
.sym 10372 cic_i0.comb_stage[2][70]
.sym 10373 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 10375 cic_i0.comb_stage[3][64]
.sym 10376 cic_i0.comb_stage[2][69]
.sym 10377 cic_i0.comb_stage[2][105]
.sym 10378 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 10379 cic_i0.comb_stage[2][73]
.sym 10380 cic_i0.comb_stage[1][47]
.sym 10381 cic_i0.int_stage[3][0]
.sym 10387 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 10388 cic_i0.comb_stage[1][43]
.sym 10395 cic_i0.comb_stage[2][81]
.sym 10399 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 10403 cic_i0.comb_stage[1][95]
.sym 10404 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 10405 cic_i0.comb_stage[2][95]
.sym 10414 cic_i0.comb_stage[1][29]
.sym 10416 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 10425 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 10428 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 10434 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 10441 cic_i0.comb_stage[1][29]
.sym 10448 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 10452 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 10458 cic_i0.comb_stage[1][95]
.sym 10465 cic_i0.comb_stage[2][95]
.sym 10469 cic_i0.comb_stage[2][81]
.sym 10474 dclk_$glb_clk
.sym 10477 cic_i0.int_stage[4][1]
.sym 10478 cic_i0.int_stage[4][2]
.sym 10479 cic_i0.int_stage[4][3]
.sym 10480 cic_i0.int_stage[4][4]
.sym 10481 cic_i0.int_stage[4][5]
.sym 10482 cic_i0.int_stage[4][6]
.sym 10483 cic_i0.int_stage[4][7]
.sym 10484 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[29]
.sym 10488 cic_i0.comb_stage[3][76]
.sym 10489 cic_i0.comb_stage[2][26]
.sym 10491 cic_i0.comb_stage[2][95]
.sym 10492 cic_i0.comb_stage[3][77]
.sym 10493 cic_i0.comb_stage[2][27]
.sym 10494 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 10496 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 10497 cic_i0.comb_stage[2][79]
.sym 10498 cic_i0.comb_stage[3][72]
.sym 10502 cic_i0.comb_stage[2][49]
.sym 10504 cic_i0.comb_stage[2][52]
.sym 10509 cic_i0.comb_stage[1][87]
.sym 10517 cic_i0.int_stage[2][6]
.sym 10518 cic_i0.int_stage[3][1]
.sym 10519 cic_i0.int_stage[2][7]
.sym 10521 cic_i0.int_stage[2][1]
.sym 10523 cic_i0.int_stage[2][4]
.sym 10524 cic_i0.int_stage[2][5]
.sym 10525 cic_i0.int_stage[2][2]
.sym 10527 cic_i0.int_stage[2][3]
.sym 10529 cic_i0.int_stage[3][4]
.sym 10530 cic_i0.int_stage[2][0]
.sym 10535 cic_i0.int_stage[3][2]
.sym 10540 cic_i0.int_stage[3][7]
.sym 10541 cic_i0.int_stage[3][0]
.sym 10544 cic_i0.int_stage[3][3]
.sym 10546 cic_i0.int_stage[3][5]
.sym 10547 cic_i0.int_stage[3][6]
.sym 10549 $auto$alumacc.cc:474:replace_alu$9572.C[1]
.sym 10551 cic_i0.int_stage[3][0]
.sym 10552 cic_i0.int_stage[2][0]
.sym 10555 $auto$alumacc.cc:474:replace_alu$9572.C[2]
.sym 10557 cic_i0.int_stage[2][1]
.sym 10558 cic_i0.int_stage[3][1]
.sym 10559 $auto$alumacc.cc:474:replace_alu$9572.C[1]
.sym 10561 $auto$alumacc.cc:474:replace_alu$9572.C[3]
.sym 10563 cic_i0.int_stage[2][2]
.sym 10564 cic_i0.int_stage[3][2]
.sym 10565 $auto$alumacc.cc:474:replace_alu$9572.C[2]
.sym 10567 $auto$alumacc.cc:474:replace_alu$9572.C[4]
.sym 10569 cic_i0.int_stage[3][3]
.sym 10570 cic_i0.int_stage[2][3]
.sym 10571 $auto$alumacc.cc:474:replace_alu$9572.C[3]
.sym 10573 $auto$alumacc.cc:474:replace_alu$9572.C[5]
.sym 10575 cic_i0.int_stage[3][4]
.sym 10576 cic_i0.int_stage[2][4]
.sym 10577 $auto$alumacc.cc:474:replace_alu$9572.C[4]
.sym 10579 $auto$alumacc.cc:474:replace_alu$9572.C[6]
.sym 10581 cic_i0.int_stage[3][5]
.sym 10582 cic_i0.int_stage[2][5]
.sym 10583 $auto$alumacc.cc:474:replace_alu$9572.C[5]
.sym 10585 $auto$alumacc.cc:474:replace_alu$9572.C[7]
.sym 10587 cic_i0.int_stage[3][6]
.sym 10588 cic_i0.int_stage[2][6]
.sym 10589 $auto$alumacc.cc:474:replace_alu$9572.C[6]
.sym 10591 $auto$alumacc.cc:474:replace_alu$9572.C[8]
.sym 10593 cic_i0.int_stage[2][7]
.sym 10594 cic_i0.int_stage[3][7]
.sym 10595 $auto$alumacc.cc:474:replace_alu$9572.C[7]
.sym 10597 o_sclk$SB_IO_OUT_$glb_clk
.sym 10599 cic_i0.int_stage[4][8]
.sym 10600 cic_i0.int_stage[4][9]
.sym 10601 cic_i0.int_stage[4][10]
.sym 10602 cic_i0.int_stage[4][11]
.sym 10603 cic_i0.int_stage[4][12]
.sym 10604 cic_i0.int_stage[4][13]
.sym 10605 cic_i0.int_stage[4][14]
.sym 10606 cic_i0.int_stage[4][15]
.sym 10607 cic_i0.int_stage[2][6]
.sym 10608 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[12]
.sym 10612 cic_i0.comb_stage[2][34]
.sym 10614 cic_i0.int_stage[4][0]
.sym 10615 cic_i0.comb_stage[0][10]
.sym 10616 cic_i0.int_stage[4][7]
.sym 10617 cic_i0.int_stage[2][1]
.sym 10620 cic_i0.comb_stage[2][84]
.sym 10621 cic_i0.comb_stage[3][80]
.sym 10622 cic_i0.int_stage[1][0]
.sym 10623 cic_i0.int_stage[2][24]
.sym 10624 cic_i0.comb_stage[2][60]
.sym 10625 cic_i0.comb_stage[2][57]
.sym 10628 i0[14]
.sym 10632 cic_i0.comb_stage[2][88]
.sym 10634 cic_i0.comb_stage[2][89]
.sym 10635 $auto$alumacc.cc:474:replace_alu$9572.C[8]
.sym 10640 cic_i0.int_stage[2][14]
.sym 10641 cic_i0.int_stage[2][10]
.sym 10642 cic_i0.int_stage[2][9]
.sym 10643 cic_i0.int_stage[3][11]
.sym 10644 cic_i0.int_stage[2][8]
.sym 10645 cic_i0.int_stage[3][13]
.sym 10646 cic_i0.int_stage[2][13]
.sym 10650 cic_i0.int_stage[2][15]
.sym 10652 cic_i0.int_stage[2][12]
.sym 10654 cic_i0.int_stage[3][14]
.sym 10655 cic_i0.int_stage[2][11]
.sym 10657 cic_i0.int_stage[3][9]
.sym 10658 cic_i0.int_stage[3][10]
.sym 10660 cic_i0.int_stage[3][12]
.sym 10664 cic_i0.int_stage[3][8]
.sym 10671 cic_i0.int_stage[3][15]
.sym 10672 $auto$alumacc.cc:474:replace_alu$9572.C[9]
.sym 10674 cic_i0.int_stage[3][8]
.sym 10675 cic_i0.int_stage[2][8]
.sym 10676 $auto$alumacc.cc:474:replace_alu$9572.C[8]
.sym 10678 $auto$alumacc.cc:474:replace_alu$9572.C[10]
.sym 10680 cic_i0.int_stage[2][9]
.sym 10681 cic_i0.int_stage[3][9]
.sym 10682 $auto$alumacc.cc:474:replace_alu$9572.C[9]
.sym 10684 $auto$alumacc.cc:474:replace_alu$9572.C[11]
.sym 10686 cic_i0.int_stage[2][10]
.sym 10687 cic_i0.int_stage[3][10]
.sym 10688 $auto$alumacc.cc:474:replace_alu$9572.C[10]
.sym 10690 $auto$alumacc.cc:474:replace_alu$9572.C[12]
.sym 10692 cic_i0.int_stage[2][11]
.sym 10693 cic_i0.int_stage[3][11]
.sym 10694 $auto$alumacc.cc:474:replace_alu$9572.C[11]
.sym 10696 $auto$alumacc.cc:474:replace_alu$9572.C[13]
.sym 10698 cic_i0.int_stage[2][12]
.sym 10699 cic_i0.int_stage[3][12]
.sym 10700 $auto$alumacc.cc:474:replace_alu$9572.C[12]
.sym 10702 $auto$alumacc.cc:474:replace_alu$9572.C[14]
.sym 10704 cic_i0.int_stage[2][13]
.sym 10705 cic_i0.int_stage[3][13]
.sym 10706 $auto$alumacc.cc:474:replace_alu$9572.C[13]
.sym 10708 $auto$alumacc.cc:474:replace_alu$9572.C[15]
.sym 10710 cic_i0.int_stage[3][14]
.sym 10711 cic_i0.int_stage[2][14]
.sym 10712 $auto$alumacc.cc:474:replace_alu$9572.C[14]
.sym 10714 $auto$alumacc.cc:474:replace_alu$9572.C[16]
.sym 10716 cic_i0.int_stage[3][15]
.sym 10717 cic_i0.int_stage[2][15]
.sym 10718 $auto$alumacc.cc:474:replace_alu$9572.C[15]
.sym 10720 o_sclk$SB_IO_OUT_$glb_clk
.sym 10722 cic_i0.int_stage[4][16]
.sym 10723 cic_i0.int_stage[4][17]
.sym 10724 cic_i0.int_stage[4][18]
.sym 10725 cic_i0.int_stage[4][19]
.sym 10726 cic_i0.int_stage[4][20]
.sym 10727 cic_i0.int_stage[4][21]
.sym 10728 cic_i0.int_stage[4][22]
.sym 10729 cic_i0.int_stage[4][23]
.sym 10730 cic_i0.int_stage[2][14]
.sym 10733 i0[11]
.sym 10734 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[88]
.sym 10735 cic_i0.comb_stage[2][42]
.sym 10736 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[95]
.sym 10737 cic_i0.comb_stage[2][47]
.sym 10738 cic_i0.int_stage[2][9]
.sym 10739 cic_i0.int_stage[4][15]
.sym 10741 cic_i0.comb_stage[2][62]
.sym 10742 cic_i0.int_stage[2][13]
.sym 10743 cic_i0.comb_stage[2][45]
.sym 10744 cic_i0.comb_stage[3][88]
.sym 10745 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[47]
.sym 10753 cic_i0.comb_stage[2][71]
.sym 10754 cic_i0.comb_stage[1][66]
.sym 10755 cic_i0.int_stage[2][32]
.sym 10758 $auto$alumacc.cc:474:replace_alu$9572.C[16]
.sym 10763 cic_i0.int_stage[2][22]
.sym 10765 cic_i0.int_stage[2][23]
.sym 10766 cic_i0.int_stage[2][20]
.sym 10767 cic_i0.int_stage[2][17]
.sym 10770 cic_i0.int_stage[3][23]
.sym 10771 cic_i0.int_stage[2][18]
.sym 10774 cic_i0.int_stage[2][19]
.sym 10775 cic_i0.int_stage[2][16]
.sym 10777 cic_i0.int_stage[2][21]
.sym 10779 cic_i0.int_stage[3][16]
.sym 10780 cic_i0.int_stage[3][17]
.sym 10781 cic_i0.int_stage[3][18]
.sym 10782 cic_i0.int_stage[3][19]
.sym 10783 cic_i0.int_stage[3][20]
.sym 10792 cic_i0.int_stage[3][21]
.sym 10793 cic_i0.int_stage[3][22]
.sym 10795 $auto$alumacc.cc:474:replace_alu$9572.C[17]
.sym 10797 cic_i0.int_stage[2][16]
.sym 10798 cic_i0.int_stage[3][16]
.sym 10799 $auto$alumacc.cc:474:replace_alu$9572.C[16]
.sym 10801 $auto$alumacc.cc:474:replace_alu$9572.C[18]
.sym 10803 cic_i0.int_stage[2][17]
.sym 10804 cic_i0.int_stage[3][17]
.sym 10805 $auto$alumacc.cc:474:replace_alu$9572.C[17]
.sym 10807 $auto$alumacc.cc:474:replace_alu$9572.C[19]
.sym 10809 cic_i0.int_stage[2][18]
.sym 10810 cic_i0.int_stage[3][18]
.sym 10811 $auto$alumacc.cc:474:replace_alu$9572.C[18]
.sym 10813 $auto$alumacc.cc:474:replace_alu$9572.C[20]
.sym 10815 cic_i0.int_stage[2][19]
.sym 10816 cic_i0.int_stage[3][19]
.sym 10817 $auto$alumacc.cc:474:replace_alu$9572.C[19]
.sym 10819 $auto$alumacc.cc:474:replace_alu$9572.C[21]
.sym 10821 cic_i0.int_stage[2][20]
.sym 10822 cic_i0.int_stage[3][20]
.sym 10823 $auto$alumacc.cc:474:replace_alu$9572.C[20]
.sym 10825 $auto$alumacc.cc:474:replace_alu$9572.C[22]
.sym 10827 cic_i0.int_stage[3][21]
.sym 10828 cic_i0.int_stage[2][21]
.sym 10829 $auto$alumacc.cc:474:replace_alu$9572.C[21]
.sym 10831 $auto$alumacc.cc:474:replace_alu$9572.C[23]
.sym 10833 cic_i0.int_stage[3][22]
.sym 10834 cic_i0.int_stage[2][22]
.sym 10835 $auto$alumacc.cc:474:replace_alu$9572.C[22]
.sym 10837 $auto$alumacc.cc:474:replace_alu$9572.C[24]
.sym 10839 cic_i0.int_stage[2][23]
.sym 10840 cic_i0.int_stage[3][23]
.sym 10841 $auto$alumacc.cc:474:replace_alu$9572.C[23]
.sym 10843 o_sclk$SB_IO_OUT_$glb_clk
.sym 10845 cic_i0.int_stage[4][24]
.sym 10846 cic_i0.int_stage[4][25]
.sym 10847 cic_i0.int_stage[4][26]
.sym 10848 cic_i0.int_stage[4][27]
.sym 10849 cic_i0.int_stage[4][28]
.sym 10850 cic_i0.int_stage[4][29]
.sym 10851 cic_i0.int_stage[4][30]
.sym 10852 cic_i0.int_stage[4][31]
.sym 10853 cic_i0.int_stage[2][22]
.sym 10854 cic_i0.int_stage[4][21]
.sym 10857 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 10858 cic_i0.int_stage[4][22]
.sym 10859 cic_i0.comb_stage[3][97]
.sym 10860 cic_i0.int_stage[2][20]
.sym 10861 cic_i0.comb_stage[3][101]
.sym 10862 cic_i0.int_stage[4][23]
.sym 10863 cic_i0.int_stage[2][17]
.sym 10864 cic_i0.int_stage[4][16]
.sym 10865 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[98]
.sym 10868 cic_i0.comb_stage[1][26]
.sym 10869 cic_i0.comb_stage[2][105]
.sym 10871 cic_i0.comb_stage[2][73]
.sym 10881 $auto$alumacc.cc:474:replace_alu$9572.C[24]
.sym 10886 cic_i0.int_stage[2][26]
.sym 10888 cic_i0.int_stage[2][31]
.sym 10890 cic_i0.int_stage[2][28]
.sym 10892 cic_i0.int_stage[2][29]
.sym 10894 cic_i0.int_stage[2][30]
.sym 10895 cic_i0.int_stage[2][24]
.sym 10896 cic_i0.int_stage[2][27]
.sym 10897 cic_i0.int_stage[3][27]
.sym 10898 cic_i0.int_stage[3][28]
.sym 10900 cic_i0.int_stage[2][25]
.sym 10907 cic_i0.int_stage[3][29]
.sym 10908 cic_i0.int_stage[3][30]
.sym 10909 cic_i0.int_stage[3][31]
.sym 10910 cic_i0.int_stage[3][24]
.sym 10911 cic_i0.int_stage[3][25]
.sym 10912 cic_i0.int_stage[3][26]
.sym 10918 $auto$alumacc.cc:474:replace_alu$9572.C[25]
.sym 10920 cic_i0.int_stage[3][24]
.sym 10921 cic_i0.int_stage[2][24]
.sym 10922 $auto$alumacc.cc:474:replace_alu$9572.C[24]
.sym 10924 $auto$alumacc.cc:474:replace_alu$9572.C[26]
.sym 10926 cic_i0.int_stage[3][25]
.sym 10927 cic_i0.int_stage[2][25]
.sym 10928 $auto$alumacc.cc:474:replace_alu$9572.C[25]
.sym 10930 $auto$alumacc.cc:474:replace_alu$9572.C[27]
.sym 10932 cic_i0.int_stage[3][26]
.sym 10933 cic_i0.int_stage[2][26]
.sym 10934 $auto$alumacc.cc:474:replace_alu$9572.C[26]
.sym 10936 $auto$alumacc.cc:474:replace_alu$9572.C[28]
.sym 10938 cic_i0.int_stage[3][27]
.sym 10939 cic_i0.int_stage[2][27]
.sym 10940 $auto$alumacc.cc:474:replace_alu$9572.C[27]
.sym 10942 $auto$alumacc.cc:474:replace_alu$9572.C[29]
.sym 10944 cic_i0.int_stage[3][28]
.sym 10945 cic_i0.int_stage[2][28]
.sym 10946 $auto$alumacc.cc:474:replace_alu$9572.C[28]
.sym 10948 $auto$alumacc.cc:474:replace_alu$9572.C[30]
.sym 10950 cic_i0.int_stage[2][29]
.sym 10951 cic_i0.int_stage[3][29]
.sym 10952 $auto$alumacc.cc:474:replace_alu$9572.C[29]
.sym 10954 $auto$alumacc.cc:474:replace_alu$9572.C[31]
.sym 10956 cic_i0.int_stage[2][30]
.sym 10957 cic_i0.int_stage[3][30]
.sym 10958 $auto$alumacc.cc:474:replace_alu$9572.C[30]
.sym 10960 $auto$alumacc.cc:474:replace_alu$9572.C[32]
.sym 10962 cic_i0.int_stage[2][31]
.sym 10963 cic_i0.int_stage[3][31]
.sym 10964 $auto$alumacc.cc:474:replace_alu$9572.C[31]
.sym 10966 o_sclk$SB_IO_OUT_$glb_clk
.sym 10968 cic_i0.int_stage[4][32]
.sym 10969 cic_i0.int_stage[4][33]
.sym 10970 cic_i0.int_stage[4][34]
.sym 10971 cic_i0.int_stage[4][35]
.sym 10972 cic_i0.int_stage[4][36]
.sym 10973 cic_i0.int_stage[4][37]
.sym 10974 cic_i0.int_stage[4][38]
.sym 10975 cic_i0.int_stage[4][39]
.sym 10976 cic_i0.int_stage[2][30]
.sym 10977 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[36]
.sym 10980 cic_i0.comb_stage[2][86]
.sym 10981 cic_i0.comb_stage[2][58]
.sym 10982 cic_i0.comb_stage[3][105]
.sym 10983 cic_i0.comb_stage[2][63]
.sym 10985 cic_i0.comb_stage[2][59]
.sym 10987 cic_i0.int_stage[4][24]
.sym 10988 cic_i0.int_stage[2][25]
.sym 10989 cic_i0.comb_stage[2][79]
.sym 10990 cic_i0.comb_stage[3][104]
.sym 10991 cic_i0.comb_stage[2][62]
.sym 11000 cic_i0.int_stage[2][48]
.sym 11001 cic_i0.comb_stage[1][87]
.sym 11004 $auto$alumacc.cc:474:replace_alu$9572.C[32]
.sym 11010 cic_i0.int_stage[3][33]
.sym 11011 cic_i0.int_stage[2][35]
.sym 11012 cic_i0.int_stage[3][35]
.sym 11013 cic_i0.int_stage[2][36]
.sym 11015 cic_i0.int_stage[2][33]
.sym 11017 cic_i0.int_stage[2][38]
.sym 11019 cic_i0.int_stage[2][39]
.sym 11021 cic_i0.int_stage[2][34]
.sym 11023 cic_i0.int_stage[2][37]
.sym 11024 cic_i0.int_stage[3][39]
.sym 11025 cic_i0.int_stage[2][32]
.sym 11027 cic_i0.int_stage[3][34]
.sym 11031 cic_i0.int_stage[3][38]
.sym 11033 cic_i0.int_stage[3][32]
.sym 11037 cic_i0.int_stage[3][36]
.sym 11038 cic_i0.int_stage[3][37]
.sym 11041 $auto$alumacc.cc:474:replace_alu$9572.C[33]
.sym 11043 cic_i0.int_stage[3][32]
.sym 11044 cic_i0.int_stage[2][32]
.sym 11045 $auto$alumacc.cc:474:replace_alu$9572.C[32]
.sym 11047 $auto$alumacc.cc:474:replace_alu$9572.C[34]
.sym 11049 cic_i0.int_stage[2][33]
.sym 11050 cic_i0.int_stage[3][33]
.sym 11051 $auto$alumacc.cc:474:replace_alu$9572.C[33]
.sym 11053 $auto$alumacc.cc:474:replace_alu$9572.C[35]
.sym 11055 cic_i0.int_stage[2][34]
.sym 11056 cic_i0.int_stage[3][34]
.sym 11057 $auto$alumacc.cc:474:replace_alu$9572.C[34]
.sym 11059 $auto$alumacc.cc:474:replace_alu$9572.C[36]
.sym 11061 cic_i0.int_stage[2][35]
.sym 11062 cic_i0.int_stage[3][35]
.sym 11063 $auto$alumacc.cc:474:replace_alu$9572.C[35]
.sym 11065 $auto$alumacc.cc:474:replace_alu$9572.C[37]
.sym 11067 cic_i0.int_stage[3][36]
.sym 11068 cic_i0.int_stage[2][36]
.sym 11069 $auto$alumacc.cc:474:replace_alu$9572.C[36]
.sym 11071 $auto$alumacc.cc:474:replace_alu$9572.C[38]
.sym 11073 cic_i0.int_stage[3][37]
.sym 11074 cic_i0.int_stage[2][37]
.sym 11075 $auto$alumacc.cc:474:replace_alu$9572.C[37]
.sym 11077 $auto$alumacc.cc:474:replace_alu$9572.C[39]
.sym 11079 cic_i0.int_stage[2][38]
.sym 11080 cic_i0.int_stage[3][38]
.sym 11081 $auto$alumacc.cc:474:replace_alu$9572.C[38]
.sym 11083 $auto$alumacc.cc:474:replace_alu$9572.C[40]
.sym 11085 cic_i0.int_stage[3][39]
.sym 11086 cic_i0.int_stage[2][39]
.sym 11087 $auto$alumacc.cc:474:replace_alu$9572.C[39]
.sym 11089 o_sclk$SB_IO_OUT_$glb_clk
.sym 11091 cic_i0.int_stage[4][40]
.sym 11092 cic_i0.int_stage[4][41]
.sym 11093 cic_i0.int_stage[4][42]
.sym 11094 cic_i0.int_stage[4][43]
.sym 11095 cic_i0.int_stage[4][44]
.sym 11096 cic_i0.int_stage[4][45]
.sym 11097 cic_i0.int_stage[4][46]
.sym 11098 cic_i0.int_stage[4][47]
.sym 11099 cic_i0.int_stage[2][38]
.sym 11100 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[68]
.sym 11104 cic_i0.int_stage[4][38]
.sym 11106 cic_i0.int_stage[4][35]
.sym 11107 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 11108 cic_i0.int_stage[4][39]
.sym 11109 cic_i0.comb_stage[0][10]
.sym 11112 cic_i0.int_stage[1][35]
.sym 11113 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 11114 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 11116 i0[8]
.sym 11120 i0[14]
.sym 11124 cic_i0.comb_stage[2][88]
.sym 11126 cic_i0.comb_stage[2][89]
.sym 11127 $auto$alumacc.cc:474:replace_alu$9572.C[40]
.sym 11132 cic_i0.int_stage[2][42]
.sym 11134 cic_i0.int_stage[2][41]
.sym 11136 cic_i0.int_stage[2][44]
.sym 11138 cic_i0.int_stage[2][43]
.sym 11140 cic_i0.int_stage[2][46]
.sym 11142 cic_i0.int_stage[2][47]
.sym 11144 cic_i0.int_stage[2][40]
.sym 11145 cic_i0.int_stage[3][45]
.sym 11146 cic_i0.int_stage[2][45]
.sym 11147 cic_i0.int_stage[3][47]
.sym 11148 cic_i0.int_stage[3][40]
.sym 11149 cic_i0.int_stage[3][41]
.sym 11151 cic_i0.int_stage[3][43]
.sym 11154 cic_i0.int_stage[3][46]
.sym 11158 cic_i0.int_stage[3][42]
.sym 11160 cic_i0.int_stage[3][44]
.sym 11164 $auto$alumacc.cc:474:replace_alu$9572.C[41]
.sym 11166 cic_i0.int_stage[2][40]
.sym 11167 cic_i0.int_stage[3][40]
.sym 11168 $auto$alumacc.cc:474:replace_alu$9572.C[40]
.sym 11170 $auto$alumacc.cc:474:replace_alu$9572.C[42]
.sym 11172 cic_i0.int_stage[2][41]
.sym 11173 cic_i0.int_stage[3][41]
.sym 11174 $auto$alumacc.cc:474:replace_alu$9572.C[41]
.sym 11176 $auto$alumacc.cc:474:replace_alu$9572.C[43]
.sym 11178 cic_i0.int_stage[3][42]
.sym 11179 cic_i0.int_stage[2][42]
.sym 11180 $auto$alumacc.cc:474:replace_alu$9572.C[42]
.sym 11182 $auto$alumacc.cc:474:replace_alu$9572.C[44]
.sym 11184 cic_i0.int_stage[2][43]
.sym 11185 cic_i0.int_stage[3][43]
.sym 11186 $auto$alumacc.cc:474:replace_alu$9572.C[43]
.sym 11188 $auto$alumacc.cc:474:replace_alu$9572.C[45]
.sym 11190 cic_i0.int_stage[3][44]
.sym 11191 cic_i0.int_stage[2][44]
.sym 11192 $auto$alumacc.cc:474:replace_alu$9572.C[44]
.sym 11194 $auto$alumacc.cc:474:replace_alu$9572.C[46]
.sym 11196 cic_i0.int_stage[3][45]
.sym 11197 cic_i0.int_stage[2][45]
.sym 11198 $auto$alumacc.cc:474:replace_alu$9572.C[45]
.sym 11200 $auto$alumacc.cc:474:replace_alu$9572.C[47]
.sym 11202 cic_i0.int_stage[2][46]
.sym 11203 cic_i0.int_stage[3][46]
.sym 11204 $auto$alumacc.cc:474:replace_alu$9572.C[46]
.sym 11206 $auto$alumacc.cc:474:replace_alu$9572.C[48]
.sym 11208 cic_i0.int_stage[3][47]
.sym 11209 cic_i0.int_stage[2][47]
.sym 11210 $auto$alumacc.cc:474:replace_alu$9572.C[47]
.sym 11212 o_sclk$SB_IO_OUT_$glb_clk
.sym 11214 cic_i0.int_stage[4][48]
.sym 11215 cic_i0.int_stage[4][49]
.sym 11216 cic_i0.int_stage[4][50]
.sym 11217 cic_i0.int_stage[4][51]
.sym 11218 cic_i0.int_stage[4][52]
.sym 11219 cic_i0.int_stage[4][53]
.sym 11220 cic_i0.int_stage[4][54]
.sym 11221 cic_i0.int_stage[4][55]
.sym 11222 cic_i0.int_stage[2][46]
.sym 11223 cic_i0.int_stage[4][45]
.sym 11227 cic_i0.int_stage[4][46]
.sym 11230 cic_i0.int_stage[2][41]
.sym 11231 cic_i0.int_stage[4][47]
.sym 11233 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 11235 cic_i0.comb_stage[2][77]
.sym 11237 cic_i0.int_stage[4][42]
.sym 11250 $auto$alumacc.cc:474:replace_alu$9572.C[48]
.sym 11257 cic_i0.int_stage[2][55]
.sym 11259 cic_i0.int_stage[2][52]
.sym 11261 cic_i0.int_stage[2][53]
.sym 11262 cic_i0.int_stage[3][55]
.sym 11263 cic_i0.int_stage[2][54]
.sym 11264 cic_i0.int_stage[3][49]
.sym 11265 cic_i0.int_stage[2][51]
.sym 11266 cic_i0.int_stage[3][51]
.sym 11267 cic_i0.int_stage[3][52]
.sym 11268 cic_i0.int_stage[2][50]
.sym 11269 cic_i0.int_stage[2][49]
.sym 11271 cic_i0.int_stage[3][48]
.sym 11272 cic_i0.int_stage[2][48]
.sym 11276 cic_i0.int_stage[3][53]
.sym 11277 cic_i0.int_stage[3][54]
.sym 11281 cic_i0.int_stage[3][50]
.sym 11287 $auto$alumacc.cc:474:replace_alu$9572.C[49]
.sym 11289 cic_i0.int_stage[2][48]
.sym 11290 cic_i0.int_stage[3][48]
.sym 11291 $auto$alumacc.cc:474:replace_alu$9572.C[48]
.sym 11293 $auto$alumacc.cc:474:replace_alu$9572.C[50]
.sym 11295 cic_i0.int_stage[3][49]
.sym 11296 cic_i0.int_stage[2][49]
.sym 11297 $auto$alumacc.cc:474:replace_alu$9572.C[49]
.sym 11299 $auto$alumacc.cc:474:replace_alu$9572.C[51]
.sym 11301 cic_i0.int_stage[3][50]
.sym 11302 cic_i0.int_stage[2][50]
.sym 11303 $auto$alumacc.cc:474:replace_alu$9572.C[50]
.sym 11305 $auto$alumacc.cc:474:replace_alu$9572.C[52]
.sym 11307 cic_i0.int_stage[3][51]
.sym 11308 cic_i0.int_stage[2][51]
.sym 11309 $auto$alumacc.cc:474:replace_alu$9572.C[51]
.sym 11311 $auto$alumacc.cc:474:replace_alu$9572.C[53]
.sym 11313 cic_i0.int_stage[3][52]
.sym 11314 cic_i0.int_stage[2][52]
.sym 11315 $auto$alumacc.cc:474:replace_alu$9572.C[52]
.sym 11317 $auto$alumacc.cc:474:replace_alu$9572.C[54]
.sym 11319 cic_i0.int_stage[2][53]
.sym 11320 cic_i0.int_stage[3][53]
.sym 11321 $auto$alumacc.cc:474:replace_alu$9572.C[53]
.sym 11323 $auto$alumacc.cc:474:replace_alu$9572.C[55]
.sym 11325 cic_i0.int_stage[2][54]
.sym 11326 cic_i0.int_stage[3][54]
.sym 11327 $auto$alumacc.cc:474:replace_alu$9572.C[54]
.sym 11329 $auto$alumacc.cc:474:replace_alu$9572.C[56]
.sym 11331 cic_i0.int_stage[2][55]
.sym 11332 cic_i0.int_stage[3][55]
.sym 11333 $auto$alumacc.cc:474:replace_alu$9572.C[55]
.sym 11335 o_sclk$SB_IO_OUT_$glb_clk
.sym 11337 cic_i0.int_stage[4][56]
.sym 11338 cic_i0.int_stage[4][57]
.sym 11339 cic_i0.int_stage[4][58]
.sym 11340 cic_i0.int_stage[4][59]
.sym 11341 cic_i0.int_stage[4][60]
.sym 11342 cic_i0.int_stage[4][61]
.sym 11343 cic_i0.int_stage[4][62]
.sym 11344 cic_i0.int_stage[4][63]
.sym 11345 cic_i0.int_stage[2][54]
.sym 11346 cic_i0.int_stage[4][53]
.sym 11350 cic_i0.int_stage[4][54]
.sym 11354 cic_i0.int_stage[4][55]
.sym 11372 cic_i0.comb_stage[2][105]
.sym 11373 $auto$alumacc.cc:474:replace_alu$9572.C[56]
.sym 11378 cic_i0.int_stage[2][60]
.sym 11380 cic_i0.int_stage[2][61]
.sym 11382 cic_i0.int_stage[2][58]
.sym 11383 cic_i0.int_stage[3][61]
.sym 11384 cic_i0.int_stage[2][59]
.sym 11385 cic_i0.int_stage[2][56]
.sym 11386 cic_i0.int_stage[2][62]
.sym 11388 cic_i0.int_stage[2][63]
.sym 11392 cic_i0.int_stage[2][57]
.sym 11394 cic_i0.int_stage[3][56]
.sym 11397 cic_i0.int_stage[3][59]
.sym 11400 cic_i0.int_stage[3][62]
.sym 11403 cic_i0.int_stage[3][57]
.sym 11404 cic_i0.int_stage[3][58]
.sym 11406 cic_i0.int_stage[3][60]
.sym 11409 cic_i0.int_stage[3][63]
.sym 11410 $auto$alumacc.cc:474:replace_alu$9572.C[57]
.sym 11412 cic_i0.int_stage[2][56]
.sym 11413 cic_i0.int_stage[3][56]
.sym 11414 $auto$alumacc.cc:474:replace_alu$9572.C[56]
.sym 11416 $auto$alumacc.cc:474:replace_alu$9572.C[58]
.sym 11418 cic_i0.int_stage[3][57]
.sym 11419 cic_i0.int_stage[2][57]
.sym 11420 $auto$alumacc.cc:474:replace_alu$9572.C[57]
.sym 11422 $auto$alumacc.cc:474:replace_alu$9572.C[59]
.sym 11424 cic_i0.int_stage[3][58]
.sym 11425 cic_i0.int_stage[2][58]
.sym 11426 $auto$alumacc.cc:474:replace_alu$9572.C[58]
.sym 11428 $auto$alumacc.cc:474:replace_alu$9572.C[60]
.sym 11430 cic_i0.int_stage[2][59]
.sym 11431 cic_i0.int_stage[3][59]
.sym 11432 $auto$alumacc.cc:474:replace_alu$9572.C[59]
.sym 11434 $auto$alumacc.cc:474:replace_alu$9572.C[61]
.sym 11436 cic_i0.int_stage[3][60]
.sym 11437 cic_i0.int_stage[2][60]
.sym 11438 $auto$alumacc.cc:474:replace_alu$9572.C[60]
.sym 11440 $auto$alumacc.cc:474:replace_alu$9572.C[62]
.sym 11442 cic_i0.int_stage[2][61]
.sym 11443 cic_i0.int_stage[3][61]
.sym 11444 $auto$alumacc.cc:474:replace_alu$9572.C[61]
.sym 11446 $auto$alumacc.cc:474:replace_alu$9572.C[63]
.sym 11448 cic_i0.int_stage[2][62]
.sym 11449 cic_i0.int_stage[3][62]
.sym 11450 $auto$alumacc.cc:474:replace_alu$9572.C[62]
.sym 11452 $auto$alumacc.cc:474:replace_alu$9572.C[64]
.sym 11454 cic_i0.int_stage[3][63]
.sym 11455 cic_i0.int_stage[2][63]
.sym 11456 $auto$alumacc.cc:474:replace_alu$9572.C[63]
.sym 11458 o_sclk$SB_IO_OUT_$glb_clk
.sym 11460 cic_i0.int_stage[4][64]
.sym 11461 cic_i0.int_stage[4][65]
.sym 11462 cic_i0.int_stage[4][66]
.sym 11463 cic_i0.int_stage[4][67]
.sym 11464 cic_i0.int_stage[4][68]
.sym 11465 cic_i0.int_stage[4][69]
.sym 11466 cic_i0.int_stage[4][70]
.sym 11467 cic_i0.int_stage[4][71]
.sym 11468 cic_i0.int_stage[2][62]
.sym 11469 cic_i0.int_stage[4][61]
.sym 11472 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 11473 cic_i0.int_stage[4][62]
.sym 11474 cic_i0.int_stage[2][61]
.sym 11475 cic_i0.comb_stage[2][95]
.sym 11476 cic_i0.int_stage[5][45]
.sym 11477 cic_i0.int_stage[4][63]
.sym 11479 cic_i0.comb_stage[2][92]
.sym 11481 cic_i0.int_stage[2][56]
.sym 11483 cic_i0.comb_stage[2][94]
.sym 11496 $auto$alumacc.cc:474:replace_alu$9572.C[64]
.sym 11501 cic_i0.int_stage[2][70]
.sym 11503 cic_i0.int_stage[2][67]
.sym 11504 cic_i0.int_stage[2][68]
.sym 11506 cic_i0.int_stage[3][69]
.sym 11507 cic_i0.int_stage[2][69]
.sym 11508 cic_i0.int_stage[2][64]
.sym 11509 cic_i0.int_stage[2][66]
.sym 11510 cic_i0.int_stage[2][65]
.sym 11511 cic_i0.int_stage[2][71]
.sym 11515 cic_i0.int_stage[3][70]
.sym 11516 cic_i0.int_stage[3][71]
.sym 11517 cic_i0.int_stage[3][64]
.sym 11518 cic_i0.int_stage[3][65]
.sym 11519 cic_i0.int_stage[3][66]
.sym 11520 cic_i0.int_stage[3][67]
.sym 11521 cic_i0.int_stage[3][68]
.sym 11533 $auto$alumacc.cc:474:replace_alu$9572.C[65]
.sym 11535 cic_i0.int_stage[2][64]
.sym 11536 cic_i0.int_stage[3][64]
.sym 11537 $auto$alumacc.cc:474:replace_alu$9572.C[64]
.sym 11539 $auto$alumacc.cc:474:replace_alu$9572.C[66]
.sym 11541 cic_i0.int_stage[2][65]
.sym 11542 cic_i0.int_stage[3][65]
.sym 11543 $auto$alumacc.cc:474:replace_alu$9572.C[65]
.sym 11545 $auto$alumacc.cc:474:replace_alu$9572.C[67]
.sym 11547 cic_i0.int_stage[2][66]
.sym 11548 cic_i0.int_stage[3][66]
.sym 11549 $auto$alumacc.cc:474:replace_alu$9572.C[66]
.sym 11551 $auto$alumacc.cc:474:replace_alu$9572.C[68]
.sym 11553 cic_i0.int_stage[2][67]
.sym 11554 cic_i0.int_stage[3][67]
.sym 11555 $auto$alumacc.cc:474:replace_alu$9572.C[67]
.sym 11557 $auto$alumacc.cc:474:replace_alu$9572.C[69]
.sym 11559 cic_i0.int_stage[2][68]
.sym 11560 cic_i0.int_stage[3][68]
.sym 11561 $auto$alumacc.cc:474:replace_alu$9572.C[68]
.sym 11563 $auto$alumacc.cc:474:replace_alu$9572.C[70]
.sym 11565 cic_i0.int_stage[2][69]
.sym 11566 cic_i0.int_stage[3][69]
.sym 11567 $auto$alumacc.cc:474:replace_alu$9572.C[69]
.sym 11569 $auto$alumacc.cc:474:replace_alu$9572.C[71]
.sym 11571 cic_i0.int_stage[3][70]
.sym 11572 cic_i0.int_stage[2][70]
.sym 11573 $auto$alumacc.cc:474:replace_alu$9572.C[70]
.sym 11575 $auto$alumacc.cc:474:replace_alu$9572.C[72]
.sym 11577 cic_i0.int_stage[3][71]
.sym 11578 cic_i0.int_stage[2][71]
.sym 11579 $auto$alumacc.cc:474:replace_alu$9572.C[71]
.sym 11581 o_sclk$SB_IO_OUT_$glb_clk
.sym 11583 cic_i0.int_stage[4][72]
.sym 11584 cic_i0.int_stage[4][73]
.sym 11585 cic_i0.int_stage[4][74]
.sym 11586 cic_i0.int_stage[4][75]
.sym 11587 cic_i0.int_stage[4][76]
.sym 11588 cic_i0.int_stage[4][77]
.sym 11589 cic_i0.int_stage[4][78]
.sym 11590 cic_i0.int_stage[4][79]
.sym 11591 cic_i0.int_stage[2][70]
.sym 11592 cic_i0.comb_stage[2][103]
.sym 11596 cic_i0.int_stage[2][65]
.sym 11598 cic_i0.int_stage[2][68]
.sym 11599 cic_i0.comb_stage[2][75]
.sym 11600 cic_i0.int_stage[4][71]
.sym 11604 cic_i0.int_stage[2][64]
.sym 11606 cic_i0.comb_stage[2][102]
.sym 11608 i0[12]
.sym 11609 i0[8]
.sym 11613 i0[14]
.sym 11619 $auto$alumacc.cc:474:replace_alu$9572.C[72]
.sym 11624 cic_i0.int_stage[2][72]
.sym 11625 cic_i0.int_stage[2][76]
.sym 11626 cic_i0.int_stage[2][77]
.sym 11627 cic_i0.int_stage[3][75]
.sym 11628 cic_i0.int_stage[2][74]
.sym 11629 cic_i0.int_stage[3][77]
.sym 11630 cic_i0.int_stage[2][75]
.sym 11632 cic_i0.int_stage[2][78]
.sym 11633 cic_i0.int_stage[3][73]
.sym 11634 cic_i0.int_stage[2][79]
.sym 11638 cic_i0.int_stage[2][73]
.sym 11639 cic_i0.int_stage[3][79]
.sym 11644 cic_i0.int_stage[3][76]
.sym 11646 cic_i0.int_stage[3][78]
.sym 11648 cic_i0.int_stage[3][72]
.sym 11650 cic_i0.int_stage[3][74]
.sym 11656 $auto$alumacc.cc:474:replace_alu$9572.C[73]
.sym 11658 cic_i0.int_stage[3][72]
.sym 11659 cic_i0.int_stage[2][72]
.sym 11660 $auto$alumacc.cc:474:replace_alu$9572.C[72]
.sym 11662 $auto$alumacc.cc:474:replace_alu$9572.C[74]
.sym 11664 cic_i0.int_stage[3][73]
.sym 11665 cic_i0.int_stage[2][73]
.sym 11666 $auto$alumacc.cc:474:replace_alu$9572.C[73]
.sym 11668 $auto$alumacc.cc:474:replace_alu$9572.C[75]
.sym 11670 cic_i0.int_stage[3][74]
.sym 11671 cic_i0.int_stage[2][74]
.sym 11672 $auto$alumacc.cc:474:replace_alu$9572.C[74]
.sym 11674 $auto$alumacc.cc:474:replace_alu$9572.C[76]
.sym 11676 cic_i0.int_stage[2][75]
.sym 11677 cic_i0.int_stage[3][75]
.sym 11678 $auto$alumacc.cc:474:replace_alu$9572.C[75]
.sym 11680 $auto$alumacc.cc:474:replace_alu$9572.C[77]
.sym 11682 cic_i0.int_stage[2][76]
.sym 11683 cic_i0.int_stage[3][76]
.sym 11684 $auto$alumacc.cc:474:replace_alu$9572.C[76]
.sym 11686 $auto$alumacc.cc:474:replace_alu$9572.C[78]
.sym 11688 cic_i0.int_stage[2][77]
.sym 11689 cic_i0.int_stage[3][77]
.sym 11690 $auto$alumacc.cc:474:replace_alu$9572.C[77]
.sym 11692 $auto$alumacc.cc:474:replace_alu$9572.C[79]
.sym 11694 cic_i0.int_stage[2][78]
.sym 11695 cic_i0.int_stage[3][78]
.sym 11696 $auto$alumacc.cc:474:replace_alu$9572.C[78]
.sym 11698 $auto$alumacc.cc:474:replace_alu$9572.C[80]
.sym 11700 cic_i0.int_stage[3][79]
.sym 11701 cic_i0.int_stage[2][79]
.sym 11702 $auto$alumacc.cc:474:replace_alu$9572.C[79]
.sym 11704 o_sclk$SB_IO_OUT_$glb_clk
.sym 11706 cic_i0.int_stage[4][80]
.sym 11707 cic_i0.int_stage[4][81]
.sym 11708 cic_i0.int_stage[4][82]
.sym 11709 cic_i0.int_stage[4][83]
.sym 11710 cic_i0.int_stage[4][84]
.sym 11711 cic_i0.int_stage[4][85]
.sym 11712 cic_i0.int_stage[4][86]
.sym 11713 cic_i0.int_stage[4][87]
.sym 11714 cic_i0.int_stage[2][78]
.sym 11715 cic_i0.int_stage[4][77]
.sym 11719 cic_i0.int_stage[4][78]
.sym 11721 cic_i0.int_stage[4][75]
.sym 11723 cic_i0.int_stage[4][79]
.sym 11728 cic_i0.int_stage[2][72]
.sym 11742 $auto$alumacc.cc:474:replace_alu$9572.C[80]
.sym 11747 cic_i0.int_stage[2][86]
.sym 11748 cic_i0.int_stage[2][81]
.sym 11749 cic_i0.int_stage[2][87]
.sym 11754 cic_i0.int_stage[3][87]
.sym 11755 cic_i0.int_stage[2][82]
.sym 11757 cic_i0.int_stage[2][83]
.sym 11758 cic_i0.int_stage[2][80]
.sym 11759 cic_i0.int_stage[2][84]
.sym 11760 cic_i0.int_stage[3][85]
.sym 11761 cic_i0.int_stage[2][85]
.sym 11765 cic_i0.int_stage[3][82]
.sym 11767 cic_i0.int_stage[3][84]
.sym 11771 cic_i0.int_stage[3][80]
.sym 11772 cic_i0.int_stage[3][81]
.sym 11774 cic_i0.int_stage[3][83]
.sym 11777 cic_i0.int_stage[3][86]
.sym 11779 $auto$alumacc.cc:474:replace_alu$9572.C[81]
.sym 11781 cic_i0.int_stage[3][80]
.sym 11782 cic_i0.int_stage[2][80]
.sym 11783 $auto$alumacc.cc:474:replace_alu$9572.C[80]
.sym 11785 $auto$alumacc.cc:474:replace_alu$9572.C[82]
.sym 11787 cic_i0.int_stage[3][81]
.sym 11788 cic_i0.int_stage[2][81]
.sym 11789 $auto$alumacc.cc:474:replace_alu$9572.C[81]
.sym 11791 $auto$alumacc.cc:474:replace_alu$9572.C[83]
.sym 11793 cic_i0.int_stage[2][82]
.sym 11794 cic_i0.int_stage[3][82]
.sym 11795 $auto$alumacc.cc:474:replace_alu$9572.C[82]
.sym 11797 $auto$alumacc.cc:474:replace_alu$9572.C[84]
.sym 11799 cic_i0.int_stage[3][83]
.sym 11800 cic_i0.int_stage[2][83]
.sym 11801 $auto$alumacc.cc:474:replace_alu$9572.C[83]
.sym 11803 $auto$alumacc.cc:474:replace_alu$9572.C[85]
.sym 11805 cic_i0.int_stage[2][84]
.sym 11806 cic_i0.int_stage[3][84]
.sym 11807 $auto$alumacc.cc:474:replace_alu$9572.C[84]
.sym 11809 $auto$alumacc.cc:474:replace_alu$9572.C[86]
.sym 11811 cic_i0.int_stage[3][85]
.sym 11812 cic_i0.int_stage[2][85]
.sym 11813 $auto$alumacc.cc:474:replace_alu$9572.C[85]
.sym 11815 $auto$alumacc.cc:474:replace_alu$9572.C[87]
.sym 11817 cic_i0.int_stage[3][86]
.sym 11818 cic_i0.int_stage[2][86]
.sym 11819 $auto$alumacc.cc:474:replace_alu$9572.C[86]
.sym 11821 $auto$alumacc.cc:474:replace_alu$9572.C[88]
.sym 11823 cic_i0.int_stage[2][87]
.sym 11824 cic_i0.int_stage[3][87]
.sym 11825 $auto$alumacc.cc:474:replace_alu$9572.C[87]
.sym 11827 o_sclk$SB_IO_OUT_$glb_clk
.sym 11829 cic_i0.int_stage[4][88]
.sym 11830 cic_i0.int_stage[4][89]
.sym 11831 cic_i0.int_stage[4][90]
.sym 11832 cic_i0.int_stage[4][91]
.sym 11833 cic_i0.int_stage[4][92]
.sym 11834 cic_i0.int_stage[4][93]
.sym 11835 cic_i0.int_stage[4][94]
.sym 11836 cic_i0.int_stage[4][95]
.sym 11837 cic_i0.int_stage[2][86]
.sym 11842 cic_i0.int_stage[4][86]
.sym 11844 cic_i0.int_stage[2][80]
.sym 11846 cic_i0.int_stage[4][87]
.sym 11848 cic_i0.int_stage[4][80]
.sym 11852 cic_i0.int_stage[2][81]
.sym 11865 $auto$alumacc.cc:474:replace_alu$9572.C[88]
.sym 11870 cic_i0.int_stage[2][94]
.sym 11871 cic_i0.int_stage[3][89]
.sym 11872 cic_i0.int_stage[2][95]
.sym 11874 cic_i0.int_stage[3][92]
.sym 11875 cic_i0.int_stage[2][93]
.sym 11877 cic_i0.int_stage[2][88]
.sym 11879 cic_i0.int_stage[2][89]
.sym 11880 cic_i0.int_stage[2][90]
.sym 11881 cic_i0.int_stage[3][91]
.sym 11882 cic_i0.int_stage[2][92]
.sym 11884 cic_i0.int_stage[2][91]
.sym 11886 cic_i0.int_stage[3][88]
.sym 11888 cic_i0.int_stage[3][90]
.sym 11893 cic_i0.int_stage[3][95]
.sym 11899 cic_i0.int_stage[3][93]
.sym 11900 cic_i0.int_stage[3][94]
.sym 11902 $auto$alumacc.cc:474:replace_alu$9572.C[89]
.sym 11904 cic_i0.int_stage[2][88]
.sym 11905 cic_i0.int_stage[3][88]
.sym 11906 $auto$alumacc.cc:474:replace_alu$9572.C[88]
.sym 11908 $auto$alumacc.cc:474:replace_alu$9572.C[90]
.sym 11910 cic_i0.int_stage[2][89]
.sym 11911 cic_i0.int_stage[3][89]
.sym 11912 $auto$alumacc.cc:474:replace_alu$9572.C[89]
.sym 11914 $auto$alumacc.cc:474:replace_alu$9572.C[91]
.sym 11916 cic_i0.int_stage[2][90]
.sym 11917 cic_i0.int_stage[3][90]
.sym 11918 $auto$alumacc.cc:474:replace_alu$9572.C[90]
.sym 11920 $auto$alumacc.cc:474:replace_alu$9572.C[92]
.sym 11922 cic_i0.int_stage[3][91]
.sym 11923 cic_i0.int_stage[2][91]
.sym 11924 $auto$alumacc.cc:474:replace_alu$9572.C[91]
.sym 11926 $auto$alumacc.cc:474:replace_alu$9572.C[93]
.sym 11928 cic_i0.int_stage[2][92]
.sym 11929 cic_i0.int_stage[3][92]
.sym 11930 $auto$alumacc.cc:474:replace_alu$9572.C[92]
.sym 11932 $auto$alumacc.cc:474:replace_alu$9572.C[94]
.sym 11934 cic_i0.int_stage[3][93]
.sym 11935 cic_i0.int_stage[2][93]
.sym 11936 $auto$alumacc.cc:474:replace_alu$9572.C[93]
.sym 11938 $auto$alumacc.cc:474:replace_alu$9572.C[95]
.sym 11940 cic_i0.int_stage[3][94]
.sym 11941 cic_i0.int_stage[2][94]
.sym 11942 $auto$alumacc.cc:474:replace_alu$9572.C[94]
.sym 11944 $auto$alumacc.cc:474:replace_alu$9572.C[96]
.sym 11946 cic_i0.int_stage[2][95]
.sym 11947 cic_i0.int_stage[3][95]
.sym 11948 $auto$alumacc.cc:474:replace_alu$9572.C[95]
.sym 11950 o_sclk$SB_IO_OUT_$glb_clk
.sym 11952 cic_i0.int_stage[4][96]
.sym 11953 cic_i0.int_stage[4][97]
.sym 11954 cic_i0.int_stage[4][98]
.sym 11955 cic_i0.int_stage[4][99]
.sym 11956 cic_i0.int_stage[4][100]
.sym 11957 cic_i0.int_stage[4][101]
.sym 11958 cic_i0.int_stage[4][102]
.sym 11959 cic_i0.int_stage[4][103]
.sym 11960 cic_i0.int_stage[2][94]
.sym 11965 cic_i0.int_stage[2][89]
.sym 11969 cic_i0.int_stage[4][95]
.sym 11971 cic_i0.int_stage[2][93]
.sym 11973 cic_i0.int_stage[2][88]
.sym 11974 i0[15]
.sym 11988 $auto$alumacc.cc:474:replace_alu$9572.C[96]
.sym 11993 cic_i0.int_stage[2][102]
.sym 11995 cic_i0.int_stage[2][99]
.sym 11996 cic_i0.int_stage[3][99]
.sym 11998 cic_i0.int_stage[3][101]
.sym 11999 cic_i0.int_stage[2][101]
.sym 12001 cic_i0.int_stage[2][98]
.sym 12003 cic_i0.int_stage[2][103]
.sym 12005 cic_i0.int_stage[3][100]
.sym 12006 cic_i0.int_stage[2][100]
.sym 12007 cic_i0.int_stage[2][97]
.sym 12008 cic_i0.int_stage[2][96]
.sym 12011 cic_i0.int_stage[3][98]
.sym 12017 cic_i0.int_stage[3][96]
.sym 12018 cic_i0.int_stage[3][97]
.sym 12023 cic_i0.int_stage[3][102]
.sym 12024 cic_i0.int_stage[3][103]
.sym 12025 $auto$alumacc.cc:474:replace_alu$9572.C[97]
.sym 12027 cic_i0.int_stage[3][96]
.sym 12028 cic_i0.int_stage[2][96]
.sym 12029 $auto$alumacc.cc:474:replace_alu$9572.C[96]
.sym 12031 $auto$alumacc.cc:474:replace_alu$9572.C[98]
.sym 12033 cic_i0.int_stage[3][97]
.sym 12034 cic_i0.int_stage[2][97]
.sym 12035 $auto$alumacc.cc:474:replace_alu$9572.C[97]
.sym 12037 $auto$alumacc.cc:474:replace_alu$9572.C[99]
.sym 12039 cic_i0.int_stage[2][98]
.sym 12040 cic_i0.int_stage[3][98]
.sym 12041 $auto$alumacc.cc:474:replace_alu$9572.C[98]
.sym 12043 $auto$alumacc.cc:474:replace_alu$9572.C[100]
.sym 12045 cic_i0.int_stage[2][99]
.sym 12046 cic_i0.int_stage[3][99]
.sym 12047 $auto$alumacc.cc:474:replace_alu$9572.C[99]
.sym 12049 $auto$alumacc.cc:474:replace_alu$9572.C[101]
.sym 12051 cic_i0.int_stage[3][100]
.sym 12052 cic_i0.int_stage[2][100]
.sym 12053 $auto$alumacc.cc:474:replace_alu$9572.C[100]
.sym 12055 $auto$alumacc.cc:474:replace_alu$9572.C[102]
.sym 12057 cic_i0.int_stage[2][101]
.sym 12058 cic_i0.int_stage[3][101]
.sym 12059 $auto$alumacc.cc:474:replace_alu$9572.C[101]
.sym 12061 $auto$alumacc.cc:474:replace_alu$9572.C[103]
.sym 12063 cic_i0.int_stage[3][102]
.sym 12064 cic_i0.int_stage[2][102]
.sym 12065 $auto$alumacc.cc:474:replace_alu$9572.C[102]
.sym 12067 $auto$alumacc.cc:474:replace_alu$9572.C[104]
.sym 12069 cic_i0.int_stage[3][103]
.sym 12070 cic_i0.int_stage[2][103]
.sym 12071 $auto$alumacc.cc:474:replace_alu$9572.C[103]
.sym 12073 o_sclk$SB_IO_OUT_$glb_clk
.sym 12075 cic_i0.int_stage[4][104]
.sym 12076 cic_i0.int_stage[4][105]
.sym 12083 cic_i0.int_stage[2][102]
.sym 12088 cic_i0.int_stage[4][102]
.sym 12090 cic_i0.int_stage[4][99]
.sym 12092 cic_i0.int_stage[4][103]
.sym 12095 cic_i0.int_stage[2][97]
.sym 12096 cic_i0.int_stage[2][96]
.sym 12100 i0[12]
.sym 12101 i0[14]
.sym 12111 $auto$alumacc.cc:474:replace_alu$9572.C[104]
.sym 12118 cic_i0.int_stage[2][104]
.sym 12122 cic_i0.int_stage[2][105]
.sym 12124 cic_i0.int_stage[3][104]
.sym 12133 cic_i0.int_stage[3][105]
.sym 12148 $auto$alumacc.cc:474:replace_alu$9572.C[105]
.sym 12150 cic_i0.int_stage[3][104]
.sym 12151 cic_i0.int_stage[2][104]
.sym 12152 $auto$alumacc.cc:474:replace_alu$9572.C[104]
.sym 12156 cic_i0.int_stage[2][105]
.sym 12157 cic_i0.int_stage[3][105]
.sym 12158 $auto$alumacc.cc:474:replace_alu$9572.C[105]
.sym 12196 o_sclk$SB_IO_OUT_$glb_clk
.sym 12210 cic_i0.int_stage[2][104]
.sym 12214 cic_i0.int_stage[2][105]
.sym 12231 i0[11]
.sym 12270 i0[11]
.sym 12304 clk25div[0]
.sym 12356 $PACKER_VCC_NET
.sym 12357 cic_q0.dec[0]
.sym 12379 cic_q0.dec[0]
.sym 12380 $PACKER_VCC_NET
.sym 12420 o_sclk$SB_IO_OUT_$glb_clk
.sym 12428 o_sclk$SB_IO_OUT
.sym 12496 $PACKER_VCC_NET
.sym 12596 i0[8]
.sym 12609 o_sclk$SB_IO_OUT
.sym 12614 sin[1]
.sym 12616 cic_i0.comb_stage[3][98]
.sym 12618 $PACKER_VCC_NET
.sym 12708 dac.y1[0]
.sym 12709 $abc$29715$auto$wreduce.cc:455:run$9510[0]
.sym 12711 dac.e1[0]
.sym 12714 $abc$29715$auto$wreduce.cc:455:run$9512[0]
.sym 12715 sin[6]
.sym 12719 cic_i0.comb_stage[2][6]
.sym 12733 sin[10]
.sym 12735 sin[13]
.sym 12736 dac.y1[18]
.sym 12742 sin[11]
.sym 12749 sin[5]
.sym 12750 sin[2]
.sym 12752 sin[6]
.sym 12754 dac.e2[4]
.sym 12755 dac.e2[5]
.sym 12760 dac.e2[2]
.sym 12764 dac.e2[6]
.sym 12766 dac.y1[1]
.sym 12767 dac.e2[1]
.sym 12769 dac.e2[3]
.sym 12770 sin[7]
.sym 12772 sin[4]
.sym 12773 dac.y1[0]
.sym 12774 sin[1]
.sym 12776 dac.e1[0]
.sym 12777 sin[3]
.sym 12781 $auto$alumacc.cc:474:replace_alu$9647.C[1]
.sym 12783 dac.y1[0]
.sym 12784 dac.e1[0]
.sym 12787 $auto$alumacc.cc:474:replace_alu$9647.C[2]
.sym 12789 sin[1]
.sym 12790 dac.y1[1]
.sym 12791 $auto$alumacc.cc:474:replace_alu$9647.C[1]
.sym 12793 $auto$alumacc.cc:474:replace_alu$9647.C[3]
.sym 12795 sin[2]
.sym 12796 dac.e2[1]
.sym 12797 $auto$alumacc.cc:474:replace_alu$9647.C[2]
.sym 12799 $auto$alumacc.cc:474:replace_alu$9647.C[4]
.sym 12801 dac.e2[2]
.sym 12802 sin[3]
.sym 12803 $auto$alumacc.cc:474:replace_alu$9647.C[3]
.sym 12805 $auto$alumacc.cc:474:replace_alu$9647.C[5]
.sym 12807 sin[4]
.sym 12808 dac.e2[3]
.sym 12809 $auto$alumacc.cc:474:replace_alu$9647.C[4]
.sym 12811 $auto$alumacc.cc:474:replace_alu$9647.C[6]
.sym 12813 sin[5]
.sym 12814 dac.e2[4]
.sym 12815 $auto$alumacc.cc:474:replace_alu$9647.C[5]
.sym 12817 $auto$alumacc.cc:474:replace_alu$9647.C[7]
.sym 12819 sin[6]
.sym 12820 dac.e2[5]
.sym 12821 $auto$alumacc.cc:474:replace_alu$9647.C[6]
.sym 12823 $auto$alumacc.cc:474:replace_alu$9647.C[8]
.sym 12825 dac.e2[6]
.sym 12826 sin[7]
.sym 12827 $auto$alumacc.cc:474:replace_alu$9647.C[7]
.sym 12829 o_sclk$SB_IO_OUT_$glb_clk
.sym 12833 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[18]
.sym 12835 sin[3]
.sym 12836 sin[7]
.sym 12838 sin[4]
.sym 12842 i0[13]
.sym 12845 sine_11_16.sin[6]
.sym 12847 sine_11_16.negate_sin[1]
.sym 12848 sin[6]
.sym 12865 sin[6]
.sym 12867 $auto$alumacc.cc:474:replace_alu$9647.C[8]
.sym 12874 dac.e2[9]
.sym 12881 sin[12]
.sym 12883 dac.e2[10]
.sym 12884 dac.e2[11]
.sym 12885 dac.e2[12]
.sym 12886 dac.e1[15]
.sym 12887 dac.e2[14]
.sym 12888 dac.e2[7]
.sym 12889 dac.e2[8]
.sym 12890 sin[9]
.sym 12891 sin[14]
.sym 12893 sin[10]
.sym 12894 dac.e2[13]
.sym 12895 sin[13]
.sym 12900 sin[8]
.sym 12902 sin[11]
.sym 12904 $auto$alumacc.cc:474:replace_alu$9647.C[9]
.sym 12906 sin[8]
.sym 12907 dac.e2[7]
.sym 12908 $auto$alumacc.cc:474:replace_alu$9647.C[8]
.sym 12910 $auto$alumacc.cc:474:replace_alu$9647.C[10]
.sym 12912 sin[9]
.sym 12913 dac.e2[8]
.sym 12914 $auto$alumacc.cc:474:replace_alu$9647.C[9]
.sym 12916 $auto$alumacc.cc:474:replace_alu$9647.C[11]
.sym 12918 sin[10]
.sym 12919 dac.e2[9]
.sym 12920 $auto$alumacc.cc:474:replace_alu$9647.C[10]
.sym 12922 $auto$alumacc.cc:474:replace_alu$9647.C[12]
.sym 12924 dac.e2[10]
.sym 12925 sin[11]
.sym 12926 $auto$alumacc.cc:474:replace_alu$9647.C[11]
.sym 12928 $auto$alumacc.cc:474:replace_alu$9647.C[13]
.sym 12930 dac.e2[11]
.sym 12931 sin[12]
.sym 12932 $auto$alumacc.cc:474:replace_alu$9647.C[12]
.sym 12934 $auto$alumacc.cc:474:replace_alu$9647.C[14]
.sym 12936 dac.e2[12]
.sym 12937 sin[13]
.sym 12938 $auto$alumacc.cc:474:replace_alu$9647.C[13]
.sym 12940 $auto$alumacc.cc:474:replace_alu$9647.C[15]
.sym 12942 sin[14]
.sym 12943 dac.e2[13]
.sym 12944 $auto$alumacc.cc:474:replace_alu$9647.C[14]
.sym 12946 $auto$alumacc.cc:474:replace_alu$9647.C[16]
.sym 12948 dac.e2[14]
.sym 12949 dac.e1[15]
.sym 12950 $auto$alumacc.cc:474:replace_alu$9647.C[15]
.sym 12952 o_sclk$SB_IO_OUT_$glb_clk
.sym 12956 $abc$29715$auto$wreduce.cc:455:run$9511[18]
.sym 12957 sin[14]
.sym 12958 sin[8]
.sym 12960 sin[15]
.sym 12961 dac.e2[18]
.sym 12962 o_adcfb_n$SB_IO_OUT
.sym 12966 sin[5]
.sym 12972 sin[2]
.sym 12980 sin_delay[3]
.sym 12985 sine_11_16.data_sin[9]
.sym 12990 $auto$alumacc.cc:474:replace_alu$9647.C[16]
.sym 12995 dac.e2[15]
.sym 12996 dac.y1[17]
.sym 13002 dac.e1[16]
.sym 13006 dac.y1[19]
.sym 13007 sin[3]
.sym 13008 dac.e1[17]
.sym 13009 dac.e1[18]
.sym 13013 dac.y1[18]
.sym 13017 dac.y2[19]
.sym 13022 sin[5]
.sym 13025 sin[15]
.sym 13027 $auto$alumacc.cc:474:replace_alu$9647.C[17]
.sym 13029 dac.e1[16]
.sym 13030 dac.e2[15]
.sym 13031 $auto$alumacc.cc:474:replace_alu$9647.C[16]
.sym 13033 $auto$alumacc.cc:474:replace_alu$9647.C[18]
.sym 13035 dac.e1[17]
.sym 13036 dac.y1[17]
.sym 13037 $auto$alumacc.cc:474:replace_alu$9647.C[17]
.sym 13039 $auto$alumacc.cc:474:replace_alu$9647.C[19]
.sym 13041 dac.e1[18]
.sym 13042 dac.y1[18]
.sym 13043 $auto$alumacc.cc:474:replace_alu$9647.C[18]
.sym 13047 dac.y1[19]
.sym 13048 dac.e1[18]
.sym 13049 $auto$alumacc.cc:474:replace_alu$9647.C[19]
.sym 13052 sin[5]
.sym 13058 sin[3]
.sym 13067 sin[15]
.sym 13073 dac.y2[19]
.sym 13075 o_sclk$SB_IO_OUT_$glb_clk
.sym 13077 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 13078 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 13079 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 13080 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[66]
.sym 13081 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[10]
.sym 13082 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 13083 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 13084 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 13088 i0[12]
.sym 13094 sine_11_16.sin[8]
.sym 13095 sin[12]
.sym 13103 cic_i0.comb_stage[3][32]
.sym 13108 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 13123 sin[13]
.sym 13125 sine_11_16.negate_sin[1]
.sym 13126 sin[2]
.sym 13129 sin[14]
.sym 13130 sin[8]
.sym 13137 sin[6]
.sym 13144 sine_11_16.sin[9]
.sym 13145 sine_11_16.data_sin[9]
.sym 13147 sin[9]
.sym 13152 sin[6]
.sym 13159 sin[13]
.sym 13165 sine_11_16.data_sin[9]
.sym 13169 sin[2]
.sym 13175 sin[14]
.sym 13181 sine_11_16.negate_sin[1]
.sym 13183 sine_11_16.sin[9]
.sym 13189 sin[9]
.sym 13195 sin[8]
.sym 13198 o_sclk$SB_IO_OUT_$glb_clk
.sym 13200 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 13201 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[44]
.sym 13202 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 13203 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[87]
.sym 13204 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 13205 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 13206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 13207 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[53]
.sym 13211 cic_i0.int_stage[3][0]
.sym 13212 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 13228 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[10]
.sym 13232 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 13234 sin[11]
.sym 13235 cic_i0.comb_stage[3][88]
.sym 13242 sin_delay[13]
.sym 13244 sin_delay[12]
.sym 13248 sin_delay[8]
.sym 13255 sin_delay[9]
.sym 13256 o_adcfb_p$SB_IO_OUT
.sym 13260 sin[11]
.sym 13261 sin[12]
.sym 13275 sin_delay[13]
.sym 13276 o_adcfb_p$SB_IO_OUT
.sym 13288 o_adcfb_p$SB_IO_OUT
.sym 13289 sin_delay[12]
.sym 13293 sin[12]
.sym 13304 sin_delay[9]
.sym 13305 o_adcfb_p$SB_IO_OUT
.sym 13311 sin_delay[8]
.sym 13312 o_adcfb_p$SB_IO_OUT
.sym 13316 sin[11]
.sym 13321 o_sclk$SB_IO_OUT_$glb_clk
.sym 13324 cic_i0.comb_stage[3][1]
.sym 13325 cic_i0.comb_stage[3][2]
.sym 13326 cic_i0.comb_stage[3][3]
.sym 13327 cic_i0.comb_stage[3][4]
.sym 13328 cic_i0.comb_stage[3][5]
.sym 13329 cic_i0.comb_stage[3][6]
.sym 13330 cic_i0.comb_stage[3][7]
.sym 13348 cic_i0.comb_stage[3][82]
.sym 13349 cic_i0.comb_stage[2][1]
.sym 13350 cic_i0.comb_stage[2][3]
.sym 13352 cic_i0.comb_stage[3][6]
.sym 13353 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 13354 cic_i0.comb_stage[2][6]
.sym 13355 cic_i0.comb_stage[2][2]
.sym 13356 cic_i0.comb_stage[2][66]
.sym 13357 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[53]
.sym 13358 cic_i0.comb_stage[3][96]
.sym 13368 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 13380 cic_i0.comb_stage[2][5]
.sym 13381 cic_i0.comb_stage[2][2]
.sym 13384 cic_i0.comb_stage[2][6]
.sym 13386 cic_i0.comb_stage[2][1]
.sym 13388 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 13391 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 13393 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 13397 cic_i0.comb_stage[2][1]
.sym 13406 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 13409 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 13418 cic_i0.comb_stage[2][6]
.sym 13421 cic_i0.comb_stage[2][5]
.sym 13427 cic_i0.comb_stage[2][2]
.sym 13435 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 13439 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 13444 dclk_$glb_clk
.sym 13446 cic_i0.comb_stage[3][8]
.sym 13447 cic_i0.comb_stage[3][9]
.sym 13448 cic_i0.comb_stage[3][10]
.sym 13449 cic_i0.comb_stage[3][11]
.sym 13450 cic_i0.comb_stage[3][12]
.sym 13451 cic_i0.comb_stage[3][13]
.sym 13452 cic_i0.comb_stage[3][14]
.sym 13453 cic_i0.comb_stage[3][15]
.sym 13457 cic_i0.comb_stage[2][54]
.sym 13459 cic_i0.comb_stage[3][6]
.sym 13463 cic_i0.comb_stage[3][7]
.sym 13464 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[4]
.sym 13470 cic_i0.comb_stage[3][22]
.sym 13471 cic_i0.comb_stage[3][12]
.sym 13472 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[24]
.sym 13474 cic_i0.comb_stage[2][101]
.sym 13475 cic_i0.comb_stage[3][14]
.sym 13477 cic_i0.comb_stage[2][15]
.sym 13478 cic_i0.comb_stage[3][47]
.sym 13479 cic_i0.comb_stage[3][28]
.sym 13480 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[18]
.sym 13481 cic_i0.comb_stage[3][90]
.sym 13499 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 13501 cic_i0.comb_stage[2][12]
.sym 13502 cic_i0.comb_stage[2][7]
.sym 13508 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 13509 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 13511 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 13513 cic_i0.comb_stage[2][9]
.sym 13514 cic_i0.comb_stage[2][11]
.sym 13523 cic_i0.comb_stage[2][12]
.sym 13528 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 13532 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 13538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 13547 cic_i0.comb_stage[2][9]
.sym 13553 cic_i0.comb_stage[2][7]
.sym 13558 cic_i0.comb_stage[2][11]
.sym 13564 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 13567 dclk_$glb_clk
.sym 13569 cic_i0.comb_stage[3][16]
.sym 13570 cic_i0.comb_stage[3][17]
.sym 13571 cic_i0.comb_stage[3][18]
.sym 13572 cic_i0.comb_stage[3][19]
.sym 13573 cic_i0.comb_stage[3][20]
.sym 13574 cic_i0.comb_stage[3][21]
.sym 13575 cic_i0.comb_stage[3][22]
.sym 13576 cic_i0.comb_stage[3][23]
.sym 13582 cic_i0.comb_stage[3][14]
.sym 13590 cic_i0.comb_stage[3][9]
.sym 13594 cic_i0.comb_stage[3][32]
.sym 13595 cic_i0.comb_stage[2][23]
.sym 13596 cic_i0.comb_stage[3][65]
.sym 13597 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 13598 cic_i0.comb_stage[2][16]
.sym 13599 cic_i0.comb_stage[2][19]
.sym 13600 cic_i0.comb_stage[3][23]
.sym 13601 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 13603 cic_i0.comb_stage[2][19]
.sym 13604 cic_i0.comb_stage[2][17]
.sym 13610 cic_i0.comb_stage[2][19]
.sym 13614 cic_i0.comb_stage[2][16]
.sym 13619 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 13625 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 13627 cic_i0.comb_stage[2][22]
.sym 13630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 13631 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 13637 cic_i0.comb_stage[2][21]
.sym 13644 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 13650 cic_i0.comb_stage[2][19]
.sym 13657 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 13664 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 13667 cic_i0.comb_stage[2][16]
.sym 13674 cic_i0.comb_stage[2][21]
.sym 13679 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 13685 cic_i0.comb_stage[2][22]
.sym 13690 dclk_$glb_clk
.sym 13692 cic_i0.comb_stage[3][24]
.sym 13693 cic_i0.comb_stage[3][25]
.sym 13694 cic_i0.comb_stage[3][26]
.sym 13695 cic_i0.comb_stage[3][27]
.sym 13696 cic_i0.comb_stage[3][28]
.sym 13697 cic_i0.comb_stage[3][29]
.sym 13698 cic_i0.comb_stage[3][30]
.sym 13699 cic_i0.comb_stage[3][31]
.sym 13704 cic_i0.comb_stage[1][13]
.sym 13707 cic_i0.comb_stage[3][19]
.sym 13711 cic_i0.comb_stage[3][16]
.sym 13714 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[20]
.sym 13716 cic_i0.comb_stage[2][24]
.sym 13717 cic_i0.comb_stage[3][102]
.sym 13718 cic_i0.comb_stage[3][39]
.sym 13719 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[47]
.sym 13721 cic_i0.comb_stage[3][30]
.sym 13722 cic_i0.int_stage[2][0]
.sym 13723 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 13724 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 13725 cic_i0.comb_stage[2][25]
.sym 13726 cic_i0.comb_stage[2][31]
.sym 13727 cic_i0.comb_stage[1][2]
.sym 13735 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 13738 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 13744 cic_i0.comb_stage[2][29]
.sym 13745 cic_i0.comb_stage[2][28]
.sym 13746 cic_i0.comb_stage[2][101]
.sym 13750 cic_i0.comb_stage[2][38]
.sym 13751 cic_i0.comb_stage[2][31]
.sym 13752 cic_i0.comb_stage[2][54]
.sym 13766 cic_i0.comb_stage[2][31]
.sym 13774 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 13779 cic_i0.comb_stage[2][28]
.sym 13787 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 13790 cic_i0.comb_stage[2][101]
.sym 13799 cic_i0.comb_stage[2][29]
.sym 13803 cic_i0.comb_stage[2][54]
.sym 13808 cic_i0.comb_stage[2][38]
.sym 13813 dclk_$glb_clk
.sym 13815 cic_i0.comb_stage[3][32]
.sym 13816 cic_i0.comb_stage[3][33]
.sym 13817 cic_i0.comb_stage[3][34]
.sym 13818 cic_i0.comb_stage[3][35]
.sym 13819 cic_i0.comb_stage[3][36]
.sym 13820 cic_i0.comb_stage[3][37]
.sym 13821 cic_i0.comb_stage[3][38]
.sym 13822 cic_i0.comb_stage[3][39]
.sym 13827 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[25]
.sym 13828 cic_i0.comb_stage[3][30]
.sym 13830 cic_i0.comb_stage[3][27]
.sym 13832 cic_i0.comb_stage[3][31]
.sym 13834 cic_i0.comb_stage[3][24]
.sym 13839 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[50]
.sym 13840 cic_i0.comb_stage[3][82]
.sym 13841 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 13842 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[53]
.sym 13843 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[30]
.sym 13844 cic_i0.comb_stage[3][38]
.sym 13845 cic_i0.comb_stage[2][1]
.sym 13846 cic_i0.comb_stage[2][6]
.sym 13847 cic_i0.comb_stage[2][2]
.sym 13848 cic_i0.comb_stage[2][66]
.sym 13849 cic_i0.comb_stage[2][3]
.sym 13850 cic_i0.comb_stage[3][86]
.sym 13856 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 13860 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 13862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 13863 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 13867 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 13868 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 13870 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 13878 cic_i0.int_stage[3][0]
.sym 13882 cic_i0.int_stage[2][0]
.sym 13889 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 13895 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 13901 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 13908 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 13913 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 13921 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 13925 cic_i0.int_stage[3][0]
.sym 13926 cic_i0.int_stage[2][0]
.sym 13933 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 13936 o_sclk$SB_IO_OUT_$glb_clk
.sym 13938 cic_i0.comb_stage[3][40]
.sym 13939 cic_i0.comb_stage[3][41]
.sym 13940 cic_i0.comb_stage[3][42]
.sym 13941 cic_i0.comb_stage[3][43]
.sym 13942 cic_i0.comb_stage[3][44]
.sym 13943 cic_i0.comb_stage[3][45]
.sym 13944 cic_i0.comb_stage[3][46]
.sym 13945 cic_i0.comb_stage[3][47]
.sym 13951 cic_i0.comb_stage[3][38]
.sym 13952 cic_i0.comb_stage[1][59]
.sym 13953 cic_i0.comb_stage[3][35]
.sym 13954 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[39]
.sym 13956 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[34]
.sym 13959 cic_i0.comb_stage[3][33]
.sym 13960 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 13963 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[54]
.sym 13964 cic_i0.comb_stage[2][15]
.sym 13966 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[86]
.sym 13967 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 13968 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 13969 cic_i0.comb_stage[3][47]
.sym 13970 cic_i0.comb_stage[3][105]
.sym 13971 cic_i0.comb_stage[3][60]
.sym 13972 cic_i0.comb_stage[3][87]
.sym 13973 cic_i0.comb_stage[3][93]
.sym 13983 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 13985 cic_i0.comb_stage[2][86]
.sym 13988 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 13990 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 13993 cic_i0.comb_stage[2][40]
.sym 13997 cic_i0.comb_stage[1][2]
.sym 14009 cic_i0.comb_stage[2][49]
.sym 14010 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 14012 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 14019 cic_i0.comb_stage[1][2]
.sym 14024 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 14032 cic_i0.comb_stage[2][49]
.sym 14039 cic_i0.comb_stage[2][40]
.sym 14043 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 14050 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 14055 cic_i0.comb_stage[2][86]
.sym 14059 dclk_$glb_clk
.sym 14061 cic_i0.comb_stage[3][48]
.sym 14062 cic_i0.comb_stage[3][49]
.sym 14063 cic_i0.comb_stage[3][50]
.sym 14064 cic_i0.comb_stage[3][51]
.sym 14065 cic_i0.comb_stage[3][52]
.sym 14066 cic_i0.comb_stage[3][53]
.sym 14067 cic_i0.comb_stage[3][54]
.sym 14068 cic_i0.comb_stage[3][55]
.sym 14072 i0[8]
.sym 14078 cic_i0.comb_stage[1][20]
.sym 14081 cic_i0.comb_stage[1][3]
.sym 14082 cic_i0.comb_stage[3][41]
.sym 14084 cic_i0.comb_stage[3][42]
.sym 14085 cic_i0.comb_stage[1][27]
.sym 14086 cic_i0.comb_stage[3][64]
.sym 14087 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 14088 cic_i0.comb_stage[3][65]
.sym 14089 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 14090 cic_i0.comb_stage[2][55]
.sym 14091 cic_i0.comb_stage[2][17]
.sym 14092 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[90]
.sym 14093 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 14094 cic_i0.comb_stage[3][68]
.sym 14095 cic_i0.comb_stage[2][19]
.sym 14096 cic_i0.comb_stage[3][49]
.sym 14102 cic_i0.comb_stage[1][9]
.sym 14105 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 14111 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 14112 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 14114 cic_i0.comb_stage[2][105]
.sym 14119 cic_i0.comb_stage[2][52]
.sym 14123 cic_i0.comb_stage[2][60]
.sym 14131 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 14138 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 14143 cic_i0.comb_stage[2][60]
.sym 14148 cic_i0.comb_stage[2][105]
.sym 14154 cic_i0.comb_stage[1][9]
.sym 14160 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 14167 cic_i0.comb_stage[2][52]
.sym 14173 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 14178 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 14182 dclk_$glb_clk
.sym 14184 cic_i0.comb_stage[3][56]
.sym 14185 cic_i0.comb_stage[3][57]
.sym 14186 cic_i0.comb_stage[3][58]
.sym 14187 cic_i0.comb_stage[3][59]
.sym 14188 cic_i0.comb_stage[3][60]
.sym 14189 cic_i0.comb_stage[3][61]
.sym 14190 cic_i0.comb_stage[3][62]
.sym 14191 cic_i0.comb_stage[3][63]
.sym 14192 cic_i0.comb_stage[2][6]
.sym 14197 cic_i0.comb_stage[3][54]
.sym 14198 cic_i0.comb_stage[2][1]
.sym 14199 cic_i0.comb_stage[3][51]
.sym 14200 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[4]
.sym 14201 cic_i0.comb_stage[3][55]
.sym 14202 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[3]
.sym 14204 cic_i0.comb_stage[2][7]
.sym 14205 cic_i0.comb_stage[3][49]
.sym 14206 cic_i0.comb_stage[1][9]
.sym 14207 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[2]
.sym 14208 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 14209 cic_i0.comb_stage[2][25]
.sym 14210 cic_i0.comb_stage[2][91]
.sym 14211 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 14212 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 14213 cic_i0.comb_stage[3][102]
.sym 14214 cic_i0.int_stage[2][0]
.sym 14215 cic_i0.comb_stage[3][75]
.sym 14216 cic_i0.comb_stage[3][66]
.sym 14217 cic_i0.comb_stage[2][31]
.sym 14218 cic_i0.comb_stage[1][7]
.sym 14219 cic_i0.comb_stage[2][24]
.sym 14236 cic_i0.comb_stage[2][91]
.sym 14237 cic_i0.comb_stage[2][90]
.sym 14238 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 14239 cic_i0.comb_stage[2][73]
.sym 14247 cic_i0.comb_stage[2][89]
.sym 14248 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 14249 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 14255 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 14258 cic_i0.comb_stage[2][89]
.sym 14264 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 14273 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 14276 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 14282 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 14291 cic_i0.comb_stage[2][91]
.sym 14297 cic_i0.comb_stage[2][90]
.sym 14300 cic_i0.comb_stage[2][73]
.sym 14305 dclk_$glb_clk
.sym 14307 cic_i0.comb_stage[3][64]
.sym 14308 cic_i0.comb_stage[3][65]
.sym 14309 cic_i0.comb_stage[3][66]
.sym 14310 cic_i0.comb_stage[3][67]
.sym 14311 cic_i0.comb_stage[3][68]
.sym 14312 cic_i0.comb_stage[3][69]
.sym 14313 cic_i0.comb_stage[3][70]
.sym 14314 cic_i0.comb_stage[3][71]
.sym 14318 i0[13]
.sym 14319 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[57]
.sym 14320 cic_i0.comb_stage[3][62]
.sym 14321 cic_i0.comb_stage[2][9]
.sym 14322 cic_i0.comb_stage[3][59]
.sym 14323 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[58]
.sym 14324 cic_i0.comb_stage[3][63]
.sym 14326 cic_i0.comb_stage[3][56]
.sym 14327 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 14328 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[63]
.sym 14331 cic_i0.comb_stage[1][28]
.sym 14332 cic_i0.comb_stage[3][68]
.sym 14333 cic_i0.comb_stage[2][65]
.sym 14334 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[73]
.sym 14335 cic_i0.comb_stage[2][66]
.sym 14336 cic_i0.comb_stage[3][82]
.sym 14337 cic_i0.comb_stage[1][35]
.sym 14338 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 14339 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 14340 cic_i0.comb_stage[2][64]
.sym 14341 cic_i0.comb_stage[2][71]
.sym 14342 cic_i0.comb_stage[3][65]
.sym 14349 cic_i0.comb_stage[2][97]
.sym 14352 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 14357 cic_i0.comb_stage[1][27]
.sym 14362 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 14365 cic_i0.comb_stage[2][71]
.sym 14374 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 14377 cic_i0.comb_stage[2][93]
.sym 14379 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 14382 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 14390 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 14393 cic_i0.comb_stage[2][93]
.sym 14402 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 14406 cic_i0.comb_stage[2][97]
.sym 14411 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 14417 cic_i0.comb_stage[1][27]
.sym 14425 cic_i0.comb_stage[2][71]
.sym 14428 dclk_$glb_clk
.sym 14430 cic_i0.comb_stage[3][72]
.sym 14431 cic_i0.comb_stage[3][73]
.sym 14432 cic_i0.comb_stage[3][74]
.sym 14433 cic_i0.comb_stage[3][75]
.sym 14434 cic_i0.comb_stage[3][76]
.sym 14435 cic_i0.comb_stage[3][77]
.sym 14436 cic_i0.comb_stage[3][78]
.sym 14437 cic_i0.comb_stage[3][79]
.sym 14439 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[17]
.sym 14443 cic_i0.comb_stage[3][70]
.sym 14444 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[20]
.sym 14445 cic_i0.comb_stage[3][67]
.sym 14446 cic_i0.comb_stage[2][21]
.sym 14447 cic_i0.comb_stage[3][71]
.sym 14448 cic_i0.comb_stage[2][22]
.sym 14449 cic_i0.comb_stage[1][19]
.sym 14450 cic_i0.comb_stage[1][16]
.sym 14451 cic_i0.comb_stage[1][22]
.sym 14452 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 14453 cic_i0.comb_stage[1][23]
.sym 14454 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[89]
.sym 14455 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 14456 cic_i0.comb_stage[3][87]
.sym 14458 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 14459 cic_i0.comb_stage[3][78]
.sym 14460 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 14461 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[93]
.sym 14462 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[76]
.sym 14463 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[86]
.sym 14465 cic_i0.comb_stage[3][93]
.sym 14473 cic_i0.comb_stage[2][79]
.sym 14475 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 14476 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 14479 cic_i0.comb_stage[1][32]
.sym 14481 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 14491 cic_i0.comb_stage[1][28]
.sym 14497 cic_i0.comb_stage[1][35]
.sym 14499 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 14507 cic_i0.comb_stage[1][35]
.sym 14512 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 14516 cic_i0.comb_stage[2][79]
.sym 14525 cic_i0.comb_stage[1][28]
.sym 14529 cic_i0.comb_stage[1][32]
.sym 14537 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 14543 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 14546 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 14551 dclk_$glb_clk
.sym 14553 cic_i0.comb_stage[3][80]
.sym 14554 cic_i0.comb_stage[3][81]
.sym 14555 cic_i0.comb_stage[3][82]
.sym 14556 cic_i0.comb_stage[3][83]
.sym 14557 cic_i0.comb_stage[3][84]
.sym 14558 cic_i0.comb_stage[3][85]
.sym 14559 cic_i0.comb_stage[3][86]
.sym 14560 cic_i0.comb_stage[3][87]
.sym 14561 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[1]
.sym 14564 i0[12]
.sym 14565 cic_i0.comb_stage[1][32]
.sym 14566 cic_i0.comb_stage[3][78]
.sym 14568 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[27]
.sym 14569 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[9]
.sym 14570 cic_i0.comb_stage[3][79]
.sym 14571 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[77]
.sym 14572 cic_i0.comb_stage[3][72]
.sym 14573 cic_i0.comb_stage[2][31]
.sym 14574 cic_i0.comb_stage[3][73]
.sym 14575 cic_i0.comb_stage[1][95]
.sym 14576 cic_i0.comb_stage[3][74]
.sym 14577 cic_i0.comb_stage[2][80]
.sym 14578 cic_i0.comb_stage[2][83]
.sym 14579 cic_i0.comb_stage[3][95]
.sym 14580 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[90]
.sym 14582 cic_i0.comb_stage[2][87]
.sym 14583 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[94]
.sym 14584 cic_i0.comb_stage[3][87]
.sym 14585 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[100]
.sym 14586 cic_i0.comb_stage[2][55]
.sym 14587 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 14588 cic_i0.comb_stage[3][81]
.sym 14595 cic_i0.int_stage[3][1]
.sym 14596 cic_i0.int_stage[3][2]
.sym 14597 cic_i0.int_stage[3][3]
.sym 14598 cic_i0.int_stage[3][4]
.sym 14599 cic_i0.int_stage[4][5]
.sym 14600 cic_i0.int_stage[3][6]
.sym 14601 cic_i0.int_stage[3][7]
.sym 14607 cic_i0.int_stage[3][5]
.sym 14608 cic_i0.int_stage[4][0]
.sym 14609 cic_i0.int_stage[4][7]
.sym 14610 cic_i0.int_stage[3][0]
.sym 14619 cic_i0.int_stage[4][1]
.sym 14620 cic_i0.int_stage[4][2]
.sym 14621 cic_i0.int_stage[4][3]
.sym 14622 cic_i0.int_stage[4][4]
.sym 14624 cic_i0.int_stage[4][6]
.sym 14626 $auto$alumacc.cc:474:replace_alu$9575.C[1]
.sym 14628 cic_i0.int_stage[4][0]
.sym 14629 cic_i0.int_stage[3][0]
.sym 14632 $auto$alumacc.cc:474:replace_alu$9575.C[2]
.sym 14634 cic_i0.int_stage[4][1]
.sym 14635 cic_i0.int_stage[3][1]
.sym 14636 $auto$alumacc.cc:474:replace_alu$9575.C[1]
.sym 14638 $auto$alumacc.cc:474:replace_alu$9575.C[3]
.sym 14640 cic_i0.int_stage[4][2]
.sym 14641 cic_i0.int_stage[3][2]
.sym 14642 $auto$alumacc.cc:474:replace_alu$9575.C[2]
.sym 14644 $auto$alumacc.cc:474:replace_alu$9575.C[4]
.sym 14646 cic_i0.int_stage[4][3]
.sym 14647 cic_i0.int_stage[3][3]
.sym 14648 $auto$alumacc.cc:474:replace_alu$9575.C[3]
.sym 14650 $auto$alumacc.cc:474:replace_alu$9575.C[5]
.sym 14652 cic_i0.int_stage[4][4]
.sym 14653 cic_i0.int_stage[3][4]
.sym 14654 $auto$alumacc.cc:474:replace_alu$9575.C[4]
.sym 14656 $auto$alumacc.cc:474:replace_alu$9575.C[6]
.sym 14658 cic_i0.int_stage[3][5]
.sym 14659 cic_i0.int_stage[4][5]
.sym 14660 $auto$alumacc.cc:474:replace_alu$9575.C[5]
.sym 14662 $auto$alumacc.cc:474:replace_alu$9575.C[7]
.sym 14664 cic_i0.int_stage[4][6]
.sym 14665 cic_i0.int_stage[3][6]
.sym 14666 $auto$alumacc.cc:474:replace_alu$9575.C[6]
.sym 14668 $auto$alumacc.cc:474:replace_alu$9575.C[8]
.sym 14670 cic_i0.int_stage[4][7]
.sym 14671 cic_i0.int_stage[3][7]
.sym 14672 $auto$alumacc.cc:474:replace_alu$9575.C[7]
.sym 14674 o_sclk$SB_IO_OUT_$glb_clk
.sym 14676 cic_i0.comb_stage[3][88]
.sym 14677 cic_i0.comb_stage[3][89]
.sym 14678 cic_i0.comb_stage[3][90]
.sym 14679 cic_i0.comb_stage[3][91]
.sym 14680 cic_i0.comb_stage[3][92]
.sym 14681 cic_i0.comb_stage[3][93]
.sym 14682 cic_i0.comb_stage[3][94]
.sym 14683 cic_i0.comb_stage[3][95]
.sym 14684 cic_i0.comb_stage[0][11]
.sym 14685 cic_i0.int_stage[5][7]
.sym 14688 cic_i0.comb_stage[2][36]
.sym 14689 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 14690 cic_i0.int_stage[4][5]
.sym 14691 cic_i0.comb_stage[1][32]
.sym 14692 cic_i0.int_stage[4][1]
.sym 14693 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 14694 cic_i0.int_stage[4][2]
.sym 14695 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[36]
.sym 14696 cic_i0.int_stage[4][3]
.sym 14697 cic_i0.comb_stage[1][38]
.sym 14698 cic_i0.comb_stage[1][29]
.sym 14699 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[38]
.sym 14700 cic_i0.comb_stage[3][102]
.sym 14702 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 14703 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 14705 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[28]
.sym 14706 cic_i0.comb_stage[2][91]
.sym 14707 cic_i0.comb_stage[0][29]
.sym 14708 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 14709 cic_i0.comb_stage[0][9]
.sym 14710 cic_i0.int_stage[2][0]
.sym 14711 cic_i0.comb_stage[3][89]
.sym 14712 $auto$alumacc.cc:474:replace_alu$9575.C[8]
.sym 14718 cic_i0.int_stage[3][9]
.sym 14719 cic_i0.int_stage[3][10]
.sym 14720 cic_i0.int_stage[4][11]
.sym 14721 cic_i0.int_stage[3][12]
.sym 14722 cic_i0.int_stage[4][13]
.sym 14723 cic_i0.int_stage[3][14]
.sym 14725 cic_i0.int_stage[3][8]
.sym 14728 cic_i0.int_stage[3][11]
.sym 14730 cic_i0.int_stage[3][13]
.sym 14731 cic_i0.int_stage[4][14]
.sym 14732 cic_i0.int_stage[3][15]
.sym 14733 cic_i0.int_stage[4][8]
.sym 14740 cic_i0.int_stage[4][15]
.sym 14742 cic_i0.int_stage[4][9]
.sym 14743 cic_i0.int_stage[4][10]
.sym 14745 cic_i0.int_stage[4][12]
.sym 14749 $auto$alumacc.cc:474:replace_alu$9575.C[9]
.sym 14751 cic_i0.int_stage[3][8]
.sym 14752 cic_i0.int_stage[4][8]
.sym 14753 $auto$alumacc.cc:474:replace_alu$9575.C[8]
.sym 14755 $auto$alumacc.cc:474:replace_alu$9575.C[10]
.sym 14757 cic_i0.int_stage[4][9]
.sym 14758 cic_i0.int_stage[3][9]
.sym 14759 $auto$alumacc.cc:474:replace_alu$9575.C[9]
.sym 14761 $auto$alumacc.cc:474:replace_alu$9575.C[11]
.sym 14763 cic_i0.int_stage[4][10]
.sym 14764 cic_i0.int_stage[3][10]
.sym 14765 $auto$alumacc.cc:474:replace_alu$9575.C[10]
.sym 14767 $auto$alumacc.cc:474:replace_alu$9575.C[12]
.sym 14769 cic_i0.int_stage[3][11]
.sym 14770 cic_i0.int_stage[4][11]
.sym 14771 $auto$alumacc.cc:474:replace_alu$9575.C[11]
.sym 14773 $auto$alumacc.cc:474:replace_alu$9575.C[13]
.sym 14775 cic_i0.int_stage[4][12]
.sym 14776 cic_i0.int_stage[3][12]
.sym 14777 $auto$alumacc.cc:474:replace_alu$9575.C[12]
.sym 14779 $auto$alumacc.cc:474:replace_alu$9575.C[14]
.sym 14781 cic_i0.int_stage[3][13]
.sym 14782 cic_i0.int_stage[4][13]
.sym 14783 $auto$alumacc.cc:474:replace_alu$9575.C[13]
.sym 14785 $auto$alumacc.cc:474:replace_alu$9575.C[15]
.sym 14787 cic_i0.int_stage[4][14]
.sym 14788 cic_i0.int_stage[3][14]
.sym 14789 $auto$alumacc.cc:474:replace_alu$9575.C[14]
.sym 14791 $auto$alumacc.cc:474:replace_alu$9575.C[16]
.sym 14793 cic_i0.int_stage[3][15]
.sym 14794 cic_i0.int_stage[4][15]
.sym 14795 $auto$alumacc.cc:474:replace_alu$9575.C[15]
.sym 14797 o_sclk$SB_IO_OUT_$glb_clk
.sym 14799 cic_i0.comb_stage[3][96]
.sym 14800 cic_i0.comb_stage[3][97]
.sym 14801 cic_i0.comb_stage[3][98]
.sym 14802 cic_i0.comb_stage[3][99]
.sym 14803 cic_i0.comb_stage[3][100]
.sym 14804 cic_i0.comb_stage[3][101]
.sym 14805 cic_i0.comb_stage[3][102]
.sym 14806 cic_i0.comb_stage[3][103]
.sym 14807 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[45]
.sym 14811 cic_i0.int_stage[4][8]
.sym 14812 cic_i0.comb_stage[1][41]
.sym 14813 cic_i0.int_stage[4][13]
.sym 14814 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 14815 cic_i0.int_stage[4][9]
.sym 14816 cic_i0.comb_stage[1][47]
.sym 14817 cic_i0.int_stage[4][10]
.sym 14818 cic_i0.comb_stage[1][43]
.sym 14819 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 14820 cic_i0.comb_stage[1][46]
.sym 14821 cic_i0.int_stage[4][12]
.sym 14822 cic_i0.comb_stage[1][47]
.sym 14823 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 14824 cic_i0.comb_stage[2][65]
.sym 14825 cic_i0.comb_stage[2][71]
.sym 14826 cic_i0.comb_stage[2][66]
.sym 14827 cic_i0.comb_stage[2][64]
.sym 14829 cic_i0.comb_stage[2][99]
.sym 14831 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[99]
.sym 14832 cic_i0.comb_stage[3][96]
.sym 14833 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[35]
.sym 14835 $auto$alumacc.cc:474:replace_alu$9575.C[16]
.sym 14840 cic_i0.int_stage[4][16]
.sym 14841 cic_i0.int_stage[3][17]
.sym 14843 cic_i0.int_stage[4][19]
.sym 14844 cic_i0.int_stage[3][20]
.sym 14845 cic_i0.int_stage[3][21]
.sym 14846 cic_i0.int_stage[3][22]
.sym 14847 cic_i0.int_stage[3][23]
.sym 14848 cic_i0.int_stage[3][16]
.sym 14849 cic_i0.int_stage[4][17]
.sym 14850 cic_i0.int_stage[3][18]
.sym 14851 cic_i0.int_stage[3][19]
.sym 14852 cic_i0.int_stage[4][20]
.sym 14853 cic_i0.int_stage[4][21]
.sym 14854 cic_i0.int_stage[4][22]
.sym 14858 cic_i0.int_stage[4][18]
.sym 14871 cic_i0.int_stage[4][23]
.sym 14872 $auto$alumacc.cc:474:replace_alu$9575.C[17]
.sym 14874 cic_i0.int_stage[3][16]
.sym 14875 cic_i0.int_stage[4][16]
.sym 14876 $auto$alumacc.cc:474:replace_alu$9575.C[16]
.sym 14878 $auto$alumacc.cc:474:replace_alu$9575.C[18]
.sym 14880 cic_i0.int_stage[4][17]
.sym 14881 cic_i0.int_stage[3][17]
.sym 14882 $auto$alumacc.cc:474:replace_alu$9575.C[17]
.sym 14884 $auto$alumacc.cc:474:replace_alu$9575.C[19]
.sym 14886 cic_i0.int_stage[3][18]
.sym 14887 cic_i0.int_stage[4][18]
.sym 14888 $auto$alumacc.cc:474:replace_alu$9575.C[18]
.sym 14890 $auto$alumacc.cc:474:replace_alu$9575.C[20]
.sym 14892 cic_i0.int_stage[3][19]
.sym 14893 cic_i0.int_stage[4][19]
.sym 14894 $auto$alumacc.cc:474:replace_alu$9575.C[19]
.sym 14896 $auto$alumacc.cc:474:replace_alu$9575.C[21]
.sym 14898 cic_i0.int_stage[4][20]
.sym 14899 cic_i0.int_stage[3][20]
.sym 14900 $auto$alumacc.cc:474:replace_alu$9575.C[20]
.sym 14902 $auto$alumacc.cc:474:replace_alu$9575.C[22]
.sym 14904 cic_i0.int_stage[4][21]
.sym 14905 cic_i0.int_stage[3][21]
.sym 14906 $auto$alumacc.cc:474:replace_alu$9575.C[21]
.sym 14908 $auto$alumacc.cc:474:replace_alu$9575.C[23]
.sym 14910 cic_i0.int_stage[4][22]
.sym 14911 cic_i0.int_stage[3][22]
.sym 14912 $auto$alumacc.cc:474:replace_alu$9575.C[22]
.sym 14914 $auto$alumacc.cc:474:replace_alu$9575.C[24]
.sym 14916 cic_i0.int_stage[4][23]
.sym 14917 cic_i0.int_stage[3][23]
.sym 14918 $auto$alumacc.cc:474:replace_alu$9575.C[23]
.sym 14920 o_sclk$SB_IO_OUT_$glb_clk
.sym 14922 cic_i0.comb_stage[3][104]
.sym 14923 cic_i0.comb_stage[3][105]
.sym 14924 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[28]
.sym 14925 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[35]
.sym 14926 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 14927 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 14928 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 14929 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 14930 cic_i0.comb_stage[2][54]
.sym 14931 cic_i0.int_stage[5][23]
.sym 14934 cic_i0.comb_stage[2][52]
.sym 14935 cic_i0.comb_stage[1][49]
.sym 14936 cic_i0.comb_stage[2][49]
.sym 14937 cic_i0.comb_stage[1][48]
.sym 14938 cic_i0.int_stage[4][17]
.sym 14939 cic_i0.comb_stage[3][103]
.sym 14940 cic_i0.int_stage[4][18]
.sym 14941 cic_i0.comb_stage[1][51]
.sym 14942 cic_i0.int_stage[4][19]
.sym 14944 cic_i0.int_stage[4][20]
.sym 14945 cic_i0.comb_stage[1][50]
.sym 14948 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 14949 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 14952 cic_i0.comb_stage[0][19]
.sym 14953 i0[15]
.sym 14955 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 14956 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 14958 $auto$alumacc.cc:474:replace_alu$9575.C[24]
.sym 14963 cic_i0.int_stage[3][24]
.sym 14964 cic_i0.int_stage[3][25]
.sym 14966 cic_i0.int_stage[3][27]
.sym 14967 cic_i0.int_stage[3][28]
.sym 14968 cic_i0.int_stage[4][29]
.sym 14971 cic_i0.int_stage[4][24]
.sym 14972 cic_i0.int_stage[4][25]
.sym 14973 cic_i0.int_stage[3][26]
.sym 14976 cic_i0.int_stage[3][29]
.sym 14977 cic_i0.int_stage[3][30]
.sym 14978 cic_i0.int_stage[3][31]
.sym 14981 cic_i0.int_stage[4][26]
.sym 14985 cic_i0.int_stage[4][30]
.sym 14986 cic_i0.int_stage[4][31]
.sym 14990 cic_i0.int_stage[4][27]
.sym 14991 cic_i0.int_stage[4][28]
.sym 14995 $auto$alumacc.cc:474:replace_alu$9575.C[25]
.sym 14997 cic_i0.int_stage[4][24]
.sym 14998 cic_i0.int_stage[3][24]
.sym 14999 $auto$alumacc.cc:474:replace_alu$9575.C[24]
.sym 15001 $auto$alumacc.cc:474:replace_alu$9575.C[26]
.sym 15003 cic_i0.int_stage[4][25]
.sym 15004 cic_i0.int_stage[3][25]
.sym 15005 $auto$alumacc.cc:474:replace_alu$9575.C[25]
.sym 15007 $auto$alumacc.cc:474:replace_alu$9575.C[27]
.sym 15009 cic_i0.int_stage[3][26]
.sym 15010 cic_i0.int_stage[4][26]
.sym 15011 $auto$alumacc.cc:474:replace_alu$9575.C[26]
.sym 15013 $auto$alumacc.cc:474:replace_alu$9575.C[28]
.sym 15015 cic_i0.int_stage[4][27]
.sym 15016 cic_i0.int_stage[3][27]
.sym 15017 $auto$alumacc.cc:474:replace_alu$9575.C[27]
.sym 15019 $auto$alumacc.cc:474:replace_alu$9575.C[29]
.sym 15021 cic_i0.int_stage[4][28]
.sym 15022 cic_i0.int_stage[3][28]
.sym 15023 $auto$alumacc.cc:474:replace_alu$9575.C[28]
.sym 15025 $auto$alumacc.cc:474:replace_alu$9575.C[30]
.sym 15027 cic_i0.int_stage[3][29]
.sym 15028 cic_i0.int_stage[4][29]
.sym 15029 $auto$alumacc.cc:474:replace_alu$9575.C[29]
.sym 15031 $auto$alumacc.cc:474:replace_alu$9575.C[31]
.sym 15033 cic_i0.int_stage[3][30]
.sym 15034 cic_i0.int_stage[4][30]
.sym 15035 $auto$alumacc.cc:474:replace_alu$9575.C[30]
.sym 15037 $auto$alumacc.cc:474:replace_alu$9575.C[32]
.sym 15039 cic_i0.int_stage[3][31]
.sym 15040 cic_i0.int_stage[4][31]
.sym 15041 $auto$alumacc.cc:474:replace_alu$9575.C[31]
.sym 15043 o_sclk$SB_IO_OUT_$glb_clk
.sym 15045 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 15046 cic_i0.comb_stage[0][19]
.sym 15047 cic_i0.comb_stage[0][27]
.sym 15048 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[55]
.sym 15049 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 15050 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 15051 cic_i0.comb_stage[0][10]
.sym 15052 cic_i0.comb_stage[0][18]
.sym 15053 cic_i0.int_stage[4][28]
.sym 15057 cic_i0.comb_stage[2][60]
.sym 15058 cic_i0.comb_stage[1][57]
.sym 15059 cic_i0.comb_stage[2][57]
.sym 15061 cic_i0.int_stage[4][25]
.sym 15062 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 15063 cic_i0.int_stage[4][26]
.sym 15064 cic_i0.comb_stage[1][59]
.sym 15065 cic_i0.int_stage[4][27]
.sym 15067 cic_i0.int_stage[2][24]
.sym 15073 cic_i0.comb_stage[2][80]
.sym 15074 cic_i0.comb_stage[2][83]
.sym 15075 cic_i0.comb_stage[0][26]
.sym 15076 cic_i0.comb_stage[0][18]
.sym 15077 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[26]
.sym 15078 cic_i0.comb_stage[2][87]
.sym 15081 $auto$alumacc.cc:474:replace_alu$9575.C[32]
.sym 15086 cic_i0.int_stage[4][32]
.sym 15087 cic_i0.int_stage[3][33]
.sym 15089 cic_i0.int_stage[3][35]
.sym 15090 cic_i0.int_stage[3][36]
.sym 15091 cic_i0.int_stage[4][37]
.sym 15092 cic_i0.int_stage[3][38]
.sym 15093 cic_i0.int_stage[3][39]
.sym 15094 cic_i0.int_stage[3][32]
.sym 15095 cic_i0.int_stage[4][33]
.sym 15096 cic_i0.int_stage[3][34]
.sym 15097 cic_i0.int_stage[4][35]
.sym 15099 cic_i0.int_stage[3][37]
.sym 15101 cic_i0.int_stage[4][39]
.sym 15104 cic_i0.int_stage[4][34]
.sym 15114 cic_i0.int_stage[4][36]
.sym 15116 cic_i0.int_stage[4][38]
.sym 15118 $auto$alumacc.cc:474:replace_alu$9575.C[33]
.sym 15120 cic_i0.int_stage[3][32]
.sym 15121 cic_i0.int_stage[4][32]
.sym 15122 $auto$alumacc.cc:474:replace_alu$9575.C[32]
.sym 15124 $auto$alumacc.cc:474:replace_alu$9575.C[34]
.sym 15126 cic_i0.int_stage[4][33]
.sym 15127 cic_i0.int_stage[3][33]
.sym 15128 $auto$alumacc.cc:474:replace_alu$9575.C[33]
.sym 15130 $auto$alumacc.cc:474:replace_alu$9575.C[35]
.sym 15132 cic_i0.int_stage[3][34]
.sym 15133 cic_i0.int_stage[4][34]
.sym 15134 $auto$alumacc.cc:474:replace_alu$9575.C[34]
.sym 15136 $auto$alumacc.cc:474:replace_alu$9575.C[36]
.sym 15138 cic_i0.int_stage[4][35]
.sym 15139 cic_i0.int_stage[3][35]
.sym 15140 $auto$alumacc.cc:474:replace_alu$9575.C[35]
.sym 15142 $auto$alumacc.cc:474:replace_alu$9575.C[37]
.sym 15144 cic_i0.int_stage[4][36]
.sym 15145 cic_i0.int_stage[3][36]
.sym 15146 $auto$alumacc.cc:474:replace_alu$9575.C[36]
.sym 15148 $auto$alumacc.cc:474:replace_alu$9575.C[38]
.sym 15150 cic_i0.int_stage[3][37]
.sym 15151 cic_i0.int_stage[4][37]
.sym 15152 $auto$alumacc.cc:474:replace_alu$9575.C[37]
.sym 15154 $auto$alumacc.cc:474:replace_alu$9575.C[39]
.sym 15156 cic_i0.int_stage[4][38]
.sym 15157 cic_i0.int_stage[3][38]
.sym 15158 $auto$alumacc.cc:474:replace_alu$9575.C[38]
.sym 15160 $auto$alumacc.cc:474:replace_alu$9575.C[40]
.sym 15162 cic_i0.int_stage[4][39]
.sym 15163 cic_i0.int_stage[3][39]
.sym 15164 $auto$alumacc.cc:474:replace_alu$9575.C[39]
.sym 15166 o_sclk$SB_IO_OUT_$glb_clk
.sym 15168 cic_i0.comb_stage[0][28]
.sym 15169 cic_i0.comb_stage[0][26]
.sym 15170 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[26]
.sym 15171 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[71]
.sym 15172 cic_i0.comb_stage[0][47]
.sym 15173 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 15174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 15175 cic_i0.comb_stage[0][42]
.sym 15176 cic_i0.int_stage[4][36]
.sym 15177 cic_i0.int_stage[5][39]
.sym 15180 cic_i0.int_stage[4][32]
.sym 15181 cic_i0.comb_stage[1][65]
.sym 15182 cic_i0.int_stage[4][37]
.sym 15183 cic_i0.comb_stage[1][71]
.sym 15184 cic_i0.int_stage[4][33]
.sym 15185 cic_i0.int_stage[5][27]
.sym 15186 cic_i0.int_stage[4][34]
.sym 15187 cic_i0.int_stage[5][10]
.sym 15188 cic_i0.comb_stage[2][71]
.sym 15189 cic_i0.comb_stage[1][70]
.sym 15190 cic_i0.int_stage[2][32]
.sym 15191 cic_i0.comb_stage[1][66]
.sym 15193 cic_i0.comb_stage[0][47]
.sym 15197 cic_i0.comb_stage[2][91]
.sym 15199 cic_i0.int_stage[5][28]
.sym 15201 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[33]
.sym 15204 $auto$alumacc.cc:474:replace_alu$9575.C[40]
.sym 15209 cic_i0.int_stage[3][40]
.sym 15210 cic_i0.int_stage[4][41]
.sym 15211 cic_i0.int_stage[3][42]
.sym 15212 cic_i0.int_stage[3][43]
.sym 15213 cic_i0.int_stage[4][44]
.sym 15214 cic_i0.int_stage[3][45]
.sym 15215 cic_i0.int_stage[3][46]
.sym 15216 cic_i0.int_stage[3][47]
.sym 15218 cic_i0.int_stage[3][41]
.sym 15221 cic_i0.int_stage[3][44]
.sym 15222 cic_i0.int_stage[4][45]
.sym 15233 cic_i0.int_stage[4][40]
.sym 15235 cic_i0.int_stage[4][42]
.sym 15236 cic_i0.int_stage[4][43]
.sym 15239 cic_i0.int_stage[4][46]
.sym 15240 cic_i0.int_stage[4][47]
.sym 15241 $auto$alumacc.cc:474:replace_alu$9575.C[41]
.sym 15243 cic_i0.int_stage[4][40]
.sym 15244 cic_i0.int_stage[3][40]
.sym 15245 $auto$alumacc.cc:474:replace_alu$9575.C[40]
.sym 15247 $auto$alumacc.cc:474:replace_alu$9575.C[42]
.sym 15249 cic_i0.int_stage[3][41]
.sym 15250 cic_i0.int_stage[4][41]
.sym 15251 $auto$alumacc.cc:474:replace_alu$9575.C[41]
.sym 15253 $auto$alumacc.cc:474:replace_alu$9575.C[43]
.sym 15255 cic_i0.int_stage[4][42]
.sym 15256 cic_i0.int_stage[3][42]
.sym 15257 $auto$alumacc.cc:474:replace_alu$9575.C[42]
.sym 15259 $auto$alumacc.cc:474:replace_alu$9575.C[44]
.sym 15261 cic_i0.int_stage[4][43]
.sym 15262 cic_i0.int_stage[3][43]
.sym 15263 $auto$alumacc.cc:474:replace_alu$9575.C[43]
.sym 15265 $auto$alumacc.cc:474:replace_alu$9575.C[45]
.sym 15267 cic_i0.int_stage[3][44]
.sym 15268 cic_i0.int_stage[4][44]
.sym 15269 $auto$alumacc.cc:474:replace_alu$9575.C[44]
.sym 15271 $auto$alumacc.cc:474:replace_alu$9575.C[46]
.sym 15273 cic_i0.int_stage[4][45]
.sym 15274 cic_i0.int_stage[3][45]
.sym 15275 $auto$alumacc.cc:474:replace_alu$9575.C[45]
.sym 15277 $auto$alumacc.cc:474:replace_alu$9575.C[47]
.sym 15279 cic_i0.int_stage[4][46]
.sym 15280 cic_i0.int_stage[3][46]
.sym 15281 $auto$alumacc.cc:474:replace_alu$9575.C[46]
.sym 15283 $auto$alumacc.cc:474:replace_alu$9575.C[48]
.sym 15285 cic_i0.int_stage[4][47]
.sym 15286 cic_i0.int_stage[3][47]
.sym 15287 $auto$alumacc.cc:474:replace_alu$9575.C[47]
.sym 15289 o_sclk$SB_IO_OUT_$glb_clk
.sym 15291 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 15292 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 15293 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 15294 cic_i0.comb_stage[0][53]
.sym 15295 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[85]
.sym 15296 cic_i0.comb_stage[0][43]
.sym 15297 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[83]
.sym 15298 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[43]
.sym 15299 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[51]
.sym 15300 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 15303 cic_i0.int_stage[4][40]
.sym 15304 cic_i0.int_stage[5][42]
.sym 15305 cic_i0.comb_stage[2][73]
.sym 15306 cic_i0.int_stage[5][47]
.sym 15307 cic_i0.int_stage[4][41]
.sym 15308 cic_i0.comb_stage[0][42]
.sym 15309 cic_i0.comb_stage[1][78]
.sym 15310 cic_i0.comb_stage[0][28]
.sym 15311 cic_i0.int_stage[4][43]
.sym 15312 cic_i0.comb_stage[1][73]
.sym 15313 cic_i0.int_stage[4][44]
.sym 15314 cic_i0.comb_stage[1][79]
.sym 15315 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[99]
.sym 15320 cic_i0.comb_stage[2][99]
.sym 15322 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[43]
.sym 15327 $auto$alumacc.cc:474:replace_alu$9575.C[48]
.sym 15333 cic_i0.int_stage[4][49]
.sym 15334 cic_i0.int_stage[4][50]
.sym 15335 cic_i0.int_stage[3][51]
.sym 15336 cic_i0.int_stage[4][52]
.sym 15338 cic_i0.int_stage[3][54]
.sym 15339 cic_i0.int_stage[4][55]
.sym 15340 cic_i0.int_stage[3][48]
.sym 15341 cic_i0.int_stage[3][49]
.sym 15342 cic_i0.int_stage[3][50]
.sym 15343 cic_i0.int_stage[4][51]
.sym 15344 cic_i0.int_stage[3][52]
.sym 15345 cic_i0.int_stage[3][53]
.sym 15347 cic_i0.int_stage[3][55]
.sym 15348 cic_i0.int_stage[4][48]
.sym 15353 cic_i0.int_stage[4][53]
.sym 15362 cic_i0.int_stage[4][54]
.sym 15364 $auto$alumacc.cc:474:replace_alu$9575.C[49]
.sym 15366 cic_i0.int_stage[3][48]
.sym 15367 cic_i0.int_stage[4][48]
.sym 15368 $auto$alumacc.cc:474:replace_alu$9575.C[48]
.sym 15370 $auto$alumacc.cc:474:replace_alu$9575.C[50]
.sym 15372 cic_i0.int_stage[3][49]
.sym 15373 cic_i0.int_stage[4][49]
.sym 15374 $auto$alumacc.cc:474:replace_alu$9575.C[49]
.sym 15376 $auto$alumacc.cc:474:replace_alu$9575.C[51]
.sym 15378 cic_i0.int_stage[3][50]
.sym 15379 cic_i0.int_stage[4][50]
.sym 15380 $auto$alumacc.cc:474:replace_alu$9575.C[50]
.sym 15382 $auto$alumacc.cc:474:replace_alu$9575.C[52]
.sym 15384 cic_i0.int_stage[4][51]
.sym 15385 cic_i0.int_stage[3][51]
.sym 15386 $auto$alumacc.cc:474:replace_alu$9575.C[51]
.sym 15388 $auto$alumacc.cc:474:replace_alu$9575.C[53]
.sym 15390 cic_i0.int_stage[3][52]
.sym 15391 cic_i0.int_stage[4][52]
.sym 15392 $auto$alumacc.cc:474:replace_alu$9575.C[52]
.sym 15394 $auto$alumacc.cc:474:replace_alu$9575.C[54]
.sym 15396 cic_i0.int_stage[3][53]
.sym 15397 cic_i0.int_stage[4][53]
.sym 15398 $auto$alumacc.cc:474:replace_alu$9575.C[53]
.sym 15400 $auto$alumacc.cc:474:replace_alu$9575.C[55]
.sym 15402 cic_i0.int_stage[4][54]
.sym 15403 cic_i0.int_stage[3][54]
.sym 15404 $auto$alumacc.cc:474:replace_alu$9575.C[54]
.sym 15406 $auto$alumacc.cc:474:replace_alu$9575.C[56]
.sym 15408 cic_i0.int_stage[3][55]
.sym 15409 cic_i0.int_stage[4][55]
.sym 15410 $auto$alumacc.cc:474:replace_alu$9575.C[55]
.sym 15412 o_sclk$SB_IO_OUT_$glb_clk
.sym 15414 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[44]
.sym 15415 cic_i0.comb_stage[0][54]
.sym 15416 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 15417 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 15418 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[33]
.sym 15419 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 15420 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[99]
.sym 15421 cic_i0.comb_stage[0][45]
.sym 15422 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[84]
.sym 15423 cic_i0.int_stage[5][55]
.sym 15426 cic_i0.int_stage[4][48]
.sym 15427 cic_i0.comb_stage[1][81]
.sym 15428 cic_i0.int_stage[5][43]
.sym 15429 cic_i0.comb_stage[0][53]
.sym 15430 cic_i0.int_stage[4][49]
.sym 15431 cic_i0.comb_stage[1][87]
.sym 15432 cic_i0.int_stage[4][50]
.sym 15433 cic_i0.comb_stage[1][83]
.sym 15434 cic_i0.int_stage[4][51]
.sym 15435 cic_i0.int_stage[5][53]
.sym 15436 cic_i0.int_stage[4][52]
.sym 15437 cic_i0.int_stage[2][48]
.sym 15440 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 15445 cic_i0.comb_stage[1][1]
.sym 15447 cic_i0.comb_stage[0][52]
.sym 15448 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 15449 cic_i0.comb_stage[0][54]
.sym 15450 $auto$alumacc.cc:474:replace_alu$9575.C[56]
.sym 15455 cic_i0.int_stage[3][56]
.sym 15456 cic_i0.int_stage[3][57]
.sym 15457 cic_i0.int_stage[4][58]
.sym 15459 cic_i0.int_stage[3][60]
.sym 15460 cic_i0.int_stage[3][61]
.sym 15461 cic_i0.int_stage[3][62]
.sym 15462 cic_i0.int_stage[3][63]
.sym 15464 cic_i0.int_stage[4][57]
.sym 15465 cic_i0.int_stage[3][58]
.sym 15466 cic_i0.int_stage[3][59]
.sym 15469 cic_i0.int_stage[4][62]
.sym 15474 cic_i0.int_stage[4][59]
.sym 15479 cic_i0.int_stage[4][56]
.sym 15483 cic_i0.int_stage[4][60]
.sym 15484 cic_i0.int_stage[4][61]
.sym 15486 cic_i0.int_stage[4][63]
.sym 15487 $auto$alumacc.cc:474:replace_alu$9575.C[57]
.sym 15489 cic_i0.int_stage[4][56]
.sym 15490 cic_i0.int_stage[3][56]
.sym 15491 $auto$alumacc.cc:474:replace_alu$9575.C[56]
.sym 15493 $auto$alumacc.cc:474:replace_alu$9575.C[58]
.sym 15495 cic_i0.int_stage[4][57]
.sym 15496 cic_i0.int_stage[3][57]
.sym 15497 $auto$alumacc.cc:474:replace_alu$9575.C[57]
.sym 15499 $auto$alumacc.cc:474:replace_alu$9575.C[59]
.sym 15501 cic_i0.int_stage[3][58]
.sym 15502 cic_i0.int_stage[4][58]
.sym 15503 $auto$alumacc.cc:474:replace_alu$9575.C[58]
.sym 15505 $auto$alumacc.cc:474:replace_alu$9575.C[60]
.sym 15507 cic_i0.int_stage[3][59]
.sym 15508 cic_i0.int_stage[4][59]
.sym 15509 $auto$alumacc.cc:474:replace_alu$9575.C[59]
.sym 15511 $auto$alumacc.cc:474:replace_alu$9575.C[61]
.sym 15513 cic_i0.int_stage[4][60]
.sym 15514 cic_i0.int_stage[3][60]
.sym 15515 $auto$alumacc.cc:474:replace_alu$9575.C[60]
.sym 15517 $auto$alumacc.cc:474:replace_alu$9575.C[62]
.sym 15519 cic_i0.int_stage[4][61]
.sym 15520 cic_i0.int_stage[3][61]
.sym 15521 $auto$alumacc.cc:474:replace_alu$9575.C[61]
.sym 15523 $auto$alumacc.cc:474:replace_alu$9575.C[63]
.sym 15525 cic_i0.int_stage[4][62]
.sym 15526 cic_i0.int_stage[3][62]
.sym 15527 $auto$alumacc.cc:474:replace_alu$9575.C[62]
.sym 15529 $auto$alumacc.cc:474:replace_alu$9575.C[64]
.sym 15531 cic_i0.int_stage[4][63]
.sym 15532 cic_i0.int_stage[3][63]
.sym 15533 $auto$alumacc.cc:474:replace_alu$9575.C[63]
.sym 15535 o_sclk$SB_IO_OUT_$glb_clk
.sym 15537 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 15538 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[75]
.sym 15539 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[54]
.sym 15540 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 15541 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 15542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 15543 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 15544 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 15545 cic_i0.int_stage[4][60]
.sym 15549 cic_i0.int_stage[4][56]
.sym 15550 cic_i0.comb_stage[1][94]
.sym 15551 cic_i0.comb_stage[2][89]
.sym 15552 cic_i0.comb_stage[1][88]
.sym 15553 cic_i0.int_stage[4][57]
.sym 15554 cic_i0.comb_stage[0][45]
.sym 15555 cic_i0.int_stage[4][58]
.sym 15556 cic_i0.int_stage[5][54]
.sym 15557 cic_i0.int_stage[4][59]
.sym 15558 cic_i0.comb_stage[1][89]
.sym 15559 cic_i0.comb_stage[2][88]
.sym 15561 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[63]
.sym 15562 cic_i0.int_stage[5][52]
.sym 15563 cic_i0.int_stage[4][81]
.sym 15568 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 15573 $auto$alumacc.cc:474:replace_alu$9575.C[64]
.sym 15578 cic_i0.int_stage[3][64]
.sym 15579 cic_i0.int_stage[4][65]
.sym 15580 cic_i0.int_stage[3][66]
.sym 15581 cic_i0.int_stage[4][67]
.sym 15582 cic_i0.int_stage[4][68]
.sym 15585 cic_i0.int_stage[3][71]
.sym 15586 cic_i0.int_stage[4][64]
.sym 15587 cic_i0.int_stage[3][65]
.sym 15588 cic_i0.int_stage[4][66]
.sym 15589 cic_i0.int_stage[3][67]
.sym 15590 cic_i0.int_stage[3][68]
.sym 15591 cic_i0.int_stage[3][69]
.sym 15592 cic_i0.int_stage[3][70]
.sym 15599 cic_i0.int_stage[4][69]
.sym 15600 cic_i0.int_stage[4][70]
.sym 15609 cic_i0.int_stage[4][71]
.sym 15610 $auto$alumacc.cc:474:replace_alu$9575.C[65]
.sym 15612 cic_i0.int_stage[4][64]
.sym 15613 cic_i0.int_stage[3][64]
.sym 15614 $auto$alumacc.cc:474:replace_alu$9575.C[64]
.sym 15616 $auto$alumacc.cc:474:replace_alu$9575.C[66]
.sym 15618 cic_i0.int_stage[3][65]
.sym 15619 cic_i0.int_stage[4][65]
.sym 15620 $auto$alumacc.cc:474:replace_alu$9575.C[65]
.sym 15622 $auto$alumacc.cc:474:replace_alu$9575.C[67]
.sym 15624 cic_i0.int_stage[4][66]
.sym 15625 cic_i0.int_stage[3][66]
.sym 15626 $auto$alumacc.cc:474:replace_alu$9575.C[66]
.sym 15628 $auto$alumacc.cc:474:replace_alu$9575.C[68]
.sym 15630 cic_i0.int_stage[3][67]
.sym 15631 cic_i0.int_stage[4][67]
.sym 15632 $auto$alumacc.cc:474:replace_alu$9575.C[67]
.sym 15634 $auto$alumacc.cc:474:replace_alu$9575.C[69]
.sym 15636 cic_i0.int_stage[3][68]
.sym 15637 cic_i0.int_stage[4][68]
.sym 15638 $auto$alumacc.cc:474:replace_alu$9575.C[68]
.sym 15640 $auto$alumacc.cc:474:replace_alu$9575.C[70]
.sym 15642 cic_i0.int_stage[3][69]
.sym 15643 cic_i0.int_stage[4][69]
.sym 15644 $auto$alumacc.cc:474:replace_alu$9575.C[69]
.sym 15646 $auto$alumacc.cc:474:replace_alu$9575.C[71]
.sym 15648 cic_i0.int_stage[3][70]
.sym 15649 cic_i0.int_stage[4][70]
.sym 15650 $auto$alumacc.cc:474:replace_alu$9575.C[70]
.sym 15652 $auto$alumacc.cc:474:replace_alu$9575.C[72]
.sym 15654 cic_i0.int_stage[4][71]
.sym 15655 cic_i0.int_stage[3][71]
.sym 15656 $auto$alumacc.cc:474:replace_alu$9575.C[71]
.sym 15658 o_sclk$SB_IO_OUT_$glb_clk
.sym 15660 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 15661 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 15662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 15663 cic_i0.comb_stage[0][63]
.sym 15664 cic_i0.comb_stage[0][52]
.sym 15665 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[50]
.sym 15666 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[63]
.sym 15667 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 15669 cic_i0.int_stage[2][69]
.sym 15672 cic_i0.int_stage[4][64]
.sym 15673 cic_i0.comb_stage[1][102]
.sym 15674 cic_i0.int_stage[4][69]
.sym 15675 cic_i0.comb_stage[1][99]
.sym 15676 cic_i0.int_stage[4][65]
.sym 15678 cic_i0.int_stage[4][66]
.sym 15679 cic_i0.int_stage[5][68]
.sym 15680 cic_i0.int_stage[4][67]
.sym 15682 cic_i0.int_stage[4][68]
.sym 15683 cic_i0.comb_stage[1][103]
.sym 15685 cic_i0.int_stage[5][63]
.sym 15686 cic_i0.comb_stage[1][99]
.sym 15696 $auto$alumacc.cc:474:replace_alu$9575.C[72]
.sym 15701 cic_i0.int_stage[3][72]
.sym 15703 cic_i0.int_stage[4][74]
.sym 15704 cic_i0.int_stage[4][75]
.sym 15705 cic_i0.int_stage[4][76]
.sym 15706 cic_i0.int_stage[4][77]
.sym 15707 cic_i0.int_stage[3][78]
.sym 15708 cic_i0.int_stage[3][79]
.sym 15709 cic_i0.int_stage[4][72]
.sym 15710 cic_i0.int_stage[3][73]
.sym 15711 cic_i0.int_stage[3][74]
.sym 15712 cic_i0.int_stage[3][75]
.sym 15713 cic_i0.int_stage[3][76]
.sym 15714 cic_i0.int_stage[3][77]
.sym 15715 cic_i0.int_stage[4][78]
.sym 15716 cic_i0.int_stage[4][79]
.sym 15718 cic_i0.int_stage[4][73]
.sym 15733 $auto$alumacc.cc:474:replace_alu$9575.C[73]
.sym 15735 cic_i0.int_stage[4][72]
.sym 15736 cic_i0.int_stage[3][72]
.sym 15737 $auto$alumacc.cc:474:replace_alu$9575.C[72]
.sym 15739 $auto$alumacc.cc:474:replace_alu$9575.C[74]
.sym 15741 cic_i0.int_stage[3][73]
.sym 15742 cic_i0.int_stage[4][73]
.sym 15743 $auto$alumacc.cc:474:replace_alu$9575.C[73]
.sym 15745 $auto$alumacc.cc:474:replace_alu$9575.C[75]
.sym 15747 cic_i0.int_stage[3][74]
.sym 15748 cic_i0.int_stage[4][74]
.sym 15749 $auto$alumacc.cc:474:replace_alu$9575.C[74]
.sym 15751 $auto$alumacc.cc:474:replace_alu$9575.C[76]
.sym 15753 cic_i0.int_stage[3][75]
.sym 15754 cic_i0.int_stage[4][75]
.sym 15755 $auto$alumacc.cc:474:replace_alu$9575.C[75]
.sym 15757 $auto$alumacc.cc:474:replace_alu$9575.C[77]
.sym 15759 cic_i0.int_stage[3][76]
.sym 15760 cic_i0.int_stage[4][76]
.sym 15761 $auto$alumacc.cc:474:replace_alu$9575.C[76]
.sym 15763 $auto$alumacc.cc:474:replace_alu$9575.C[78]
.sym 15765 cic_i0.int_stage[3][77]
.sym 15766 cic_i0.int_stage[4][77]
.sym 15767 $auto$alumacc.cc:474:replace_alu$9575.C[77]
.sym 15769 $auto$alumacc.cc:474:replace_alu$9575.C[79]
.sym 15771 cic_i0.int_stage[4][78]
.sym 15772 cic_i0.int_stage[3][78]
.sym 15773 $auto$alumacc.cc:474:replace_alu$9575.C[78]
.sym 15775 $auto$alumacc.cc:474:replace_alu$9575.C[80]
.sym 15777 cic_i0.int_stage[4][79]
.sym 15778 cic_i0.int_stage[3][79]
.sym 15779 $auto$alumacc.cc:474:replace_alu$9575.C[79]
.sym 15781 o_sclk$SB_IO_OUT_$glb_clk
.sym 15783 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 15784 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[99]
.sym 15785 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 15786 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 15787 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 15788 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 15789 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 15790 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[94]
.sym 15794 i0[13]
.sym 15795 cic_i0.int_stage[4][72]
.sym 15796 cic_i0.comb_stage[1][105]
.sym 15797 cic_i0.comb_stage[2][105]
.sym 15799 cic_i0.int_stage[4][73]
.sym 15801 cic_i0.int_stage[4][74]
.sym 15802 cic_i0.comb_stage[1][104]
.sym 15803 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 15805 cic_i0.int_stage[4][76]
.sym 15811 i0[15]
.sym 15819 $auto$alumacc.cc:474:replace_alu$9575.C[80]
.sym 15824 cic_i0.int_stage[3][80]
.sym 15825 cic_i0.int_stage[4][81]
.sym 15827 cic_i0.int_stage[3][83]
.sym 15829 cic_i0.int_stage[4][85]
.sym 15831 cic_i0.int_stage[3][87]
.sym 15833 cic_i0.int_stage[3][81]
.sym 15834 cic_i0.int_stage[3][82]
.sym 15836 cic_i0.int_stage[3][84]
.sym 15837 cic_i0.int_stage[3][85]
.sym 15838 cic_i0.int_stage[3][86]
.sym 15839 cic_i0.int_stage[4][87]
.sym 15842 cic_i0.int_stage[4][82]
.sym 15844 cic_i0.int_stage[4][84]
.sym 15846 cic_i0.int_stage[4][86]
.sym 15848 cic_i0.int_stage[4][80]
.sym 15851 cic_i0.int_stage[4][83]
.sym 15856 $auto$alumacc.cc:474:replace_alu$9575.C[81]
.sym 15858 cic_i0.int_stage[4][80]
.sym 15859 cic_i0.int_stage[3][80]
.sym 15860 $auto$alumacc.cc:474:replace_alu$9575.C[80]
.sym 15862 $auto$alumacc.cc:474:replace_alu$9575.C[82]
.sym 15864 cic_i0.int_stage[3][81]
.sym 15865 cic_i0.int_stage[4][81]
.sym 15866 $auto$alumacc.cc:474:replace_alu$9575.C[81]
.sym 15868 $auto$alumacc.cc:474:replace_alu$9575.C[83]
.sym 15870 cic_i0.int_stage[3][82]
.sym 15871 cic_i0.int_stage[4][82]
.sym 15872 $auto$alumacc.cc:474:replace_alu$9575.C[82]
.sym 15874 $auto$alumacc.cc:474:replace_alu$9575.C[84]
.sym 15876 cic_i0.int_stage[4][83]
.sym 15877 cic_i0.int_stage[3][83]
.sym 15878 $auto$alumacc.cc:474:replace_alu$9575.C[83]
.sym 15880 $auto$alumacc.cc:474:replace_alu$9575.C[85]
.sym 15882 cic_i0.int_stage[3][84]
.sym 15883 cic_i0.int_stage[4][84]
.sym 15884 $auto$alumacc.cc:474:replace_alu$9575.C[84]
.sym 15886 $auto$alumacc.cc:474:replace_alu$9575.C[86]
.sym 15888 cic_i0.int_stage[3][85]
.sym 15889 cic_i0.int_stage[4][85]
.sym 15890 $auto$alumacc.cc:474:replace_alu$9575.C[85]
.sym 15892 $auto$alumacc.cc:474:replace_alu$9575.C[87]
.sym 15894 cic_i0.int_stage[3][86]
.sym 15895 cic_i0.int_stage[4][86]
.sym 15896 $auto$alumacc.cc:474:replace_alu$9575.C[86]
.sym 15898 $auto$alumacc.cc:474:replace_alu$9575.C[88]
.sym 15900 cic_i0.int_stage[4][87]
.sym 15901 cic_i0.int_stage[3][87]
.sym 15902 $auto$alumacc.cc:474:replace_alu$9575.C[87]
.sym 15904 o_sclk$SB_IO_OUT_$glb_clk
.sym 15906 i0[15]
.sym 15907 cic_i0.int_stage[2][0]
.sym 15913 o_test[3]$SB_IO_OUT
.sym 15914 cic_i0.int_stage[4][84]
.sym 15918 cic_i0.comb_stage[0][86]
.sym 15920 cic_i0.int_stage[4][85]
.sym 15924 cic_i0.int_stage[4][82]
.sym 15926 cic_i0.int_stage[4][83]
.sym 15928 cic_i0.comb_stage[0][83]
.sym 15942 $auto$alumacc.cc:474:replace_alu$9575.C[88]
.sym 15947 cic_i0.int_stage[3][88]
.sym 15948 cic_i0.int_stage[4][89]
.sym 15951 cic_i0.int_stage[3][92]
.sym 15952 cic_i0.int_stage[3][93]
.sym 15953 cic_i0.int_stage[3][94]
.sym 15954 cic_i0.int_stage[3][95]
.sym 15956 cic_i0.int_stage[3][89]
.sym 15957 cic_i0.int_stage[3][90]
.sym 15958 cic_i0.int_stage[3][91]
.sym 15959 cic_i0.int_stage[4][92]
.sym 15961 cic_i0.int_stage[4][94]
.sym 15962 cic_i0.int_stage[4][95]
.sym 15965 cic_i0.int_stage[4][90]
.sym 15966 cic_i0.int_stage[4][91]
.sym 15971 cic_i0.int_stage[4][88]
.sym 15976 cic_i0.int_stage[4][93]
.sym 15979 $auto$alumacc.cc:474:replace_alu$9575.C[89]
.sym 15981 cic_i0.int_stage[4][88]
.sym 15982 cic_i0.int_stage[3][88]
.sym 15983 $auto$alumacc.cc:474:replace_alu$9575.C[88]
.sym 15985 $auto$alumacc.cc:474:replace_alu$9575.C[90]
.sym 15987 cic_i0.int_stage[3][89]
.sym 15988 cic_i0.int_stage[4][89]
.sym 15989 $auto$alumacc.cc:474:replace_alu$9575.C[89]
.sym 15991 $auto$alumacc.cc:474:replace_alu$9575.C[91]
.sym 15993 cic_i0.int_stage[3][90]
.sym 15994 cic_i0.int_stage[4][90]
.sym 15995 $auto$alumacc.cc:474:replace_alu$9575.C[90]
.sym 15997 $auto$alumacc.cc:474:replace_alu$9575.C[92]
.sym 15999 cic_i0.int_stage[3][91]
.sym 16000 cic_i0.int_stage[4][91]
.sym 16001 $auto$alumacc.cc:474:replace_alu$9575.C[91]
.sym 16003 $auto$alumacc.cc:474:replace_alu$9575.C[93]
.sym 16005 cic_i0.int_stage[4][92]
.sym 16006 cic_i0.int_stage[3][92]
.sym 16007 $auto$alumacc.cc:474:replace_alu$9575.C[92]
.sym 16009 $auto$alumacc.cc:474:replace_alu$9575.C[94]
.sym 16011 cic_i0.int_stage[4][93]
.sym 16012 cic_i0.int_stage[3][93]
.sym 16013 $auto$alumacc.cc:474:replace_alu$9575.C[93]
.sym 16015 $auto$alumacc.cc:474:replace_alu$9575.C[95]
.sym 16017 cic_i0.int_stage[4][94]
.sym 16018 cic_i0.int_stage[3][94]
.sym 16019 $auto$alumacc.cc:474:replace_alu$9575.C[94]
.sym 16021 $auto$alumacc.cc:474:replace_alu$9575.C[96]
.sym 16023 cic_i0.int_stage[4][95]
.sym 16024 cic_i0.int_stage[3][95]
.sym 16025 $auto$alumacc.cc:474:replace_alu$9575.C[95]
.sym 16027 o_sclk$SB_IO_OUT_$glb_clk
.sym 16041 cic_i0.int_stage[4][88]
.sym 16043 cic_i0.int_stage[4][93]
.sym 16045 cic_i0.int_stage[4][89]
.sym 16046 i0[8]
.sym 16047 cic_i0.int_stage[4][90]
.sym 16049 cic_i0.int_stage[4][91]
.sym 16051 cic_i0.int_stage[4][92]
.sym 16065 $auto$alumacc.cc:474:replace_alu$9575.C[96]
.sym 16070 cic_i0.int_stage[3][96]
.sym 16072 cic_i0.int_stage[3][98]
.sym 16076 cic_i0.int_stage[4][102]
.sym 16077 cic_i0.int_stage[3][103]
.sym 16079 cic_i0.int_stage[3][97]
.sym 16081 cic_i0.int_stage[3][99]
.sym 16082 cic_i0.int_stage[3][100]
.sym 16083 cic_i0.int_stage[3][101]
.sym 16084 cic_i0.int_stage[3][102]
.sym 16085 cic_i0.int_stage[4][103]
.sym 16087 cic_i0.int_stage[4][97]
.sym 16089 cic_i0.int_stage[4][99]
.sym 16090 cic_i0.int_stage[4][100]
.sym 16091 cic_i0.int_stage[4][101]
.sym 16094 cic_i0.int_stage[4][96]
.sym 16096 cic_i0.int_stage[4][98]
.sym 16102 $auto$alumacc.cc:474:replace_alu$9575.C[97]
.sym 16104 cic_i0.int_stage[4][96]
.sym 16105 cic_i0.int_stage[3][96]
.sym 16106 $auto$alumacc.cc:474:replace_alu$9575.C[96]
.sym 16108 $auto$alumacc.cc:474:replace_alu$9575.C[98]
.sym 16110 cic_i0.int_stage[3][97]
.sym 16111 cic_i0.int_stage[4][97]
.sym 16112 $auto$alumacc.cc:474:replace_alu$9575.C[97]
.sym 16114 $auto$alumacc.cc:474:replace_alu$9575.C[99]
.sym 16116 cic_i0.int_stage[4][98]
.sym 16117 cic_i0.int_stage[3][98]
.sym 16118 $auto$alumacc.cc:474:replace_alu$9575.C[98]
.sym 16120 $auto$alumacc.cc:474:replace_alu$9575.C[100]
.sym 16122 cic_i0.int_stage[3][99]
.sym 16123 cic_i0.int_stage[4][99]
.sym 16124 $auto$alumacc.cc:474:replace_alu$9575.C[99]
.sym 16126 $auto$alumacc.cc:474:replace_alu$9575.C[101]
.sym 16128 cic_i0.int_stage[3][100]
.sym 16129 cic_i0.int_stage[4][100]
.sym 16130 $auto$alumacc.cc:474:replace_alu$9575.C[100]
.sym 16132 $auto$alumacc.cc:474:replace_alu$9575.C[102]
.sym 16134 cic_i0.int_stage[3][101]
.sym 16135 cic_i0.int_stage[4][101]
.sym 16136 $auto$alumacc.cc:474:replace_alu$9575.C[101]
.sym 16138 $auto$alumacc.cc:474:replace_alu$9575.C[103]
.sym 16140 cic_i0.int_stage[3][102]
.sym 16141 cic_i0.int_stage[4][102]
.sym 16142 $auto$alumacc.cc:474:replace_alu$9575.C[102]
.sym 16144 $auto$alumacc.cc:474:replace_alu$9575.C[104]
.sym 16146 cic_i0.int_stage[4][103]
.sym 16147 cic_i0.int_stage[3][103]
.sym 16148 $auto$alumacc.cc:474:replace_alu$9575.C[103]
.sym 16150 o_sclk$SB_IO_OUT_$glb_clk
.sym 16164 cic_i0.int_stage[4][96]
.sym 16166 cic_i0.int_stage[4][101]
.sym 16168 cic_i0.int_stage[4][97]
.sym 16170 cic_i0.int_stage[4][98]
.sym 16172 cic_i0.comb_stage[0][99]
.sym 16174 cic_i0.int_stage[4][100]
.sym 16188 $auto$alumacc.cc:474:replace_alu$9575.C[104]
.sym 16193 cic_i0.int_stage[4][104]
.sym 16194 cic_i0.int_stage[3][105]
.sym 16201 cic_i0.int_stage[3][104]
.sym 16202 cic_i0.int_stage[4][105]
.sym 16225 $auto$alumacc.cc:474:replace_alu$9575.C[105]
.sym 16227 cic_i0.int_stage[3][104]
.sym 16228 cic_i0.int_stage[4][104]
.sym 16229 $auto$alumacc.cc:474:replace_alu$9575.C[104]
.sym 16232 cic_i0.int_stage[3][105]
.sym 16233 cic_i0.int_stage[4][105]
.sym 16235 $auto$alumacc.cc:474:replace_alu$9575.C[105]
.sym 16273 o_sclk$SB_IO_OUT_$glb_clk
.sym 16283 cic_i0.int_stage[4][104]
.sym 16287 cic_i0.int_stage[4][105]
.sym 16320 i0[14]
.sym 16323 i0[13]
.sym 16335 i0[14]
.sym 16336 i0[13]
.sym 16347 i0[12]
.sym 16377 clk25div[2]
.sym 16378 clk25div[3]
.sym 16379 clk25div[4]
.sym 16380 clk25div[5]
.sym 16381 clk25div[6]
.sym 16382 clk25div[7]
.sym 16387 clk25div[0]
.sym 16392 cic_i0.comb_stage[2][53]
.sym 16396 cic_i0.comb_stage[3][98]
.sym 16399 sin[15]
.sym 16417 $PACKER_VCC_NET
.sym 16431 clk25div[0]
.sym 16486 $PACKER_VCC_NET
.sym 16489 clk25div[0]
.sym 16497 clk25_$glb_clk
.sym 16503 clk25div[8]
.sym 16504 clk25div[9]
.sym 16505 clk25div[10]
.sym 16506 clk25div[11]
.sym 16507 clk25div[12]
.sym 16508 clk25div[13]
.sym 16514 cic_i0.comb_stage[3][18]
.sym 16525 $PACKER_VCC_NET
.sym 16582 o_sclk$SB_IO_OUT
.sym 16607 clk25div[0]
.sym 16627 o_sclk$SB_IO_OUT
.sym 16659 clk25div[0]
.sym 16660 clk25_$glb_clk
.sym 16668 sine_11_16.negate_sin[0]
.sym 16790 sine_11_16.negate_sin[1]
.sym 16793 cic_i0.comb_stage[3][80]
.sym 16795 cic_i0.comb_stage[2][101]
.sym 16796 cic_i0.comb_stage[3][80]
.sym 16804 o_adcfb_p$SB_IO_OUT
.sym 16810 dac.y2[19]
.sym 16826 dac.y1[0]
.sym 16829 dac.e1[0]
.sym 16831 $PACKER_VCC_NET
.sym 16833 sine_11_16.sin[6]
.sym 16834 dac.y2[19]
.sym 16839 $PACKER_VCC_NET
.sym 16840 $abc$29715$auto$wreduce.cc:455:run$9512[0]
.sym 16850 sin[0]
.sym 16851 $abc$29715$auto$wreduce.cc:455:run$9510[0]
.sym 16855 sine_11_16.negate_sin[1]
.sym 16861 dac.y1[0]
.sym 16862 dac.e1[0]
.sym 16865 sin[0]
.sym 16877 $abc$29715$auto$wreduce.cc:455:run$9512[0]
.sym 16879 dac.y2[19]
.sym 16880 $abc$29715$auto$wreduce.cc:455:run$9510[0]
.sym 16895 $PACKER_VCC_NET
.sym 16896 sin[0]
.sym 16898 $PACKER_VCC_NET
.sym 16901 sine_11_16.sin[6]
.sym 16902 sine_11_16.negate_sin[1]
.sym 16906 o_sclk$SB_IO_OUT_$glb_clk
.sym 16908 sin[0]
.sym 16910 sine_11_16.sin[4]
.sym 16911 sin[1]
.sym 16912 sin[5]
.sym 16914 sin[2]
.sym 16918 cic_i0.comb_stage[2][13]
.sym 16919 cic_i0.comb_stage[3][42]
.sym 16933 sin[15]
.sym 16938 sine_11_16.negate_sin[1]
.sym 16951 sine_11_16.sin[3]
.sym 16953 sine_11_16.sin[7]
.sym 16954 sine_11_16.negate_sin[1]
.sym 16956 $PACKER_VCC_NET
.sym 16966 dac.y1[17]
.sym 16967 dac.y1[18]
.sym 16975 sine_11_16.sin[4]
.sym 16976 dac.y1[19]
.sym 16981 $nextpnr_ICESTORM_LC_6$O
.sym 16983 dac.y1[17]
.sym 16987 $auto$alumacc.cc:474:replace_alu$9644.C[18]
.sym 16989 dac.y1[18]
.sym 16990 $PACKER_VCC_NET
.sym 16995 $PACKER_VCC_NET
.sym 16996 dac.y1[19]
.sym 16997 $auto$alumacc.cc:474:replace_alu$9644.C[18]
.sym 17006 sine_11_16.sin[3]
.sym 17007 sine_11_16.negate_sin[1]
.sym 17014 sine_11_16.negate_sin[1]
.sym 17015 sine_11_16.sin[7]
.sym 17024 sine_11_16.negate_sin[1]
.sym 17026 sine_11_16.sin[4]
.sym 17029 o_sclk$SB_IO_OUT_$glb_clk
.sym 17032 sin[10]
.sym 17033 sin[13]
.sym 17034 sin[11]
.sym 17037 sin[12]
.sym 17041 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[44]
.sym 17042 cic_i0.comb_stage[3][50]
.sym 17043 cic_i0.comb_stage[3][98]
.sym 17045 sine_11_16.sin[3]
.sym 17046 sin[1]
.sym 17049 sine_11_16.sin[7]
.sym 17052 $PACKER_VCC_NET
.sym 17053 cic_i0.comb_stage[3][32]
.sym 17059 cic_i0.comb_stage[3][23]
.sym 17060 sin[12]
.sym 17061 cic_i0.comb_stage[3][15]
.sym 17063 cic_i0.comb_stage[2][61]
.sym 17064 cic_i0.comb_stage[2][10]
.sym 17066 cic_i0.comb_stage[2][78]
.sym 17073 dac.y1[17]
.sym 17074 sine_11_16.sin[15]
.sym 17080 sine_11_16.sin[14]
.sym 17082 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[18]
.sym 17083 dac.y1[19]
.sym 17085 dac.y1[18]
.sym 17086 sine_11_16.sin[8]
.sym 17090 $abc$29715$auto$wreduce.cc:455:run$9511[18]
.sym 17098 sine_11_16.negate_sin[1]
.sym 17099 dac.y2[19]
.sym 17104 $nextpnr_ICESTORM_LC_4$O
.sym 17106 dac.y1[17]
.sym 17110 $auto$alumacc.cc:474:replace_alu$9638.C[18]
.sym 17112 dac.y1[18]
.sym 17119 dac.y1[19]
.sym 17120 $auto$alumacc.cc:474:replace_alu$9638.C[18]
.sym 17123 sine_11_16.sin[14]
.sym 17125 sine_11_16.negate_sin[1]
.sym 17130 sine_11_16.sin[8]
.sym 17132 sine_11_16.negate_sin[1]
.sym 17142 sine_11_16.negate_sin[1]
.sym 17143 sine_11_16.sin[15]
.sym 17147 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[18]
.sym 17148 dac.y2[19]
.sym 17150 $abc$29715$auto$wreduce.cc:455:run$9511[18]
.sym 17152 o_sclk$SB_IO_OUT_$glb_clk
.sym 17154 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 17156 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 17157 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 17158 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 17159 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[15]
.sym 17160 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 17164 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[66]
.sym 17166 sine_11_16.data_sin[8]
.sym 17169 sin[11]
.sym 17170 sine_11_16.sin[15]
.sym 17171 cic_i0.comb_stage[3][88]
.sym 17175 sin[10]
.sym 17176 sine_11_16.sin[14]
.sym 17177 sin[13]
.sym 17182 cic_i0.comb_stage[2][5]
.sym 17184 cic_i0.comb_stage[2][67]
.sym 17188 cic_i0.comb_stage[3][5]
.sym 17197 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 17203 cic_i0.comb_stage[2][66]
.sym 17211 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 17212 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 17216 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 17223 cic_i0.comb_stage[2][61]
.sym 17224 cic_i0.comb_stage[2][10]
.sym 17226 cic_i0.comb_stage[2][78]
.sym 17231 cic_i0.comb_stage[2][66]
.sym 17234 cic_i0.comb_stage[2][61]
.sym 17240 cic_i0.comb_stage[2][10]
.sym 17247 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 17252 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 17261 cic_i0.comb_stage[2][78]
.sym 17267 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 17272 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 17275 dclk_$glb_clk
.sym 17277 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[18]
.sym 17278 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 17279 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 17280 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 17281 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 17282 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[80]
.sym 17283 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 17284 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 17287 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[87]
.sym 17288 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[83]
.sym 17289 cic_i0.comb_stage[3][82]
.sym 17290 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 17294 cic_i0.comb_stage[3][96]
.sym 17299 cic_i0.comb_stage[2][66]
.sym 17301 cic_i0.comb_stage[3][8]
.sym 17302 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 17303 cic_i0.comb_stage[3][43]
.sym 17306 cic_i0.comb_stage[3][40]
.sym 17307 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[15]
.sym 17308 cic_i0.comb_stage[2][8]
.sym 17309 cic_i0.comb_stage[2][9]
.sym 17311 cic_i0.comb_stage[2][11]
.sym 17324 cic_i0.comb_stage[2][87]
.sym 17328 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 17336 cic_i0.comb_stage[2][53]
.sym 17338 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 17340 cic_i0.comb_stage[2][44]
.sym 17342 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 17344 cic_i0.comb_stage[2][67]
.sym 17348 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 17353 cic_i0.comb_stage[2][44]
.sym 17357 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 17363 cic_i0.comb_stage[2][87]
.sym 17371 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 17378 cic_i0.comb_stage[2][67]
.sym 17384 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 17389 cic_i0.comb_stage[2][53]
.sym 17393 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 17398 dclk_$glb_clk
.sym 17400 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 17401 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 17402 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[3]
.sym 17403 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 17404 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[8]
.sym 17405 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 17406 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[4]
.sym 17407 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 17409 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[80]
.sym 17410 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[80]
.sym 17411 cic_i0.comb_stage[3][88]
.sym 17413 sine_11_16.data_sin[9]
.sym 17417 cic_i0.comb_stage[3][90]
.sym 17419 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[18]
.sym 17420 cic_i0.comb_stage[3][22]
.sym 17422 cic_i0.comb_stage[3][28]
.sym 17423 cic_i0.comb_stage[3][47]
.sym 17424 cic_i0.comb_stage[3][4]
.sym 17428 cic_i0.comb_stage[3][18]
.sym 17429 cic_i0.comb_stage[2][4]
.sym 17430 cic_i0.comb_stage[3][7]
.sym 17433 cic_i0.comb_stage[2][18]
.sym 17434 cic_i0.comb_stage[3][1]
.sym 17442 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[5]
.sym 17450 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[4]
.sym 17451 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[2]
.sym 17453 cic_i0.comb_stage[2][4]
.sym 17454 cic_i0.comb_stage[2][5]
.sym 17455 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[6]
.sym 17456 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[1]
.sym 17459 cic_i0.comb_stage[2][3]
.sym 17460 cic_i0.comb_stage[2][1]
.sym 17463 cic_i0.comb_stage[2][6]
.sym 17464 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[7]
.sym 17466 cic_i0.comb_stage[2][2]
.sym 17467 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[3]
.sym 17468 cic_i0.comb_stage[2][0]
.sym 17471 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 17472 cic_i0.comb_stage[2][7]
.sym 17473 $auto$alumacc.cc:474:replace_alu$9587.C[1]
.sym 17475 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 17476 cic_i0.comb_stage[2][0]
.sym 17479 $auto$alumacc.cc:474:replace_alu$9587.C[2]
.sym 17481 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[1]
.sym 17482 cic_i0.comb_stage[2][1]
.sym 17483 $auto$alumacc.cc:474:replace_alu$9587.C[1]
.sym 17485 $auto$alumacc.cc:474:replace_alu$9587.C[3]
.sym 17487 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[2]
.sym 17488 cic_i0.comb_stage[2][2]
.sym 17489 $auto$alumacc.cc:474:replace_alu$9587.C[2]
.sym 17491 $auto$alumacc.cc:474:replace_alu$9587.C[4]
.sym 17493 cic_i0.comb_stage[2][3]
.sym 17494 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[3]
.sym 17495 $auto$alumacc.cc:474:replace_alu$9587.C[3]
.sym 17497 $auto$alumacc.cc:474:replace_alu$9587.C[5]
.sym 17499 cic_i0.comb_stage[2][4]
.sym 17500 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[4]
.sym 17501 $auto$alumacc.cc:474:replace_alu$9587.C[4]
.sym 17503 $auto$alumacc.cc:474:replace_alu$9587.C[6]
.sym 17505 cic_i0.comb_stage[2][5]
.sym 17506 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[5]
.sym 17507 $auto$alumacc.cc:474:replace_alu$9587.C[5]
.sym 17509 $auto$alumacc.cc:474:replace_alu$9587.C[7]
.sym 17511 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[6]
.sym 17512 cic_i0.comb_stage[2][6]
.sym 17513 $auto$alumacc.cc:474:replace_alu$9587.C[6]
.sym 17515 $auto$alumacc.cc:474:replace_alu$9587.C[8]
.sym 17517 cic_i0.comb_stage[2][7]
.sym 17518 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[7]
.sym 17519 $auto$alumacc.cc:474:replace_alu$9587.C[7]
.sym 17521 dclk_$glb_clk
.sym 17523 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[14]
.sym 17524 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 17525 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 17526 cic_i0.comb_stage[2][0]
.sym 17527 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[13]
.sym 17528 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[96]
.sym 17529 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 17530 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 17533 cic_i0.comb_stage[2][53]
.sym 17534 cic_i0.comb_stage[3][96]
.sym 17538 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 17539 cic_i0.comb_stage[3][1]
.sym 17541 cic_i0.comb_stage[3][2]
.sym 17544 cic_i0.comb_stage[3][65]
.sym 17545 cic_i0.comb_stage[3][4]
.sym 17547 cic_i0.comb_stage[3][12]
.sym 17548 cic_i0.comb_stage[2][10]
.sym 17549 cic_i0.comb_stage[3][13]
.sym 17550 cic_i0.comb_stage[3][23]
.sym 17551 cic_i0.comb_stage[3][26]
.sym 17553 cic_i0.comb_stage[3][15]
.sym 17554 cic_i0.comb_stage[3][17]
.sym 17557 cic_i0.comb_stage[3][9]
.sym 17558 cic_i0.comb_stage[2][56]
.sym 17559 $auto$alumacc.cc:474:replace_alu$9587.C[8]
.sym 17565 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[12]
.sym 17566 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[11]
.sym 17568 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[8]
.sym 17572 cic_i0.comb_stage[2][10]
.sym 17575 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[9]
.sym 17577 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[10]
.sym 17578 cic_i0.comb_stage[2][8]
.sym 17579 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[15]
.sym 17581 cic_i0.comb_stage[2][9]
.sym 17583 cic_i0.comb_stage[2][11]
.sym 17588 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[14]
.sym 17589 cic_i0.comb_stage[2][14]
.sym 17591 cic_i0.comb_stage[2][12]
.sym 17592 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[13]
.sym 17593 cic_i0.comb_stage[2][13]
.sym 17594 cic_i0.comb_stage[2][15]
.sym 17596 $auto$alumacc.cc:474:replace_alu$9587.C[9]
.sym 17598 cic_i0.comb_stage[2][8]
.sym 17599 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[8]
.sym 17600 $auto$alumacc.cc:474:replace_alu$9587.C[8]
.sym 17602 $auto$alumacc.cc:474:replace_alu$9587.C[10]
.sym 17604 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[9]
.sym 17605 cic_i0.comb_stage[2][9]
.sym 17606 $auto$alumacc.cc:474:replace_alu$9587.C[9]
.sym 17608 $auto$alumacc.cc:474:replace_alu$9587.C[11]
.sym 17610 cic_i0.comb_stage[2][10]
.sym 17611 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[10]
.sym 17612 $auto$alumacc.cc:474:replace_alu$9587.C[10]
.sym 17614 $auto$alumacc.cc:474:replace_alu$9587.C[12]
.sym 17616 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[11]
.sym 17617 cic_i0.comb_stage[2][11]
.sym 17618 $auto$alumacc.cc:474:replace_alu$9587.C[11]
.sym 17620 $auto$alumacc.cc:474:replace_alu$9587.C[13]
.sym 17622 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[12]
.sym 17623 cic_i0.comb_stage[2][12]
.sym 17624 $auto$alumacc.cc:474:replace_alu$9587.C[12]
.sym 17626 $auto$alumacc.cc:474:replace_alu$9587.C[14]
.sym 17628 cic_i0.comb_stage[2][13]
.sym 17629 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[13]
.sym 17630 $auto$alumacc.cc:474:replace_alu$9587.C[13]
.sym 17632 $auto$alumacc.cc:474:replace_alu$9587.C[15]
.sym 17634 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[14]
.sym 17635 cic_i0.comb_stage[2][14]
.sym 17636 $auto$alumacc.cc:474:replace_alu$9587.C[14]
.sym 17638 $auto$alumacc.cc:474:replace_alu$9587.C[16]
.sym 17640 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[15]
.sym 17641 cic_i0.comb_stage[2][15]
.sym 17642 $auto$alumacc.cc:474:replace_alu$9587.C[15]
.sym 17644 dclk_$glb_clk
.sym 17646 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[20]
.sym 17647 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 17648 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 17649 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[17]
.sym 17650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 17651 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 17652 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[50]
.sym 17653 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 17655 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[96]
.sym 17656 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[96]
.sym 17657 cic_i0.comb_stage[3][90]
.sym 17658 cic_i0.comb_stage[3][102]
.sym 17659 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 17661 cic_i0.comb_stage[1][0]
.sym 17663 cic_i0.comb_stage[3][39]
.sym 17664 cic_i0.comb_stage[3][10]
.sym 17666 cic_i0.comb_stage[3][11]
.sym 17670 cic_i0.comb_stage[3][20]
.sym 17671 cic_i0.comb_stage[3][10]
.sym 17672 cic_i0.comb_stage[3][21]
.sym 17673 cic_i0.comb_stage[2][5]
.sym 17674 cic_i0.comb_stage[3][34]
.sym 17675 cic_i0.comb_stage[2][14]
.sym 17676 cic_i0.comb_stage[2][50]
.sym 17677 cic_i0.comb_stage[3][25]
.sym 17678 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[69]
.sym 17679 cic_i0.comb_stage[2][20]
.sym 17680 cic_i0.comb_stage[3][17]
.sym 17681 cic_i0.comb_stage[2][21]
.sym 17682 $auto$alumacc.cc:474:replace_alu$9587.C[16]
.sym 17687 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[21]
.sym 17688 cic_i0.comb_stage[2][21]
.sym 17690 cic_i0.comb_stage[2][20]
.sym 17693 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[16]
.sym 17697 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[22]
.sym 17698 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[19]
.sym 17700 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[20]
.sym 17701 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[18]
.sym 17703 cic_i0.comb_stage[2][18]
.sym 17706 cic_i0.comb_stage[2][23]
.sym 17707 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[23]
.sym 17710 cic_i0.comb_stage[2][19]
.sym 17712 cic_i0.comb_stage[2][22]
.sym 17713 cic_i0.comb_stage[2][17]
.sym 17714 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[17]
.sym 17715 cic_i0.comb_stage[2][16]
.sym 17719 $auto$alumacc.cc:474:replace_alu$9587.C[17]
.sym 17721 cic_i0.comb_stage[2][16]
.sym 17722 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[16]
.sym 17723 $auto$alumacc.cc:474:replace_alu$9587.C[16]
.sym 17725 $auto$alumacc.cc:474:replace_alu$9587.C[18]
.sym 17727 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[17]
.sym 17728 cic_i0.comb_stage[2][17]
.sym 17729 $auto$alumacc.cc:474:replace_alu$9587.C[17]
.sym 17731 $auto$alumacc.cc:474:replace_alu$9587.C[19]
.sym 17733 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[18]
.sym 17734 cic_i0.comb_stage[2][18]
.sym 17735 $auto$alumacc.cc:474:replace_alu$9587.C[18]
.sym 17737 $auto$alumacc.cc:474:replace_alu$9587.C[20]
.sym 17739 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[19]
.sym 17740 cic_i0.comb_stage[2][19]
.sym 17741 $auto$alumacc.cc:474:replace_alu$9587.C[19]
.sym 17743 $auto$alumacc.cc:474:replace_alu$9587.C[21]
.sym 17745 cic_i0.comb_stage[2][20]
.sym 17746 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[20]
.sym 17747 $auto$alumacc.cc:474:replace_alu$9587.C[20]
.sym 17749 $auto$alumacc.cc:474:replace_alu$9587.C[22]
.sym 17751 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[21]
.sym 17752 cic_i0.comb_stage[2][21]
.sym 17753 $auto$alumacc.cc:474:replace_alu$9587.C[21]
.sym 17755 $auto$alumacc.cc:474:replace_alu$9587.C[23]
.sym 17757 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[22]
.sym 17758 cic_i0.comb_stage[2][22]
.sym 17759 $auto$alumacc.cc:474:replace_alu$9587.C[22]
.sym 17761 $auto$alumacc.cc:474:replace_alu$9587.C[24]
.sym 17763 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[23]
.sym 17764 cic_i0.comb_stage[2][23]
.sym 17765 $auto$alumacc.cc:474:replace_alu$9587.C[23]
.sym 17767 dclk_$glb_clk
.sym 17769 sin_delay[10]
.sym 17770 i0[10]
.sym 17771 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[69]
.sym 17772 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[50]
.sym 17773 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 17774 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[68]
.sym 17775 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 17776 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 17779 cic_i0.comb_stage[3][105]
.sym 17780 cic_i0.comb_stage[3][98]
.sym 17782 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[50]
.sym 17783 cic_i0.comb_stage[3][86]
.sym 17786 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 17787 cic_i0.comb_stage[3][6]
.sym 17791 cic_i0.comb_stage[3][20]
.sym 17793 cic_i0.comb_stage[3][40]
.sym 17794 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 17795 cic_i0.comb_stage[3][29]
.sym 17796 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[68]
.sym 17798 cic_i0.comb_stage[2][22]
.sym 17799 cic_i0.comb_stage[3][43]
.sym 17800 cic_i0.comb_stage[2][26]
.sym 17801 cic_i0.comb_stage[3][24]
.sym 17802 cic_i0.comb_stage[2][56]
.sym 17803 cic_i0.comb_stage[3][25]
.sym 17805 $auto$alumacc.cc:474:replace_alu$9587.C[24]
.sym 17811 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[29]
.sym 17812 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[27]
.sym 17813 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[28]
.sym 17815 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[25]
.sym 17821 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[24]
.sym 17824 cic_i0.comb_stage[2][26]
.sym 17826 cic_i0.comb_stage[2][25]
.sym 17827 cic_i0.comb_stage[2][24]
.sym 17828 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[26]
.sym 17830 cic_i0.comb_stage[2][30]
.sym 17832 cic_i0.comb_stage[2][29]
.sym 17834 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[30]
.sym 17835 cic_i0.comb_stage[2][28]
.sym 17836 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[31]
.sym 17837 cic_i0.comb_stage[2][31]
.sym 17840 cic_i0.comb_stage[2][27]
.sym 17842 $auto$alumacc.cc:474:replace_alu$9587.C[25]
.sym 17844 cic_i0.comb_stage[2][24]
.sym 17845 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[24]
.sym 17846 $auto$alumacc.cc:474:replace_alu$9587.C[24]
.sym 17848 $auto$alumacc.cc:474:replace_alu$9587.C[26]
.sym 17850 cic_i0.comb_stage[2][25]
.sym 17851 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[25]
.sym 17852 $auto$alumacc.cc:474:replace_alu$9587.C[25]
.sym 17854 $auto$alumacc.cc:474:replace_alu$9587.C[27]
.sym 17856 cic_i0.comb_stage[2][26]
.sym 17857 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[26]
.sym 17858 $auto$alumacc.cc:474:replace_alu$9587.C[26]
.sym 17860 $auto$alumacc.cc:474:replace_alu$9587.C[28]
.sym 17862 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[27]
.sym 17863 cic_i0.comb_stage[2][27]
.sym 17864 $auto$alumacc.cc:474:replace_alu$9587.C[27]
.sym 17866 $auto$alumacc.cc:474:replace_alu$9587.C[29]
.sym 17868 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[28]
.sym 17869 cic_i0.comb_stage[2][28]
.sym 17870 $auto$alumacc.cc:474:replace_alu$9587.C[28]
.sym 17872 $auto$alumacc.cc:474:replace_alu$9587.C[30]
.sym 17874 cic_i0.comb_stage[2][29]
.sym 17875 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[29]
.sym 17876 $auto$alumacc.cc:474:replace_alu$9587.C[29]
.sym 17878 $auto$alumacc.cc:474:replace_alu$9587.C[31]
.sym 17880 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[30]
.sym 17881 cic_i0.comb_stage[2][30]
.sym 17882 $auto$alumacc.cc:474:replace_alu$9587.C[30]
.sym 17884 $auto$alumacc.cc:474:replace_alu$9587.C[32]
.sym 17886 cic_i0.comb_stage[2][31]
.sym 17887 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[31]
.sym 17888 $auto$alumacc.cc:474:replace_alu$9587.C[31]
.sym 17890 dclk_$glb_clk
.sym 17892 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 17893 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 17894 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 17895 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[84]
.sym 17896 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 17897 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 17898 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 17899 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[33]
.sym 17902 cic_i0.comb_stage[2][77]
.sym 17903 sin[15]
.sym 17904 cic_i0.comb_stage[3][12]
.sym 17905 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 17906 cic_i0.comb_stage[3][14]
.sym 17908 cic_i0.comb_stage[3][105]
.sym 17909 cic_i0.comb_stage[3][93]
.sym 17910 cic_i0.comb_stage[3][87]
.sym 17914 cic_i0.comb_stage[3][60]
.sym 17916 cic_i0.comb_stage[2][30]
.sym 17917 cic_i0.comb_stage[3][84]
.sym 17918 cic_i0.comb_stage[3][37]
.sym 17919 cic_i0.comb_stage[2][35]
.sym 17921 cic_i0.comb_stage[2][36]
.sym 17922 cic_i0.comb_stage[2][34]
.sym 17923 cic_i0.comb_stage[2][48]
.sym 17924 cic_i0.comb_stage[2][49]
.sym 17925 cic_i0.comb_stage[2][4]
.sym 17926 cic_i0.comb_stage[2][27]
.sym 17927 cic_i0.comb_stage[2][37]
.sym 17928 $auto$alumacc.cc:474:replace_alu$9587.C[32]
.sym 17934 cic_i0.comb_stage[2][37]
.sym 17935 cic_i0.comb_stage[2][35]
.sym 17937 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[37]
.sym 17940 cic_i0.comb_stage[2][34]
.sym 17941 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[35]
.sym 17942 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[34]
.sym 17944 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[36]
.sym 17945 cic_i0.comb_stage[2][36]
.sym 17946 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[38]
.sym 17948 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[39]
.sym 17952 cic_i0.comb_stage[2][39]
.sym 17957 cic_i0.comb_stage[2][32]
.sym 17960 cic_i0.comb_stage[2][33]
.sym 17961 cic_i0.comb_stage[2][38]
.sym 17963 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[33]
.sym 17964 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[32]
.sym 17965 $auto$alumacc.cc:474:replace_alu$9587.C[33]
.sym 17967 cic_i0.comb_stage[2][32]
.sym 17968 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[32]
.sym 17969 $auto$alumacc.cc:474:replace_alu$9587.C[32]
.sym 17971 $auto$alumacc.cc:474:replace_alu$9587.C[34]
.sym 17973 cic_i0.comb_stage[2][33]
.sym 17974 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[33]
.sym 17975 $auto$alumacc.cc:474:replace_alu$9587.C[33]
.sym 17977 $auto$alumacc.cc:474:replace_alu$9587.C[35]
.sym 17979 cic_i0.comb_stage[2][34]
.sym 17980 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[34]
.sym 17981 $auto$alumacc.cc:474:replace_alu$9587.C[34]
.sym 17983 $auto$alumacc.cc:474:replace_alu$9587.C[36]
.sym 17985 cic_i0.comb_stage[2][35]
.sym 17986 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[35]
.sym 17987 $auto$alumacc.cc:474:replace_alu$9587.C[35]
.sym 17989 $auto$alumacc.cc:474:replace_alu$9587.C[37]
.sym 17991 cic_i0.comb_stage[2][36]
.sym 17992 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[36]
.sym 17993 $auto$alumacc.cc:474:replace_alu$9587.C[36]
.sym 17995 $auto$alumacc.cc:474:replace_alu$9587.C[38]
.sym 17997 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[37]
.sym 17998 cic_i0.comb_stage[2][37]
.sym 17999 $auto$alumacc.cc:474:replace_alu$9587.C[37]
.sym 18001 $auto$alumacc.cc:474:replace_alu$9587.C[39]
.sym 18003 cic_i0.comb_stage[2][38]
.sym 18004 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[38]
.sym 18005 $auto$alumacc.cc:474:replace_alu$9587.C[38]
.sym 18007 $auto$alumacc.cc:474:replace_alu$9587.C[40]
.sym 18009 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[39]
.sym 18010 cic_i0.comb_stage[2][39]
.sym 18011 $auto$alumacc.cc:474:replace_alu$9587.C[39]
.sym 18013 dclk_$glb_clk
.sym 18015 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 18016 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[46]
.sym 18017 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[41]
.sym 18018 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 18019 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 18020 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[48]
.sym 18021 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[7]
.sym 18022 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 18023 cic_i0.comb_stage[3][18]
.sym 18025 cic_i0.comb_stage[2][85]
.sym 18026 cic_i0.comb_stage[3][86]
.sym 18028 cic_i0.comb_stage[3][68]
.sym 18030 cic_i0.comb_stage[2][16]
.sym 18032 cic_i0.comb_stage[2][23]
.sym 18034 cic_i0.comb_stage[3][64]
.sym 18035 cic_i0.comb_stage[3][23]
.sym 18037 cic_i0.comb_stage[3][36]
.sym 18039 cic_i0.comb_stage[2][56]
.sym 18041 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[84]
.sym 18042 cic_i0.comb_stage[3][35]
.sym 18043 cic_i0.comb_stage[2][32]
.sym 18044 cic_i0.comb_stage[2][10]
.sym 18045 cic_i0.comb_stage[2][42]
.sym 18046 cic_i0.comb_stage[2][43]
.sym 18047 cic_i0.comb_stage[2][38]
.sym 18048 cic_i0.comb_stage[3][50]
.sym 18049 cic_i0.comb_stage[2][44]
.sym 18050 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 18051 $auto$alumacc.cc:474:replace_alu$9587.C[40]
.sym 18056 cic_i0.comb_stage[2][44]
.sym 18058 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[47]
.sym 18062 cic_i0.comb_stage[2][43]
.sym 18064 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[40]
.sym 18071 cic_i0.comb_stage[2][42]
.sym 18072 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[45]
.sym 18073 cic_i0.comb_stage[2][47]
.sym 18075 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[43]
.sym 18077 cic_i0.comb_stage[2][45]
.sym 18078 cic_i0.comb_stage[2][41]
.sym 18079 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[42]
.sym 18081 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[46]
.sym 18082 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[41]
.sym 18083 cic_i0.comb_stage[2][40]
.sym 18084 cic_i0.comb_stage[2][46]
.sym 18086 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[44]
.sym 18088 $auto$alumacc.cc:474:replace_alu$9587.C[41]
.sym 18090 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[40]
.sym 18091 cic_i0.comb_stage[2][40]
.sym 18092 $auto$alumacc.cc:474:replace_alu$9587.C[40]
.sym 18094 $auto$alumacc.cc:474:replace_alu$9587.C[42]
.sym 18096 cic_i0.comb_stage[2][41]
.sym 18097 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[41]
.sym 18098 $auto$alumacc.cc:474:replace_alu$9587.C[41]
.sym 18100 $auto$alumacc.cc:474:replace_alu$9587.C[43]
.sym 18102 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[42]
.sym 18103 cic_i0.comb_stage[2][42]
.sym 18104 $auto$alumacc.cc:474:replace_alu$9587.C[42]
.sym 18106 $auto$alumacc.cc:474:replace_alu$9587.C[44]
.sym 18108 cic_i0.comb_stage[2][43]
.sym 18109 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[43]
.sym 18110 $auto$alumacc.cc:474:replace_alu$9587.C[43]
.sym 18112 $auto$alumacc.cc:474:replace_alu$9587.C[45]
.sym 18114 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[44]
.sym 18115 cic_i0.comb_stage[2][44]
.sym 18116 $auto$alumacc.cc:474:replace_alu$9587.C[44]
.sym 18118 $auto$alumacc.cc:474:replace_alu$9587.C[46]
.sym 18120 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[45]
.sym 18121 cic_i0.comb_stage[2][45]
.sym 18122 $auto$alumacc.cc:474:replace_alu$9587.C[45]
.sym 18124 $auto$alumacc.cc:474:replace_alu$9587.C[47]
.sym 18126 cic_i0.comb_stage[2][46]
.sym 18127 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[46]
.sym 18128 $auto$alumacc.cc:474:replace_alu$9587.C[46]
.sym 18130 $auto$alumacc.cc:474:replace_alu$9587.C[48]
.sym 18132 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[47]
.sym 18133 cic_i0.comb_stage[2][47]
.sym 18134 $auto$alumacc.cc:474:replace_alu$9587.C[47]
.sym 18136 dclk_$glb_clk
.sym 18139 cic_i0.comb_stage[2][1]
.sym 18140 cic_i0.comb_stage[2][2]
.sym 18141 cic_i0.comb_stage[2][3]
.sym 18142 cic_i0.comb_stage[2][4]
.sym 18143 cic_i0.comb_stage[2][5]
.sym 18144 cic_i0.comb_stage[2][6]
.sym 18145 cic_i0.comb_stage[2][7]
.sym 18148 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[55]
.sym 18152 cic_i0.comb_stage[3][30]
.sym 18153 cic_i0.comb_stage[1][7]
.sym 18154 cic_i0.comb_stage[1][0]
.sym 18156 cic_i0.comb_stage[1][24]
.sym 18157 cic_i0.comb_stage[1][2]
.sym 18158 cic_i0.comb_stage[3][75]
.sym 18160 cic_i0.comb_stage[3][44]
.sym 18161 cic_i0.comb_stage[3][66]
.sym 18162 cic_i0.comb_stage[2][14]
.sym 18163 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[69]
.sym 18164 cic_i0.comb_stage[2][41]
.sym 18165 cic_i0.comb_stage[2][5]
.sym 18166 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[62]
.sym 18167 cic_i0.comb_stage[2][52]
.sym 18168 cic_i0.comb_stage[2][50]
.sym 18169 cic_i0.comb_stage[2][51]
.sym 18170 cic_i0.comb_stage[2][46]
.sym 18171 cic_i0.comb_stage[2][20]
.sym 18172 cic_i0.comb_stage[2][67]
.sym 18173 cic_i0.comb_stage[2][21]
.sym 18174 $auto$alumacc.cc:474:replace_alu$9587.C[48]
.sym 18180 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[50]
.sym 18181 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[53]
.sym 18183 cic_i0.comb_stage[2][52]
.sym 18184 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[54]
.sym 18185 cic_i0.comb_stage[2][51]
.sym 18186 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[52]
.sym 18192 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[48]
.sym 18193 cic_i0.comb_stage[2][48]
.sym 18194 cic_i0.comb_stage[2][50]
.sym 18196 cic_i0.comb_stage[2][49]
.sym 18198 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[51]
.sym 18199 cic_i0.comb_stage[2][55]
.sym 18200 cic_i0.comb_stage[2][53]
.sym 18204 cic_i0.comb_stage[2][54]
.sym 18208 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[49]
.sym 18209 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[55]
.sym 18211 $auto$alumacc.cc:474:replace_alu$9587.C[49]
.sym 18213 cic_i0.comb_stage[2][48]
.sym 18214 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[48]
.sym 18215 $auto$alumacc.cc:474:replace_alu$9587.C[48]
.sym 18217 $auto$alumacc.cc:474:replace_alu$9587.C[50]
.sym 18219 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[49]
.sym 18220 cic_i0.comb_stage[2][49]
.sym 18221 $auto$alumacc.cc:474:replace_alu$9587.C[49]
.sym 18223 $auto$alumacc.cc:474:replace_alu$9587.C[51]
.sym 18225 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[50]
.sym 18226 cic_i0.comb_stage[2][50]
.sym 18227 $auto$alumacc.cc:474:replace_alu$9587.C[50]
.sym 18229 $auto$alumacc.cc:474:replace_alu$9587.C[52]
.sym 18231 cic_i0.comb_stage[2][51]
.sym 18232 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[51]
.sym 18233 $auto$alumacc.cc:474:replace_alu$9587.C[51]
.sym 18235 $auto$alumacc.cc:474:replace_alu$9587.C[53]
.sym 18237 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[52]
.sym 18238 cic_i0.comb_stage[2][52]
.sym 18239 $auto$alumacc.cc:474:replace_alu$9587.C[52]
.sym 18241 $auto$alumacc.cc:474:replace_alu$9587.C[54]
.sym 18243 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[53]
.sym 18244 cic_i0.comb_stage[2][53]
.sym 18245 $auto$alumacc.cc:474:replace_alu$9587.C[53]
.sym 18247 $auto$alumacc.cc:474:replace_alu$9587.C[55]
.sym 18249 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[54]
.sym 18250 cic_i0.comb_stage[2][54]
.sym 18251 $auto$alumacc.cc:474:replace_alu$9587.C[54]
.sym 18253 $auto$alumacc.cc:474:replace_alu$9587.C[56]
.sym 18255 cic_i0.comb_stage[2][55]
.sym 18256 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[55]
.sym 18257 $auto$alumacc.cc:474:replace_alu$9587.C[55]
.sym 18259 dclk_$glb_clk
.sym 18261 cic_i0.comb_stage[2][8]
.sym 18262 cic_i0.comb_stage[2][9]
.sym 18263 cic_i0.comb_stage[2][10]
.sym 18264 cic_i0.comb_stage[2][11]
.sym 18265 cic_i0.comb_stage[2][12]
.sym 18266 cic_i0.comb_stage[2][13]
.sym 18267 cic_i0.comb_stage[2][14]
.sym 18268 cic_i0.comb_stage[2][15]
.sym 18271 cic_i0.comb_stage[2][101]
.sym 18272 cic_i0.comb_stage[3][80]
.sym 18273 cic_i0.comb_stage[3][48]
.sym 18274 cic_i0.comb_stage[2][6]
.sym 18276 cic_i0.comb_stage[2][3]
.sym 18277 cic_i0.comb_stage[1][2]
.sym 18278 cic_i0.comb_stage[1][6]
.sym 18279 cic_i0.comb_stage[3][38]
.sym 18280 cic_i0.comb_stage[1][7]
.sym 18281 cic_i0.comb_stage[1][1]
.sym 18282 cic_i0.comb_stage[2][1]
.sym 18283 cic_i0.comb_stage[3][52]
.sym 18284 cic_i0.comb_stage[2][2]
.sym 18285 cic_i0.comb_stage[2][22]
.sym 18286 cic_i0.comb_stage[1][4]
.sym 18287 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 18288 cic_i0.comb_stage[1][5]
.sym 18289 cic_i0.comb_stage[2][57]
.sym 18290 cic_i0.comb_stage[2][54]
.sym 18291 cic_i0.comb_stage[2][58]
.sym 18292 cic_i0.comb_stage[2][72]
.sym 18293 cic_i0.comb_stage[2][73]
.sym 18294 cic_i0.comb_stage[2][60]
.sym 18295 cic_i0.comb_stage[2][61]
.sym 18296 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[68]
.sym 18297 $auto$alumacc.cc:474:replace_alu$9587.C[56]
.sym 18305 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 18306 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 18307 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[57]
.sym 18309 cic_i0.comb_stage[2][58]
.sym 18311 cic_i0.comb_stage[2][56]
.sym 18312 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[63]
.sym 18315 cic_i0.comb_stage[2][57]
.sym 18317 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[58]
.sym 18318 cic_i0.comb_stage[2][60]
.sym 18320 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[59]
.sym 18321 cic_i0.comb_stage[2][61]
.sym 18326 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[62]
.sym 18328 cic_i0.comb_stage[2][59]
.sym 18331 cic_i0.comb_stage[2][62]
.sym 18332 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[60]
.sym 18333 cic_i0.comb_stage[2][63]
.sym 18334 $auto$alumacc.cc:474:replace_alu$9587.C[57]
.sym 18336 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 18337 cic_i0.comb_stage[2][56]
.sym 18338 $auto$alumacc.cc:474:replace_alu$9587.C[56]
.sym 18340 $auto$alumacc.cc:474:replace_alu$9587.C[58]
.sym 18342 cic_i0.comb_stage[2][57]
.sym 18343 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[57]
.sym 18344 $auto$alumacc.cc:474:replace_alu$9587.C[57]
.sym 18346 $auto$alumacc.cc:474:replace_alu$9587.C[59]
.sym 18348 cic_i0.comb_stage[2][58]
.sym 18349 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[58]
.sym 18350 $auto$alumacc.cc:474:replace_alu$9587.C[58]
.sym 18352 $auto$alumacc.cc:474:replace_alu$9587.C[60]
.sym 18354 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[59]
.sym 18355 cic_i0.comb_stage[2][59]
.sym 18356 $auto$alumacc.cc:474:replace_alu$9587.C[59]
.sym 18358 $auto$alumacc.cc:474:replace_alu$9587.C[61]
.sym 18360 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[60]
.sym 18361 cic_i0.comb_stage[2][60]
.sym 18362 $auto$alumacc.cc:474:replace_alu$9587.C[60]
.sym 18364 $auto$alumacc.cc:474:replace_alu$9587.C[62]
.sym 18366 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 18367 cic_i0.comb_stage[2][61]
.sym 18368 $auto$alumacc.cc:474:replace_alu$9587.C[61]
.sym 18370 $auto$alumacc.cc:474:replace_alu$9587.C[63]
.sym 18372 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[62]
.sym 18373 cic_i0.comb_stage[2][62]
.sym 18374 $auto$alumacc.cc:474:replace_alu$9587.C[62]
.sym 18376 $auto$alumacc.cc:474:replace_alu$9587.C[64]
.sym 18378 cic_i0.comb_stage[2][63]
.sym 18379 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[63]
.sym 18380 $auto$alumacc.cc:474:replace_alu$9587.C[63]
.sym 18382 dclk_$glb_clk
.sym 18384 cic_i0.comb_stage[2][16]
.sym 18385 cic_i0.comb_stage[2][17]
.sym 18386 cic_i0.comb_stage[2][18]
.sym 18387 cic_i0.comb_stage[2][19]
.sym 18388 cic_i0.comb_stage[2][20]
.sym 18389 cic_i0.comb_stage[2][21]
.sym 18390 cic_i0.comb_stage[2][22]
.sym 18391 cic_i0.comb_stage[2][23]
.sym 18392 cic_i0.comb_stage[3][42]
.sym 18393 cic_i0.comb_stage[2][13]
.sym 18394 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[75]
.sym 18396 cic_i0.comb_stage[1][14]
.sym 18397 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 18398 cic_i0.comb_stage[3][61]
.sym 18399 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 18400 cic_i0.comb_stage[1][15]
.sym 18401 cic_i0.comb_stage[2][15]
.sym 18402 cic_i0.comb_stage[3][58]
.sym 18403 cic_i0.comb_stage[1][18]
.sym 18404 cic_i0.comb_stage[1][9]
.sym 18405 cic_i0.comb_stage[1][16]
.sym 18406 cic_i0.comb_stage[1][10]
.sym 18408 cic_i0.comb_stage[2][30]
.sym 18409 cic_i0.comb_stage[1][12]
.sym 18410 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 18411 cic_i0.comb_stage[1][13]
.sym 18412 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[9]
.sym 18413 cic_i0.comb_stage[2][34]
.sym 18414 cic_i0.comb_stage[2][59]
.sym 18415 cic_i0.comb_stage[2][35]
.sym 18416 cic_i0.comb_stage[3][84]
.sym 18417 cic_i0.comb_stage[2][36]
.sym 18418 cic_i0.comb_stage[2][27]
.sym 18419 cic_i0.comb_stage[2][37]
.sym 18420 $auto$alumacc.cc:474:replace_alu$9587.C[64]
.sym 18428 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[71]
.sym 18429 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[64]
.sym 18430 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 18433 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[69]
.sym 18438 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 18442 cic_i0.comb_stage[2][67]
.sym 18443 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[66]
.sym 18444 cic_i0.comb_stage[2][65]
.sym 18446 cic_i0.comb_stage[2][66]
.sym 18447 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 18449 cic_i0.comb_stage[2][64]
.sym 18450 cic_i0.comb_stage[2][69]
.sym 18451 cic_i0.comb_stage[2][68]
.sym 18452 cic_i0.comb_stage[2][71]
.sym 18454 cic_i0.comb_stage[2][70]
.sym 18456 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[68]
.sym 18457 $auto$alumacc.cc:474:replace_alu$9587.C[65]
.sym 18459 cic_i0.comb_stage[2][64]
.sym 18460 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[64]
.sym 18461 $auto$alumacc.cc:474:replace_alu$9587.C[64]
.sym 18463 $auto$alumacc.cc:474:replace_alu$9587.C[66]
.sym 18465 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 18466 cic_i0.comb_stage[2][65]
.sym 18467 $auto$alumacc.cc:474:replace_alu$9587.C[65]
.sym 18469 $auto$alumacc.cc:474:replace_alu$9587.C[67]
.sym 18471 cic_i0.comb_stage[2][66]
.sym 18472 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[66]
.sym 18473 $auto$alumacc.cc:474:replace_alu$9587.C[66]
.sym 18475 $auto$alumacc.cc:474:replace_alu$9587.C[68]
.sym 18477 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 18478 cic_i0.comb_stage[2][67]
.sym 18479 $auto$alumacc.cc:474:replace_alu$9587.C[67]
.sym 18481 $auto$alumacc.cc:474:replace_alu$9587.C[69]
.sym 18483 cic_i0.comb_stage[2][68]
.sym 18484 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[68]
.sym 18485 $auto$alumacc.cc:474:replace_alu$9587.C[68]
.sym 18487 $auto$alumacc.cc:474:replace_alu$9587.C[70]
.sym 18489 cic_i0.comb_stage[2][69]
.sym 18490 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[69]
.sym 18491 $auto$alumacc.cc:474:replace_alu$9587.C[69]
.sym 18493 $auto$alumacc.cc:474:replace_alu$9587.C[71]
.sym 18495 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 18496 cic_i0.comb_stage[2][70]
.sym 18497 $auto$alumacc.cc:474:replace_alu$9587.C[70]
.sym 18499 $auto$alumacc.cc:474:replace_alu$9587.C[72]
.sym 18501 cic_i0.comb_stage[2][71]
.sym 18502 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[71]
.sym 18503 $auto$alumacc.cc:474:replace_alu$9587.C[71]
.sym 18505 dclk_$glb_clk
.sym 18507 cic_i0.comb_stage[2][24]
.sym 18508 cic_i0.comb_stage[2][25]
.sym 18509 cic_i0.comb_stage[2][26]
.sym 18510 cic_i0.comb_stage[2][27]
.sym 18511 cic_i0.comb_stage[2][28]
.sym 18512 cic_i0.comb_stage[2][29]
.sym 18513 cic_i0.comb_stage[2][30]
.sym 18514 cic_i0.comb_stage[2][31]
.sym 18515 cic_i0.comb_stage[3][50]
.sym 18518 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[85]
.sym 18519 cic_i0.comb_stage[1][36]
.sym 18520 cic_i0.comb_stage[1][27]
.sym 18521 cic_i0.comb_stage[3][81]
.sym 18522 cic_i0.comb_stage[2][19]
.sym 18523 cic_i0.comb_stage[1][18]
.sym 18524 cic_i0.comb_stage[2][23]
.sym 18525 cic_i0.comb_stage[3][49]
.sym 18526 cic_i0.comb_stage[2][16]
.sym 18527 cic_i0.comb_stage[1][17]
.sym 18528 cic_i0.comb_stage[2][17]
.sym 18529 cic_i0.comb_stage[3][95]
.sym 18531 cic_i0.comb_stage[2][38]
.sym 18532 cic_i0.comb_stage[1][20]
.sym 18533 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[84]
.sym 18534 cic_i0.comb_stage[1][21]
.sym 18535 cic_i0.comb_stage[2][32]
.sym 18536 cic_i0.comb_stage[2][42]
.sym 18537 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 18538 cic_i0.comb_stage[2][43]
.sym 18539 cic_i0.comb_stage[2][95]
.sym 18540 cic_i0.comb_stage[2][44]
.sym 18541 cic_i0.comb_stage[2][76]
.sym 18542 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 18543 $auto$alumacc.cc:474:replace_alu$9587.C[72]
.sym 18554 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[79]
.sym 18555 cic_i0.comb_stage[2][78]
.sym 18557 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[77]
.sym 18559 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 18561 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 18562 cic_i0.comb_stage[2][72]
.sym 18563 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[73]
.sym 18565 cic_i0.comb_stage[2][73]
.sym 18567 cic_i0.comb_stage[2][76]
.sym 18568 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 18569 cic_i0.comb_stage[2][77]
.sym 18571 cic_i0.comb_stage[2][79]
.sym 18573 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[76]
.sym 18576 cic_i0.comb_stage[2][74]
.sym 18577 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[75]
.sym 18578 cic_i0.comb_stage[2][75]
.sym 18580 $auto$alumacc.cc:474:replace_alu$9587.C[73]
.sym 18582 cic_i0.comb_stage[2][72]
.sym 18583 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 18584 $auto$alumacc.cc:474:replace_alu$9587.C[72]
.sym 18586 $auto$alumacc.cc:474:replace_alu$9587.C[74]
.sym 18588 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[73]
.sym 18589 cic_i0.comb_stage[2][73]
.sym 18590 $auto$alumacc.cc:474:replace_alu$9587.C[73]
.sym 18592 $auto$alumacc.cc:474:replace_alu$9587.C[75]
.sym 18594 cic_i0.comb_stage[2][74]
.sym 18595 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 18596 $auto$alumacc.cc:474:replace_alu$9587.C[74]
.sym 18598 $auto$alumacc.cc:474:replace_alu$9587.C[76]
.sym 18600 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[75]
.sym 18601 cic_i0.comb_stage[2][75]
.sym 18602 $auto$alumacc.cc:474:replace_alu$9587.C[75]
.sym 18604 $auto$alumacc.cc:474:replace_alu$9587.C[77]
.sym 18606 cic_i0.comb_stage[2][76]
.sym 18607 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[76]
.sym 18608 $auto$alumacc.cc:474:replace_alu$9587.C[76]
.sym 18610 $auto$alumacc.cc:474:replace_alu$9587.C[78]
.sym 18612 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[77]
.sym 18613 cic_i0.comb_stage[2][77]
.sym 18614 $auto$alumacc.cc:474:replace_alu$9587.C[77]
.sym 18616 $auto$alumacc.cc:474:replace_alu$9587.C[79]
.sym 18618 cic_i0.comb_stage[2][78]
.sym 18619 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 18620 $auto$alumacc.cc:474:replace_alu$9587.C[78]
.sym 18622 $auto$alumacc.cc:474:replace_alu$9587.C[80]
.sym 18624 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[79]
.sym 18625 cic_i0.comb_stage[2][79]
.sym 18626 $auto$alumacc.cc:474:replace_alu$9587.C[79]
.sym 18628 dclk_$glb_clk
.sym 18630 cic_i0.comb_stage[2][32]
.sym 18631 cic_i0.comb_stage[2][33]
.sym 18632 cic_i0.comb_stage[2][34]
.sym 18633 cic_i0.comb_stage[2][35]
.sym 18634 cic_i0.comb_stage[2][36]
.sym 18635 cic_i0.comb_stage[2][37]
.sym 18636 cic_i0.comb_stage[2][38]
.sym 18637 cic_i0.comb_stage[2][39]
.sym 18638 cic_i0.comb_stage[0][4]
.sym 18639 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[30]
.sym 18641 i0[15]
.sym 18642 cic_i0.comb_stage[0][29]
.sym 18643 cic_i0.comb_stage[1][30]
.sym 18644 cic_i0.comb_stage[1][27]
.sym 18645 cic_i0.comb_stage[1][7]
.sym 18646 cic_i0.comb_stage[0][9]
.sym 18647 cic_i0.comb_stage[2][31]
.sym 18648 cic_i0.comb_stage[1][24]
.sym 18649 cic_i0.comb_stage[2][24]
.sym 18650 cic_i0.comb_stage[1][25]
.sym 18651 cic_i0.comb_stage[2][25]
.sym 18652 cic_i0.comb_stage[1][31]
.sym 18653 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[28]
.sym 18654 cic_i0.comb_stage[2][46]
.sym 18655 cic_i0.comb_stage[2][82]
.sym 18656 cic_i0.comb_stage[2][93]
.sym 18657 cic_i0.comb_stage[1][29]
.sym 18658 cic_i0.comb_stage[1][28]
.sym 18659 cic_i0.comb_stage[2][50]
.sym 18660 cic_i0.comb_stage[2][41]
.sym 18661 cic_i0.comb_stage[2][51]
.sym 18662 cic_i0.comb_stage[2][74]
.sym 18663 cic_i0.comb_stage[2][52]
.sym 18664 cic_i0.comb_stage[2][75]
.sym 18665 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[97]
.sym 18666 $auto$alumacc.cc:474:replace_alu$9587.C[80]
.sym 18675 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 18676 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[86]
.sym 18679 cic_i0.comb_stage[2][82]
.sym 18685 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 18686 cic_i0.comb_stage[2][86]
.sym 18687 cic_i0.comb_stage[2][83]
.sym 18688 cic_i0.comb_stage[2][80]
.sym 18689 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[80]
.sym 18691 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[85]
.sym 18692 cic_i0.comb_stage[2][85]
.sym 18693 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[84]
.sym 18694 cic_i0.comb_stage[2][84]
.sym 18695 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[83]
.sym 18696 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[87]
.sym 18699 cic_i0.comb_stage[2][87]
.sym 18702 cic_i0.comb_stage[2][81]
.sym 18703 $auto$alumacc.cc:474:replace_alu$9587.C[81]
.sym 18705 cic_i0.comb_stage[2][80]
.sym 18706 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[80]
.sym 18707 $auto$alumacc.cc:474:replace_alu$9587.C[80]
.sym 18709 $auto$alumacc.cc:474:replace_alu$9587.C[82]
.sym 18711 cic_i0.comb_stage[2][81]
.sym 18712 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 18713 $auto$alumacc.cc:474:replace_alu$9587.C[81]
.sym 18715 $auto$alumacc.cc:474:replace_alu$9587.C[83]
.sym 18717 cic_i0.comb_stage[2][82]
.sym 18718 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 18719 $auto$alumacc.cc:474:replace_alu$9587.C[82]
.sym 18721 $auto$alumacc.cc:474:replace_alu$9587.C[84]
.sym 18723 cic_i0.comb_stage[2][83]
.sym 18724 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[83]
.sym 18725 $auto$alumacc.cc:474:replace_alu$9587.C[83]
.sym 18727 $auto$alumacc.cc:474:replace_alu$9587.C[85]
.sym 18729 cic_i0.comb_stage[2][84]
.sym 18730 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[84]
.sym 18731 $auto$alumacc.cc:474:replace_alu$9587.C[84]
.sym 18733 $auto$alumacc.cc:474:replace_alu$9587.C[86]
.sym 18735 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[85]
.sym 18736 cic_i0.comb_stage[2][85]
.sym 18737 $auto$alumacc.cc:474:replace_alu$9587.C[85]
.sym 18739 $auto$alumacc.cc:474:replace_alu$9587.C[87]
.sym 18741 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[86]
.sym 18742 cic_i0.comb_stage[2][86]
.sym 18743 $auto$alumacc.cc:474:replace_alu$9587.C[86]
.sym 18745 $auto$alumacc.cc:474:replace_alu$9587.C[88]
.sym 18747 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[87]
.sym 18748 cic_i0.comb_stage[2][87]
.sym 18749 $auto$alumacc.cc:474:replace_alu$9587.C[87]
.sym 18751 dclk_$glb_clk
.sym 18753 cic_i0.comb_stage[2][40]
.sym 18754 cic_i0.comb_stage[2][41]
.sym 18755 cic_i0.comb_stage[2][42]
.sym 18756 cic_i0.comb_stage[2][43]
.sym 18757 cic_i0.comb_stage[2][44]
.sym 18758 cic_i0.comb_stage[2][45]
.sym 18759 cic_i0.comb_stage[2][46]
.sym 18760 cic_i0.comb_stage[2][47]
.sym 18762 cic_i0.int_stage[2][0]
.sym 18763 cic_i0.int_stage[2][0]
.sym 18764 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[83]
.sym 18765 cic_i0.int_stage[5][4]
.sym 18766 cic_i0.comb_stage[1][28]
.sym 18767 cic_i0.comb_stage[3][65]
.sym 18768 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[35]
.sym 18769 cic_i0.comb_stage[1][39]
.sym 18770 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 18771 cic_i0.comb_stage[1][35]
.sym 18772 cic_i0.int_stage[4][4]
.sym 18773 cic_i0.comb_stage[3][68]
.sym 18775 cic_i0.comb_stage[1][34]
.sym 18776 cic_i0.int_stage[4][6]
.sym 18777 cic_i0.comb_stage[2][54]
.sym 18778 cic_i0.comb_stage[2][88]
.sym 18779 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 18780 cic_i0.comb_stage[2][57]
.sym 18781 cic_i0.comb_stage[1][36]
.sym 18782 cic_i0.comb_stage[2][58]
.sym 18783 cic_i0.comb_stage[1][37]
.sym 18784 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 18785 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 18786 cic_i0.comb_stage[2][60]
.sym 18787 cic_i0.comb_stage[2][92]
.sym 18788 cic_i0.comb_stage[2][81]
.sym 18789 $auto$alumacc.cc:474:replace_alu$9587.C[88]
.sym 18794 cic_i0.comb_stage[2][92]
.sym 18795 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[89]
.sym 18796 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[94]
.sym 18797 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 18800 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 18801 cic_i0.comb_stage[2][94]
.sym 18802 cic_i0.comb_stage[2][88]
.sym 18808 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[93]
.sym 18809 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[90]
.sym 18810 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[88]
.sym 18811 cic_i0.comb_stage[2][95]
.sym 18812 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[95]
.sym 18816 cic_i0.comb_stage[2][93]
.sym 18817 cic_i0.comb_stage[2][91]
.sym 18822 cic_i0.comb_stage[2][90]
.sym 18825 cic_i0.comb_stage[2][89]
.sym 18826 $auto$alumacc.cc:474:replace_alu$9587.C[89]
.sym 18828 cic_i0.comb_stage[2][88]
.sym 18829 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[88]
.sym 18830 $auto$alumacc.cc:474:replace_alu$9587.C[88]
.sym 18832 $auto$alumacc.cc:474:replace_alu$9587.C[90]
.sym 18834 cic_i0.comb_stage[2][89]
.sym 18835 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[89]
.sym 18836 $auto$alumacc.cc:474:replace_alu$9587.C[89]
.sym 18838 $auto$alumacc.cc:474:replace_alu$9587.C[91]
.sym 18840 cic_i0.comb_stage[2][90]
.sym 18841 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[90]
.sym 18842 $auto$alumacc.cc:474:replace_alu$9587.C[90]
.sym 18844 $auto$alumacc.cc:474:replace_alu$9587.C[92]
.sym 18846 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 18847 cic_i0.comb_stage[2][91]
.sym 18848 $auto$alumacc.cc:474:replace_alu$9587.C[91]
.sym 18850 $auto$alumacc.cc:474:replace_alu$9587.C[93]
.sym 18852 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 18853 cic_i0.comb_stage[2][92]
.sym 18854 $auto$alumacc.cc:474:replace_alu$9587.C[92]
.sym 18856 $auto$alumacc.cc:474:replace_alu$9587.C[94]
.sym 18858 cic_i0.comb_stage[2][93]
.sym 18859 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[93]
.sym 18860 $auto$alumacc.cc:474:replace_alu$9587.C[93]
.sym 18862 $auto$alumacc.cc:474:replace_alu$9587.C[95]
.sym 18864 cic_i0.comb_stage[2][94]
.sym 18865 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[94]
.sym 18866 $auto$alumacc.cc:474:replace_alu$9587.C[94]
.sym 18868 $auto$alumacc.cc:474:replace_alu$9587.C[96]
.sym 18870 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[95]
.sym 18871 cic_i0.comb_stage[2][95]
.sym 18872 $auto$alumacc.cc:474:replace_alu$9587.C[95]
.sym 18874 dclk_$glb_clk
.sym 18876 cic_i0.comb_stage[2][48]
.sym 18877 cic_i0.comb_stage[2][49]
.sym 18878 cic_i0.comb_stage[2][50]
.sym 18879 cic_i0.comb_stage[2][51]
.sym 18880 cic_i0.comb_stage[2][52]
.sym 18881 cic_i0.comb_stage[2][53]
.sym 18882 cic_i0.comb_stage[2][54]
.sym 18883 cic_i0.comb_stage[2][55]
.sym 18884 cic_i0.int_stage[2][12]
.sym 18888 cic_i0.int_stage[4][14]
.sym 18890 cic_i0.comb_stage[3][78]
.sym 18891 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 18892 cic_i0.comb_stage[1][42]
.sym 18893 cic_i0.int_stage[4][11]
.sym 18894 cic_i0.comb_stage[1][40]
.sym 18895 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 18896 cic_i0.int_stage[5][15]
.sym 18897 cic_i0.comb_stage[0][19]
.sym 18898 cic_i0.int_stage[5][8]
.sym 18900 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 18902 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 18903 cic_i0.comb_stage[2][97]
.sym 18904 cic_i0.comb_stage[1][44]
.sym 18905 cic_i0.comb_stage[2][100]
.sym 18906 cic_i0.comb_stage[1][45]
.sym 18907 cic_i0.comb_stage[2][101]
.sym 18908 cic_i0.comb_stage[2][90]
.sym 18909 cic_i0.comb_stage[3][94]
.sym 18910 cic_i0.comb_stage[2][59]
.sym 18911 cic_i0.comb_stage[2][89]
.sym 18912 $auto$alumacc.cc:474:replace_alu$9587.C[96]
.sym 18918 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[100]
.sym 18921 cic_i0.comb_stage[2][100]
.sym 18924 cic_i0.comb_stage[2][102]
.sym 18927 cic_i0.comb_stage[2][97]
.sym 18928 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 18931 cic_i0.comb_stage[2][101]
.sym 18932 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 18934 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[99]
.sym 18935 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[97]
.sym 18937 cic_i0.comb_stage[2][96]
.sym 18938 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 18939 cic_i0.comb_stage[2][98]
.sym 18943 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[96]
.sym 18944 cic_i0.comb_stage[2][103]
.sym 18947 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[98]
.sym 18948 cic_i0.comb_stage[2][99]
.sym 18949 $auto$alumacc.cc:474:replace_alu$9587.C[97]
.sym 18951 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[96]
.sym 18952 cic_i0.comb_stage[2][96]
.sym 18953 $auto$alumacc.cc:474:replace_alu$9587.C[96]
.sym 18955 $auto$alumacc.cc:474:replace_alu$9587.C[98]
.sym 18957 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[97]
.sym 18958 cic_i0.comb_stage[2][97]
.sym 18959 $auto$alumacc.cc:474:replace_alu$9587.C[97]
.sym 18961 $auto$alumacc.cc:474:replace_alu$9587.C[99]
.sym 18963 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[98]
.sym 18964 cic_i0.comb_stage[2][98]
.sym 18965 $auto$alumacc.cc:474:replace_alu$9587.C[98]
.sym 18967 $auto$alumacc.cc:474:replace_alu$9587.C[100]
.sym 18969 cic_i0.comb_stage[2][99]
.sym 18970 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[99]
.sym 18971 $auto$alumacc.cc:474:replace_alu$9587.C[99]
.sym 18973 $auto$alumacc.cc:474:replace_alu$9587.C[101]
.sym 18975 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[100]
.sym 18976 cic_i0.comb_stage[2][100]
.sym 18977 $auto$alumacc.cc:474:replace_alu$9587.C[100]
.sym 18979 $auto$alumacc.cc:474:replace_alu$9587.C[102]
.sym 18981 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 18982 cic_i0.comb_stage[2][101]
.sym 18983 $auto$alumacc.cc:474:replace_alu$9587.C[101]
.sym 18985 $auto$alumacc.cc:474:replace_alu$9587.C[103]
.sym 18987 cic_i0.comb_stage[2][102]
.sym 18988 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 18989 $auto$alumacc.cc:474:replace_alu$9587.C[102]
.sym 18991 $auto$alumacc.cc:474:replace_alu$9587.C[104]
.sym 18993 cic_i0.comb_stage[2][103]
.sym 18994 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 18995 $auto$alumacc.cc:474:replace_alu$9587.C[103]
.sym 18997 dclk_$glb_clk
.sym 18999 cic_i0.comb_stage[2][56]
.sym 19000 cic_i0.comb_stage[2][57]
.sym 19001 cic_i0.comb_stage[2][58]
.sym 19002 cic_i0.comb_stage[2][59]
.sym 19003 cic_i0.comb_stage[2][60]
.sym 19004 cic_i0.comb_stage[2][61]
.sym 19005 cic_i0.comb_stage[2][62]
.sym 19006 cic_i0.comb_stage[2][63]
.sym 19008 cic_i0.comb_stage[2][53]
.sym 19011 cic_i0.int_stage[5][20]
.sym 19014 cic_i0.comb_stage[0][18]
.sym 19015 cic_i0.comb_stage[3][97]
.sym 19016 cic_i0.comb_stage[2][55]
.sym 19017 cic_i0.comb_stage[3][81]
.sym 19018 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 19019 cic_i0.comb_stage[3][87]
.sym 19020 cic_i0.comb_stage[0][26]
.sym 19021 cic_i0.comb_stage[1][55]
.sym 19022 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[26]
.sym 19023 cic_i0.comb_stage[2][96]
.sym 19024 cic_i0.comb_stage[3][98]
.sym 19025 cic_i0.comb_stage[2][98]
.sym 19026 cic_i0.comb_stage[1][53]
.sym 19027 cic_i0.comb_stage[1][52]
.sym 19028 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 19029 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 19030 cic_i0.comb_stage[2][103]
.sym 19031 cic_i0.comb_stage[2][95]
.sym 19032 cic_i0.comb_stage[2][76]
.sym 19033 cic_i0.comb_stage[2][55]
.sym 19034 cic_i0.comb_stage[2][105]
.sym 19035 $auto$alumacc.cc:474:replace_alu$9587.C[104]
.sym 19040 cic_i0.comb_stage[0][9]
.sym 19041 cic_i0.comb_stage[2][105]
.sym 19046 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 19049 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 19051 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 19054 cic_i0.comb_stage[0][29]
.sym 19055 cic_i0.comb_stage[1][38]
.sym 19067 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 19068 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 19069 cic_i0.comb_stage[2][104]
.sym 19072 $auto$alumacc.cc:474:replace_alu$9587.C[105]
.sym 19074 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 19075 cic_i0.comb_stage[2][104]
.sym 19076 $auto$alumacc.cc:474:replace_alu$9587.C[104]
.sym 19079 cic_i0.comb_stage[2][105]
.sym 19080 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 19082 $auto$alumacc.cc:474:replace_alu$9587.C[105]
.sym 19085 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 19092 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 19100 cic_i0.comb_stage[0][29]
.sym 19106 cic_i0.comb_stage[1][38]
.sym 19111 cic_i0.comb_stage[0][9]
.sym 19116 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 19120 dclk_$glb_clk
.sym 19122 cic_i0.comb_stage[2][64]
.sym 19123 cic_i0.comb_stage[2][65]
.sym 19124 cic_i0.comb_stage[2][66]
.sym 19125 cic_i0.comb_stage[2][67]
.sym 19126 cic_i0.comb_stage[2][68]
.sym 19127 cic_i0.comb_stage[2][69]
.sym 19128 cic_i0.comb_stage[2][70]
.sym 19129 cic_i0.comb_stage[2][71]
.sym 19130 cic_i0.int_stage[2][28]
.sym 19131 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[57]
.sym 19134 cic_i0.int_stage[5][28]
.sym 19135 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[33]
.sym 19136 cic_i0.comb_stage[3][89]
.sym 19138 cic_i0.comb_stage[1][58]
.sym 19140 cic_i0.comb_stage[1][56]
.sym 19141 cic_i0.comb_stage[0][47]
.sym 19142 cic_i0.comb_stage[1][62]
.sym 19143 cic_i0.comb_stage[1][37]
.sym 19144 cic_i0.comb_stage[1][63]
.sym 19145 cic_i0.int_stage[1][26]
.sym 19146 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 19147 cic_i0.comb_stage[1][60]
.sym 19148 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 19149 cic_i0.comb_stage[1][61]
.sym 19150 cic_i0.int_stage[5][19]
.sym 19151 cic_i0.comb_stage[2][82]
.sym 19152 cic_i0.comb_stage[2][93]
.sym 19153 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[82]
.sym 19154 cic_i0.comb_stage[2][74]
.sym 19155 cic_i0.comb_stage[2][104]
.sym 19156 cic_i0.comb_stage[2][75]
.sym 19163 cic_i0.int_stage[5][10]
.sym 19167 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 19169 cic_i0.int_stage[5][27]
.sym 19175 cic_i0.int_stage[5][18]
.sym 19176 cic_i0.int_stage[5][19]
.sym 19188 cic_i0.comb_stage[0][19]
.sym 19193 cic_i0.comb_stage[2][55]
.sym 19194 cic_i0.comb_stage[0][18]
.sym 19196 cic_i0.comb_stage[0][18]
.sym 19203 cic_i0.int_stage[5][19]
.sym 19208 cic_i0.int_stage[5][27]
.sym 19217 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 19223 cic_i0.comb_stage[2][55]
.sym 19227 cic_i0.comb_stage[0][19]
.sym 19232 cic_i0.int_stage[5][10]
.sym 19238 cic_i0.int_stage[5][18]
.sym 19243 dclk_$glb_clk
.sym 19245 cic_i0.comb_stage[2][72]
.sym 19246 cic_i0.comb_stage[2][73]
.sym 19247 cic_i0.comb_stage[2][74]
.sym 19248 cic_i0.comb_stage[2][75]
.sym 19249 cic_i0.comb_stage[2][76]
.sym 19250 cic_i0.comb_stage[2][77]
.sym 19251 cic_i0.comb_stage[2][78]
.sym 19252 cic_i0.comb_stage[2][79]
.sym 19253 cic_i0.int_stage[5][38]
.sym 19257 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 19258 cic_i0.int_stage[1][38]
.sym 19259 cic_i0.comb_stage[1][67]
.sym 19260 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[43]
.sym 19261 cic_i0.comb_stage[3][96]
.sym 19262 cic_i0.comb_stage[2][71]
.sym 19263 cic_i0.comb_stage[0][27]
.sym 19264 cic_i0.comb_stage[2][64]
.sym 19265 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 19266 cic_i0.comb_stage[2][65]
.sym 19267 cic_i0.comb_stage[1][66]
.sym 19268 cic_i0.comb_stage[2][66]
.sym 19270 cic_i0.comb_stage[2][88]
.sym 19271 cic_i0.int_stage[5][26]
.sym 19272 cic_i0.comb_stage[1][69]
.sym 19273 cic_i0.comb_stage[1][68]
.sym 19274 i0[15]
.sym 19275 cic_i0.comb_stage[2][81]
.sym 19276 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 19278 cic_i0.comb_stage[2][92]
.sym 19279 cic_i0.int_stage[1][0]
.sym 19280 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[94]
.sym 19297 cic_i0.int_stage[5][26]
.sym 19298 cic_i0.int_stage[5][42]
.sym 19299 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 19300 cic_i0.int_stage[5][47]
.sym 19302 cic_i0.comb_stage[0][28]
.sym 19303 cic_i0.comb_stage[0][26]
.sym 19308 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 19316 cic_i0.int_stage[5][28]
.sym 19320 cic_i0.int_stage[5][28]
.sym 19326 cic_i0.int_stage[5][26]
.sym 19331 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 19340 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 19346 cic_i0.int_stage[5][47]
.sym 19350 cic_i0.comb_stage[0][28]
.sym 19356 cic_i0.comb_stage[0][26]
.sym 19363 cic_i0.int_stage[5][42]
.sym 19366 dclk_$glb_clk
.sym 19368 cic_i0.comb_stage[2][80]
.sym 19369 cic_i0.comb_stage[2][81]
.sym 19370 cic_i0.comb_stage[2][82]
.sym 19371 cic_i0.comb_stage[2][83]
.sym 19372 cic_i0.comb_stage[2][84]
.sym 19373 cic_i0.comb_stage[2][85]
.sym 19374 cic_i0.comb_stage[2][86]
.sym 19375 cic_i0.comb_stage[2][87]
.sym 19376 cic_i0.int_stage[5][46]
.sym 19377 cic_i0.comb_stage[2][77]
.sym 19379 sin[15]
.sym 19380 cic_i0.comb_stage[1][1]
.sym 19381 cic_i0.comb_stage[0][52]
.sym 19382 cic_i0.comb_stage[1][72]
.sym 19383 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 19384 cic_i0.comb_stage[1][74]
.sym 19385 cic_i0.comb_stage[0][54]
.sym 19386 cic_i0.comb_stage[1][75]
.sym 19388 cic_i0.int_stage[1][47]
.sym 19390 cic_i0.comb_stage[0][47]
.sym 19391 cic_i0.int_stage[1][42]
.sym 19392 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 19393 cic_i0.comb_stage[1][44]
.sym 19394 cic_i0.comb_stage[0][44]
.sym 19395 cic_i0.comb_stage[2][97]
.sym 19396 cic_i0.comb_stage[1][76]
.sym 19397 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[44]
.sym 19398 cic_i0.comb_stage[2][89]
.sym 19399 cic_i0.comb_stage[0][33]
.sym 19400 cic_i0.comb_stage[2][90]
.sym 19401 cic_i0.comb_stage[2][100]
.sym 19402 cic_i0.comb_stage[1][77]
.sym 19403 cic_i0.comb_stage[2][101]
.sym 19411 cic_i0.int_stage[5][53]
.sym 19416 cic_i0.int_stage[5][43]
.sym 19425 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 19426 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 19427 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 19428 cic_i0.comb_stage[2][83]
.sym 19430 cic_i0.comb_stage[0][43]
.sym 19438 cic_i0.comb_stage[2][85]
.sym 19445 cic_i0.comb_stage[2][83]
.sym 19448 cic_i0.comb_stage[0][43]
.sym 19454 cic_i0.comb_stage[2][85]
.sym 19461 cic_i0.int_stage[5][53]
.sym 19468 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 19474 cic_i0.int_stage[5][43]
.sym 19478 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 19484 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 19489 dclk_$glb_clk
.sym 19491 cic_i0.comb_stage[2][88]
.sym 19492 cic_i0.comb_stage[2][89]
.sym 19493 cic_i0.comb_stage[2][90]
.sym 19494 cic_i0.comb_stage[2][91]
.sym 19495 cic_i0.comb_stage[2][92]
.sym 19496 cic_i0.comb_stage[2][93]
.sym 19497 cic_i0.comb_stage[2][94]
.sym 19498 cic_i0.comb_stage[2][95]
.sym 19499 cic_i0.int_stage[2][52]
.sym 19500 cic_i0.comb_stage[2][85]
.sym 19503 cic_i0.int_stage[5][52]
.sym 19504 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[63]
.sym 19505 cic_i0.comb_stage[0][43]
.sym 19506 cic_i0.comb_stage[2][83]
.sym 19507 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[60]
.sym 19508 cic_i0.comb_stage[2][87]
.sym 19509 cic_i0.comb_stage[1][80]
.sym 19510 cic_i0.comb_stage[2][80]
.sym 19511 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 19512 cic_i0.int_stage[1][51]
.sym 19513 cic_i0.comb_stage[1][82]
.sym 19515 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 19516 cic_i0.comb_stage[1][84]
.sym 19517 cic_i0.comb_stage[2][103]
.sym 19518 cic_i0.comb_stage[2][105]
.sym 19519 cic_i0.comb_stage[2][96]
.sym 19520 cic_i0.comb_stage[1][86]
.sym 19521 cic_i0.comb_stage[1][85]
.sym 19522 cic_i0.comb_stage[2][95]
.sym 19523 cic_i0.comb_stage[2][98]
.sym 19524 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[54]
.sym 19525 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[50]
.sym 19526 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[85]
.sym 19540 cic_i0.int_stage[5][54]
.sym 19543 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 19550 cic_i0.int_stage[5][45]
.sym 19551 cic_i0.comb_stage[2][99]
.sym 19553 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 19554 cic_i0.comb_stage[0][44]
.sym 19558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 19559 cic_i0.comb_stage[0][33]
.sym 19565 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 19571 cic_i0.int_stage[5][54]
.sym 19577 cic_i0.comb_stage[0][33]
.sym 19586 cic_i0.comb_stage[0][44]
.sym 19592 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 19597 cic_i0.comb_stage[2][99]
.sym 19602 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 19608 cic_i0.int_stage[5][45]
.sym 19612 dclk_$glb_clk
.sym 19614 cic_i0.comb_stage[2][96]
.sym 19615 cic_i0.comb_stage[2][97]
.sym 19616 cic_i0.comb_stage[2][98]
.sym 19617 cic_i0.comb_stage[2][99]
.sym 19618 cic_i0.comb_stage[2][100]
.sym 19619 cic_i0.comb_stage[2][101]
.sym 19620 cic_i0.comb_stage[2][102]
.sym 19621 cic_i0.comb_stage[2][103]
.sym 19622 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[89]
.sym 19626 cic_i0.int_stage[5][60]
.sym 19628 cic_i0.int_stage[5][57]
.sym 19629 cic_i0.comb_stage[2][91]
.sym 19630 cic_i0.comb_stage[1][95]
.sym 19632 cic_i0.comb_stage[1][91]
.sym 19633 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[88]
.sym 19634 cic_i0.int_stage[5][63]
.sym 19635 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[90]
.sym 19636 cic_i0.comb_stage[1][90]
.sym 19639 cic_i0.comb_stage[1][92]
.sym 19640 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[99]
.sym 19641 cic_i0.comb_stage[1][93]
.sym 19642 cic_i0.comb_stage[2][104]
.sym 19644 cic_i0.comb_stage[2][93]
.sym 19645 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[82]
.sym 19649 cic_i0.comb_stage[0][63]
.sym 19663 cic_i0.comb_stage[1][44]
.sym 19664 cic_i0.comb_stage[0][54]
.sym 19669 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 19670 cic_i0.comb_stage[0][45]
.sym 19679 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 19681 cic_i0.comb_stage[2][75]
.sym 19683 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 19684 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 19688 cic_i0.comb_stage[0][54]
.sym 19694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 19703 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 19707 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 19715 cic_i0.comb_stage[2][75]
.sym 19721 cic_i0.comb_stage[0][45]
.sym 19725 cic_i0.comb_stage[1][44]
.sym 19732 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 19735 dclk_$glb_clk
.sym 19737 cic_i0.comb_stage[2][104]
.sym 19738 cic_i0.comb_stage[2][105]
.sym 19739 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 19740 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 19741 cic_i0.comb_stage[0][50]
.sym 19742 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[85]
.sym 19743 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 19744 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 19745 cic_i0.int_stage[5][70]
.sym 19746 cic_i0.comb_stage[2][101]
.sym 19749 cic_i0.comb_stage[1][97]
.sym 19751 cic_i0.int_stage[5][65]
.sym 19752 cic_i0.comb_stage[2][99]
.sym 19753 cic_i0.comb_stage[1][98]
.sym 19754 cic_i0.comb_stage[0][74]
.sym 19755 cic_i0.comb_stage[1][96]
.sym 19757 cic_i0.int_stage[5][71]
.sym 19758 cic_i0.int_stage[1][67]
.sym 19759 cic_i0.comb_stage[0][79]
.sym 19760 cic_i0.int_stage[4][70]
.sym 19761 i0[15]
.sym 19762 cic_i0.comb_stage[1][100]
.sym 19764 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[94]
.sym 19767 cic_i0.comb_stage[1][101]
.sym 19770 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[97]
.sym 19771 cic_i0.int_stage[1][0]
.sym 19783 cic_i0.int_stage[5][52]
.sym 19787 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 19788 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 19792 cic_i0.comb_stage[1][1]
.sym 19794 cic_i0.int_stage[5][63]
.sym 19797 cic_i0.comb_stage[0][63]
.sym 19798 cic_i0.comb_stage[0][50]
.sym 19801 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 19814 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 19819 cic_i0.comb_stage[0][63]
.sym 19826 cic_i0.comb_stage[1][1]
.sym 19832 cic_i0.int_stage[5][63]
.sym 19836 cic_i0.int_stage[5][52]
.sym 19843 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 19849 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 19854 cic_i0.comb_stage[0][50]
.sym 19858 dclk_$glb_clk
.sym 19860 cic_i0.comb_stage[0][83]
.sym 19861 cic_i0.comb_stage[0][80]
.sym 19862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 19863 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[82]
.sym 19864 cic_i0.comb_stage[0][86]
.sym 19865 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 19866 cic_i0.comb_stage[0][85]
.sym 19867 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[105]
.sym 19874 cic_i0.int_stage[5][73]
.sym 19877 cic_i0.comb_stage[1][83]
.sym 19878 cic_i0.int_stage[5][78]
.sym 19879 cic_i0.int_stage[1][74]
.sym 19881 cic_i0.int_stage[1][75]
.sym 19882 cic_i0.int_stage[5][72]
.sym 19887 o_test[3]$SB_IO_OUT
.sym 19888 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 19893 o_adcfb_p$SB_IO_OUT
.sym 19901 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 19902 cic_i0.comb_stage[1][94]
.sym 19903 cic_i0.comb_stage[1][41]
.sym 19905 cic_i0.comb_stage[0][52]
.sym 19911 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 19913 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 19914 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 19915 cic_i0.comb_stage[1][99]
.sym 19934 cic_i0.comb_stage[1][41]
.sym 19943 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 19946 cic_i0.comb_stage[0][52]
.sym 19952 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 19959 cic_i0.comb_stage[1][94]
.sym 19964 cic_i0.comb_stage[1][99]
.sym 19970 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 19978 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 19981 dclk_$glb_clk
.sym 19983 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 19984 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 19985 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[88]
.sym 19986 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[99]
.sym 19987 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[97]
.sym 19988 cic_i0.comb_stage[0][88]
.sym 19989 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 19990 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[85]
.sym 19996 cic_i0.comb_stage[0][85]
.sym 19998 cic_i0.comb_stage[1][105]
.sym 19999 cic_i0.comb_stage[1][41]
.sym 20000 cic_i0.int_stage[4][81]
.sym 20002 cic_i0.comb_stage[0][83]
.sym 20003 cic_i0.int_stage[5][87]
.sym 20004 cic_i0.comb_stage[0][80]
.sym 20006 cic_i0.comb_stage[1][94]
.sym 20015 i0[15]
.sym 20031 o_test[3]$SB_IO_OUT
.sym 20043 cic_i0.int_stage[1][0]
.sym 20049 cic_i0.int_stage[2][0]
.sym 20052 sin[15]
.sym 20053 o_adcfb_p$SB_IO_OUT
.sym 20057 o_adcfb_p$SB_IO_OUT
.sym 20060 o_test[3]$SB_IO_OUT
.sym 20065 cic_i0.int_stage[1][0]
.sym 20066 cic_i0.int_stage[2][0]
.sym 20099 sin[15]
.sym 20104 o_sclk$SB_IO_OUT_$glb_clk
.sym 20106 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 20107 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 20108 cic_i0.comb_stage[0][102]
.sym 20109 cic_i0.comb_stage[0][103]
.sym 20110 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[102]
.sym 20111 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 20112 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[103]
.sym 20113 cic_i0.comb_stage[0][99]
.sym 20121 cic_i0.comb_stage[1][103]
.sym 20123 cic_i0.comb_stage[1][99]
.sym 20124 cic_i0.int_stage[5][94]
.sym 20125 cic_i0.int_stage[1][90]
.sym 20126 cic_i0.int_stage[5][95]
.sym 20242 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[103]
.sym 20244 cic_i0.comb_stage[0][103]
.sym 20252 cic_i0.comb_stage[0][102]
.sym 20397 i0[12]
.sym 20400 i0[11]
.sym 20412 i0[12]
.sym 20416 i0[11]
.sym 20452 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 20454 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 20455 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 20473 cic_i0.comb_stage[2][82]
.sym 20476 cic_i0.comb_stage[2][72]
.sym 20486 o_clk$SB_IO_OUT
.sym 20496 clk25div[2]
.sym 20497 clk25div[3]
.sym 20498 clk25div[4]
.sym 20500 clk25div[0]
.sym 20508 clk25div[6]
.sym 20512 o_sclk$SB_IO_OUT
.sym 20517 clk25div[7]
.sym 20523 clk25div[5]
.sym 20526 $nextpnr_ICESTORM_LC_2$O
.sym 20529 clk25div[0]
.sym 20532 $auto$alumacc.cc:474:replace_alu$9632.C[2]
.sym 20534 o_sclk$SB_IO_OUT
.sym 20538 $auto$alumacc.cc:474:replace_alu$9632.C[3]
.sym 20541 clk25div[2]
.sym 20542 $auto$alumacc.cc:474:replace_alu$9632.C[2]
.sym 20544 $auto$alumacc.cc:474:replace_alu$9632.C[4]
.sym 20547 clk25div[3]
.sym 20548 $auto$alumacc.cc:474:replace_alu$9632.C[3]
.sym 20550 $auto$alumacc.cc:474:replace_alu$9632.C[5]
.sym 20553 clk25div[4]
.sym 20554 $auto$alumacc.cc:474:replace_alu$9632.C[4]
.sym 20556 $auto$alumacc.cc:474:replace_alu$9632.C[6]
.sym 20558 clk25div[5]
.sym 20560 $auto$alumacc.cc:474:replace_alu$9632.C[5]
.sym 20562 $auto$alumacc.cc:474:replace_alu$9632.C[7]
.sym 20564 clk25div[6]
.sym 20566 $auto$alumacc.cc:474:replace_alu$9632.C[6]
.sym 20568 $auto$alumacc.cc:474:replace_alu$9632.C[8]
.sym 20571 clk25div[7]
.sym 20572 $auto$alumacc.cc:474:replace_alu$9632.C[7]
.sym 20574 clk25_$glb_clk
.sym 20581 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 20582 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 20583 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 20584 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 20587 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 20591 cic_i0.comb_stage[2][80]
.sym 20652 $auto$alumacc.cc:474:replace_alu$9632.C[8]
.sym 20661 clk25div[12]
.sym 20670 clk25div[13]
.sym 20675 clk25div[10]
.sym 20681 clk25div[8]
.sym 20682 clk25div[9]
.sym 20684 clk25div[11]
.sym 20689 $auto$alumacc.cc:474:replace_alu$9632.C[9]
.sym 20691 clk25div[8]
.sym 20693 $auto$alumacc.cc:474:replace_alu$9632.C[8]
.sym 20695 $auto$alumacc.cc:474:replace_alu$9632.C[10]
.sym 20697 clk25div[9]
.sym 20699 $auto$alumacc.cc:474:replace_alu$9632.C[9]
.sym 20701 $auto$alumacc.cc:474:replace_alu$9632.C[11]
.sym 20704 clk25div[10]
.sym 20705 $auto$alumacc.cc:474:replace_alu$9632.C[10]
.sym 20707 $auto$alumacc.cc:474:replace_alu$9632.C[12]
.sym 20709 clk25div[11]
.sym 20711 $auto$alumacc.cc:474:replace_alu$9632.C[11]
.sym 20713 $auto$alumacc.cc:474:replace_alu$9632.C[13]
.sym 20716 clk25div[12]
.sym 20717 $auto$alumacc.cc:474:replace_alu$9632.C[12]
.sym 20721 clk25div[13]
.sym 20723 $auto$alumacc.cc:474:replace_alu$9632.C[13]
.sym 20737 clk25_$glb_clk
.sym 20744 sine_11_16.negate_cos[0]
.sym 20746 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 20749 cic_i0.comb_stage[2][67]
.sym 20785 clk25div[13]
.sym 20850 clk25div[13]
.sym 20860 o_sclk$SB_IO_OUT_$glb_clk
.sym 20872 cic_i0.comb_stage[2][61]
.sym 20873 cic_i0.comb_stage[2][96]
.sym 20874 sine_11_16.negate_cos[1]
.sym 20884 o_adcfb_p$SB_IO_OUT
.sym 20889 sine_11_16.data_sin[1]
.sym 20896 sine_11_16.data_sin[0]
.sym 20909 sine_11_16.negate_sin[0]
.sym 20969 sine_11_16.negate_sin[0]
.sym 20983 o_sclk$SB_IO_OUT_$glb_clk
.sym 20986 sine_11_16.sin[3]
.sym 20987 sine_11_16.sin[0]
.sym 20988 sine_11_16.sin[5]
.sym 20990 sine_11_16.sin[1]
.sym 20991 sine_11_16.sin[7]
.sym 20992 sine_11_16.sin[2]
.sym 20995 cic_i0.comb_stage[2][69]
.sym 20996 cic_i0.comb_stage[2][8]
.sym 20999 cic_i0.comb_stage[3][23]
.sym 21006 cic_i0.comb_stage[3][15]
.sym 21012 sine_11_16.data_sin[13]
.sym 21013 sin[2]
.sym 21015 $PACKER_VCC_NET
.sym 21016 sine_11_16.data_sin[12]
.sym 21018 sin[13]
.sym 21019 cic_i0.comb_stage[2][15]
.sym 21020 sine_11_16.data_sin[15]
.sym 21037 sine_11_16.data_sin[4]
.sym 21039 sine_11_16.negate_sin[1]
.sym 21044 sine_11_16.sin[0]
.sym 21049 sine_11_16.sin[2]
.sym 21053 sine_11_16.sin[5]
.sym 21055 sine_11_16.sin[1]
.sym 21059 sine_11_16.negate_sin[1]
.sym 21061 sine_11_16.sin[0]
.sym 21071 sine_11_16.data_sin[4]
.sym 21078 sine_11_16.sin[1]
.sym 21080 sine_11_16.negate_sin[1]
.sym 21083 sine_11_16.negate_sin[1]
.sym 21085 sine_11_16.sin[5]
.sym 21095 sine_11_16.negate_sin[1]
.sym 21098 sine_11_16.sin[2]
.sym 21106 o_sclk$SB_IO_OUT_$glb_clk
.sym 21108 sine_11_16.sin[14]
.sym 21109 sine_11_16.sin[12]
.sym 21110 sine_11_16.sin[10]
.sym 21111 sine_11_16.sin[8]
.sym 21112 sine_11_16.sin[11]
.sym 21113 sine_11_16.sin[15]
.sym 21114 sine_11_16.sin[13]
.sym 21118 cic_i0.comb_stage[2][9]
.sym 21119 cic_i0.comb_stage[2][84]
.sym 21123 sine_11_16.data_sin[4]
.sym 21129 sine_11_16.data_sin[5]
.sym 21136 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 21140 o_adcfb_p$SB_IO_OUT
.sym 21142 sin[10]
.sym 21143 sine_11_16.data_sin[11]
.sym 21159 sine_11_16.negate_sin[1]
.sym 21166 sine_11_16.sin[12]
.sym 21167 sine_11_16.sin[10]
.sym 21169 sine_11_16.sin[11]
.sym 21179 sine_11_16.sin[13]
.sym 21188 sine_11_16.negate_sin[1]
.sym 21191 sine_11_16.sin[10]
.sym 21195 sine_11_16.sin[13]
.sym 21197 sine_11_16.negate_sin[1]
.sym 21201 sine_11_16.sin[11]
.sym 21202 sine_11_16.negate_sin[1]
.sym 21219 sine_11_16.sin[12]
.sym 21221 sine_11_16.negate_sin[1]
.sym 21229 o_sclk$SB_IO_OUT_$glb_clk
.sym 21231 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 21232 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 21233 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 21234 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 21235 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 21236 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 21237 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 21238 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 21241 cic_i0.comb_stage[2][17]
.sym 21242 cic_i0.comb_stage[2][78]
.sym 21249 cic_i0.comb_stage[3][40]
.sym 21253 cic_i0.comb_stage[3][43]
.sym 21256 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 21263 cic_i0.comb_stage[3][69]
.sym 21266 cic_i0.comb_stage[3][37]
.sym 21283 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 21288 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 21291 cic_i0.comb_stage[2][15]
.sym 21296 cic_i0.comb_stage[2][82]
.sym 21298 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 21299 cic_i0.comb_stage[3][5]
.sym 21307 cic_i0.comb_stage[3][5]
.sym 21320 cic_i0.comb_stage[2][15]
.sym 21323 cic_i0.comb_stage[2][82]
.sym 21331 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 21335 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 21341 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 21352 dclk_$glb_clk
.sym 21354 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 21355 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 21356 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 21357 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 21358 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[12]
.sym 21359 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 21360 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 21361 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 21364 cic_i0.comb_stage[2][11]
.sym 21365 cic_i0.comb_stage[2][18]
.sym 21368 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 21369 cic_i0.comb_stage[3][1]
.sym 21372 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 21376 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 21381 cic_i0.comb_stage[3][13]
.sym 21382 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 21383 cic_i0.comb_stage[3][46]
.sym 21384 cic_i0.comb_stage[2][0]
.sym 21385 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 21388 cic_i0.comb_stage[3][104]
.sym 21389 cic_i0.comb_stage[3][94]
.sym 21398 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 21411 cic_i0.comb_stage[2][72]
.sym 21413 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 21418 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 21419 cic_i0.comb_stage[3][18]
.sym 21420 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 21422 cic_i0.comb_stage[2][80]
.sym 21426 cic_i0.comb_stage[2][18]
.sym 21430 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 21436 cic_i0.comb_stage[3][18]
.sym 21440 cic_i0.comb_stage[2][18]
.sym 21447 cic_i0.comb_stage[2][80]
.sym 21453 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 21460 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 21464 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 21471 cic_i0.comb_stage[2][72]
.sym 21475 dclk_$glb_clk
.sym 21477 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 21478 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 21479 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[9]
.sym 21480 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 21481 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 21482 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 21483 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 21484 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[13]
.sym 21487 cic_i0.comb_stage[2][87]
.sym 21488 cic_i0.comb_stage[2][26]
.sym 21490 cic_i0.comb_stage[3][12]
.sym 21492 cic_i0.comb_stage[3][17]
.sym 21493 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 21494 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 21496 cic_i0.comb_stage[3][26]
.sym 21498 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 21503 $PACKER_VCC_NET
.sym 21504 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 21509 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 21510 cic_i0.comb_stage[3][21]
.sym 21512 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 21525 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 21526 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 21535 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 21539 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 21543 cic_i0.comb_stage[2][70]
.sym 21545 cic_i0.comb_stage[2][3]
.sym 21546 cic_i0.comb_stage[2][4]
.sym 21549 cic_i0.comb_stage[2][8]
.sym 21554 cic_i0.comb_stage[2][4]
.sym 21560 cic_i0.comb_stage[2][8]
.sym 21564 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 21569 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 21576 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 21584 cic_i0.comb_stage[2][3]
.sym 21588 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 21594 cic_i0.comb_stage[2][70]
.sym 21598 dclk_$glb_clk
.sym 21600 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[11]
.sym 21601 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 21602 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[10]
.sym 21603 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 21604 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 21605 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 21606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 21607 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[8]
.sym 21610 i0[10]
.sym 21611 cic_i0.comb_stage[2][48]
.sym 21612 cic_i0.comb_stage[3][10]
.sym 21613 cic_i0.comb_stage[3][2]
.sym 21615 cic_i0.comb_stage[3][25]
.sym 21617 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[13]
.sym 21619 cic_i0.comb_stage[3][34]
.sym 21620 cic_i0.comb_stage[3][3]
.sym 21621 cic_i0.comb_stage[3][5]
.sym 21623 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[9]
.sym 21625 cic_i0.comb_stage[2][44]
.sym 21627 cic_i0.comb_stage[2][13]
.sym 21629 cic_i0.comb_stage[2][70]
.sym 21630 sin[10]
.sym 21631 cic_i0.comb_stage[2][3]
.sym 21632 o_adcfb_p$SB_IO_OUT
.sym 21642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 21643 cic_i0.comb_stage[2][13]
.sym 21647 cic_i0.comb_stage[1][0]
.sym 21655 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 21656 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 21659 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 21663 $PACKER_VCC_NET
.sym 21666 cic_i0.comb_stage[2][14]
.sym 21668 cic_i0.comb_stage[2][96]
.sym 21669 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 21674 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 21681 cic_i0.comb_stage[2][13]
.sym 21688 cic_i0.comb_stage[2][96]
.sym 21693 cic_i0.comb_stage[1][0]
.sym 21694 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 21695 $PACKER_VCC_NET
.sym 21699 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 21705 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 21711 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 21717 cic_i0.comb_stage[2][14]
.sym 21721 dclk_$glb_clk
.sym 21723 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 21724 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 21725 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 21726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 21727 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 21728 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 21729 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[21]
.sym 21730 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[30]
.sym 21733 cic_i0.comb_stage[2][49]
.sym 21734 cic_i0.comb_stage[2][56]
.sym 21737 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 21739 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 21740 cic_i0.comb_stage[3][29]
.sym 21743 cic_i0.comb_stage[3][11]
.sym 21744 cic_i0.comb_stage[3][8]
.sym 21746 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[10]
.sym 21747 cic_i0.comb_stage[3][69]
.sym 21748 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 21750 cic_i0.comb_stage[3][37]
.sym 21752 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[21]
.sym 21753 cic_i0.comb_stage[2][7]
.sym 21756 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 21758 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 21771 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 21780 cic_i0.comb_stage[2][20]
.sym 21784 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 21787 cic_i0.comb_stage[2][50]
.sym 21788 cic_i0.comb_stage[1][13]
.sym 21792 cic_i0.comb_stage[2][68]
.sym 21793 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 21794 cic_i0.comb_stage[2][17]
.sym 21797 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 21805 cic_i0.comb_stage[2][68]
.sym 21812 cic_i0.comb_stage[1][13]
.sym 21817 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 21821 cic_i0.comb_stage[2][20]
.sym 21829 cic_i0.comb_stage[2][50]
.sym 21833 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 21841 cic_i0.comb_stage[2][17]
.sym 21844 dclk_$glb_clk
.sym 21846 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 21847 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[24]
.sym 21848 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 21849 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 21850 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 21851 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 21852 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 21853 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 21854 cic_i0.comb_stage[1][46]
.sym 21856 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[50]
.sym 21857 cic_i0.comb_stage[2][82]
.sym 21858 cic_i0.comb_stage[3][22]
.sym 21859 cic_i0.comb_stage[3][7]
.sym 21861 cic_i0.comb_stage[3][19]
.sym 21863 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[30]
.sym 21865 cic_i0.comb_stage[3][84]
.sym 21867 cic_i0.comb_stage[3][4]
.sym 21869 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 21870 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 21872 cic_i0.comb_stage[3][76]
.sym 21873 cic_i0.comb_stage[3][45]
.sym 21874 cic_i0.comb_stage[3][77]
.sym 21875 cic_i0.comb_stage[3][46]
.sym 21876 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 21877 cic_i0.comb_stage[1][33]
.sym 21878 cic_i0.comb_stage[2][12]
.sym 21879 cic_i0.comb_stage[3][104]
.sym 21881 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 21891 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 21896 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 21897 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 21902 sin[10]
.sym 21903 sin_delay[10]
.sym 21904 o_adcfb_p$SB_IO_OUT
.sym 21911 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 21916 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 21917 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 21922 sin[10]
.sym 21928 o_adcfb_p$SB_IO_OUT
.sym 21929 sin_delay[10]
.sym 21934 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 21941 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 21945 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 21953 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 21957 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 21964 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 21967 o_sclk$SB_IO_OUT_$glb_clk
.sym 21969 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 21970 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 21971 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[45]
.sym 21972 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 21973 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 21974 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 21975 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 21976 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 21979 cic_i0.comb_stage[2][65]
.sym 21980 cic_i0.comb_stage[2][72]
.sym 21982 cic_i0.comb_stage[3][15]
.sym 21984 cic_i0.comb_stage[3][9]
.sym 21985 i0[10]
.sym 21986 cic_i0.comb_stage[3][13]
.sym 21989 cic_i0.comb_stage[3][27]
.sym 21990 cic_i0.comb_stage[3][31]
.sym 21991 cic_i0.comb_stage[3][50]
.sym 21992 cic_i0.comb_stage[3][26]
.sym 21997 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 21998 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 21999 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[33]
.sym 22000 cic_i0.comb_stage[2][25]
.sym 22001 cic_i0.comb_stage[2][68]
.sym 22004 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 22020 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 22027 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 22028 cic_i0.comb_stage[1][59]
.sym 22031 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 22032 cic_i0.comb_stage[2][69]
.sym 22034 cic_i0.comb_stage[2][84]
.sym 22036 cic_i0.comb_stage[2][37]
.sym 22037 cic_i0.comb_stage[1][33]
.sym 22046 cic_i0.comb_stage[2][37]
.sym 22050 cic_i0.comb_stage[1][33]
.sym 22057 cic_i0.comb_stage[1][59]
.sym 22063 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 22067 cic_i0.comb_stage[2][69]
.sym 22075 cic_i0.comb_stage[2][84]
.sym 22082 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 22085 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 22090 dclk_$glb_clk
.sym 22092 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[14]
.sym 22093 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[52]
.sym 22094 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 22095 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 22096 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[21]
.sym 22097 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 22098 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 22099 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 22102 cic_i0.comb_stage[2][73]
.sym 22103 cic_i0.comb_stage[2][80]
.sym 22107 cic_i0.comb_stage[3][17]
.sym 22108 cic_i0.comb_stage[3][39]
.sym 22110 cic_i0.comb_stage[3][34]
.sym 22111 cic_i0.comb_stage[3][36]
.sym 22113 cic_i0.comb_stage[3][20]
.sym 22114 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 22115 cic_i0.comb_stage[3][21]
.sym 22116 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[45]
.sym 22117 cic_i0.comb_stage[2][44]
.sym 22118 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 22121 cic_i0.comb_stage[2][70]
.sym 22122 cic_i0.comb_stage[2][32]
.sym 22123 cic_i0.comb_stage[2][29]
.sym 22124 cic_i0.comb_stage[2][28]
.sym 22125 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[14]
.sym 22126 cic_i0.comb_stage[2][13]
.sym 22127 cic_i0.comb_stage[2][3]
.sym 22147 cic_i0.comb_stage[1][7]
.sym 22149 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 22153 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 22156 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 22160 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 22161 cic_i0.comb_stage[2][46]
.sym 22163 cic_i0.comb_stage[2][41]
.sym 22164 cic_i0.comb_stage[2][48]
.sym 22166 cic_i0.comb_stage[2][48]
.sym 22175 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 22178 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 22186 cic_i0.comb_stage[2][46]
.sym 22191 cic_i0.comb_stage[2][41]
.sym 22199 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 22203 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 22210 cic_i0.comb_stage[1][7]
.sym 22213 dclk_$glb_clk
.sym 22215 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[55]
.sym 22216 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 22217 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 22218 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[5]
.sym 22219 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 22220 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 22221 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 22222 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[15]
.sym 22225 cic_i0.comb_stage[2][67]
.sym 22226 cic_i0.comb_stage[2][74]
.sym 22228 cic_i0.comb_stage[3][44]
.sym 22230 cic_i0.comb_stage[3][43]
.sym 22232 cic_i0.comb_stage[3][29]
.sym 22234 cic_i0.comb_stage[3][25]
.sym 22236 cic_i0.comb_stage[3][47]
.sym 22238 cic_i0.comb_stage[3][24]
.sym 22239 cic_i0.comb_stage[1][0]
.sym 22240 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 22241 cic_i0.comb_stage[2][39]
.sym 22242 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 22243 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[21]
.sym 22245 cic_i0.comb_stage[2][7]
.sym 22246 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 22248 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[55]
.sym 22249 cic_i0.comb_stage[2][33]
.sym 22250 cic_i0.comb_stage[3][69]
.sym 22256 cic_i0.comb_stage[1][7]
.sym 22257 cic_i0.comb_stage[1][0]
.sym 22262 cic_i0.comb_stage[1][6]
.sym 22263 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 22266 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[6]
.sym 22267 cic_i0.comb_stage[1][1]
.sym 22269 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 22270 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[7]
.sym 22271 cic_i0.comb_stage[1][2]
.sym 22273 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[2]
.sym 22274 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[4]
.sym 22277 cic_i0.comb_stage[1][4]
.sym 22279 cic_i0.comb_stage[1][5]
.sym 22281 cic_i0.comb_stage[1][3]
.sym 22283 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[5]
.sym 22284 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[3]
.sym 22288 $auto$alumacc.cc:474:replace_alu$9584.C[1]
.sym 22290 cic_i0.comb_stage[1][0]
.sym 22291 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 22294 $auto$alumacc.cc:474:replace_alu$9584.C[2]
.sym 22296 cic_i0.comb_stage[1][1]
.sym 22297 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 22298 $auto$alumacc.cc:474:replace_alu$9584.C[1]
.sym 22300 $auto$alumacc.cc:474:replace_alu$9584.C[3]
.sym 22302 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[2]
.sym 22303 cic_i0.comb_stage[1][2]
.sym 22304 $auto$alumacc.cc:474:replace_alu$9584.C[2]
.sym 22306 $auto$alumacc.cc:474:replace_alu$9584.C[4]
.sym 22308 cic_i0.comb_stage[1][3]
.sym 22309 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[3]
.sym 22310 $auto$alumacc.cc:474:replace_alu$9584.C[3]
.sym 22312 $auto$alumacc.cc:474:replace_alu$9584.C[5]
.sym 22314 cic_i0.comb_stage[1][4]
.sym 22315 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[4]
.sym 22316 $auto$alumacc.cc:474:replace_alu$9584.C[4]
.sym 22318 $auto$alumacc.cc:474:replace_alu$9584.C[6]
.sym 22320 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[5]
.sym 22321 cic_i0.comb_stage[1][5]
.sym 22322 $auto$alumacc.cc:474:replace_alu$9584.C[5]
.sym 22324 $auto$alumacc.cc:474:replace_alu$9584.C[7]
.sym 22326 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[6]
.sym 22327 cic_i0.comb_stage[1][6]
.sym 22328 $auto$alumacc.cc:474:replace_alu$9584.C[6]
.sym 22330 $auto$alumacc.cc:474:replace_alu$9584.C[8]
.sym 22332 cic_i0.comb_stage[1][7]
.sym 22333 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[7]
.sym 22334 $auto$alumacc.cc:474:replace_alu$9584.C[7]
.sym 22336 dclk_$glb_clk
.sym 22338 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 22339 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 22340 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[10]
.sym 22341 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[23]
.sym 22342 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[8]
.sym 22343 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 22344 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 22345 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 22348 cic_i0.comb_stage[2][61]
.sym 22349 cic_i0.comb_stage[2][96]
.sym 22353 cic_i0.comb_stage[3][55]
.sym 22354 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[6]
.sym 22355 cic_i0.comb_stage[3][37]
.sym 22357 cic_i0.comb_stage[3][54]
.sym 22358 cic_i0.comb_stage[3][51]
.sym 22359 cic_i0.comb_stage[3][53]
.sym 22360 cic_i0.comb_stage[3][52]
.sym 22362 cic_i0.comb_stage[2][12]
.sym 22363 cic_i0.comb_stage[3][76]
.sym 22364 cic_i0.comb_stage[1][33]
.sym 22365 cic_i0.comb_stage[3][77]
.sym 22366 cic_i0.comb_stage[2][40]
.sym 22367 cic_i0.comb_stage[1][3]
.sym 22368 cic_i0.comb_stage[2][47]
.sym 22369 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 22370 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 22371 cic_i0.comb_stage[3][104]
.sym 22372 cic_i0.comb_stage[2][45]
.sym 22373 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 22374 $auto$alumacc.cc:474:replace_alu$9584.C[8]
.sym 22382 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 22383 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 22384 cic_i0.comb_stage[1][14]
.sym 22386 cic_i0.comb_stage[1][15]
.sym 22390 cic_i0.comb_stage[1][9]
.sym 22392 cic_i0.comb_stage[1][10]
.sym 22394 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[15]
.sym 22395 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[14]
.sym 22396 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[12]
.sym 22402 cic_i0.comb_stage[1][13]
.sym 22403 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[9]
.sym 22404 cic_i0.comb_stage[1][11]
.sym 22405 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[10]
.sym 22407 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[8]
.sym 22408 cic_i0.comb_stage[1][12]
.sym 22410 cic_i0.comb_stage[1][8]
.sym 22411 $auto$alumacc.cc:474:replace_alu$9584.C[9]
.sym 22413 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[8]
.sym 22414 cic_i0.comb_stage[1][8]
.sym 22415 $auto$alumacc.cc:474:replace_alu$9584.C[8]
.sym 22417 $auto$alumacc.cc:474:replace_alu$9584.C[10]
.sym 22419 cic_i0.comb_stage[1][9]
.sym 22420 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[9]
.sym 22421 $auto$alumacc.cc:474:replace_alu$9584.C[9]
.sym 22423 $auto$alumacc.cc:474:replace_alu$9584.C[11]
.sym 22425 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[10]
.sym 22426 cic_i0.comb_stage[1][10]
.sym 22427 $auto$alumacc.cc:474:replace_alu$9584.C[10]
.sym 22429 $auto$alumacc.cc:474:replace_alu$9584.C[12]
.sym 22431 cic_i0.comb_stage[1][11]
.sym 22432 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 22433 $auto$alumacc.cc:474:replace_alu$9584.C[11]
.sym 22435 $auto$alumacc.cc:474:replace_alu$9584.C[13]
.sym 22437 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[12]
.sym 22438 cic_i0.comb_stage[1][12]
.sym 22439 $auto$alumacc.cc:474:replace_alu$9584.C[12]
.sym 22441 $auto$alumacc.cc:474:replace_alu$9584.C[14]
.sym 22443 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 22444 cic_i0.comb_stage[1][13]
.sym 22445 $auto$alumacc.cc:474:replace_alu$9584.C[13]
.sym 22447 $auto$alumacc.cc:474:replace_alu$9584.C[15]
.sym 22449 cic_i0.comb_stage[1][14]
.sym 22450 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[14]
.sym 22451 $auto$alumacc.cc:474:replace_alu$9584.C[14]
.sym 22453 $auto$alumacc.cc:474:replace_alu$9584.C[16]
.sym 22455 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[15]
.sym 22456 cic_i0.comb_stage[1][15]
.sym 22457 $auto$alumacc.cc:474:replace_alu$9584.C[15]
.sym 22459 dclk_$glb_clk
.sym 22461 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 22462 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[19]
.sym 22463 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[51]
.sym 22464 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 22465 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[67]
.sym 22466 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 22467 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 22468 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[17]
.sym 22471 cic_i0.comb_stage[2][69]
.sym 22472 cic_i0.comb_stage[2][90]
.sym 22473 cic_i0.comb_stage[3][62]
.sym 22474 cic_i0.comb_stage[3][58]
.sym 22475 cic_i0.comb_stage[3][61]
.sym 22476 cic_i0.comb_stage[3][63]
.sym 22477 cic_i0.comb_stage[3][35]
.sym 22478 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 22481 cic_i0.comb_stage[3][59]
.sym 22485 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 22486 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 22487 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[33]
.sym 22488 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 22489 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[39]
.sym 22490 cic_i0.comb_stage[1][11]
.sym 22491 cic_i0.comb_stage[2][35]
.sym 22492 cic_i0.comb_stage[2][25]
.sym 22493 cic_i0.comb_stage[2][68]
.sym 22494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 22495 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 22496 cic_i0.comb_stage[1][8]
.sym 22497 $auto$alumacc.cc:474:replace_alu$9584.C[16]
.sym 22502 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[16]
.sym 22505 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[23]
.sym 22506 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[18]
.sym 22507 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[17]
.sym 22509 cic_i0.comb_stage[1][18]
.sym 22510 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 22513 cic_i0.comb_stage[1][17]
.sym 22515 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[21]
.sym 22519 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[19]
.sym 22520 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[20]
.sym 22523 cic_i0.comb_stage[1][20]
.sym 22525 cic_i0.comb_stage[1][21]
.sym 22527 cic_i0.comb_stage[1][23]
.sym 22531 cic_i0.comb_stage[1][19]
.sym 22532 cic_i0.comb_stage[1][16]
.sym 22533 cic_i0.comb_stage[1][22]
.sym 22534 $auto$alumacc.cc:474:replace_alu$9584.C[17]
.sym 22536 cic_i0.comb_stage[1][16]
.sym 22537 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[16]
.sym 22538 $auto$alumacc.cc:474:replace_alu$9584.C[16]
.sym 22540 $auto$alumacc.cc:474:replace_alu$9584.C[18]
.sym 22542 cic_i0.comb_stage[1][17]
.sym 22543 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[17]
.sym 22544 $auto$alumacc.cc:474:replace_alu$9584.C[17]
.sym 22546 $auto$alumacc.cc:474:replace_alu$9584.C[19]
.sym 22548 cic_i0.comb_stage[1][18]
.sym 22549 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[18]
.sym 22550 $auto$alumacc.cc:474:replace_alu$9584.C[18]
.sym 22552 $auto$alumacc.cc:474:replace_alu$9584.C[20]
.sym 22554 cic_i0.comb_stage[1][19]
.sym 22555 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[19]
.sym 22556 $auto$alumacc.cc:474:replace_alu$9584.C[19]
.sym 22558 $auto$alumacc.cc:474:replace_alu$9584.C[21]
.sym 22560 cic_i0.comb_stage[1][20]
.sym 22561 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[20]
.sym 22562 $auto$alumacc.cc:474:replace_alu$9584.C[20]
.sym 22564 $auto$alumacc.cc:474:replace_alu$9584.C[22]
.sym 22566 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[21]
.sym 22567 cic_i0.comb_stage[1][21]
.sym 22568 $auto$alumacc.cc:474:replace_alu$9584.C[21]
.sym 22570 $auto$alumacc.cc:474:replace_alu$9584.C[23]
.sym 22572 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 22573 cic_i0.comb_stage[1][22]
.sym 22574 $auto$alumacc.cc:474:replace_alu$9584.C[22]
.sym 22576 $auto$alumacc.cc:474:replace_alu$9584.C[24]
.sym 22578 cic_i0.comb_stage[1][23]
.sym 22579 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[23]
.sym 22580 $auto$alumacc.cc:474:replace_alu$9584.C[23]
.sym 22582 dclk_$glb_clk
.sym 22584 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[19]
.sym 22585 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[18]
.sym 22586 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[49]
.sym 22587 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[25]
.sym 22588 cic_i0.comb_stage[0][29]
.sym 22589 cic_i0.comb_stage[0][9]
.sym 22590 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[29]
.sym 22591 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[42]
.sym 22595 cic_i0.comb_stage[2][84]
.sym 22596 cic_i0.comb_stage[3][70]
.sym 22599 cic_i0.comb_stage[3][71]
.sym 22600 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 22601 cic_i0.comb_stage[3][67]
.sym 22603 cic_i0.int_stage[4][0]
.sym 22604 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 22606 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[16]
.sym 22607 cic_i0.comb_stage[3][66]
.sym 22608 cic_i0.comb_stage[2][28]
.sym 22609 cic_i0.comb_stage[2][64]
.sym 22610 cic_i0.comb_stage[2][29]
.sym 22611 cic_i0.int_stage[5][0]
.sym 22612 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[67]
.sym 22613 cic_i0.comb_stage[2][32]
.sym 22614 cic_i0.comb_stage[2][63]
.sym 22615 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[42]
.sym 22616 cic_i0.comb_stage[2][44]
.sym 22617 cic_i0.comb_stage[2][70]
.sym 22618 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 22619 cic_i0.int_stage[5][13]
.sym 22620 $auto$alumacc.cc:474:replace_alu$9584.C[24]
.sym 22625 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 22628 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 22629 cic_i0.comb_stage[1][30]
.sym 22632 cic_i0.comb_stage[1][27]
.sym 22634 cic_i0.comb_stage[1][24]
.sym 22635 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[30]
.sym 22636 cic_i0.comb_stage[1][25]
.sym 22637 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[28]
.sym 22638 cic_i0.comb_stage[1][31]
.sym 22640 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[29]
.sym 22641 cic_i0.comb_stage[1][28]
.sym 22644 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[25]
.sym 22648 cic_i0.comb_stage[1][29]
.sym 22652 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[27]
.sym 22653 cic_i0.comb_stage[1][26]
.sym 22655 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 22657 $auto$alumacc.cc:474:replace_alu$9584.C[25]
.sym 22659 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 22660 cic_i0.comb_stage[1][24]
.sym 22661 $auto$alumacc.cc:474:replace_alu$9584.C[24]
.sym 22663 $auto$alumacc.cc:474:replace_alu$9584.C[26]
.sym 22665 cic_i0.comb_stage[1][25]
.sym 22666 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[25]
.sym 22667 $auto$alumacc.cc:474:replace_alu$9584.C[25]
.sym 22669 $auto$alumacc.cc:474:replace_alu$9584.C[27]
.sym 22671 cic_i0.comb_stage[1][26]
.sym 22672 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 22673 $auto$alumacc.cc:474:replace_alu$9584.C[26]
.sym 22675 $auto$alumacc.cc:474:replace_alu$9584.C[28]
.sym 22677 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[27]
.sym 22678 cic_i0.comb_stage[1][27]
.sym 22679 $auto$alumacc.cc:474:replace_alu$9584.C[27]
.sym 22681 $auto$alumacc.cc:474:replace_alu$9584.C[29]
.sym 22683 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[28]
.sym 22684 cic_i0.comb_stage[1][28]
.sym 22685 $auto$alumacc.cc:474:replace_alu$9584.C[28]
.sym 22687 $auto$alumacc.cc:474:replace_alu$9584.C[30]
.sym 22689 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[29]
.sym 22690 cic_i0.comb_stage[1][29]
.sym 22691 $auto$alumacc.cc:474:replace_alu$9584.C[29]
.sym 22693 $auto$alumacc.cc:474:replace_alu$9584.C[31]
.sym 22695 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[30]
.sym 22696 cic_i0.comb_stage[1][30]
.sym 22697 $auto$alumacc.cc:474:replace_alu$9584.C[30]
.sym 22699 $auto$alumacc.cc:474:replace_alu$9584.C[32]
.sym 22701 cic_i0.comb_stage[1][31]
.sym 22702 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 22703 $auto$alumacc.cc:474:replace_alu$9584.C[31]
.sym 22705 dclk_$glb_clk
.sym 22708 cic_i0.int_stage[5][1]
.sym 22709 cic_i0.int_stage[5][2]
.sym 22710 cic_i0.int_stage[5][3]
.sym 22711 cic_i0.int_stage[5][4]
.sym 22712 cic_i0.int_stage[5][5]
.sym 22713 cic_i0.int_stage[5][6]
.sym 22714 cic_i0.int_stage[5][7]
.sym 22718 cic_i0.comb_stage[2][78]
.sym 22719 cic_i0.comb_stage[1][4]
.sym 22720 cic_i0.comb_stage[3][74]
.sym 22721 cic_i0.comb_stage[0][2]
.sym 22723 cic_i0.comb_stage[1][5]
.sym 22724 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 22725 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 22727 cic_i0.comb_stage[3][75]
.sym 22728 cic_i0.comb_stage[3][79]
.sym 22729 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 22730 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 22731 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[49]
.sym 22732 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[43]
.sym 22733 cic_i0.comb_stage[2][69]
.sym 22734 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 22735 cic_i0.comb_stage[2][70]
.sym 22736 cic_i0.comb_stage[2][68]
.sym 22737 cic_i0.comb_stage[2][39]
.sym 22738 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[51]
.sym 22739 cic_i0.comb_stage[1][26]
.sym 22740 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[55]
.sym 22741 cic_i0.comb_stage[2][33]
.sym 22742 cic_i0.comb_stage[2][97]
.sym 22743 $auto$alumacc.cc:474:replace_alu$9584.C[32]
.sym 22753 cic_i0.comb_stage[1][34]
.sym 22754 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 22755 cic_i0.comb_stage[1][39]
.sym 22756 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[37]
.sym 22757 cic_i0.comb_stage[1][35]
.sym 22759 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[33]
.sym 22761 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[39]
.sym 22762 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[35]
.sym 22765 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[38]
.sym 22766 cic_i0.comb_stage[1][37]
.sym 22769 cic_i0.comb_stage[1][33]
.sym 22772 cic_i0.comb_stage[1][36]
.sym 22775 cic_i0.comb_stage[1][32]
.sym 22777 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[36]
.sym 22778 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 22779 cic_i0.comb_stage[1][38]
.sym 22780 $auto$alumacc.cc:474:replace_alu$9584.C[33]
.sym 22782 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 22783 cic_i0.comb_stage[1][32]
.sym 22784 $auto$alumacc.cc:474:replace_alu$9584.C[32]
.sym 22786 $auto$alumacc.cc:474:replace_alu$9584.C[34]
.sym 22788 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[33]
.sym 22789 cic_i0.comb_stage[1][33]
.sym 22790 $auto$alumacc.cc:474:replace_alu$9584.C[33]
.sym 22792 $auto$alumacc.cc:474:replace_alu$9584.C[35]
.sym 22794 cic_i0.comb_stage[1][34]
.sym 22795 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 22796 $auto$alumacc.cc:474:replace_alu$9584.C[34]
.sym 22798 $auto$alumacc.cc:474:replace_alu$9584.C[36]
.sym 22800 cic_i0.comb_stage[1][35]
.sym 22801 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[35]
.sym 22802 $auto$alumacc.cc:474:replace_alu$9584.C[35]
.sym 22804 $auto$alumacc.cc:474:replace_alu$9584.C[37]
.sym 22806 cic_i0.comb_stage[1][36]
.sym 22807 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[36]
.sym 22808 $auto$alumacc.cc:474:replace_alu$9584.C[36]
.sym 22810 $auto$alumacc.cc:474:replace_alu$9584.C[38]
.sym 22812 cic_i0.comb_stage[1][37]
.sym 22813 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[37]
.sym 22814 $auto$alumacc.cc:474:replace_alu$9584.C[37]
.sym 22816 $auto$alumacc.cc:474:replace_alu$9584.C[39]
.sym 22818 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[38]
.sym 22819 cic_i0.comb_stage[1][38]
.sym 22820 $auto$alumacc.cc:474:replace_alu$9584.C[38]
.sym 22822 $auto$alumacc.cc:474:replace_alu$9584.C[40]
.sym 22824 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[39]
.sym 22825 cic_i0.comb_stage[1][39]
.sym 22826 $auto$alumacc.cc:474:replace_alu$9584.C[39]
.sym 22828 dclk_$glb_clk
.sym 22830 cic_i0.int_stage[5][8]
.sym 22831 cic_i0.int_stage[5][9]
.sym 22832 cic_i0.int_stage[5][10]
.sym 22833 cic_i0.int_stage[5][11]
.sym 22834 cic_i0.int_stage[5][12]
.sym 22835 cic_i0.int_stage[5][13]
.sym 22836 cic_i0.int_stage[5][14]
.sym 22837 cic_i0.int_stage[5][15]
.sym 22838 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[37]
.sym 22839 cic_i0.int_stage[2][3]
.sym 22841 cic_i0.comb_stage[2][86]
.sym 22842 cic_i0.comb_stage[1][12]
.sym 22843 cic_i0.comb_stage[3][82]
.sym 22844 cic_i0.int_stage[2][5]
.sym 22845 cic_i0.comb_stage[3][83]
.sym 22846 cic_i0.comb_stage[1][13]
.sym 22847 cic_i0.comb_stage[3][84]
.sym 22848 cic_i0.int_stage[1][2]
.sym 22849 cic_i0.comb_stage[3][86]
.sym 22850 cic_i0.int_stage[1][3]
.sym 22851 cic_i0.comb_stage[3][85]
.sym 22852 cic_i0.int_stage[2][4]
.sym 22853 cic_i0.int_stage[2][2]
.sym 22854 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 22855 cic_i0.comb_stage[1][33]
.sym 22856 cic_i0.comb_stage[2][45]
.sym 22857 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 22858 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 22860 cic_i0.comb_stage[2][47]
.sym 22861 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 22862 cic_i0.comb_stage[2][40]
.sym 22863 cic_i0.comb_stage[3][104]
.sym 22864 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 22865 cic_i0.int_stage[5][29]
.sym 22866 $auto$alumacc.cc:474:replace_alu$9584.C[40]
.sym 22871 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 22872 cic_i0.comb_stage[1][40]
.sym 22877 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 22883 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[45]
.sym 22884 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 22885 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[42]
.sym 22886 cic_i0.comb_stage[1][42]
.sym 22889 cic_i0.comb_stage[1][45]
.sym 22890 cic_i0.comb_stage[1][47]
.sym 22891 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[47]
.sym 22892 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[43]
.sym 22894 cic_i0.comb_stage[1][46]
.sym 22895 cic_i0.comb_stage[1][44]
.sym 22896 cic_i0.comb_stage[1][41]
.sym 22899 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 22900 cic_i0.comb_stage[1][43]
.sym 22903 $auto$alumacc.cc:474:replace_alu$9584.C[41]
.sym 22905 cic_i0.comb_stage[1][40]
.sym 22906 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 22907 $auto$alumacc.cc:474:replace_alu$9584.C[40]
.sym 22909 $auto$alumacc.cc:474:replace_alu$9584.C[42]
.sym 22911 cic_i0.comb_stage[1][41]
.sym 22912 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 22913 $auto$alumacc.cc:474:replace_alu$9584.C[41]
.sym 22915 $auto$alumacc.cc:474:replace_alu$9584.C[43]
.sym 22917 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[42]
.sym 22918 cic_i0.comb_stage[1][42]
.sym 22919 $auto$alumacc.cc:474:replace_alu$9584.C[42]
.sym 22921 $auto$alumacc.cc:474:replace_alu$9584.C[44]
.sym 22923 cic_i0.comb_stage[1][43]
.sym 22924 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[43]
.sym 22925 $auto$alumacc.cc:474:replace_alu$9584.C[43]
.sym 22927 $auto$alumacc.cc:474:replace_alu$9584.C[45]
.sym 22929 cic_i0.comb_stage[1][44]
.sym 22930 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 22931 $auto$alumacc.cc:474:replace_alu$9584.C[44]
.sym 22933 $auto$alumacc.cc:474:replace_alu$9584.C[46]
.sym 22935 cic_i0.comb_stage[1][45]
.sym 22936 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[45]
.sym 22937 $auto$alumacc.cc:474:replace_alu$9584.C[45]
.sym 22939 $auto$alumacc.cc:474:replace_alu$9584.C[47]
.sym 22941 cic_i0.comb_stage[1][46]
.sym 22942 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 22943 $auto$alumacc.cc:474:replace_alu$9584.C[46]
.sym 22945 $auto$alumacc.cc:474:replace_alu$9584.C[48]
.sym 22947 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[47]
.sym 22948 cic_i0.comb_stage[1][47]
.sym 22949 $auto$alumacc.cc:474:replace_alu$9584.C[47]
.sym 22951 dclk_$glb_clk
.sym 22953 cic_i0.int_stage[5][16]
.sym 22954 cic_i0.int_stage[5][17]
.sym 22955 cic_i0.int_stage[5][18]
.sym 22956 cic_i0.int_stage[5][19]
.sym 22957 cic_i0.int_stage[5][20]
.sym 22958 cic_i0.int_stage[5][21]
.sym 22959 cic_i0.int_stage[5][22]
.sym 22960 cic_i0.int_stage[5][23]
.sym 22963 cic_i0.comb_stage[2][87]
.sym 22964 cic_i0.comb_stage[2][94]
.sym 22965 cic_i0.comb_stage[1][20]
.sym 22966 cic_i0.comb_stage[3][92]
.sym 22967 cic_i0.comb_stage[3][93]
.sym 22968 cic_i0.int_stage[2][11]
.sym 22969 cic_i0.comb_stage[1][21]
.sym 22970 cic_i0.comb_stage[3][91]
.sym 22971 cic_i0.int_stage[2][10]
.sym 22972 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 22973 cic_i0.int_stage[1][11]
.sym 22974 cic_i0.comb_stage[3][95]
.sym 22975 cic_i0.int_stage[1][8]
.sym 22976 cic_i0.comb_stage[3][90]
.sym 22977 cic_i0.comb_stage[2][84]
.sym 22978 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 22979 cic_i0.int_stage[4][39]
.sym 22980 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 22981 cic_i0.int_stage[4][35]
.sym 22982 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 22983 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 22985 cic_i0.comb_stage[2][68]
.sym 22986 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 22987 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 22988 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 22989 $auto$alumacc.cc:474:replace_alu$9584.C[48]
.sym 22994 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 22999 cic_i0.comb_stage[1][55]
.sym 23001 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 23003 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[49]
.sym 23008 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[51]
.sym 23010 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[55]
.sym 23011 cic_i0.comb_stage[1][49]
.sym 23013 cic_i0.comb_stage[1][48]
.sym 23014 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[52]
.sym 23015 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[50]
.sym 23018 cic_i0.comb_stage[1][52]
.sym 23019 cic_i0.comb_stage[1][50]
.sym 23021 cic_i0.comb_stage[1][54]
.sym 23023 cic_i0.comb_stage[1][51]
.sym 23024 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 23025 cic_i0.comb_stage[1][53]
.sym 23026 $auto$alumacc.cc:474:replace_alu$9584.C[49]
.sym 23028 cic_i0.comb_stage[1][48]
.sym 23029 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 23030 $auto$alumacc.cc:474:replace_alu$9584.C[48]
.sym 23032 $auto$alumacc.cc:474:replace_alu$9584.C[50]
.sym 23034 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[49]
.sym 23035 cic_i0.comb_stage[1][49]
.sym 23036 $auto$alumacc.cc:474:replace_alu$9584.C[49]
.sym 23038 $auto$alumacc.cc:474:replace_alu$9584.C[51]
.sym 23040 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[50]
.sym 23041 cic_i0.comb_stage[1][50]
.sym 23042 $auto$alumacc.cc:474:replace_alu$9584.C[50]
.sym 23044 $auto$alumacc.cc:474:replace_alu$9584.C[52]
.sym 23046 cic_i0.comb_stage[1][51]
.sym 23047 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[51]
.sym 23048 $auto$alumacc.cc:474:replace_alu$9584.C[51]
.sym 23050 $auto$alumacc.cc:474:replace_alu$9584.C[53]
.sym 23052 cic_i0.comb_stage[1][52]
.sym 23053 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[52]
.sym 23054 $auto$alumacc.cc:474:replace_alu$9584.C[52]
.sym 23056 $auto$alumacc.cc:474:replace_alu$9584.C[54]
.sym 23058 cic_i0.comb_stage[1][53]
.sym 23059 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 23060 $auto$alumacc.cc:474:replace_alu$9584.C[53]
.sym 23062 $auto$alumacc.cc:474:replace_alu$9584.C[55]
.sym 23064 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 23065 cic_i0.comb_stage[1][54]
.sym 23066 $auto$alumacc.cc:474:replace_alu$9584.C[54]
.sym 23068 $auto$alumacc.cc:474:replace_alu$9584.C[56]
.sym 23070 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[55]
.sym 23071 cic_i0.comb_stage[1][55]
.sym 23072 $auto$alumacc.cc:474:replace_alu$9584.C[55]
.sym 23074 dclk_$glb_clk
.sym 23076 cic_i0.int_stage[5][24]
.sym 23077 cic_i0.int_stage[5][25]
.sym 23078 cic_i0.int_stage[5][26]
.sym 23079 cic_i0.int_stage[5][27]
.sym 23080 cic_i0.int_stage[5][28]
.sym 23081 cic_i0.int_stage[5][29]
.sym 23082 cic_i0.int_stage[5][30]
.sym 23083 cic_i0.int_stage[5][31]
.sym 23085 cic_i0.int_stage[5][21]
.sym 23086 i0[10]
.sym 23087 cic_i0.comb_stage[2][102]
.sym 23088 cic_i0.comb_stage[1][28]
.sym 23089 cic_i0.int_stage[5][22]
.sym 23090 cic_i0.int_stage[1][21]
.sym 23091 cic_i0.int_stage[5][19]
.sym 23092 cic_i0.comb_stage[1][29]
.sym 23093 cic_i0.int_stage[2][19]
.sym 23094 cic_i0.int_stage[1][18]
.sym 23095 cic_i0.int_stage[1][17]
.sym 23096 cic_i0.comb_stage[3][99]
.sym 23097 cic_i0.comb_stage[3][103]
.sym 23098 cic_i0.comb_stage[3][100]
.sym 23099 cic_i0.comb_stage[3][102]
.sym 23100 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[52]
.sym 23101 cic_i0.comb_stage[2][70]
.sym 23102 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 23103 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 23104 cic_i0.comb_stage[2][62]
.sym 23105 cic_i0.comb_stage[2][64]
.sym 23106 cic_i0.comb_stage[2][63]
.sym 23107 cic_i0.comb_stage[1][54]
.sym 23108 cic_i0.int_stage[4][47]
.sym 23109 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[67]
.sym 23110 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 23112 $auto$alumacc.cc:474:replace_alu$9584.C[56]
.sym 23117 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[61]
.sym 23118 cic_i0.comb_stage[1][56]
.sym 23119 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[57]
.sym 23120 cic_i0.comb_stage[1][62]
.sym 23122 cic_i0.comb_stage[1][63]
.sym 23126 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 23127 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 23130 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 23132 cic_i0.comb_stage[1][58]
.sym 23134 cic_i0.comb_stage[1][57]
.sym 23138 cic_i0.comb_stage[1][59]
.sym 23140 cic_i0.comb_stage[1][61]
.sym 23142 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 23146 cic_i0.comb_stage[1][60]
.sym 23147 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 23148 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 23149 $auto$alumacc.cc:474:replace_alu$9584.C[57]
.sym 23151 cic_i0.comb_stage[1][56]
.sym 23152 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 23153 $auto$alumacc.cc:474:replace_alu$9584.C[56]
.sym 23155 $auto$alumacc.cc:474:replace_alu$9584.C[58]
.sym 23157 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[57]
.sym 23158 cic_i0.comb_stage[1][57]
.sym 23159 $auto$alumacc.cc:474:replace_alu$9584.C[57]
.sym 23161 $auto$alumacc.cc:474:replace_alu$9584.C[59]
.sym 23163 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 23164 cic_i0.comb_stage[1][58]
.sym 23165 $auto$alumacc.cc:474:replace_alu$9584.C[58]
.sym 23167 $auto$alumacc.cc:474:replace_alu$9584.C[60]
.sym 23169 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 23170 cic_i0.comb_stage[1][59]
.sym 23171 $auto$alumacc.cc:474:replace_alu$9584.C[59]
.sym 23173 $auto$alumacc.cc:474:replace_alu$9584.C[61]
.sym 23175 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 23176 cic_i0.comb_stage[1][60]
.sym 23177 $auto$alumacc.cc:474:replace_alu$9584.C[60]
.sym 23179 $auto$alumacc.cc:474:replace_alu$9584.C[62]
.sym 23181 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[61]
.sym 23182 cic_i0.comb_stage[1][61]
.sym 23183 $auto$alumacc.cc:474:replace_alu$9584.C[61]
.sym 23185 $auto$alumacc.cc:474:replace_alu$9584.C[63]
.sym 23187 cic_i0.comb_stage[1][62]
.sym 23188 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 23189 $auto$alumacc.cc:474:replace_alu$9584.C[62]
.sym 23191 $auto$alumacc.cc:474:replace_alu$9584.C[64]
.sym 23193 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 23194 cic_i0.comb_stage[1][63]
.sym 23195 $auto$alumacc.cc:474:replace_alu$9584.C[63]
.sym 23197 dclk_$glb_clk
.sym 23199 cic_i0.int_stage[5][32]
.sym 23200 cic_i0.int_stage[5][33]
.sym 23201 cic_i0.int_stage[5][34]
.sym 23202 cic_i0.int_stage[5][35]
.sym 23203 cic_i0.int_stage[5][36]
.sym 23204 cic_i0.int_stage[5][37]
.sym 23205 cic_i0.int_stage[5][38]
.sym 23206 cic_i0.int_stage[5][39]
.sym 23207 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[61]
.sym 23211 cic_i0.comb_stage[1][36]
.sym 23212 cic_i0.int_stage[5][30]
.sym 23213 cic_i0.int_stage[1][29]
.sym 23214 cic_i0.int_stage[2][27]
.sym 23215 cic_i0.comb_stage[1][37]
.sym 23216 cic_i0.int_stage[5][31]
.sym 23217 cic_i0.int_stage[1][28]
.sym 23218 cic_i0.int_stage[4][29]
.sym 23219 cic_i0.int_stage[1][27]
.sym 23220 cic_i0.int_stage[5][25]
.sym 23221 cic_i0.int_stage[1][24]
.sym 23222 cic_i0.int_stage[5][26]
.sym 23223 cic_i0.comb_stage[2][68]
.sym 23224 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 23225 cic_i0.comb_stage[2][69]
.sym 23226 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 23227 cic_i0.comb_stage[2][70]
.sym 23228 cic_i0.int_stage[5][50]
.sym 23229 cic_i0.comb_stage[2][97]
.sym 23230 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 23234 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[76]
.sym 23235 $auto$alumacc.cc:474:replace_alu$9584.C[64]
.sym 23243 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 23245 cic_i0.comb_stage[1][66]
.sym 23247 cic_i0.comb_stage[1][67]
.sym 23248 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 23251 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 23253 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 23254 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[68]
.sym 23256 cic_i0.comb_stage[1][68]
.sym 23259 cic_i0.comb_stage[1][71]
.sym 23260 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 23263 cic_i0.comb_stage[1][69]
.sym 23264 cic_i0.comb_stage[1][64]
.sym 23265 cic_i0.comb_stage[1][65]
.sym 23267 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[71]
.sym 23269 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[67]
.sym 23271 cic_i0.comb_stage[1][70]
.sym 23272 $auto$alumacc.cc:474:replace_alu$9584.C[65]
.sym 23274 cic_i0.comb_stage[1][64]
.sym 23275 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 23276 $auto$alumacc.cc:474:replace_alu$9584.C[64]
.sym 23278 $auto$alumacc.cc:474:replace_alu$9584.C[66]
.sym 23280 cic_i0.comb_stage[1][65]
.sym 23281 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 23282 $auto$alumacc.cc:474:replace_alu$9584.C[65]
.sym 23284 $auto$alumacc.cc:474:replace_alu$9584.C[67]
.sym 23286 cic_i0.comb_stage[1][66]
.sym 23287 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 23288 $auto$alumacc.cc:474:replace_alu$9584.C[66]
.sym 23290 $auto$alumacc.cc:474:replace_alu$9584.C[68]
.sym 23292 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[67]
.sym 23293 cic_i0.comb_stage[1][67]
.sym 23294 $auto$alumacc.cc:474:replace_alu$9584.C[67]
.sym 23296 $auto$alumacc.cc:474:replace_alu$9584.C[69]
.sym 23298 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[68]
.sym 23299 cic_i0.comb_stage[1][68]
.sym 23300 $auto$alumacc.cc:474:replace_alu$9584.C[68]
.sym 23302 $auto$alumacc.cc:474:replace_alu$9584.C[70]
.sym 23304 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 23305 cic_i0.comb_stage[1][69]
.sym 23306 $auto$alumacc.cc:474:replace_alu$9584.C[69]
.sym 23308 $auto$alumacc.cc:474:replace_alu$9584.C[71]
.sym 23310 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 23311 cic_i0.comb_stage[1][70]
.sym 23312 $auto$alumacc.cc:474:replace_alu$9584.C[70]
.sym 23314 $auto$alumacc.cc:474:replace_alu$9584.C[72]
.sym 23316 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[71]
.sym 23317 cic_i0.comb_stage[1][71]
.sym 23318 $auto$alumacc.cc:474:replace_alu$9584.C[71]
.sym 23320 dclk_$glb_clk
.sym 23322 cic_i0.int_stage[5][40]
.sym 23323 cic_i0.int_stage[5][41]
.sym 23324 cic_i0.int_stage[5][42]
.sym 23325 cic_i0.int_stage[5][43]
.sym 23326 cic_i0.int_stage[5][44]
.sym 23327 cic_i0.int_stage[5][45]
.sym 23328 cic_i0.int_stage[5][46]
.sym 23329 cic_i0.int_stage[5][47]
.sym 23330 cic_i0.comb_stage[1][46]
.sym 23331 cic_i0.int_stage[5][37]
.sym 23333 cic_i0.comb_stage[2][82]
.sym 23334 cic_i0.comb_stage[1][44]
.sym 23335 cic_i0.int_stage[2][34]
.sym 23337 cic_i0.int_stage[2][35]
.sym 23338 cic_i0.comb_stage[1][45]
.sym 23339 cic_i0.comb_stage[0][44]
.sym 23340 cic_i0.int_stage[1][34]
.sym 23341 cic_i0.int_stage[2][36]
.sym 23342 cic_i0.int_stage[1][37]
.sym 23343 cic_i0.int_stage[2][37]
.sym 23344 cic_i0.comb_stage[3][94]
.sym 23345 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[44]
.sym 23346 cic_i0.int_stage[4][62]
.sym 23347 cic_i0.comb_stage[2][86]
.sym 23348 cic_i0.int_stage[4][63]
.sym 23349 cic_i0.int_stage[5][45]
.sym 23350 cic_i0.comb_stage[1][64]
.sym 23352 cic_i0.comb_stage[2][79]
.sym 23354 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 23356 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 23358 $auto$alumacc.cc:474:replace_alu$9584.C[72]
.sym 23364 cic_i0.comb_stage[1][75]
.sym 23367 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 23369 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 23370 cic_i0.comb_stage[1][72]
.sym 23373 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 23374 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 23376 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 23378 cic_i0.comb_stage[1][74]
.sym 23384 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 23386 cic_i0.comb_stage[1][73]
.sym 23387 cic_i0.comb_stage[1][76]
.sym 23388 cic_i0.comb_stage[1][79]
.sym 23390 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 23391 cic_i0.comb_stage[1][78]
.sym 23393 cic_i0.comb_stage[1][77]
.sym 23394 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[76]
.sym 23395 $auto$alumacc.cc:474:replace_alu$9584.C[73]
.sym 23397 cic_i0.comb_stage[1][72]
.sym 23398 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 23399 $auto$alumacc.cc:474:replace_alu$9584.C[72]
.sym 23401 $auto$alumacc.cc:474:replace_alu$9584.C[74]
.sym 23403 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 23404 cic_i0.comb_stage[1][73]
.sym 23405 $auto$alumacc.cc:474:replace_alu$9584.C[73]
.sym 23407 $auto$alumacc.cc:474:replace_alu$9584.C[75]
.sym 23409 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 23410 cic_i0.comb_stage[1][74]
.sym 23411 $auto$alumacc.cc:474:replace_alu$9584.C[74]
.sym 23413 $auto$alumacc.cc:474:replace_alu$9584.C[76]
.sym 23415 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 23416 cic_i0.comb_stage[1][75]
.sym 23417 $auto$alumacc.cc:474:replace_alu$9584.C[75]
.sym 23419 $auto$alumacc.cc:474:replace_alu$9584.C[77]
.sym 23421 cic_i0.comb_stage[1][76]
.sym 23422 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[76]
.sym 23423 $auto$alumacc.cc:474:replace_alu$9584.C[76]
.sym 23425 $auto$alumacc.cc:474:replace_alu$9584.C[78]
.sym 23427 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 23428 cic_i0.comb_stage[1][77]
.sym 23429 $auto$alumacc.cc:474:replace_alu$9584.C[77]
.sym 23431 $auto$alumacc.cc:474:replace_alu$9584.C[79]
.sym 23433 cic_i0.comb_stage[1][78]
.sym 23434 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 23435 $auto$alumacc.cc:474:replace_alu$9584.C[78]
.sym 23437 $auto$alumacc.cc:474:replace_alu$9584.C[80]
.sym 23439 cic_i0.comb_stage[1][79]
.sym 23440 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 23441 $auto$alumacc.cc:474:replace_alu$9584.C[79]
.sym 23443 dclk_$glb_clk
.sym 23445 cic_i0.int_stage[5][48]
.sym 23446 cic_i0.int_stage[5][49]
.sym 23447 cic_i0.int_stage[5][50]
.sym 23448 cic_i0.int_stage[5][51]
.sym 23449 cic_i0.int_stage[5][52]
.sym 23450 cic_i0.int_stage[5][53]
.sym 23451 cic_i0.int_stage[5][54]
.sym 23452 cic_i0.int_stage[5][55]
.sym 23454 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[53]
.sym 23457 cic_i0.comb_stage[1][52]
.sym 23458 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[54]
.sym 23459 cic_i0.int_stage[1][45]
.sym 23460 cic_i0.int_stage[2][43]
.sym 23461 cic_i0.comb_stage[1][53]
.sym 23463 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[50]
.sym 23464 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 23465 cic_i0.comb_stage[3][98]
.sym 23466 cic_i0.int_stage[2][45]
.sym 23467 cic_i0.int_stage[1][40]
.sym 23468 cic_i0.int_stage[1][43]
.sym 23469 cic_i0.comb_stage[2][84]
.sym 23472 cic_i0.comb_stage[2][75]
.sym 23473 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 23475 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 23481 $auto$alumacc.cc:474:replace_alu$9584.C[80]
.sym 23487 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[83]
.sym 23488 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[81]
.sym 23490 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[84]
.sym 23495 cic_i0.comb_stage[1][80]
.sym 23496 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 23499 cic_i0.comb_stage[1][82]
.sym 23500 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[82]
.sym 23503 cic_i0.comb_stage[1][81]
.sym 23507 cic_i0.comb_stage[1][84]
.sym 23511 cic_i0.comb_stage[1][86]
.sym 23512 cic_i0.comb_stage[1][85]
.sym 23513 cic_i0.comb_stage[1][87]
.sym 23514 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 23515 cic_i0.comb_stage[1][83]
.sym 23516 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 23517 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[85]
.sym 23518 $auto$alumacc.cc:474:replace_alu$9584.C[81]
.sym 23520 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 23521 cic_i0.comb_stage[1][80]
.sym 23522 $auto$alumacc.cc:474:replace_alu$9584.C[80]
.sym 23524 $auto$alumacc.cc:474:replace_alu$9584.C[82]
.sym 23526 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[81]
.sym 23527 cic_i0.comb_stage[1][81]
.sym 23528 $auto$alumacc.cc:474:replace_alu$9584.C[81]
.sym 23530 $auto$alumacc.cc:474:replace_alu$9584.C[83]
.sym 23532 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[82]
.sym 23533 cic_i0.comb_stage[1][82]
.sym 23534 $auto$alumacc.cc:474:replace_alu$9584.C[82]
.sym 23536 $auto$alumacc.cc:474:replace_alu$9584.C[84]
.sym 23538 cic_i0.comb_stage[1][83]
.sym 23539 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[83]
.sym 23540 $auto$alumacc.cc:474:replace_alu$9584.C[83]
.sym 23542 $auto$alumacc.cc:474:replace_alu$9584.C[85]
.sym 23544 cic_i0.comb_stage[1][84]
.sym 23545 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[84]
.sym 23546 $auto$alumacc.cc:474:replace_alu$9584.C[84]
.sym 23548 $auto$alumacc.cc:474:replace_alu$9584.C[86]
.sym 23550 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[85]
.sym 23551 cic_i0.comb_stage[1][85]
.sym 23552 $auto$alumacc.cc:474:replace_alu$9584.C[85]
.sym 23554 $auto$alumacc.cc:474:replace_alu$9584.C[87]
.sym 23556 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 23557 cic_i0.comb_stage[1][86]
.sym 23558 $auto$alumacc.cc:474:replace_alu$9584.C[86]
.sym 23560 $auto$alumacc.cc:474:replace_alu$9584.C[88]
.sym 23562 cic_i0.comb_stage[1][87]
.sym 23563 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 23564 $auto$alumacc.cc:474:replace_alu$9584.C[87]
.sym 23566 dclk_$glb_clk
.sym 23568 cic_i0.int_stage[5][56]
.sym 23569 cic_i0.int_stage[5][57]
.sym 23570 cic_i0.int_stage[5][58]
.sym 23571 cic_i0.int_stage[5][59]
.sym 23572 cic_i0.int_stage[5][60]
.sym 23573 cic_i0.int_stage[5][61]
.sym 23574 cic_i0.int_stage[5][62]
.sym 23575 cic_i0.int_stage[5][63]
.sym 23576 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[56]
.sym 23577 transmit_fifo.addr_rd[5]
.sym 23580 cic_i0.comb_stage[1][60]
.sym 23581 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 23582 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 23583 cic_i0.int_stage[2][51]
.sym 23584 cic_i0.comb_stage[1][61]
.sym 23585 cic_i0.comb_stage[0][63]
.sym 23586 cic_i0.int_stage[2][50]
.sym 23587 cic_i0.int_stage[1][49]
.sym 23588 cic_i0.int_stage[1][53]
.sym 23589 cic_i0.int_stage[1][50]
.sym 23591 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[83]
.sym 23592 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 23595 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 23596 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 23598 cic_i0.comb_stage[1][54]
.sym 23600 cic_i0.comb_stage[0][50]
.sym 23602 cic_i0.int_stage[4][75]
.sym 23604 $auto$alumacc.cc:474:replace_alu$9584.C[88]
.sym 23609 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[91]
.sym 23610 cic_i0.comb_stage[1][91]
.sym 23611 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[90]
.sym 23614 cic_i0.comb_stage[1][90]
.sym 23615 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 23616 cic_i0.comb_stage[1][95]
.sym 23617 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[88]
.sym 23619 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[94]
.sym 23620 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[89]
.sym 23630 cic_i0.comb_stage[1][92]
.sym 23632 cic_i0.comb_stage[1][89]
.sym 23634 cic_i0.comb_stage[1][94]
.sym 23635 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 23636 cic_i0.comb_stage[1][88]
.sym 23638 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 23640 cic_i0.comb_stage[1][93]
.sym 23641 $auto$alumacc.cc:474:replace_alu$9584.C[89]
.sym 23643 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[88]
.sym 23644 cic_i0.comb_stage[1][88]
.sym 23645 $auto$alumacc.cc:474:replace_alu$9584.C[88]
.sym 23647 $auto$alumacc.cc:474:replace_alu$9584.C[90]
.sym 23649 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[89]
.sym 23650 cic_i0.comb_stage[1][89]
.sym 23651 $auto$alumacc.cc:474:replace_alu$9584.C[89]
.sym 23653 $auto$alumacc.cc:474:replace_alu$9584.C[91]
.sym 23655 cic_i0.comb_stage[1][90]
.sym 23656 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[90]
.sym 23657 $auto$alumacc.cc:474:replace_alu$9584.C[90]
.sym 23659 $auto$alumacc.cc:474:replace_alu$9584.C[92]
.sym 23661 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[91]
.sym 23662 cic_i0.comb_stage[1][91]
.sym 23663 $auto$alumacc.cc:474:replace_alu$9584.C[91]
.sym 23665 $auto$alumacc.cc:474:replace_alu$9584.C[93]
.sym 23667 cic_i0.comb_stage[1][92]
.sym 23668 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 23669 $auto$alumacc.cc:474:replace_alu$9584.C[92]
.sym 23671 $auto$alumacc.cc:474:replace_alu$9584.C[94]
.sym 23673 cic_i0.comb_stage[1][93]
.sym 23674 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 23675 $auto$alumacc.cc:474:replace_alu$9584.C[93]
.sym 23677 $auto$alumacc.cc:474:replace_alu$9584.C[95]
.sym 23679 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[94]
.sym 23680 cic_i0.comb_stage[1][94]
.sym 23681 $auto$alumacc.cc:474:replace_alu$9584.C[94]
.sym 23683 $auto$alumacc.cc:474:replace_alu$9584.C[96]
.sym 23685 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 23686 cic_i0.comb_stage[1][95]
.sym 23687 $auto$alumacc.cc:474:replace_alu$9584.C[95]
.sym 23689 dclk_$glb_clk
.sym 23691 cic_i0.int_stage[5][64]
.sym 23692 cic_i0.int_stage[5][65]
.sym 23693 cic_i0.int_stage[5][66]
.sym 23694 cic_i0.int_stage[5][67]
.sym 23695 cic_i0.int_stage[5][68]
.sym 23696 cic_i0.int_stage[5][69]
.sym 23697 cic_i0.int_stage[5][70]
.sym 23698 cic_i0.int_stage[5][71]
.sym 23700 cic_i0.int_stage[5][61]
.sym 23703 cic_i0.comb_stage[1][68]
.sym 23704 cic_i0.int_stage[5][62]
.sym 23705 cic_i0.int_stage[1][57]
.sym 23706 cic_i0.int_stage[2][59]
.sym 23707 cic_i0.comb_stage[1][69]
.sym 23708 cic_i0.int_stage[1][56]
.sym 23709 cic_i0.int_stage[1][58]
.sym 23710 cic_i0.int_stage[2][60]
.sym 23711 cic_i0.int_stage[1][59]
.sym 23712 cic_i0.comb_stage[0][65]
.sym 23713 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[91]
.sym 23714 cic_i0.int_stage[2][58]
.sym 23716 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[102]
.sym 23721 cic_i0.int_stage[5][50]
.sym 23725 cic_i0.comb_stage[2][97]
.sym 23727 $auto$alumacc.cc:474:replace_alu$9584.C[96]
.sym 23733 cic_i0.comb_stage[1][96]
.sym 23737 cic_i0.comb_stage[1][97]
.sym 23740 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[102]
.sym 23741 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[100]
.sym 23743 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[101]
.sym 23745 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 23747 cic_i0.comb_stage[1][98]
.sym 23749 cic_i0.comb_stage[1][103]
.sym 23751 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[99]
.sym 23752 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 23753 cic_i0.comb_stage[1][100]
.sym 23755 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 23757 cic_i0.comb_stage[1][102]
.sym 23758 cic_i0.comb_stage[1][101]
.sym 23759 cic_i0.comb_stage[1][99]
.sym 23761 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[97]
.sym 23764 $auto$alumacc.cc:474:replace_alu$9584.C[97]
.sym 23766 cic_i0.comb_stage[1][96]
.sym 23767 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 23768 $auto$alumacc.cc:474:replace_alu$9584.C[96]
.sym 23770 $auto$alumacc.cc:474:replace_alu$9584.C[98]
.sym 23772 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[97]
.sym 23773 cic_i0.comb_stage[1][97]
.sym 23774 $auto$alumacc.cc:474:replace_alu$9584.C[97]
.sym 23776 $auto$alumacc.cc:474:replace_alu$9584.C[99]
.sym 23778 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 23779 cic_i0.comb_stage[1][98]
.sym 23780 $auto$alumacc.cc:474:replace_alu$9584.C[98]
.sym 23782 $auto$alumacc.cc:474:replace_alu$9584.C[100]
.sym 23784 cic_i0.comb_stage[1][99]
.sym 23785 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[99]
.sym 23786 $auto$alumacc.cc:474:replace_alu$9584.C[99]
.sym 23788 $auto$alumacc.cc:474:replace_alu$9584.C[101]
.sym 23790 cic_i0.comb_stage[1][100]
.sym 23791 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[100]
.sym 23792 $auto$alumacc.cc:474:replace_alu$9584.C[100]
.sym 23794 $auto$alumacc.cc:474:replace_alu$9584.C[102]
.sym 23796 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[101]
.sym 23797 cic_i0.comb_stage[1][101]
.sym 23798 $auto$alumacc.cc:474:replace_alu$9584.C[101]
.sym 23800 $auto$alumacc.cc:474:replace_alu$9584.C[103]
.sym 23802 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[102]
.sym 23803 cic_i0.comb_stage[1][102]
.sym 23804 $auto$alumacc.cc:474:replace_alu$9584.C[102]
.sym 23806 $auto$alumacc.cc:474:replace_alu$9584.C[104]
.sym 23808 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 23809 cic_i0.comb_stage[1][103]
.sym 23810 $auto$alumacc.cc:474:replace_alu$9584.C[103]
.sym 23812 dclk_$glb_clk
.sym 23814 cic_i0.int_stage[5][72]
.sym 23815 cic_i0.int_stage[5][73]
.sym 23816 cic_i0.int_stage[5][74]
.sym 23817 cic_i0.int_stage[5][75]
.sym 23818 cic_i0.int_stage[5][76]
.sym 23819 cic_i0.int_stage[5][77]
.sym 23820 cic_i0.int_stage[5][78]
.sym 23821 cic_i0.int_stage[5][79]
.sym 23823 cic_i0.int_stage[2][67]
.sym 23826 cic_i0.comb_stage[1][76]
.sym 23827 cic_i0.int_stage[1][69]
.sym 23828 cic_i0.int_stage[1][65]
.sym 23829 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[101]
.sym 23830 cic_i0.comb_stage[1][77]
.sym 23831 cic_i0.comb_stage[0][44]
.sym 23832 cic_i0.int_stage[1][68]
.sym 23833 cic_i0.int_stage[5][64]
.sym 23834 cic_i0.comb_stage[0][33]
.sym 23835 cic_i0.int_stage[1][66]
.sym 23836 cic_i0.int_stage[1][64]
.sym 23837 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[100]
.sym 23845 cic_i0.comb_stage[1][102]
.sym 23846 cic_i0.int_stage[4][95]
.sym 23850 $auto$alumacc.cc:474:replace_alu$9584.C[104]
.sym 23857 cic_i0.comb_stage[1][85]
.sym 23862 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[105]
.sym 23865 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[104]
.sym 23866 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 23869 cic_i0.comb_stage[1][83]
.sym 23870 cic_i0.comb_stage[1][54]
.sym 23877 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 23880 cic_i0.comb_stage[1][105]
.sym 23881 cic_i0.int_stage[5][50]
.sym 23884 cic_i0.comb_stage[1][104]
.sym 23887 $auto$alumacc.cc:474:replace_alu$9584.C[105]
.sym 23889 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[104]
.sym 23890 cic_i0.comb_stage[1][104]
.sym 23891 $auto$alumacc.cc:474:replace_alu$9584.C[104]
.sym 23895 cic_i0.comb_stage[1][105]
.sym 23896 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[105]
.sym 23897 $auto$alumacc.cc:474:replace_alu$9584.C[105]
.sym 23902 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 23909 cic_i0.comb_stage[1][54]
.sym 23913 cic_i0.int_stage[5][50]
.sym 23919 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 23926 cic_i0.comb_stage[1][85]
.sym 23930 cic_i0.comb_stage[1][83]
.sym 23935 dclk_$glb_clk
.sym 23937 cic_i0.int_stage[5][80]
.sym 23938 cic_i0.int_stage[5][81]
.sym 23939 cic_i0.int_stage[5][82]
.sym 23940 cic_i0.int_stage[5][83]
.sym 23941 cic_i0.int_stage[5][84]
.sym 23942 cic_i0.int_stage[5][85]
.sym 23943 cic_i0.int_stage[5][86]
.sym 23944 cic_i0.int_stage[5][87]
.sym 23949 cic_i0.comb_stage[1][84]
.sym 23950 cic_i0.int_stage[2][76]
.sym 23951 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[104]
.sym 23952 cic_i0.int_stage[2][75]
.sym 23953 cic_i0.comb_stage[1][85]
.sym 23954 cic_i0.int_stage[5][79]
.sym 23955 cic_i0.comb_stage[1][86]
.sym 23956 cic_i0.int_stage[1][73]
.sym 23957 cic_i0.int_stage[1][77]
.sym 23958 cic_i0.int_stage[2][77]
.sym 23959 cic_i0.int_stage[1][72]
.sym 23960 cic_i0.int_stage[2][74]
.sym 23984 cic_i0.comb_stage[1][105]
.sym 23986 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 23988 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 23994 cic_i0.int_stage[5][80]
.sym 23997 cic_i0.int_stage[5][83]
.sym 24000 cic_i0.int_stage[5][86]
.sym 24005 cic_i0.comb_stage[1][102]
.sym 24007 cic_i0.int_stage[5][85]
.sym 24014 cic_i0.int_stage[5][83]
.sym 24018 cic_i0.int_stage[5][80]
.sym 24023 cic_i0.comb_stage[1][105]
.sym 24031 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 24037 cic_i0.int_stage[5][86]
.sym 24044 cic_i0.comb_stage[1][102]
.sym 24049 cic_i0.int_stage[5][85]
.sym 24053 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 24058 dclk_$glb_clk
.sym 24060 cic_i0.int_stage[5][88]
.sym 24061 cic_i0.int_stage[5][89]
.sym 24062 cic_i0.int_stage[5][90]
.sym 24063 cic_i0.int_stage[5][91]
.sym 24064 cic_i0.int_stage[5][92]
.sym 24065 cic_i0.int_stage[5][93]
.sym 24066 cic_i0.int_stage[5][94]
.sym 24067 cic_i0.int_stage[5][95]
.sym 24068 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 24072 cic_i0.comb_stage[1][92]
.sym 24073 cic_i0.int_stage[2][84]
.sym 24074 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 24075 cic_i0.int_stage[2][83]
.sym 24076 cic_i0.comb_stage[1][93]
.sym 24077 cic_i0.int_stage[2][85]
.sym 24078 cic_i0.int_stage[1][82]
.sym 24079 cic_i0.int_stage[1][81]
.sym 24080 cic_i0.int_stage[1][85]
.sym 24081 cic_i0.comb_stage[0][95]
.sym 24082 cic_i0.int_stage[1][80]
.sym 24083 cic_i0.int_stage[1][83]
.sym 24090 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[85]
.sym 24107 cic_i0.comb_stage[0][85]
.sym 24109 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 24110 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 24111 cic_i0.comb_stage[1][97]
.sym 24115 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 24118 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 24125 cic_i0.int_stage[5][88]
.sym 24130 cic_i0.comb_stage[0][88]
.sym 24137 cic_i0.comb_stage[1][97]
.sym 24141 cic_i0.comb_stage[0][85]
.sym 24147 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 24153 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 24159 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 24164 cic_i0.int_stage[5][88]
.sym 24170 cic_i0.comb_stage[0][88]
.sym 24178 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 24181 dclk_$glb_clk
.sym 24183 cic_i0.int_stage[5][96]
.sym 24184 cic_i0.int_stage[5][97]
.sym 24185 cic_i0.int_stage[5][98]
.sym 24186 cic_i0.int_stage[5][99]
.sym 24187 cic_i0.int_stage[5][100]
.sym 24188 cic_i0.int_stage[5][101]
.sym 24189 cic_i0.int_stage[5][102]
.sym 24190 cic_i0.int_stage[5][103]
.sym 24195 cic_i0.comb_stage[1][100]
.sym 24196 cic_i0.int_stage[1][93]
.sym 24197 cic_i0.comb_stage[1][97]
.sym 24198 cic_i0.int_stage[2][91]
.sym 24199 cic_i0.comb_stage[1][101]
.sym 24200 cic_i0.int_stage[1][88]
.sym 24201 cic_i0.int_stage[2][90]
.sym 24202 cic_i0.int_stage[2][92]
.sym 24203 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[99]
.sym 24204 cic_i0.int_stage[4][94]
.sym 24206 cic_i0.int_stage[1][91]
.sym 24207 i0[9]
.sym 24208 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[88]
.sym 24214 cic_i0.comb_stage[0][88]
.sym 24226 cic_i0.comb_stage[0][102]
.sym 24227 cic_i0.comb_stage[0][103]
.sym 24231 cic_i0.comb_stage[0][99]
.sym 24240 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 24251 cic_i0.int_stage[5][99]
.sym 24253 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 24254 cic_i0.int_stage[5][102]
.sym 24255 cic_i0.int_stage[5][103]
.sym 24260 cic_i0.comb_stage[0][103]
.sym 24263 cic_i0.comb_stage[0][99]
.sym 24272 cic_i0.int_stage[5][102]
.sym 24276 cic_i0.int_stage[5][103]
.sym 24281 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 24290 cic_i0.comb_stage[0][102]
.sym 24295 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 24302 cic_i0.int_stage[5][99]
.sym 24304 dclk_$glb_clk
.sym 24306 cic_i0.int_stage[5][104]
.sym 24307 cic_i0.int_stage[5][105]
.sym 24311 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[105]
.sym 24318 cic_i0.int_stage[1][96]
.sym 24319 cic_i0.int_stage[1][101]
.sym 24320 cic_i0.int_stage[1][97]
.sym 24321 cic_i0.int_stage[2][99]
.sym 24322 o_test[3]$SB_IO_OUT
.sym 24323 cic_i0.int_stage[2][101]
.sym 24324 cic_i0.int_stage[1][98]
.sym 24326 cic_i0.int_stage[1][99]
.sym 24328 cic_i0.int_stage[2][100]
.sym 24329 cic_i0.int_stage[5][98]
.sym 24335 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[102]
.sym 24441 cic_i0.int_stage[1][105]
.sym 24447 cic_i0.int_stage[1][104]
.sym 24477 i0[10]
.sym 24484 i0[10]
.sym 24531 sine_11_16.addr_cos[2]
.sym 24534 sine_11_16.addr_cos[0]
.sym 24536 sine_11_16.addr_cos[3]
.sym 24552 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 24582 clk25div[3]
.sym 24584 clk25div[5]
.sym 24585 clk25div[6]
.sym 24599 clk25div[12]
.sym 24605 clk25div[12]
.sym 24607 clk25div[6]
.sym 24616 clk25div[3]
.sym 24617 clk25div[12]
.sym 24623 clk25div[5]
.sym 24624 clk25div[12]
.sym 24657 sine_11_16.addr_cos[8]
.sym 24658 sine_11_16.addr_cos[7]
.sym 24659 sine_11_16.addr_sin[2]
.sym 24660 sine_11_16.addr_cos[4]
.sym 24661 sine_11_16.addr_cos[6]
.sym 24662 sine_11_16.addr_sin[3]
.sym 24663 sine_11_16.addr_cos[1]
.sym 24664 sine_11_16.addr_sin[0]
.sym 24665 $PACKER_VCC_NET
.sym 24674 $PACKER_VCC_NET
.sym 24743 clk25div[9]
.sym 24744 clk25div[10]
.sym 24745 clk25div[11]
.sym 24746 clk25div[12]
.sym 24754 clk25div[4]
.sym 24765 clk25div[7]
.sym 24773 clk25div[12]
.sym 24774 clk25div[9]
.sym 24781 clk25div[7]
.sym 24782 clk25div[12]
.sym 24787 clk25div[12]
.sym 24788 clk25div[4]
.sym 24793 clk25div[11]
.sym 24794 clk25div[12]
.sym 24809 clk25div[10]
.sym 24811 clk25div[12]
.sym 24816 sine_11_16.addr_sin[7]
.sym 24818 sine_11_16.addr_sin[1]
.sym 24819 sine_11_16.addr_sin[8]
.sym 24820 sine_11_16.negate_cos[1]
.sym 24821 sine_11_16.addr_sin[6]
.sym 24822 sine_11_16.addr_cos[5]
.sym 24823 sine_11_16.addr_sin[4]
.sym 24877 clk25div[12]
.sym 24878 clk25div[13]
.sym 24881 clk25div[8]
.sym 24922 clk25div[13]
.sym 24923 clk25div[12]
.sym 24932 clk25div[8]
.sym 24935 clk25div[12]
.sym 24937 o_sclk$SB_IO_OUT_$glb_clk
.sym 24940 sine_11_16.sin[6]
.sym 24942 sine_11_16.addr_sin[5]
.sym 24952 $PACKER_VCC_NET
.sym 24964 sine_11_16.data_sin[3]
.sym 24968 sine_11_16.data_sin[2]
.sym 25064 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 25065 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 25069 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 25072 cic_i0.comb_stage[2][15]
.sym 25074 o_adcfb_p$SB_IO_OUT
.sym 25091 sine_11_16.data_sin[14]
.sym 25105 sine_11_16.data_sin[7]
.sym 25113 sine_11_16.data_sin[5]
.sym 25117 sine_11_16.data_sin[0]
.sym 25118 sine_11_16.data_sin[1]
.sym 25124 sine_11_16.data_sin[3]
.sym 25128 sine_11_16.data_sin[2]
.sym 25144 sine_11_16.data_sin[3]
.sym 25149 sine_11_16.data_sin[0]
.sym 25154 sine_11_16.data_sin[5]
.sym 25167 sine_11_16.data_sin[1]
.sym 25172 sine_11_16.data_sin[7]
.sym 25181 sine_11_16.data_sin[2]
.sym 25183 o_sclk$SB_IO_OUT_$glb_clk
.sym 25185 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 25186 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 25187 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 25188 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 25189 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 25190 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 25191 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[63]
.sym 25192 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 25199 sine_11_16.data_sin[7]
.sym 25204 o_adcfb_p$SB_IO_OUT
.sym 25210 cic_i0.comb_stage[3][63]
.sym 25211 cic_i0.comb_stage[3][31]
.sym 25218 cic_i0.comb_stage[3][27]
.sym 25219 sine_11_16.data_sin[10]
.sym 25226 sine_11_16.data_sin[10]
.sym 25233 sine_11_16.data_sin[13]
.sym 25237 sine_11_16.data_sin[12]
.sym 25241 sine_11_16.data_sin[15]
.sym 25242 sine_11_16.data_sin[8]
.sym 25251 sine_11_16.data_sin[14]
.sym 25252 sine_11_16.data_sin[11]
.sym 25261 sine_11_16.data_sin[14]
.sym 25268 sine_11_16.data_sin[12]
.sym 25273 sine_11_16.data_sin[10]
.sym 25278 sine_11_16.data_sin[8]
.sym 25284 sine_11_16.data_sin[11]
.sym 25292 sine_11_16.data_sin[15]
.sym 25296 sine_11_16.data_sin[13]
.sym 25306 o_sclk$SB_IO_OUT_$glb_clk
.sym 25308 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 25309 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 25310 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 25311 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 25312 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 25313 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 25314 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 25315 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 25324 sine_11_16.data_sin[1]
.sym 25325 cic_i0.comb_stage[3][94]
.sym 25328 sine_11_16.data_sin[0]
.sym 25338 cic_i0.comb_stage[3][38]
.sym 25358 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 25371 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 25372 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 25374 cic_i0.comb_stage[3][46]
.sym 25375 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 25377 cic_i0.comb_stage[3][41]
.sym 25378 cic_i0.comb_stage[3][27]
.sym 25379 cic_i0.comb_stage[3][104]
.sym 25382 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 25388 cic_i0.comb_stage[3][104]
.sym 25395 cic_i0.comb_stage[3][41]
.sym 25400 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 25409 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 25415 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 25420 cic_i0.comb_stage[3][46]
.sym 25427 cic_i0.comb_stage[3][27]
.sym 25429 dclk_$glb_clk
.sym 25431 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 25432 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 25433 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 25434 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[65]
.sym 25435 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 25436 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 25437 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 25438 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 25445 sine_11_16.data_sin[15]
.sym 25447 sine_11_16.data_sin[13]
.sym 25451 sine_11_16.data_sin[12]
.sym 25455 cic_i0.comb_stage[3][9]
.sym 25457 cic_i0.comb_stage[3][42]
.sym 25458 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 25461 cic_i0.comb_stage[3][14]
.sym 25463 cic_i0.comb_stage[3][41]
.sym 25472 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 25475 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 25476 cic_i0.comb_stage[3][69]
.sym 25483 cic_i0.comb_stage[3][31]
.sym 25484 cic_i0.comb_stage[3][12]
.sym 25487 cic_i0.comb_stage[3][37]
.sym 25498 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 25501 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 25505 cic_i0.comb_stage[3][31]
.sym 25513 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 25519 cic_i0.comb_stage[3][37]
.sym 25525 cic_i0.comb_stage[3][12]
.sym 25530 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 25538 cic_i0.comb_stage[3][69]
.sym 25541 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 25548 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 25552 dclk_$glb_clk
.sym 25554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 25555 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[4]
.sym 25556 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 25557 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[2]
.sym 25558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 25559 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 25560 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[14]
.sym 25561 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 25564 i0[9]
.sym 25565 cic_i0.comb_stage[3][94]
.sym 25568 sine_11_16.data_sin[11]
.sym 25569 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 25576 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[12]
.sym 25577 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 25579 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 25582 cic_i0.comb_stage[3][16]
.sym 25583 cic_i0.comb_stage[3][49]
.sym 25584 cic_i0.comb_stage[3][51]
.sym 25586 cic_i0.comb_stage[3][55]
.sym 25601 cic_i0.comb_stage[3][101]
.sym 25602 cic_i0.comb_stage[3][13]
.sym 25607 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 25609 cic_i0.comb_stage[3][25]
.sym 25614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 25615 cic_i0.comb_stage[3][9]
.sym 25617 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 25619 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 25630 cic_i0.comb_stage[3][9]
.sym 25637 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 25641 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 25648 cic_i0.comb_stage[3][13]
.sym 25653 cic_i0.comb_stage[3][25]
.sym 25658 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 25664 cic_i0.comb_stage[3][101]
.sym 25670 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 25675 dclk_$glb_clk
.sym 25677 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 25678 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 25679 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[16]
.sym 25680 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 25681 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 25682 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 25683 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 25684 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 25692 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[2]
.sym 25701 cic_i0.comb_stage[3][30]
.sym 25702 cic_i0.comb_stage[3][63]
.sym 25703 cic_i0.comb_stage[3][31]
.sym 25704 cic_i0.comb_stage[1][50]
.sym 25705 cic_i0.comb_stage[3][27]
.sym 25707 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[8]
.sym 25709 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[11]
.sym 25712 cic_i0.comb_stage[3][62]
.sym 25723 cic_i0.comb_stage[3][21]
.sym 25727 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 25728 cic_i0.comb_stage[3][8]
.sym 25729 cic_i0.comb_stage[2][0]
.sym 25732 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 25746 cic_i0.comb_stage[3][10]
.sym 25747 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 25748 cic_i0.comb_stage[3][11]
.sym 25753 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 25759 cic_i0.comb_stage[3][8]
.sym 25766 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 25769 cic_i0.comb_stage[3][21]
.sym 25775 cic_i0.comb_stage[2][0]
.sym 25783 cic_i0.comb_stage[3][11]
.sym 25790 cic_i0.comb_stage[3][10]
.sym 25796 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 25798 dclk_$glb_clk
.sym 25800 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 25801 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 25802 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 25803 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 25804 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 25805 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 25806 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 25807 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 25813 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 25819 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 25821 cic_i0.comb_stage[2][0]
.sym 25824 cic_i0.comb_stage[3][33]
.sym 25826 cic_i0.comb_stage[3][103]
.sym 25828 cic_i0.comb_stage[3][35]
.sym 25830 cic_i0.comb_stage[3][38]
.sym 25831 cic_i0.comb_stage[1][62]
.sym 25834 cic_i0.comb_stage[1][79]
.sym 25835 cic_i0.comb_stage[3][70]
.sym 25844 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 25845 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 25849 cic_i0.comb_stage[3][84]
.sym 25852 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 25854 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 25858 cic_i0.comb_stage[3][55]
.sym 25861 cic_i0.comb_stage[3][30]
.sym 25865 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 25877 cic_i0.comb_stage[3][55]
.sym 25882 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 25888 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 25892 cic_i0.comb_stage[3][84]
.sym 25901 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 25907 cic_i0.comb_stage[3][30]
.sym 25910 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 25919 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 25921 dclk_$glb_clk
.sym 25923 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 25924 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 25925 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 25926 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 25927 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 25928 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 25929 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 25930 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 25933 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[52]
.sym 25934 cic_i0.int_stage[5][18]
.sym 25939 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 25940 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 25941 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 25945 cic_i0.comb_stage[3][16]
.sym 25946 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 25947 cic_i0.comb_stage[3][41]
.sym 25948 cic_i0.comb_stage[3][79]
.sym 25949 cic_i0.comb_stage[3][42]
.sym 25950 cic_i0.comb_stage[1][65]
.sym 25951 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 25954 cic_i0.comb_stage[3][74]
.sym 25957 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[24]
.sym 25958 cic_i0.comb_stage[1][20]
.sym 25966 cic_i0.comb_stage[1][65]
.sym 25967 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 25974 cic_i0.comb_stage[1][50]
.sym 25979 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 25982 cic_i0.comb_stage[3][105]
.sym 25988 cic_i0.comb_stage[3][24]
.sym 25991 cic_i0.comb_stage[1][62]
.sym 25993 cic_i0.comb_stage[3][77]
.sym 25999 cic_i0.comb_stage[1][65]
.sym 26003 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 26011 cic_i0.comb_stage[3][105]
.sym 26015 cic_i0.comb_stage[3][24]
.sym 26021 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 26027 cic_i0.comb_stage[1][50]
.sym 26035 cic_i0.comb_stage[1][62]
.sym 26040 cic_i0.comb_stage[3][77]
.sym 26044 dclk_$glb_clk
.sym 26046 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 26047 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 26048 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 26049 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 26050 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 26051 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 26052 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 26053 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[74]
.sym 26056 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 26059 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 26063 cic_i0.comb_stage[3][28]
.sym 26067 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 26068 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 26069 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 26070 cic_i0.comb_stage[3][49]
.sym 26075 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 26077 cic_i0.comb_stage[1][13]
.sym 26078 cic_i0.comb_stage[3][55]
.sym 26079 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 26080 cic_i0.comb_stage[3][51]
.sym 26081 cic_i0.comb_stage[1][56]
.sym 26091 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 26092 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 26093 cic_i0.comb_stage[3][76]
.sym 26102 cic_i0.comb_stage[3][45]
.sym 26106 cic_i0.comb_stage[1][79]
.sym 26116 cic_i0.comb_stage[3][64]
.sym 26117 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 26118 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 26122 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 26129 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 26133 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 26140 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 26146 cic_i0.comb_stage[3][64]
.sym 26152 cic_i0.comb_stage[1][79]
.sym 26156 cic_i0.comb_stage[3][45]
.sym 26165 cic_i0.comb_stage[3][76]
.sym 26167 dclk_$glb_clk
.sym 26169 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 26170 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 26171 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 26172 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 26173 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 26174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 26175 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 26176 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 26181 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 26183 cic_i0.comb_stage[3][33]
.sym 26185 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 26187 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[21]
.sym 26189 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 26191 cic_i0.comb_stage[3][32]
.sym 26194 cic_i0.comb_stage[1][52]
.sym 26195 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 26197 cic_i0.comb_stage[3][56]
.sym 26198 cic_i0.comb_stage[1][14]
.sym 26199 cic_i0.comb_stage[3][62]
.sym 26200 cic_i0.comb_stage[1][86]
.sym 26201 cic_i0.comb_stage[3][63]
.sym 26203 cic_i0.comb_stage[3][59]
.sym 26204 cic_i0.comb_stage[1][21]
.sym 26213 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 26214 cic_i0.comb_stage[1][14]
.sym 26217 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 26218 cic_i0.comb_stage[1][52]
.sym 26220 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 26228 cic_i0.comb_stage[1][21]
.sym 26232 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 26236 cic_i0.comb_stage[1][0]
.sym 26246 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 26249 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 26258 cic_i0.comb_stage[1][52]
.sym 26261 cic_i0.comb_stage[1][0]
.sym 26267 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 26273 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 26279 cic_i0.comb_stage[1][21]
.sym 26288 cic_i0.comb_stage[1][14]
.sym 26290 dclk_$glb_clk
.sym 26292 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 26293 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 26294 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[54]
.sym 26295 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[39]
.sym 26296 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 26297 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[6]
.sym 26298 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 26299 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 26304 cic_i0.comb_stage[3][46]
.sym 26305 cic_i0.comb_stage[3][41]
.sym 26310 cic_i0.comb_stage[3][40]
.sym 26311 cic_i0.comb_stage[3][45]
.sym 26317 cic_i0.comb_stage[3][103]
.sym 26319 cic_i0.comb_stage[1][55]
.sym 26320 cic_i0.comb_stage[3][67]
.sym 26322 cic_i0.comb_stage[3][70]
.sym 26324 cic_i0.comb_stage[3][71]
.sym 26326 cic_i0.comb_stage[1][23]
.sym 26327 cic_i0.comb_stage[1][59]
.sym 26335 cic_i0.comb_stage[1][55]
.sym 26342 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 26343 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 26347 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 26353 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 26356 cic_i0.comb_stage[1][15]
.sym 26360 cic_i0.comb_stage[1][86]
.sym 26364 cic_i0.comb_stage[1][5]
.sym 26366 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 26375 cic_i0.comb_stage[1][55]
.sym 26380 cic_i0.comb_stage[1][5]
.sym 26386 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 26392 cic_i0.comb_stage[1][86]
.sym 26397 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 26405 cic_i0.comb_stage[1][15]
.sym 26410 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 26413 dclk_$glb_clk
.sym 26415 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 26416 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 26417 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 26418 cic_i0.comb_stage[0][13]
.sym 26419 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 26420 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[61]
.sym 26421 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[13]
.sym 26422 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[57]
.sym 26426 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[51]
.sym 26430 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[39]
.sym 26433 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 26436 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 26437 cic_i0.comb_stage[3][48]
.sym 26438 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 26439 cic_i0.comb_stage[3][73]
.sym 26441 cic_i0.comb_stage[3][74]
.sym 26442 cic_i0.comb_stage[1][15]
.sym 26443 cic_i0.comb_stage[3][72]
.sym 26444 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 26445 cic_i0.comb_stage[3][78]
.sym 26446 cic_i0.comb_stage[1][3]
.sym 26447 cic_i0.comb_stage[3][79]
.sym 26448 cic_i0.int_stage[5][14]
.sym 26449 cic_i0.comb_stage[1][65]
.sym 26450 cic_i0.comb_stage[1][5]
.sym 26456 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 26462 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 26471 cic_i0.comb_stage[1][80]
.sym 26472 cic_i0.comb_stage[1][10]
.sym 26477 cic_i0.comb_stage[1][8]
.sym 26481 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 26485 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 26486 cic_i0.comb_stage[1][23]
.sym 26492 cic_i0.comb_stage[1][8]
.sym 26496 cic_i0.comb_stage[1][80]
.sym 26503 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 26510 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 26513 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 26522 cic_i0.comb_stage[1][10]
.sym 26528 cic_i0.comb_stage[1][23]
.sym 26532 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 26536 dclk_$glb_clk
.sym 26538 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 26539 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[72]
.sym 26540 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 26541 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[81]
.sym 26542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 26543 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 26544 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 26545 cic_i0.comb_stage[0][14]
.sym 26550 cic_i0.comb_stage[3][60]
.sym 26551 cic_i0.comb_stage[3][57]
.sym 26552 cic_i0.int_stage[5][13]
.sym 26553 cic_i0.comb_stage[3][56]
.sym 26559 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[45]
.sym 26563 cic_i0.comb_stage[1][8]
.sym 26564 cic_i0.int_stage[5][1]
.sym 26565 cic_i0.comb_stage[1][9]
.sym 26567 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 26568 cic_i0.comb_stage[0][7]
.sym 26569 cic_i0.comb_stage[0][14]
.sym 26570 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[13]
.sym 26571 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 26573 cic_i0.comb_stage[1][13]
.sym 26582 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 26584 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 26601 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 26602 cic_i0.comb_stage[1][51]
.sym 26603 cic_i0.comb_stage[1][19]
.sym 26606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 26607 cic_i0.comb_stage[1][11]
.sym 26609 cic_i0.comb_stage[1][17]
.sym 26615 cic_i0.comb_stage[1][11]
.sym 26621 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 26626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 26630 cic_i0.comb_stage[1][51]
.sym 26637 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 26644 cic_i0.comb_stage[1][17]
.sym 26651 cic_i0.comb_stage[1][19]
.sym 26654 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 26659 dclk_$glb_clk
.sym 26662 cic_i0.comb_stage[1][1]
.sym 26663 cic_i0.comb_stage[1][2]
.sym 26664 cic_i0.comb_stage[1][3]
.sym 26665 cic_i0.comb_stage[1][4]
.sym 26666 cic_i0.comb_stage[1][5]
.sym 26667 cic_i0.comb_stage[1][6]
.sym 26668 cic_i0.comb_stage[1][7]
.sym 26673 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 26674 cic_i0.comb_stage[1][0]
.sym 26676 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[81]
.sym 26678 cic_i0.comb_stage[0][14]
.sym 26680 cic_i0.comb_stage[3][69]
.sym 26682 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[72]
.sym 26683 cic_i0.comb_stage[3][64]
.sym 26685 cic_i0.comb_stage[1][14]
.sym 26686 cic_i0.comb_stage[0][13]
.sym 26687 cic_i0.int_stage[5][9]
.sym 26688 cic_i0.comb_stage[1][51]
.sym 26689 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 26690 cic_i0.comb_stage[1][52]
.sym 26691 cic_i0.int_stage[5][11]
.sym 26692 cic_i0.comb_stage[4][79]
.sym 26693 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[19]
.sym 26694 cic_i0.int_stage[5][2]
.sym 26695 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[18]
.sym 26696 cic_i0.comb_stage[1][21]
.sym 26703 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 26709 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 26711 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 26712 cic_i0.int_stage[5][29]
.sym 26713 cic_i0.int_stage[5][9]
.sym 26714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 26715 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 26717 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 26735 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 26742 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 26749 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 26755 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 26762 cic_i0.int_stage[5][29]
.sym 26768 cic_i0.int_stage[5][9]
.sym 26772 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 26779 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 26782 dclk_$glb_clk
.sym 26784 cic_i0.comb_stage[1][8]
.sym 26785 cic_i0.comb_stage[1][9]
.sym 26786 cic_i0.comb_stage[1][10]
.sym 26787 cic_i0.comb_stage[1][11]
.sym 26788 cic_i0.comb_stage[1][12]
.sym 26789 cic_i0.comb_stage[1][13]
.sym 26790 cic_i0.comb_stage[1][14]
.sym 26791 cic_i0.comb_stage[1][15]
.sym 26793 cic_i0.comb_stage[0][1]
.sym 26796 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 26797 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 26798 cic_i0.int_stage[5][29]
.sym 26799 cic_i0.comb_stage[1][3]
.sym 26800 cic_i0.comb_stage[3][77]
.sym 26801 cic_i0.comb_stage[3][76]
.sym 26802 cic_i0.comb_stage[3][72]
.sym 26804 cic_i0.comb_stage[0][6]
.sym 26805 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 26806 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[3]
.sym 26807 cic_i0.comb_stage[0][0]
.sym 26808 cic_i0.comb_stage[1][22]
.sym 26810 cic_i0.comb_stage[1][23]
.sym 26811 cic_i0.comb_stage[1][59]
.sym 26812 cic_i0.comb_stage[1][16]
.sym 26813 cic_i0.comb_stage[0][29]
.sym 26814 cic_i0.comb_stage[0][16]
.sym 26815 cic_i0.comb_stage[1][55]
.sym 26816 cic_i0.comb_stage[3][103]
.sym 26817 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[29]
.sym 26818 cic_i0.comb_stage[1][19]
.sym 26826 cic_i0.int_stage[5][1]
.sym 26829 cic_i0.int_stage[5][4]
.sym 26832 cic_i0.int_stage[5][7]
.sym 26835 cic_i0.int_stage[4][0]
.sym 26836 cic_i0.int_stage[4][7]
.sym 26839 cic_i0.int_stage[5][6]
.sym 26840 cic_i0.int_stage[5][0]
.sym 26842 cic_i0.int_stage[4][2]
.sym 26843 cic_i0.int_stage[5][2]
.sym 26844 cic_i0.int_stage[4][3]
.sym 26846 cic_i0.int_stage[4][4]
.sym 26848 cic_i0.int_stage[4][5]
.sym 26850 cic_i0.int_stage[4][6]
.sym 26852 cic_i0.int_stage[5][3]
.sym 26854 cic_i0.int_stage[5][5]
.sym 26856 cic_i0.int_stage[4][1]
.sym 26857 $auto$alumacc.cc:474:replace_alu$9578.C[1]
.sym 26859 cic_i0.int_stage[4][0]
.sym 26860 cic_i0.int_stage[5][0]
.sym 26863 $auto$alumacc.cc:474:replace_alu$9578.C[2]
.sym 26865 cic_i0.int_stage[4][1]
.sym 26866 cic_i0.int_stage[5][1]
.sym 26867 $auto$alumacc.cc:474:replace_alu$9578.C[1]
.sym 26869 $auto$alumacc.cc:474:replace_alu$9578.C[3]
.sym 26871 cic_i0.int_stage[4][2]
.sym 26872 cic_i0.int_stage[5][2]
.sym 26873 $auto$alumacc.cc:474:replace_alu$9578.C[2]
.sym 26875 $auto$alumacc.cc:474:replace_alu$9578.C[4]
.sym 26877 cic_i0.int_stage[5][3]
.sym 26878 cic_i0.int_stage[4][3]
.sym 26879 $auto$alumacc.cc:474:replace_alu$9578.C[3]
.sym 26881 $auto$alumacc.cc:474:replace_alu$9578.C[5]
.sym 26883 cic_i0.int_stage[4][4]
.sym 26884 cic_i0.int_stage[5][4]
.sym 26885 $auto$alumacc.cc:474:replace_alu$9578.C[4]
.sym 26887 $auto$alumacc.cc:474:replace_alu$9578.C[6]
.sym 26889 cic_i0.int_stage[5][5]
.sym 26890 cic_i0.int_stage[4][5]
.sym 26891 $auto$alumacc.cc:474:replace_alu$9578.C[5]
.sym 26893 $auto$alumacc.cc:474:replace_alu$9578.C[7]
.sym 26895 cic_i0.int_stage[5][6]
.sym 26896 cic_i0.int_stage[4][6]
.sym 26897 $auto$alumacc.cc:474:replace_alu$9578.C[6]
.sym 26899 $auto$alumacc.cc:474:replace_alu$9578.C[8]
.sym 26901 cic_i0.int_stage[4][7]
.sym 26902 cic_i0.int_stage[5][7]
.sym 26903 $auto$alumacc.cc:474:replace_alu$9578.C[7]
.sym 26905 o_sclk$SB_IO_OUT_$glb_clk
.sym 26907 cic_i0.comb_stage[1][16]
.sym 26908 cic_i0.comb_stage[1][17]
.sym 26909 cic_i0.comb_stage[1][18]
.sym 26910 cic_i0.comb_stage[1][19]
.sym 26911 cic_i0.comb_stage[1][20]
.sym 26912 cic_i0.comb_stage[1][21]
.sym 26913 cic_i0.comb_stage[1][22]
.sym 26914 cic_i0.comb_stage[1][23]
.sym 26919 cic_i0.int_stage[1][0]
.sym 26920 cic_i0.int_stage[2][1]
.sym 26921 cic_i0.comb_stage[0][10]
.sym 26922 cic_i0.comb_stage[1][11]
.sym 26923 cic_i0.int_stage[4][0]
.sym 26924 cic_i0.int_stage[4][7]
.sym 26925 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 26926 cic_i0.comb_stage[1][8]
.sym 26927 cic_i0.int_stage[5][3]
.sym 26929 cic_i0.comb_stage[3][80]
.sym 26930 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[15]
.sym 26932 cic_i0.comb_stage[1][32]
.sym 26934 cic_i0.comb_stage[1][95]
.sym 26935 cic_i0.int_stage[5][14]
.sym 26937 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[9]
.sym 26938 cic_i0.int_stage[5][5]
.sym 26939 cic_i0.comb_stage[0][24]
.sym 26940 cic_i0.int_stage[5][6]
.sym 26941 cic_i0.comb_stage[1][15]
.sym 26942 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 26943 $auto$alumacc.cc:474:replace_alu$9578.C[8]
.sym 26951 cic_i0.int_stage[5][11]
.sym 26953 cic_i0.int_stage[5][13]
.sym 26954 cic_i0.int_stage[5][14]
.sym 26955 cic_i0.int_stage[5][15]
.sym 26956 cic_i0.int_stage[5][8]
.sym 26959 cic_i0.int_stage[4][15]
.sym 26965 cic_i0.int_stage[4][10]
.sym 26966 cic_i0.int_stage[5][10]
.sym 26968 cic_i0.int_stage[5][12]
.sym 26969 cic_i0.int_stage[4][12]
.sym 26971 cic_i0.int_stage[4][9]
.sym 26972 cic_i0.int_stage[4][14]
.sym 26973 cic_i0.int_stage[5][9]
.sym 26975 cic_i0.int_stage[4][11]
.sym 26977 cic_i0.int_stage[4][8]
.sym 26979 cic_i0.int_stage[4][13]
.sym 26980 $auto$alumacc.cc:474:replace_alu$9578.C[9]
.sym 26982 cic_i0.int_stage[5][8]
.sym 26983 cic_i0.int_stage[4][8]
.sym 26984 $auto$alumacc.cc:474:replace_alu$9578.C[8]
.sym 26986 $auto$alumacc.cc:474:replace_alu$9578.C[10]
.sym 26988 cic_i0.int_stage[5][9]
.sym 26989 cic_i0.int_stage[4][9]
.sym 26990 $auto$alumacc.cc:474:replace_alu$9578.C[9]
.sym 26992 $auto$alumacc.cc:474:replace_alu$9578.C[11]
.sym 26994 cic_i0.int_stage[4][10]
.sym 26995 cic_i0.int_stage[5][10]
.sym 26996 $auto$alumacc.cc:474:replace_alu$9578.C[10]
.sym 26998 $auto$alumacc.cc:474:replace_alu$9578.C[12]
.sym 27000 cic_i0.int_stage[4][11]
.sym 27001 cic_i0.int_stage[5][11]
.sym 27002 $auto$alumacc.cc:474:replace_alu$9578.C[11]
.sym 27004 $auto$alumacc.cc:474:replace_alu$9578.C[13]
.sym 27006 cic_i0.int_stage[4][12]
.sym 27007 cic_i0.int_stage[5][12]
.sym 27008 $auto$alumacc.cc:474:replace_alu$9578.C[12]
.sym 27010 $auto$alumacc.cc:474:replace_alu$9578.C[14]
.sym 27012 cic_i0.int_stage[4][13]
.sym 27013 cic_i0.int_stage[5][13]
.sym 27014 $auto$alumacc.cc:474:replace_alu$9578.C[13]
.sym 27016 $auto$alumacc.cc:474:replace_alu$9578.C[15]
.sym 27018 cic_i0.int_stage[4][14]
.sym 27019 cic_i0.int_stage[5][14]
.sym 27020 $auto$alumacc.cc:474:replace_alu$9578.C[14]
.sym 27022 $auto$alumacc.cc:474:replace_alu$9578.C[16]
.sym 27024 cic_i0.int_stage[4][15]
.sym 27025 cic_i0.int_stage[5][15]
.sym 27026 $auto$alumacc.cc:474:replace_alu$9578.C[15]
.sym 27028 o_sclk$SB_IO_OUT_$glb_clk
.sym 27030 cic_i0.comb_stage[1][24]
.sym 27031 cic_i0.comb_stage[1][25]
.sym 27032 cic_i0.comb_stage[1][26]
.sym 27033 cic_i0.comb_stage[1][27]
.sym 27034 cic_i0.comb_stage[1][28]
.sym 27035 cic_i0.comb_stage[1][29]
.sym 27036 cic_i0.comb_stage[1][30]
.sym 27037 cic_i0.comb_stage[1][31]
.sym 27038 cic_i0.int_stage[5][12]
.sym 27039 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[16]
.sym 27040 i0[9]
.sym 27043 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[23]
.sym 27044 cic_i0.int_stage[2][13]
.sym 27045 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[21]
.sym 27047 cic_i0.int_stage[4][15]
.sym 27048 cic_i0.comb_stage[3][88]
.sym 27050 cic_i0.int_stage[2][9]
.sym 27052 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[22]
.sym 27053 cic_i0.int_stage[5][0]
.sym 27054 cic_i0.comb_stage[1][38]
.sym 27055 cic_i0.int_stage[5][10]
.sym 27056 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 27057 cic_i0.comb_stage[1][29]
.sym 27058 cic_i0.comb_stage[1][32]
.sym 27059 cic_i0.comb_stage[1][42]
.sym 27060 cic_i0.comb_stage[0][37]
.sym 27061 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 27063 cic_i0.comb_stage[0][22]
.sym 27065 cic_i0.int_stage[5][27]
.sym 27066 $auto$alumacc.cc:474:replace_alu$9578.C[16]
.sym 27072 cic_i0.int_stage[4][21]
.sym 27074 cic_i0.int_stage[4][23]
.sym 27075 cic_i0.int_stage[4][22]
.sym 27076 cic_i0.int_stage[4][16]
.sym 27083 cic_i0.int_stage[5][20]
.sym 27084 cic_i0.int_stage[5][21]
.sym 27085 cic_i0.int_stage[5][22]
.sym 27086 cic_i0.int_stage[5][23]
.sym 27087 cic_i0.int_stage[5][16]
.sym 27088 cic_i0.int_stage[5][17]
.sym 27090 cic_i0.int_stage[5][19]
.sym 27096 cic_i0.int_stage[4][18]
.sym 27097 cic_i0.int_stage[5][18]
.sym 27098 cic_i0.int_stage[4][19]
.sym 27100 cic_i0.int_stage[4][20]
.sym 27102 cic_i0.int_stage[4][17]
.sym 27103 $auto$alumacc.cc:474:replace_alu$9578.C[17]
.sym 27105 cic_i0.int_stage[4][16]
.sym 27106 cic_i0.int_stage[5][16]
.sym 27107 $auto$alumacc.cc:474:replace_alu$9578.C[16]
.sym 27109 $auto$alumacc.cc:474:replace_alu$9578.C[18]
.sym 27111 cic_i0.int_stage[4][17]
.sym 27112 cic_i0.int_stage[5][17]
.sym 27113 $auto$alumacc.cc:474:replace_alu$9578.C[17]
.sym 27115 $auto$alumacc.cc:474:replace_alu$9578.C[19]
.sym 27117 cic_i0.int_stage[5][18]
.sym 27118 cic_i0.int_stage[4][18]
.sym 27119 $auto$alumacc.cc:474:replace_alu$9578.C[18]
.sym 27121 $auto$alumacc.cc:474:replace_alu$9578.C[20]
.sym 27123 cic_i0.int_stage[4][19]
.sym 27124 cic_i0.int_stage[5][19]
.sym 27125 $auto$alumacc.cc:474:replace_alu$9578.C[19]
.sym 27127 $auto$alumacc.cc:474:replace_alu$9578.C[21]
.sym 27129 cic_i0.int_stage[5][20]
.sym 27130 cic_i0.int_stage[4][20]
.sym 27131 $auto$alumacc.cc:474:replace_alu$9578.C[20]
.sym 27133 $auto$alumacc.cc:474:replace_alu$9578.C[22]
.sym 27135 cic_i0.int_stage[5][21]
.sym 27136 cic_i0.int_stage[4][21]
.sym 27137 $auto$alumacc.cc:474:replace_alu$9578.C[21]
.sym 27139 $auto$alumacc.cc:474:replace_alu$9578.C[23]
.sym 27141 cic_i0.int_stage[5][22]
.sym 27142 cic_i0.int_stage[4][22]
.sym 27143 $auto$alumacc.cc:474:replace_alu$9578.C[22]
.sym 27145 $auto$alumacc.cc:474:replace_alu$9578.C[24]
.sym 27147 cic_i0.int_stage[5][23]
.sym 27148 cic_i0.int_stage[4][23]
.sym 27149 $auto$alumacc.cc:474:replace_alu$9578.C[23]
.sym 27151 o_sclk$SB_IO_OUT_$glb_clk
.sym 27153 cic_i0.comb_stage[1][32]
.sym 27154 cic_i0.comb_stage[1][33]
.sym 27155 cic_i0.comb_stage[1][34]
.sym 27156 cic_i0.comb_stage[1][35]
.sym 27157 cic_i0.comb_stage[1][36]
.sym 27158 cic_i0.comb_stage[1][37]
.sym 27159 cic_i0.comb_stage[1][38]
.sym 27160 cic_i0.comb_stage[1][39]
.sym 27161 cic_i0.int_stage[2][18]
.sym 27162 cic_i0.int_stage[1][19]
.sym 27165 cic_i0.int_stage[5][16]
.sym 27166 cic_i0.int_stage[2][17]
.sym 27167 cic_i0.comb_stage[3][101]
.sym 27168 cic_i0.comb_stage[0][31]
.sym 27169 cic_i0.int_stage[5][17]
.sym 27170 cic_i0.int_stage[4][23]
.sym 27171 cic_i0.int_stage[4][22]
.sym 27172 cic_i0.int_stage[4][16]
.sym 27173 cic_i0.comb_stage[3][97]
.sym 27174 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[30]
.sym 27175 cic_i0.int_stage[2][20]
.sym 27176 cic_i0.comb_stage[1][26]
.sym 27177 cic_i0.comb_stage[1][46]
.sym 27178 cic_i0.int_stage[4][40]
.sym 27179 cic_i0.comb_stage[1][47]
.sym 27180 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[28]
.sym 27181 cic_i0.comb_stage[0][28]
.sym 27183 cic_i0.comb_stage[1][41]
.sym 27184 cic_i0.comb_stage[1][51]
.sym 27185 cic_i0.comb_stage[0][42]
.sym 27186 cic_i0.comb_stage[1][52]
.sym 27187 cic_i0.comb_stage[1][43]
.sym 27189 $auto$alumacc.cc:474:replace_alu$9578.C[24]
.sym 27194 cic_i0.int_stage[4][29]
.sym 27195 cic_i0.int_stage[5][25]
.sym 27196 cic_i0.int_stage[5][26]
.sym 27197 cic_i0.int_stage[4][30]
.sym 27199 cic_i0.int_stage[5][29]
.sym 27200 cic_i0.int_stage[5][30]
.sym 27201 cic_i0.int_stage[5][31]
.sym 27203 cic_i0.int_stage[4][24]
.sym 27205 cic_i0.int_stage[5][27]
.sym 27206 cic_i0.int_stage[5][28]
.sym 27207 cic_i0.int_stage[4][31]
.sym 27209 cic_i0.int_stage[4][28]
.sym 27211 cic_i0.int_stage[4][26]
.sym 27213 cic_i0.int_stage[4][27]
.sym 27218 cic_i0.int_stage[5][24]
.sym 27225 cic_i0.int_stage[4][25]
.sym 27226 $auto$alumacc.cc:474:replace_alu$9578.C[25]
.sym 27228 cic_i0.int_stage[5][24]
.sym 27229 cic_i0.int_stage[4][24]
.sym 27230 $auto$alumacc.cc:474:replace_alu$9578.C[24]
.sym 27232 $auto$alumacc.cc:474:replace_alu$9578.C[26]
.sym 27234 cic_i0.int_stage[4][25]
.sym 27235 cic_i0.int_stage[5][25]
.sym 27236 $auto$alumacc.cc:474:replace_alu$9578.C[25]
.sym 27238 $auto$alumacc.cc:474:replace_alu$9578.C[27]
.sym 27240 cic_i0.int_stage[4][26]
.sym 27241 cic_i0.int_stage[5][26]
.sym 27242 $auto$alumacc.cc:474:replace_alu$9578.C[26]
.sym 27244 $auto$alumacc.cc:474:replace_alu$9578.C[28]
.sym 27246 cic_i0.int_stage[5][27]
.sym 27247 cic_i0.int_stage[4][27]
.sym 27248 $auto$alumacc.cc:474:replace_alu$9578.C[27]
.sym 27250 $auto$alumacc.cc:474:replace_alu$9578.C[29]
.sym 27252 cic_i0.int_stage[5][28]
.sym 27253 cic_i0.int_stage[4][28]
.sym 27254 $auto$alumacc.cc:474:replace_alu$9578.C[28]
.sym 27256 $auto$alumacc.cc:474:replace_alu$9578.C[30]
.sym 27258 cic_i0.int_stage[4][29]
.sym 27259 cic_i0.int_stage[5][29]
.sym 27260 $auto$alumacc.cc:474:replace_alu$9578.C[29]
.sym 27262 $auto$alumacc.cc:474:replace_alu$9578.C[31]
.sym 27264 cic_i0.int_stage[4][30]
.sym 27265 cic_i0.int_stage[5][30]
.sym 27266 $auto$alumacc.cc:474:replace_alu$9578.C[30]
.sym 27268 $auto$alumacc.cc:474:replace_alu$9578.C[32]
.sym 27270 cic_i0.int_stage[4][31]
.sym 27271 cic_i0.int_stage[5][31]
.sym 27272 $auto$alumacc.cc:474:replace_alu$9578.C[31]
.sym 27274 o_sclk$SB_IO_OUT_$glb_clk
.sym 27276 cic_i0.comb_stage[1][40]
.sym 27277 cic_i0.comb_stage[1][41]
.sym 27278 cic_i0.comb_stage[1][42]
.sym 27279 cic_i0.comb_stage[1][43]
.sym 27280 cic_i0.comb_stage[1][44]
.sym 27281 cic_i0.comb_stage[1][45]
.sym 27282 cic_i0.comb_stage[1][46]
.sym 27283 cic_i0.comb_stage[1][47]
.sym 27284 cic_i0.int_stage[2][26]
.sym 27288 cic_i0.int_stage[5][24]
.sym 27289 cic_i0.int_stage[4][24]
.sym 27290 cic_i0.int_stage[2][25]
.sym 27292 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 27295 cic_i0.comb_stage[0][38]
.sym 27296 cic_i0.comb_stage[3][105]
.sym 27297 cic_i0.comb_stage[1][33]
.sym 27298 cic_i0.comb_stage[3][104]
.sym 27299 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[38]
.sym 27301 cic_i0.comb_stage[0][53]
.sym 27302 cic_i0.comb_stage[1][55]
.sym 27303 cic_i0.comb_stage[0][49]
.sym 27304 cic_i0.comb_stage[1][48]
.sym 27306 cic_i0.comb_stage[1][49]
.sym 27307 cic_i0.comb_stage[1][59]
.sym 27308 cic_i0.comb_stage[1][50]
.sym 27309 cic_i0.comb_stage[1][40]
.sym 27310 cic_i0.comb_stage[1][51]
.sym 27311 cic_i0.int_stage[5][43]
.sym 27312 $auto$alumacc.cc:474:replace_alu$9578.C[32]
.sym 27322 cic_i0.int_stage[4][35]
.sym 27324 cic_i0.int_stage[5][39]
.sym 27325 cic_i0.int_stage[5][32]
.sym 27326 cic_i0.int_stage[4][38]
.sym 27327 cic_i0.int_stage[5][34]
.sym 27328 cic_i0.int_stage[4][39]
.sym 27329 cic_i0.int_stage[5][36]
.sym 27330 cic_i0.int_stage[5][37]
.sym 27331 cic_i0.int_stage[5][38]
.sym 27332 cic_i0.int_stage[4][36]
.sym 27334 cic_i0.int_stage[5][33]
.sym 27340 cic_i0.int_stage[4][37]
.sym 27342 cic_i0.int_stage[4][34]
.sym 27344 cic_i0.int_stage[5][35]
.sym 27346 cic_i0.int_stage[4][32]
.sym 27348 cic_i0.int_stage[4][33]
.sym 27349 $auto$alumacc.cc:474:replace_alu$9578.C[33]
.sym 27351 cic_i0.int_stage[5][32]
.sym 27352 cic_i0.int_stage[4][32]
.sym 27353 $auto$alumacc.cc:474:replace_alu$9578.C[32]
.sym 27355 $auto$alumacc.cc:474:replace_alu$9578.C[34]
.sym 27357 cic_i0.int_stage[4][33]
.sym 27358 cic_i0.int_stage[5][33]
.sym 27359 $auto$alumacc.cc:474:replace_alu$9578.C[33]
.sym 27361 $auto$alumacc.cc:474:replace_alu$9578.C[35]
.sym 27363 cic_i0.int_stage[5][34]
.sym 27364 cic_i0.int_stage[4][34]
.sym 27365 $auto$alumacc.cc:474:replace_alu$9578.C[34]
.sym 27367 $auto$alumacc.cc:474:replace_alu$9578.C[36]
.sym 27369 cic_i0.int_stage[5][35]
.sym 27370 cic_i0.int_stage[4][35]
.sym 27371 $auto$alumacc.cc:474:replace_alu$9578.C[35]
.sym 27373 $auto$alumacc.cc:474:replace_alu$9578.C[37]
.sym 27375 cic_i0.int_stage[5][36]
.sym 27376 cic_i0.int_stage[4][36]
.sym 27377 $auto$alumacc.cc:474:replace_alu$9578.C[36]
.sym 27379 $auto$alumacc.cc:474:replace_alu$9578.C[38]
.sym 27381 cic_i0.int_stage[5][37]
.sym 27382 cic_i0.int_stage[4][37]
.sym 27383 $auto$alumacc.cc:474:replace_alu$9578.C[37]
.sym 27385 $auto$alumacc.cc:474:replace_alu$9578.C[39]
.sym 27387 cic_i0.int_stage[5][38]
.sym 27388 cic_i0.int_stage[4][38]
.sym 27389 $auto$alumacc.cc:474:replace_alu$9578.C[38]
.sym 27391 $auto$alumacc.cc:474:replace_alu$9578.C[40]
.sym 27393 cic_i0.int_stage[4][39]
.sym 27394 cic_i0.int_stage[5][39]
.sym 27395 $auto$alumacc.cc:474:replace_alu$9578.C[39]
.sym 27397 o_sclk$SB_IO_OUT_$glb_clk
.sym 27399 cic_i0.comb_stage[1][48]
.sym 27400 cic_i0.comb_stage[1][49]
.sym 27401 cic_i0.comb_stage[1][50]
.sym 27402 cic_i0.comb_stage[1][51]
.sym 27403 cic_i0.comb_stage[1][52]
.sym 27404 cic_i0.comb_stage[1][53]
.sym 27405 cic_i0.comb_stage[1][54]
.sym 27406 cic_i0.comb_stage[1][55]
.sym 27408 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[41]
.sym 27411 cic_i0.int_stage[5][32]
.sym 27412 cic_i0.int_stage[4][38]
.sym 27413 cic_i0.comb_stage[0][41]
.sym 27414 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 27415 cic_i0.int_stage[5][33]
.sym 27416 cic_i0.int_stage[1][35]
.sym 27417 cic_i0.int_stage[5][34]
.sym 27419 cic_i0.int_stage[5][35]
.sym 27420 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 27421 cic_i0.int_stage[5][36]
.sym 27422 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 27423 cic_i0.comb_stage[0][62]
.sym 27424 cic_i0.int_stage[5][54]
.sym 27425 cic_i0.comb_stage[0][58]
.sym 27428 cic_i0.comb_stage[0][56]
.sym 27429 cic_i0.comb_stage[1][57]
.sym 27430 cic_i0.comb_stage[1][95]
.sym 27431 cic_i0.comb_stage[0][45]
.sym 27433 cic_i0.comb_stage[1][59]
.sym 27435 $auto$alumacc.cc:474:replace_alu$9578.C[40]
.sym 27440 cic_i0.int_stage[5][40]
.sym 27441 cic_i0.int_stage[4][47]
.sym 27442 cic_i0.int_stage[5][42]
.sym 27443 cic_i0.int_stage[5][43]
.sym 27444 cic_i0.int_stage[4][46]
.sym 27445 cic_i0.int_stage[4][42]
.sym 27448 cic_i0.int_stage[4][40]
.sym 27449 cic_i0.int_stage[4][45]
.sym 27455 cic_i0.int_stage[5][47]
.sym 27461 cic_i0.int_stage[5][45]
.sym 27463 cic_i0.int_stage[4][41]
.sym 27465 cic_i0.int_stage[5][41]
.sym 27467 cic_i0.int_stage[4][43]
.sym 27468 cic_i0.int_stage[5][44]
.sym 27469 cic_i0.int_stage[4][44]
.sym 27470 cic_i0.int_stage[5][46]
.sym 27472 $auto$alumacc.cc:474:replace_alu$9578.C[41]
.sym 27474 cic_i0.int_stage[4][40]
.sym 27475 cic_i0.int_stage[5][40]
.sym 27476 $auto$alumacc.cc:474:replace_alu$9578.C[40]
.sym 27478 $auto$alumacc.cc:474:replace_alu$9578.C[42]
.sym 27480 cic_i0.int_stage[5][41]
.sym 27481 cic_i0.int_stage[4][41]
.sym 27482 $auto$alumacc.cc:474:replace_alu$9578.C[41]
.sym 27484 $auto$alumacc.cc:474:replace_alu$9578.C[43]
.sym 27486 cic_i0.int_stage[4][42]
.sym 27487 cic_i0.int_stage[5][42]
.sym 27488 $auto$alumacc.cc:474:replace_alu$9578.C[42]
.sym 27490 $auto$alumacc.cc:474:replace_alu$9578.C[44]
.sym 27492 cic_i0.int_stage[4][43]
.sym 27493 cic_i0.int_stage[5][43]
.sym 27494 $auto$alumacc.cc:474:replace_alu$9578.C[43]
.sym 27496 $auto$alumacc.cc:474:replace_alu$9578.C[45]
.sym 27498 cic_i0.int_stage[5][44]
.sym 27499 cic_i0.int_stage[4][44]
.sym 27500 $auto$alumacc.cc:474:replace_alu$9578.C[44]
.sym 27502 $auto$alumacc.cc:474:replace_alu$9578.C[46]
.sym 27504 cic_i0.int_stage[4][45]
.sym 27505 cic_i0.int_stage[5][45]
.sym 27506 $auto$alumacc.cc:474:replace_alu$9578.C[45]
.sym 27508 $auto$alumacc.cc:474:replace_alu$9578.C[47]
.sym 27510 cic_i0.int_stage[5][46]
.sym 27511 cic_i0.int_stage[4][46]
.sym 27512 $auto$alumacc.cc:474:replace_alu$9578.C[46]
.sym 27514 $auto$alumacc.cc:474:replace_alu$9578.C[48]
.sym 27516 cic_i0.int_stage[5][47]
.sym 27517 cic_i0.int_stage[4][47]
.sym 27518 $auto$alumacc.cc:474:replace_alu$9578.C[47]
.sym 27520 o_sclk$SB_IO_OUT_$glb_clk
.sym 27522 cic_i0.comb_stage[1][56]
.sym 27523 cic_i0.comb_stage[1][57]
.sym 27524 cic_i0.comb_stage[1][58]
.sym 27525 cic_i0.comb_stage[1][59]
.sym 27526 cic_i0.comb_stage[1][60]
.sym 27527 cic_i0.comb_stage[1][61]
.sym 27528 cic_i0.comb_stage[1][62]
.sym 27529 cic_i0.comb_stage[1][63]
.sym 27530 cic_i0.int_stage[2][42]
.sym 27531 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 27534 cic_i0.int_stage[5][40]
.sym 27535 cic_i0.comb_stage[1][54]
.sym 27536 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[48]
.sym 27537 cic_i0.comb_stage[0][51]
.sym 27538 cic_i0.int_stage[5][41]
.sym 27539 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 27540 cic_i0.int_stage[4][46]
.sym 27541 cic_i0.int_stage[4][42]
.sym 27542 cic_i0.int_stage[2][41]
.sym 27543 cic_i0.comb_stage[1][49]
.sym 27544 cic_i0.int_stage[5][44]
.sym 27545 cic_i0.comb_stage[0][50]
.sym 27546 cic_i0.comb_stage[1][70]
.sym 27547 cic_i0.comb_stage[0][68]
.sym 27548 cic_i0.comb_stage[1][71]
.sym 27549 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[65]
.sym 27550 cic_i0.comb_stage[0][70]
.sym 27551 cic_i0.comb_stage[0][48]
.sym 27552 cic_i0.comb_stage[1][65]
.sym 27553 cic_i0.comb_stage[0][66]
.sym 27554 cic_i0.comb_stage[1][66]
.sym 27558 $auto$alumacc.cc:474:replace_alu$9578.C[48]
.sym 27564 cic_i0.int_stage[4][54]
.sym 27566 cic_i0.int_stage[4][55]
.sym 27567 cic_i0.int_stage[5][52]
.sym 27568 cic_i0.int_stage[5][53]
.sym 27569 cic_i0.int_stage[5][54]
.sym 27572 cic_i0.int_stage[4][53]
.sym 27573 cic_i0.int_stage[5][50]
.sym 27578 cic_i0.int_stage[5][55]
.sym 27580 cic_i0.int_stage[5][49]
.sym 27582 cic_i0.int_stage[5][51]
.sym 27584 cic_i0.int_stage[4][52]
.sym 27587 cic_i0.int_stage[5][48]
.sym 27588 cic_i0.int_stage[4][50]
.sym 27590 cic_i0.int_stage[4][51]
.sym 27592 cic_i0.int_stage[4][48]
.sym 27594 cic_i0.int_stage[4][49]
.sym 27595 $auto$alumacc.cc:474:replace_alu$9578.C[49]
.sym 27597 cic_i0.int_stage[5][48]
.sym 27598 cic_i0.int_stage[4][48]
.sym 27599 $auto$alumacc.cc:474:replace_alu$9578.C[48]
.sym 27601 $auto$alumacc.cc:474:replace_alu$9578.C[50]
.sym 27603 cic_i0.int_stage[4][49]
.sym 27604 cic_i0.int_stage[5][49]
.sym 27605 $auto$alumacc.cc:474:replace_alu$9578.C[49]
.sym 27607 $auto$alumacc.cc:474:replace_alu$9578.C[51]
.sym 27609 cic_i0.int_stage[5][50]
.sym 27610 cic_i0.int_stage[4][50]
.sym 27611 $auto$alumacc.cc:474:replace_alu$9578.C[50]
.sym 27613 $auto$alumacc.cc:474:replace_alu$9578.C[52]
.sym 27615 cic_i0.int_stage[4][51]
.sym 27616 cic_i0.int_stage[5][51]
.sym 27617 $auto$alumacc.cc:474:replace_alu$9578.C[51]
.sym 27619 $auto$alumacc.cc:474:replace_alu$9578.C[53]
.sym 27621 cic_i0.int_stage[4][52]
.sym 27622 cic_i0.int_stage[5][52]
.sym 27623 $auto$alumacc.cc:474:replace_alu$9578.C[52]
.sym 27625 $auto$alumacc.cc:474:replace_alu$9578.C[54]
.sym 27627 cic_i0.int_stage[4][53]
.sym 27628 cic_i0.int_stage[5][53]
.sym 27629 $auto$alumacc.cc:474:replace_alu$9578.C[53]
.sym 27631 $auto$alumacc.cc:474:replace_alu$9578.C[55]
.sym 27633 cic_i0.int_stage[4][54]
.sym 27634 cic_i0.int_stage[5][54]
.sym 27635 $auto$alumacc.cc:474:replace_alu$9578.C[54]
.sym 27637 $auto$alumacc.cc:474:replace_alu$9578.C[56]
.sym 27639 cic_i0.int_stage[5][55]
.sym 27640 cic_i0.int_stage[4][55]
.sym 27641 $auto$alumacc.cc:474:replace_alu$9578.C[55]
.sym 27643 o_sclk$SB_IO_OUT_$glb_clk
.sym 27645 cic_i0.comb_stage[1][64]
.sym 27646 cic_i0.comb_stage[1][65]
.sym 27647 cic_i0.comb_stage[1][66]
.sym 27648 cic_i0.comb_stage[1][67]
.sym 27649 cic_i0.comb_stage[1][68]
.sym 27650 cic_i0.comb_stage[1][69]
.sym 27651 cic_i0.comb_stage[1][70]
.sym 27652 cic_i0.comb_stage[1][71]
.sym 27653 transmit_fifo.addr_rd[4]
.sym 27657 cic_i0.int_stage[5][48]
.sym 27658 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 27659 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[59]
.sym 27660 cic_i0.int_stage[4][55]
.sym 27661 cic_i0.int_stage[5][49]
.sym 27662 cic_i0.comb_stage[0][61]
.sym 27663 cic_i0.comb_stage[0][60]
.sym 27664 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[76]
.sym 27665 cic_i0.int_stage[5][51]
.sym 27666 cic_i0.comb_stage[0][57]
.sym 27667 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[62]
.sym 27668 cic_i0.int_stage[4][54]
.sym 27669 cic_i0.comb_stage[1][78]
.sym 27670 cic_i0.comb_stage[0][75]
.sym 27671 cic_i0.comb_stage[1][79]
.sym 27672 cic_i0.comb_stage[0][77]
.sym 27673 cic_i0.comb_stage[0][72]
.sym 27675 cic_i0.comb_stage[1][73]
.sym 27677 cic_i0.comb_stage[0][73]
.sym 27679 cic_i0.comb_stage[1][63]
.sym 27681 $auto$alumacc.cc:474:replace_alu$9578.C[56]
.sym 27687 cic_i0.int_stage[4][61]
.sym 27693 cic_i0.int_stage[5][63]
.sym 27695 cic_i0.int_stage[4][62]
.sym 27697 cic_i0.int_stage[4][63]
.sym 27698 cic_i0.int_stage[5][60]
.sym 27699 cic_i0.int_stage[5][61]
.sym 27701 cic_i0.int_stage[4][60]
.sym 27703 cic_i0.int_stage[5][57]
.sym 27705 cic_i0.int_stage[4][59]
.sym 27710 cic_i0.int_stage[5][56]
.sym 27711 cic_i0.int_stage[4][58]
.sym 27712 cic_i0.int_stage[5][58]
.sym 27713 cic_i0.int_stage[5][59]
.sym 27715 cic_i0.int_stage[4][56]
.sym 27716 cic_i0.int_stage[5][62]
.sym 27717 cic_i0.int_stage[4][57]
.sym 27718 $auto$alumacc.cc:474:replace_alu$9578.C[57]
.sym 27720 cic_i0.int_stage[5][56]
.sym 27721 cic_i0.int_stage[4][56]
.sym 27722 $auto$alumacc.cc:474:replace_alu$9578.C[56]
.sym 27724 $auto$alumacc.cc:474:replace_alu$9578.C[58]
.sym 27726 cic_i0.int_stage[4][57]
.sym 27727 cic_i0.int_stage[5][57]
.sym 27728 $auto$alumacc.cc:474:replace_alu$9578.C[57]
.sym 27730 $auto$alumacc.cc:474:replace_alu$9578.C[59]
.sym 27732 cic_i0.int_stage[5][58]
.sym 27733 cic_i0.int_stage[4][58]
.sym 27734 $auto$alumacc.cc:474:replace_alu$9578.C[58]
.sym 27736 $auto$alumacc.cc:474:replace_alu$9578.C[60]
.sym 27738 cic_i0.int_stage[5][59]
.sym 27739 cic_i0.int_stage[4][59]
.sym 27740 $auto$alumacc.cc:474:replace_alu$9578.C[59]
.sym 27742 $auto$alumacc.cc:474:replace_alu$9578.C[61]
.sym 27744 cic_i0.int_stage[5][60]
.sym 27745 cic_i0.int_stage[4][60]
.sym 27746 $auto$alumacc.cc:474:replace_alu$9578.C[60]
.sym 27748 $auto$alumacc.cc:474:replace_alu$9578.C[62]
.sym 27750 cic_i0.int_stage[5][61]
.sym 27751 cic_i0.int_stage[4][61]
.sym 27752 $auto$alumacc.cc:474:replace_alu$9578.C[61]
.sym 27754 $auto$alumacc.cc:474:replace_alu$9578.C[63]
.sym 27756 cic_i0.int_stage[5][62]
.sym 27757 cic_i0.int_stage[4][62]
.sym 27758 $auto$alumacc.cc:474:replace_alu$9578.C[62]
.sym 27760 $auto$alumacc.cc:474:replace_alu$9578.C[64]
.sym 27762 cic_i0.int_stage[4][63]
.sym 27763 cic_i0.int_stage[5][63]
.sym 27764 $auto$alumacc.cc:474:replace_alu$9578.C[63]
.sym 27766 o_sclk$SB_IO_OUT_$glb_clk
.sym 27768 cic_i0.comb_stage[1][72]
.sym 27769 cic_i0.comb_stage[1][73]
.sym 27770 cic_i0.comb_stage[1][74]
.sym 27771 cic_i0.comb_stage[1][75]
.sym 27772 cic_i0.comb_stage[1][76]
.sym 27773 cic_i0.comb_stage[1][77]
.sym 27774 cic_i0.comb_stage[1][78]
.sym 27775 cic_i0.comb_stage[1][79]
.sym 27776 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[69]
.sym 27777 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[71]
.sym 27780 cic_i0.int_stage[5][56]
.sym 27781 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[64]
.sym 27782 cic_i0.comb_stage[0][64]
.sym 27783 cic_i0.int_stage[2][56]
.sym 27784 cic_i0.int_stage[2][61]
.sym 27785 transmit_fifo.addr_wr[4]
.sym 27786 cic_i0.int_stage[5][58]
.sym 27787 cic_i0.comb_stage[1][64]
.sym 27788 cic_i0.int_stage[5][59]
.sym 27789 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[66]
.sym 27790 cic_i0.comb_stage[0][69]
.sym 27791 cic_i0.comb_stage[0][71]
.sym 27794 cic_i0.comb_stage[1][87]
.sym 27795 cic_i0.comb_stage[0][83]
.sym 27796 cic_i0.comb_stage[0][81]
.sym 27797 cic_i0.comb_stage[0][53]
.sym 27798 cic_i0.comb_stage[1][81]
.sym 27799 cic_i0.comb_stage[0][86]
.sym 27800 cic_i0.comb_stage[0][82]
.sym 27801 cic_i0.comb_stage[0][87]
.sym 27802 cic_i0.comb_stage[1][83]
.sym 27804 $auto$alumacc.cc:474:replace_alu$9578.C[64]
.sym 27810 cic_i0.int_stage[5][65]
.sym 27812 cic_i0.int_stage[4][71]
.sym 27822 cic_i0.int_stage[5][69]
.sym 27823 cic_i0.int_stage[5][70]
.sym 27824 cic_i0.int_stage[5][71]
.sym 27826 cic_i0.int_stage[4][66]
.sym 27827 cic_i0.int_stage[5][66]
.sym 27828 cic_i0.int_stage[5][67]
.sym 27829 cic_i0.int_stage[5][68]
.sym 27830 cic_i0.int_stage[4][68]
.sym 27832 cic_i0.int_stage[4][69]
.sym 27833 cic_i0.int_stage[5][64]
.sym 27834 cic_i0.int_stage[4][70]
.sym 27836 cic_i0.int_stage[4][67]
.sym 27838 cic_i0.int_stage[4][64]
.sym 27840 cic_i0.int_stage[4][65]
.sym 27841 $auto$alumacc.cc:474:replace_alu$9578.C[65]
.sym 27843 cic_i0.int_stage[5][64]
.sym 27844 cic_i0.int_stage[4][64]
.sym 27845 $auto$alumacc.cc:474:replace_alu$9578.C[64]
.sym 27847 $auto$alumacc.cc:474:replace_alu$9578.C[66]
.sym 27849 cic_i0.int_stage[4][65]
.sym 27850 cic_i0.int_stage[5][65]
.sym 27851 $auto$alumacc.cc:474:replace_alu$9578.C[65]
.sym 27853 $auto$alumacc.cc:474:replace_alu$9578.C[67]
.sym 27855 cic_i0.int_stage[4][66]
.sym 27856 cic_i0.int_stage[5][66]
.sym 27857 $auto$alumacc.cc:474:replace_alu$9578.C[66]
.sym 27859 $auto$alumacc.cc:474:replace_alu$9578.C[68]
.sym 27861 cic_i0.int_stage[4][67]
.sym 27862 cic_i0.int_stage[5][67]
.sym 27863 $auto$alumacc.cc:474:replace_alu$9578.C[67]
.sym 27865 $auto$alumacc.cc:474:replace_alu$9578.C[69]
.sym 27867 cic_i0.int_stage[4][68]
.sym 27868 cic_i0.int_stage[5][68]
.sym 27869 $auto$alumacc.cc:474:replace_alu$9578.C[68]
.sym 27871 $auto$alumacc.cc:474:replace_alu$9578.C[70]
.sym 27873 cic_i0.int_stage[5][69]
.sym 27874 cic_i0.int_stage[4][69]
.sym 27875 $auto$alumacc.cc:474:replace_alu$9578.C[69]
.sym 27877 $auto$alumacc.cc:474:replace_alu$9578.C[71]
.sym 27879 cic_i0.int_stage[5][70]
.sym 27880 cic_i0.int_stage[4][70]
.sym 27881 $auto$alumacc.cc:474:replace_alu$9578.C[70]
.sym 27883 $auto$alumacc.cc:474:replace_alu$9578.C[72]
.sym 27885 cic_i0.int_stage[5][71]
.sym 27886 cic_i0.int_stage[4][71]
.sym 27887 $auto$alumacc.cc:474:replace_alu$9578.C[71]
.sym 27889 o_sclk$SB_IO_OUT_$glb_clk
.sym 27891 cic_i0.comb_stage[1][80]
.sym 27892 cic_i0.comb_stage[1][81]
.sym 27893 cic_i0.comb_stage[1][82]
.sym 27894 cic_i0.comb_stage[1][83]
.sym 27895 cic_i0.comb_stage[1][84]
.sym 27896 cic_i0.comb_stage[1][85]
.sym 27897 cic_i0.comb_stage[1][86]
.sym 27898 cic_i0.comb_stage[1][87]
.sym 27899 cic_i0.int_stage[2][66]
.sym 27900 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[77]
.sym 27903 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 27904 cic_i0.int_stage[2][65]
.sym 27905 cic_i0.int_stage[5][69]
.sym 27906 cic_i0.int_stage[2][64]
.sym 27907 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 27908 cic_i0.int_stage[4][71]
.sym 27909 cic_i0.int_stage[5][66]
.sym 27910 cic_i0.comb_stage[1][72]
.sym 27911 cic_i0.int_stage[5][67]
.sym 27912 cic_i0.comb_stage[1][73]
.sym 27913 cic_i0.int_stage[2][68]
.sym 27915 cic_i0.comb_stage[1][94]
.sym 27917 cic_i0.comb_stage[1][95]
.sym 27919 cic_i0.comb_stage[1][88]
.sym 27920 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[95]
.sym 27921 cic_i0.comb_stage[1][89]
.sym 27924 cic_i0.comb_stage[0][94]
.sym 27925 cic_i0.comb_stage[0][91]
.sym 27926 cic_i0.comb_stage[0][90]
.sym 27927 $auto$alumacc.cc:474:replace_alu$9578.C[72]
.sym 27933 cic_i0.int_stage[4][77]
.sym 27935 cic_i0.int_stage[4][79]
.sym 27941 cic_i0.int_stage[4][78]
.sym 27942 cic_i0.int_stage[5][74]
.sym 27943 cic_i0.int_stage[4][75]
.sym 27944 cic_i0.int_stage[5][76]
.sym 27945 cic_i0.int_stage[5][77]
.sym 27947 cic_i0.int_stage[5][79]
.sym 27948 cic_i0.int_stage[5][72]
.sym 27949 cic_i0.int_stage[5][73]
.sym 27951 cic_i0.int_stage[5][75]
.sym 27953 cic_i0.int_stage[4][72]
.sym 27957 cic_i0.int_stage[4][74]
.sym 27961 cic_i0.int_stage[4][76]
.sym 27962 cic_i0.int_stage[5][78]
.sym 27963 cic_i0.int_stage[4][73]
.sym 27964 $auto$alumacc.cc:474:replace_alu$9578.C[73]
.sym 27966 cic_i0.int_stage[4][72]
.sym 27967 cic_i0.int_stage[5][72]
.sym 27968 $auto$alumacc.cc:474:replace_alu$9578.C[72]
.sym 27970 $auto$alumacc.cc:474:replace_alu$9578.C[74]
.sym 27972 cic_i0.int_stage[4][73]
.sym 27973 cic_i0.int_stage[5][73]
.sym 27974 $auto$alumacc.cc:474:replace_alu$9578.C[73]
.sym 27976 $auto$alumacc.cc:474:replace_alu$9578.C[75]
.sym 27978 cic_i0.int_stage[5][74]
.sym 27979 cic_i0.int_stage[4][74]
.sym 27980 $auto$alumacc.cc:474:replace_alu$9578.C[74]
.sym 27982 $auto$alumacc.cc:474:replace_alu$9578.C[76]
.sym 27984 cic_i0.int_stage[4][75]
.sym 27985 cic_i0.int_stage[5][75]
.sym 27986 $auto$alumacc.cc:474:replace_alu$9578.C[75]
.sym 27988 $auto$alumacc.cc:474:replace_alu$9578.C[77]
.sym 27990 cic_i0.int_stage[5][76]
.sym 27991 cic_i0.int_stage[4][76]
.sym 27992 $auto$alumacc.cc:474:replace_alu$9578.C[76]
.sym 27994 $auto$alumacc.cc:474:replace_alu$9578.C[78]
.sym 27996 cic_i0.int_stage[5][77]
.sym 27997 cic_i0.int_stage[4][77]
.sym 27998 $auto$alumacc.cc:474:replace_alu$9578.C[77]
.sym 28000 $auto$alumacc.cc:474:replace_alu$9578.C[79]
.sym 28002 cic_i0.int_stage[5][78]
.sym 28003 cic_i0.int_stage[4][78]
.sym 28004 $auto$alumacc.cc:474:replace_alu$9578.C[78]
.sym 28006 $auto$alumacc.cc:474:replace_alu$9578.C[80]
.sym 28008 cic_i0.int_stage[5][79]
.sym 28009 cic_i0.int_stage[4][79]
.sym 28010 $auto$alumacc.cc:474:replace_alu$9578.C[79]
.sym 28012 o_sclk$SB_IO_OUT_$glb_clk
.sym 28014 cic_i0.comb_stage[1][88]
.sym 28015 cic_i0.comb_stage[1][89]
.sym 28016 cic_i0.comb_stage[1][90]
.sym 28017 cic_i0.comb_stage[1][91]
.sym 28018 cic_i0.comb_stage[1][92]
.sym 28019 cic_i0.comb_stage[1][93]
.sym 28020 cic_i0.comb_stage[1][94]
.sym 28021 cic_i0.comb_stage[1][95]
.sym 28022 cic_i0.int_stage[5][76]
.sym 28026 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[85]
.sym 28027 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 28028 cic_i0.int_stage[5][77]
.sym 28029 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 28030 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 28031 cic_i0.int_stage[4][79]
.sym 28032 cic_i0.int_stage[5][74]
.sym 28033 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[83]
.sym 28034 cic_i0.int_stage[5][75]
.sym 28035 cic_i0.comb_stage[0][84]
.sym 28036 cic_i0.int_stage[2][72]
.sym 28037 cic_i0.int_stage[4][78]
.sym 28038 cic_i0.comb_stage[1][102]
.sym 28040 cic_i0.comb_stage[1][103]
.sym 28041 cic_i0.comb_stage[0][98]
.sym 28042 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[101]
.sym 28045 cic_i0.comb_stage[0][97]
.sym 28046 cic_i0.comb_stage[0][99]
.sym 28048 cic_i0.comb_stage[1][99]
.sym 28049 cic_i0.comb_stage[0][96]
.sym 28050 $auto$alumacc.cc:474:replace_alu$9578.C[80]
.sym 28056 cic_i0.int_stage[5][81]
.sym 28057 cic_i0.int_stage[5][82]
.sym 28058 cic_i0.int_stage[4][87]
.sym 28063 cic_i0.int_stage[5][80]
.sym 28064 cic_i0.int_stage[4][86]
.sym 28066 cic_i0.int_stage[5][83]
.sym 28067 cic_i0.int_stage[5][84]
.sym 28068 cic_i0.int_stage[4][80]
.sym 28070 cic_i0.int_stage[4][84]
.sym 28072 cic_i0.int_stage[4][82]
.sym 28074 cic_i0.int_stage[4][83]
.sym 28078 cic_i0.int_stage[4][85]
.sym 28082 cic_i0.int_stage[4][81]
.sym 28084 cic_i0.int_stage[5][85]
.sym 28085 cic_i0.int_stage[5][86]
.sym 28086 cic_i0.int_stage[5][87]
.sym 28087 $auto$alumacc.cc:474:replace_alu$9578.C[81]
.sym 28089 cic_i0.int_stage[5][80]
.sym 28090 cic_i0.int_stage[4][80]
.sym 28091 $auto$alumacc.cc:474:replace_alu$9578.C[80]
.sym 28093 $auto$alumacc.cc:474:replace_alu$9578.C[82]
.sym 28095 cic_i0.int_stage[4][81]
.sym 28096 cic_i0.int_stage[5][81]
.sym 28097 $auto$alumacc.cc:474:replace_alu$9578.C[81]
.sym 28099 $auto$alumacc.cc:474:replace_alu$9578.C[83]
.sym 28101 cic_i0.int_stage[4][82]
.sym 28102 cic_i0.int_stage[5][82]
.sym 28103 $auto$alumacc.cc:474:replace_alu$9578.C[82]
.sym 28105 $auto$alumacc.cc:474:replace_alu$9578.C[84]
.sym 28107 cic_i0.int_stage[5][83]
.sym 28108 cic_i0.int_stage[4][83]
.sym 28109 $auto$alumacc.cc:474:replace_alu$9578.C[83]
.sym 28111 $auto$alumacc.cc:474:replace_alu$9578.C[85]
.sym 28113 cic_i0.int_stage[5][84]
.sym 28114 cic_i0.int_stage[4][84]
.sym 28115 $auto$alumacc.cc:474:replace_alu$9578.C[84]
.sym 28117 $auto$alumacc.cc:474:replace_alu$9578.C[86]
.sym 28119 cic_i0.int_stage[5][85]
.sym 28120 cic_i0.int_stage[4][85]
.sym 28121 $auto$alumacc.cc:474:replace_alu$9578.C[85]
.sym 28123 $auto$alumacc.cc:474:replace_alu$9578.C[87]
.sym 28125 cic_i0.int_stage[5][86]
.sym 28126 cic_i0.int_stage[4][86]
.sym 28127 $auto$alumacc.cc:474:replace_alu$9578.C[86]
.sym 28129 $auto$alumacc.cc:474:replace_alu$9578.C[88]
.sym 28131 cic_i0.int_stage[5][87]
.sym 28132 cic_i0.int_stage[4][87]
.sym 28133 $auto$alumacc.cc:474:replace_alu$9578.C[87]
.sym 28135 o_sclk$SB_IO_OUT_$glb_clk
.sym 28137 cic_i0.comb_stage[1][96]
.sym 28138 cic_i0.comb_stage[1][97]
.sym 28139 cic_i0.comb_stage[1][98]
.sym 28140 cic_i0.comb_stage[1][99]
.sym 28141 cic_i0.comb_stage[1][100]
.sym 28142 cic_i0.comb_stage[1][101]
.sym 28143 cic_i0.comb_stage[1][102]
.sym 28144 cic_i0.comb_stage[1][103]
.sym 28145 cic_i0.int_stage[2][82]
.sym 28149 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[88]
.sym 28150 cic_i0.int_stage[2][81]
.sym 28152 cic_i0.int_stage[2][80]
.sym 28153 cic_i0.int_stage[5][81]
.sym 28154 cic_i0.int_stage[4][87]
.sym 28155 cic_i0.int_stage[5][82]
.sym 28156 cic_i0.int_stage[4][80]
.sym 28157 cic_i0.comb_stage[0][88]
.sym 28158 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[102]
.sym 28159 cic_i0.int_stage[5][84]
.sym 28160 cic_i0.int_stage[4][86]
.sym 28161 cic_i0.comb_stage[0][89]
.sym 28163 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[89]
.sym 28165 cic_i0.comb_stage[1][104]
.sym 28167 cic_i0.comb_stage[1][105]
.sym 28171 cic_i0.comb_stage[0][92]
.sym 28173 $auto$alumacc.cc:474:replace_alu$9578.C[88]
.sym 28180 cic_i0.int_stage[4][94]
.sym 28182 cic_i0.int_stage[5][92]
.sym 28183 cic_i0.int_stage[5][93]
.sym 28185 cic_i0.int_stage[5][95]
.sym 28186 cic_i0.int_stage[5][88]
.sym 28187 cic_i0.int_stage[4][95]
.sym 28195 cic_i0.int_stage[4][90]
.sym 28196 cic_i0.int_stage[5][90]
.sym 28197 cic_i0.int_stage[5][91]
.sym 28199 cic_i0.int_stage[4][92]
.sym 28201 cic_i0.int_stage[4][89]
.sym 28203 cic_i0.int_stage[5][89]
.sym 28205 cic_i0.int_stage[4][91]
.sym 28207 cic_i0.int_stage[4][88]
.sym 28208 cic_i0.int_stage[5][94]
.sym 28209 cic_i0.int_stage[4][93]
.sym 28210 $auto$alumacc.cc:474:replace_alu$9578.C[89]
.sym 28212 cic_i0.int_stage[5][88]
.sym 28213 cic_i0.int_stage[4][88]
.sym 28214 $auto$alumacc.cc:474:replace_alu$9578.C[88]
.sym 28216 $auto$alumacc.cc:474:replace_alu$9578.C[90]
.sym 28218 cic_i0.int_stage[5][89]
.sym 28219 cic_i0.int_stage[4][89]
.sym 28220 $auto$alumacc.cc:474:replace_alu$9578.C[89]
.sym 28222 $auto$alumacc.cc:474:replace_alu$9578.C[91]
.sym 28224 cic_i0.int_stage[4][90]
.sym 28225 cic_i0.int_stage[5][90]
.sym 28226 $auto$alumacc.cc:474:replace_alu$9578.C[90]
.sym 28228 $auto$alumacc.cc:474:replace_alu$9578.C[92]
.sym 28230 cic_i0.int_stage[4][91]
.sym 28231 cic_i0.int_stage[5][91]
.sym 28232 $auto$alumacc.cc:474:replace_alu$9578.C[91]
.sym 28234 $auto$alumacc.cc:474:replace_alu$9578.C[93]
.sym 28236 cic_i0.int_stage[4][92]
.sym 28237 cic_i0.int_stage[5][92]
.sym 28238 $auto$alumacc.cc:474:replace_alu$9578.C[92]
.sym 28240 $auto$alumacc.cc:474:replace_alu$9578.C[94]
.sym 28242 cic_i0.int_stage[4][93]
.sym 28243 cic_i0.int_stage[5][93]
.sym 28244 $auto$alumacc.cc:474:replace_alu$9578.C[93]
.sym 28246 $auto$alumacc.cc:474:replace_alu$9578.C[95]
.sym 28248 cic_i0.int_stage[5][94]
.sym 28249 cic_i0.int_stage[4][94]
.sym 28250 $auto$alumacc.cc:474:replace_alu$9578.C[94]
.sym 28252 $auto$alumacc.cc:474:replace_alu$9578.C[96]
.sym 28254 cic_i0.int_stage[4][95]
.sym 28255 cic_i0.int_stage[5][95]
.sym 28256 $auto$alumacc.cc:474:replace_alu$9578.C[95]
.sym 28258 o_sclk$SB_IO_OUT_$glb_clk
.sym 28260 cic_i0.comb_stage[1][104]
.sym 28261 cic_i0.comb_stage[1][105]
.sym 28262 cic_i0.comb_stage[0][100]
.sym 28263 cic_i0.comb_stage[0][92]
.sym 28264 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 28265 cic_i0.comb_stage[0][101]
.sym 28266 cic_i0.comb_stage[0][89]
.sym 28267 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[89]
.sym 28269 cic_i0.comb_stage[1][101]
.sym 28273 cic_i0.comb_stage[1][102]
.sym 28274 cic_i0.int_stage[2][89]
.sym 28275 cic_i0.int_stage[2][88]
.sym 28276 cic_i0.int_stage[2][93]
.sym 28277 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[100]
.sym 28278 cic_i0.int_stage[5][90]
.sym 28279 cic_i0.comb_stage[1][96]
.sym 28280 cic_i0.int_stage[5][91]
.sym 28283 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[102]
.sym 28291 cic_i0.int_stage[5][93]
.sym 28296 $auto$alumacc.cc:474:replace_alu$9578.C[96]
.sym 28302 cic_i0.int_stage[5][97]
.sym 28304 cic_i0.int_stage[5][99]
.sym 28308 cic_i0.int_stage[5][103]
.sym 28310 cic_i0.int_stage[4][102]
.sym 28311 cic_i0.int_stage[5][98]
.sym 28312 cic_i0.int_stage[4][103]
.sym 28314 cic_i0.int_stage[5][101]
.sym 28316 cic_i0.int_stage[4][99]
.sym 28317 cic_i0.int_stage[5][96]
.sym 28322 cic_i0.int_stage[4][96]
.sym 28324 cic_i0.int_stage[4][101]
.sym 28326 cic_i0.int_stage[4][98]
.sym 28329 cic_i0.int_stage[5][100]
.sym 28330 cic_i0.int_stage[4][100]
.sym 28331 cic_i0.int_stage[5][102]
.sym 28332 cic_i0.int_stage[4][97]
.sym 28333 $auto$alumacc.cc:474:replace_alu$9578.C[97]
.sym 28335 cic_i0.int_stage[4][96]
.sym 28336 cic_i0.int_stage[5][96]
.sym 28337 $auto$alumacc.cc:474:replace_alu$9578.C[96]
.sym 28339 $auto$alumacc.cc:474:replace_alu$9578.C[98]
.sym 28341 cic_i0.int_stage[4][97]
.sym 28342 cic_i0.int_stage[5][97]
.sym 28343 $auto$alumacc.cc:474:replace_alu$9578.C[97]
.sym 28345 $auto$alumacc.cc:474:replace_alu$9578.C[99]
.sym 28347 cic_i0.int_stage[5][98]
.sym 28348 cic_i0.int_stage[4][98]
.sym 28349 $auto$alumacc.cc:474:replace_alu$9578.C[98]
.sym 28351 $auto$alumacc.cc:474:replace_alu$9578.C[100]
.sym 28353 cic_i0.int_stage[4][99]
.sym 28354 cic_i0.int_stage[5][99]
.sym 28355 $auto$alumacc.cc:474:replace_alu$9578.C[99]
.sym 28357 $auto$alumacc.cc:474:replace_alu$9578.C[101]
.sym 28359 cic_i0.int_stage[5][100]
.sym 28360 cic_i0.int_stage[4][100]
.sym 28361 $auto$alumacc.cc:474:replace_alu$9578.C[100]
.sym 28363 $auto$alumacc.cc:474:replace_alu$9578.C[102]
.sym 28365 cic_i0.int_stage[5][101]
.sym 28366 cic_i0.int_stage[4][101]
.sym 28367 $auto$alumacc.cc:474:replace_alu$9578.C[101]
.sym 28369 $auto$alumacc.cc:474:replace_alu$9578.C[103]
.sym 28371 cic_i0.int_stage[5][102]
.sym 28372 cic_i0.int_stage[4][102]
.sym 28373 $auto$alumacc.cc:474:replace_alu$9578.C[102]
.sym 28375 $auto$alumacc.cc:474:replace_alu$9578.C[104]
.sym 28377 cic_i0.int_stage[4][103]
.sym 28378 cic_i0.int_stage[5][103]
.sym 28379 $auto$alumacc.cc:474:replace_alu$9578.C[103]
.sym 28381 o_sclk$SB_IO_OUT_$glb_clk
.sym 28383 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 28384 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 28385 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[104]
.sym 28386 cic_i0.comb_stage[0][104]
.sym 28387 cic_i0.comb_stage[0][105]
.sym 28388 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 28389 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[93]
.sym 28390 cic_i0.comb_stage[0][93]
.sym 28391 cic_i0.int_stage[2][98]
.sym 28392 cic_i0.comb_stage[0][101]
.sym 28395 cic_i0.int_stage[5][96]
.sym 28398 cic_i0.comb_stage[0][92]
.sym 28399 cic_i0.int_stage[5][97]
.sym 28400 cic_i0.int_stage[4][103]
.sym 28401 cic_i0.int_stage[2][96]
.sym 28402 cic_i0.comb_stage[1][104]
.sym 28403 cic_i0.int_stage[2][97]
.sym 28404 cic_i0.int_stage[4][99]
.sym 28406 cic_i0.int_stage[4][102]
.sym 28409 i0[8]
.sym 28419 $auto$alumacc.cc:474:replace_alu$9578.C[104]
.sym 28425 cic_i0.int_stage[5][105]
.sym 28445 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 28447 cic_i0.int_stage[4][105]
.sym 28448 cic_i0.int_stage[5][104]
.sym 28453 cic_i0.int_stage[4][104]
.sym 28456 $auto$alumacc.cc:474:replace_alu$9578.C[105]
.sym 28458 cic_i0.int_stage[5][104]
.sym 28459 cic_i0.int_stage[4][104]
.sym 28460 $auto$alumacc.cc:474:replace_alu$9578.C[104]
.sym 28463 cic_i0.int_stage[4][105]
.sym 28465 cic_i0.int_stage[5][105]
.sym 28466 $auto$alumacc.cc:474:replace_alu$9578.C[105]
.sym 28489 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 28504 o_sclk$SB_IO_OUT_$glb_clk
.sym 28517 cic_i0.int_stage[2][104]
.sym 28522 cic_i0.int_stage[2][105]
.sym 28554 i0[9]
.sym 28561 i0[9]
.sym 28607 sine_11_16.data_cos[15]
.sym 28609 sine_11_16.data_cos[14]
.sym 28611 sine_11_16.data_cos[13]
.sym 28613 sine_11_16.data_cos[12]
.sym 28648 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 28650 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 28659 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 28693 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 28712 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 28724 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 28728 o_sclk$SB_IO_OUT_$glb_clk
.sym 28735 sine_11_16.data_cos[11]
.sym 28737 sine_11_16.data_cos[10]
.sym 28739 sine_11_16.data_cos[9]
.sym 28741 sine_11_16.data_cos[8]
.sym 28778 sine_11_16.addr_cos[0]
.sym 28783 sine_11_16.addr_cos[3]
.sym 28784 sine_11_16.addr_sin[2]
.sym 28787 sine_11_16.addr_sin[6]
.sym 28789 sine_11_16.addr_cos[2]
.sym 28790 sine_11_16.addr_sin[3]
.sym 28791 sine_11_16.addr_sin[4]
.sym 28794 sine_11_16.addr_sin[7]
.sym 28795 sine_11_16.addr_sin[0]
.sym 28798 sine_11_16.addr_sin[1]
.sym 28800 sine_11_16.addr_sin[8]
.sym 28812 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 28815 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 28821 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 28822 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 28826 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 28827 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 28837 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 28838 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 28844 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 28851 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 28858 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 28864 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 28869 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 28877 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 28880 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 28888 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 28891 o_sclk$SB_IO_OUT_$glb_clk
.sym 28894 sine_11_16.data_cos[7]
.sym 28896 sine_11_16.data_cos[6]
.sym 28898 sine_11_16.data_cos[5]
.sym 28900 sine_11_16.data_cos[4]
.sym 28904 cic_i0.comb_stage[1][50]
.sym 28916 $PACKER_VCC_NET
.sym 28918 sine_11_16.addr_sin[2]
.sym 28919 sine_11_16.addr_sin[6]
.sym 28920 $PACKER_VCC_NET
.sym 28921 sine_11_16.addr_cos[5]
.sym 28922 cic_i0.comb_stage[3][100]
.sym 28924 sine_11_16.addr_sin[3]
.sym 28925 sine_11_16.addr_sin[7]
.sym 28926 $PACKER_VCC_NET
.sym 28928 sine_11_16.addr_sin[0]
.sym 28947 sine_11_16.negate_cos[0]
.sym 28949 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 28952 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 28953 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 28959 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 28962 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 28965 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 28969 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 28980 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 28987 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 28993 sine_11_16.negate_cos[0]
.sym 29000 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 29003 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 29010 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 29014 o_sclk$SB_IO_OUT_$glb_clk
.sym 29017 sine_11_16.data_cos[3]
.sym 29019 sine_11_16.data_cos[2]
.sym 29021 sine_11_16.data_cos[1]
.sym 29023 sine_11_16.data_cos[0]
.sym 29026 cic_i0.comb_stage[3][53]
.sym 29033 sine_11_16.data_cos[4]
.sym 29038 sine_11_16.negate_cos[1]
.sym 29039 $PACKER_VCC_NET
.sym 29042 $PACKER_GND_NET
.sym 29044 cic_i0.comb_stage[3][44]
.sym 29051 sine_11_16.addr_sin[4]
.sym 29076 sine_11_16.data_sin[6]
.sym 29080 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 29098 sine_11_16.data_sin[6]
.sym 29110 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 29137 o_sclk$SB_IO_OUT_$glb_clk
.sym 29140 sine_11_16.data_sin[7]
.sym 29142 sine_11_16.data_sin[6]
.sym 29144 sine_11_16.data_sin[5]
.sym 29146 sine_11_16.data_sin[4]
.sym 29155 sine_11_16.sin[6]
.sym 29156 sine_11_16.data_cos[0]
.sym 29166 sine_11_16.addr_sin[5]
.sym 29169 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 29170 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 29172 sine_11_16.addr_sin[2]
.sym 29173 sine_11_16.addr_sin[6]
.sym 29191 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 29195 cic_i0.comb_stage[3][38]
.sym 29209 cic_i0.comb_stage[3][32]
.sym 29227 cic_i0.comb_stage[3][38]
.sym 29234 cic_i0.comb_stage[3][32]
.sym 29258 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 29260 dclk_$glb_clk
.sym 29263 sine_11_16.data_sin[3]
.sym 29265 sine_11_16.data_sin[2]
.sym 29267 sine_11_16.data_sin[1]
.sym 29269 sine_11_16.data_sin[0]
.sym 29272 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 29273 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[54]
.sym 29283 cic_i0.comb_stage[3][38]
.sym 29286 sine_11_16.addr_sin[8]
.sym 29287 sine_11_16.addr_sin[7]
.sym 29288 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 29291 sine_11_16.addr_sin[1]
.sym 29292 sine_11_16.addr_sin[0]
.sym 29294 cic_i0.comb_stage[3][90]
.sym 29296 sine_11_16.addr_sin[3]
.sym 29297 sine_11_16.addr_sin[4]
.sym 29305 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 29315 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 29316 cic_i0.comb_stage[3][44]
.sym 29319 cic_i0.comb_stage[3][63]
.sym 29325 cic_i0.comb_stage[3][88]
.sym 29326 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 29327 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 29331 cic_i0.comb_stage[3][40]
.sym 29337 cic_i0.comb_stage[3][40]
.sym 29343 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 29348 cic_i0.comb_stage[3][88]
.sym 29356 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 29362 cic_i0.comb_stage[3][44]
.sym 29366 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 29373 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 29379 cic_i0.comb_stage[3][63]
.sym 29383 dclk_$glb_clk
.sym 29386 sine_11_16.data_sin[15]
.sym 29388 sine_11_16.data_sin[14]
.sym 29390 sine_11_16.data_sin[13]
.sym 29392 sine_11_16.data_sin[12]
.sym 29397 $PACKER_VCC_NET
.sym 29400 sine_11_16.data_sin[2]
.sym 29406 sine_11_16.data_sin[3]
.sym 29412 cic_i0.comb_stage[3][95]
.sym 29414 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 29415 cic_i0.comb_stage[3][65]
.sym 29418 $PACKER_VCC_NET
.sym 29420 $PACKER_VCC_NET
.sym 29428 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 29436 cic_i0.comb_stage[3][95]
.sym 29444 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 29445 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 29447 cic_i0.comb_stage[3][82]
.sym 29454 cic_i0.comb_stage[3][90]
.sym 29456 cic_i0.comb_stage[3][96]
.sym 29457 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 29459 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 29465 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 29472 cic_i0.comb_stage[3][96]
.sym 29477 cic_i0.comb_stage[3][90]
.sym 29485 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 29491 cic_i0.comb_stage[3][82]
.sym 29497 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 29501 cic_i0.comb_stage[3][95]
.sym 29506 dclk_$glb_clk
.sym 29509 sine_11_16.data_sin[11]
.sym 29511 sine_11_16.data_sin[10]
.sym 29513 sine_11_16.data_sin[9]
.sym 29515 sine_11_16.data_sin[8]
.sym 29518 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[65]
.sym 29519 cic_i0.comb_stage[1][62]
.sym 29522 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 29523 sine_11_16.data_sin[14]
.sym 29531 $PACKER_VCC_NET
.sym 29533 cic_i0.comb_stage[3][102]
.sym 29534 $PACKER_GND_NET
.sym 29536 cic_i0.comb_stage[3][44]
.sym 29537 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 29539 sine_11_16.data_sin[8]
.sym 29540 cic_i0.comb_stage[3][39]
.sym 29543 cic_i0.comb_stage[3][92]
.sym 29555 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 29564 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 29566 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 29568 cic_i0.comb_stage[3][42]
.sym 29569 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 29575 cic_i0.comb_stage[3][65]
.sym 29577 cic_i0.comb_stage[3][47]
.sym 29578 cic_i0.comb_stage[3][20]
.sym 29585 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 29589 cic_i0.comb_stage[3][20]
.sym 29596 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 29603 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 29607 cic_i0.comb_stage[3][47]
.sym 29615 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 29621 cic_i0.comb_stage[3][42]
.sym 29624 cic_i0.comb_stage[3][65]
.sym 29629 dclk_$glb_clk
.sym 29641 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[74]
.sym 29646 sine_11_16.data_sin[10]
.sym 29658 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 29660 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 29661 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 29662 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 29664 cic_i0.comb_stage[3][20]
.sym 29665 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[4]
.sym 29677 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 29682 cic_i0.comb_stage[3][14]
.sym 29684 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 29689 cic_i0.comb_stage[3][2]
.sym 29693 cic_i0.comb_stage[3][4]
.sym 29698 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 29700 cic_i0.comb_stage[3][49]
.sym 29701 cic_i0.comb_stage[3][16]
.sym 29706 cic_i0.comb_stage[3][49]
.sym 29711 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 29718 cic_i0.comb_stage[3][14]
.sym 29723 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 29732 cic_i0.comb_stage[3][2]
.sym 29735 cic_i0.comb_stage[3][4]
.sym 29744 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 29750 cic_i0.comb_stage[3][16]
.sym 29752 dclk_$glb_clk
.sym 29764 cic_i0.comb_stage[3][101]
.sym 29766 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 29771 cic_i0.comb_stage[3][7]
.sym 29774 cic_i0.comb_stage[3][33]
.sym 29777 cic_i0.comb_stage[3][6]
.sym 29779 cic_i0.comb_stage[3][58]
.sym 29786 cic_i0.comb_stage[3][93]
.sym 29787 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[14]
.sym 29788 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 29789 cic_i0.comb_stage[3][87]
.sym 29799 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 29802 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 29805 cic_i0.comb_stage[3][51]
.sym 29806 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 29810 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 29813 cic_i0.comb_stage[3][53]
.sym 29824 cic_i0.comb_stage[3][36]
.sym 29825 cic_i0.comb_stage[3][103]
.sym 29828 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 29834 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 29842 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 29846 cic_i0.comb_stage[3][103]
.sym 29852 cic_i0.comb_stage[3][36]
.sym 29861 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 29864 cic_i0.comb_stage[3][53]
.sym 29870 cic_i0.comb_stage[3][51]
.sym 29875 dclk_$glb_clk
.sym 29887 cic_i0.comb_stage[1][79]
.sym 29888 cic_i0.comb_stage[1][86]
.sym 29901 cic_i0.comb_stage[3][68]
.sym 29902 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[16]
.sym 29904 cic_i0.comb_stage[3][95]
.sym 29905 cic_i0.comb_stage[3][97]
.sym 29906 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 29907 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 29910 cic_i0.comb_stage[3][36]
.sym 29911 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 29912 $PACKER_VCC_NET
.sym 29918 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 29922 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 29925 cic_i0.comb_stage[3][62]
.sym 29931 cic_i0.comb_stage[3][97]
.sym 29933 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 29941 cic_i0.comb_stage[3][86]
.sym 29946 cic_i0.comb_stage[3][93]
.sym 29947 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 29954 cic_i0.comb_stage[3][62]
.sym 29960 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 29965 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 29970 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 29978 cic_i0.comb_stage[3][86]
.sym 29982 cic_i0.comb_stage[3][97]
.sym 29987 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 29995 cic_i0.comb_stage[3][93]
.sym 29998 dclk_$glb_clk
.sym 30011 cic_i0.comb_stage[0][34]
.sym 30014 cic_i0.comb_stage[1][56]
.sym 30016 cic_i0.comb_stage[3][19]
.sym 30025 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 30027 cic_i0.comb_stage[3][44]
.sym 30031 cic_i0.comb_stage[3][75]
.sym 30033 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 30041 cic_i0.comb_stage[3][35]
.sym 30048 cic_i0.comb_stage[3][70]
.sym 30051 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 30057 cic_i0.comb_stage[3][50]
.sym 30061 cic_i0.comb_stage[3][68]
.sym 30064 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 30069 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 30070 cic_i0.comb_stage[3][52]
.sym 30075 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 30080 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 30089 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 30093 cic_i0.comb_stage[3][52]
.sym 30100 cic_i0.comb_stage[3][50]
.sym 30105 cic_i0.comb_stage[3][35]
.sym 30110 cic_i0.comb_stage[3][68]
.sym 30118 cic_i0.comb_stage[3][70]
.sym 30121 dclk_$glb_clk
.sym 30134 cic_i0.comb_stage[1][20]
.sym 30137 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 30143 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 30144 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[8]
.sym 30146 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[11]
.sym 30148 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 30149 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 30150 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 30152 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 30153 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 30156 cic_i0.comb_stage[3][52]
.sym 30158 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 30165 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 30166 cic_i0.comb_stage[3][71]
.sym 30167 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 30169 cic_i0.comb_stage[3][79]
.sym 30175 cic_i0.comb_stage[3][74]
.sym 30176 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 30190 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 30191 cic_i0.comb_stage[3][75]
.sym 30198 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 30206 cic_i0.comb_stage[3][75]
.sym 30210 cic_i0.comb_stage[3][79]
.sym 30216 cic_i0.comb_stage[3][71]
.sym 30221 cic_i0.comb_stage[3][74]
.sym 30229 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 30234 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 30241 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 30244 dclk_$glb_clk
.sym 30257 cic_i0.comb_stage[1][56]
.sym 30258 cic_i0.comb_stage[4][20]
.sym 30262 cic_i0.comb_stage[3][71]
.sym 30264 cic_i0.comb_stage[4][22]
.sym 30271 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 30273 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 30275 cic_i0.comb_stage[3][58]
.sym 30277 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 30279 cic_i0.comb_stage[3][60]
.sym 30280 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 30291 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 30295 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 30302 cic_i0.comb_stage[3][78]
.sym 30303 cic_i0.comb_stage[3][67]
.sym 30306 cic_i0.comb_stage[3][59]
.sym 30308 cic_i0.comb_stage[3][56]
.sym 30315 cic_i0.comb_stage[3][66]
.sym 30318 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 30320 cic_i0.comb_stage[3][78]
.sym 30328 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 30333 cic_i0.comb_stage[3][56]
.sym 30341 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 30344 cic_i0.comb_stage[3][67]
.sym 30352 cic_i0.comb_stage[3][59]
.sym 30356 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 30364 cic_i0.comb_stage[3][66]
.sym 30367 dclk_$glb_clk
.sym 30380 cic_i0.comb_stage[1][50]
.sym 30383 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 30384 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 30387 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 30388 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[24]
.sym 30389 cic_i0.comb_stage[4][31]
.sym 30390 cic_i0.comb_stage[3][78]
.sym 30393 $PACKER_VCC_NET
.sym 30396 cic_i0.comb_stage[3][95]
.sym 30397 cic_i0.comb_stage[3][97]
.sym 30398 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 30399 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 30401 cic_i0.comb_stage[2][23]
.sym 30403 cic_i0.comb_stage[2][16]
.sym 30411 cic_i0.comb_stage[3][54]
.sym 30412 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 30417 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 30422 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 30430 cic_i0.comb_stage[0][47]
.sym 30431 cic_i0.comb_stage[3][48]
.sym 30438 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 30439 cic_i0.comb_stage[3][60]
.sym 30443 cic_i0.comb_stage[3][60]
.sym 30449 cic_i0.comb_stage[3][48]
.sym 30458 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 30462 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 30467 cic_i0.comb_stage[0][47]
.sym 30473 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 30480 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 30487 cic_i0.comb_stage[3][54]
.sym 30490 dclk_$glb_clk
.sym 30502 cic_i0.comb_stage[1][65]
.sym 30504 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 30508 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 30509 cic_i0.int_stage[5][1]
.sym 30510 cic_i0.comb_stage[4][38]
.sym 30512 cic_i0.comb_stage[4][39]
.sym 30514 cic_i0.comb_stage[4][32]
.sym 30515 cic_i0.comb_stage[3][54]
.sym 30516 cic_i0.comb_stage[0][47]
.sym 30517 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 30518 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[61]
.sym 30520 cic_i0.comb_stage[1][2]
.sym 30521 cic_i0.comb_stage[1][24]
.sym 30522 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[57]
.sym 30524 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 30525 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 30526 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 30527 cic_i0.comb_stage[1][31]
.sym 30535 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 30537 cic_i0.comb_stage[3][57]
.sym 30544 cic_i0.comb_stage[4][79]
.sym 30548 cic_i0.int_stage[5][13]
.sym 30553 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 30556 cic_i0.comb_stage[3][61]
.sym 30557 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 30560 cic_i0.comb_stage[0][13]
.sym 30568 cic_i0.comb_stage[0][13]
.sym 30575 cic_i0.comb_stage[4][79]
.sym 30578 cic_i0.comb_stage[3][57]
.sym 30587 cic_i0.int_stage[5][13]
.sym 30591 cic_i0.comb_stage[3][61]
.sym 30597 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 30605 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 30611 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 30613 dclk_$glb_clk
.sym 30626 cic_i0.comb_stage[1][80]
.sym 30627 cic_i0.comb_stage[4][44]
.sym 30628 cic_i0.int_stage[5][2]
.sym 30630 cic_i0.comb_stage[4][79]
.sym 30631 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 30632 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 30634 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 30635 cic_i0.comb_stage[0][13]
.sym 30637 cic_i0.comb_stage[4][40]
.sym 30639 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 30640 cic_i0.comb_stage[1][6]
.sym 30641 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 30642 cic_i0.comb_stage[1][7]
.sym 30643 cic_i0.comb_stage[1][39]
.sym 30644 cic_i0.comb_stage[0][3]
.sym 30645 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 30646 cic_i0.comb_stage[1][1]
.sym 30647 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 30648 cic_i0.comb_stage[1][2]
.sym 30649 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 30650 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 30656 cic_i0.comb_stage[3][72]
.sym 30662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 30666 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 30668 cic_i0.comb_stage[3][73]
.sym 30669 cic_i0.int_stage[5][14]
.sym 30670 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 30676 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 30687 cic_i0.comb_stage[3][81]
.sym 30691 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 30697 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 30701 cic_i0.comb_stage[3][72]
.sym 30708 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 30713 cic_i0.comb_stage[3][81]
.sym 30721 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 30728 cic_i0.comb_stage[3][73]
.sym 30732 cic_i0.int_stage[5][14]
.sym 30736 dclk_$glb_clk
.sym 30746 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[54]
.sym 30750 cic_i0.comb_stage[4][52]
.sym 30751 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[48]
.sym 30752 cic_i0.comb_stage[1][16]
.sym 30754 cic_i0.comb_stage[4][53]
.sym 30756 cic_i0.comb_stage[4][54]
.sym 30758 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 30762 cic_i0.comb_stage[1][16]
.sym 30763 cic_i0.comb_stage[1][14]
.sym 30764 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 30765 cic_i0.comb_stage[1][15]
.sym 30766 cic_i0.comb_stage[1][18]
.sym 30767 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 30768 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 30769 cic_i0.comb_stage[1][9]
.sym 30770 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 30771 cic_i0.comb_stage[1][10]
.sym 30772 cic_i0.comb_stage[1][1]
.sym 30773 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 30779 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[1]
.sym 30781 cic_i0.comb_stage[0][7]
.sym 30784 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[3]
.sym 30785 cic_i0.comb_stage[0][5]
.sym 30786 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[4]
.sym 30787 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[7]
.sym 30789 cic_i0.comb_stage[0][1]
.sym 30790 cic_i0.comb_stage[0][6]
.sym 30791 cic_i0.comb_stage[0][0]
.sym 30792 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 30794 cic_i0.comb_stage[0][4]
.sym 30795 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 30796 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 30800 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 30804 cic_i0.comb_stage[0][3]
.sym 30805 cic_i0.comb_stage[0][2]
.sym 30811 $auto$alumacc.cc:474:replace_alu$9581.C[1]
.sym 30813 cic_i0.comb_stage[0][0]
.sym 30814 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 30817 $auto$alumacc.cc:474:replace_alu$9581.C[2]
.sym 30819 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[1]
.sym 30820 cic_i0.comb_stage[0][1]
.sym 30821 $auto$alumacc.cc:474:replace_alu$9581.C[1]
.sym 30823 $auto$alumacc.cc:474:replace_alu$9581.C[3]
.sym 30825 cic_i0.comb_stage[0][2]
.sym 30826 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 30827 $auto$alumacc.cc:474:replace_alu$9581.C[2]
.sym 30829 $auto$alumacc.cc:474:replace_alu$9581.C[4]
.sym 30831 cic_i0.comb_stage[0][3]
.sym 30832 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[3]
.sym 30833 $auto$alumacc.cc:474:replace_alu$9581.C[3]
.sym 30835 $auto$alumacc.cc:474:replace_alu$9581.C[5]
.sym 30837 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[4]
.sym 30838 cic_i0.comb_stage[0][4]
.sym 30839 $auto$alumacc.cc:474:replace_alu$9581.C[4]
.sym 30841 $auto$alumacc.cc:474:replace_alu$9581.C[6]
.sym 30843 cic_i0.comb_stage[0][5]
.sym 30844 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 30845 $auto$alumacc.cc:474:replace_alu$9581.C[5]
.sym 30847 $auto$alumacc.cc:474:replace_alu$9581.C[7]
.sym 30849 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 30850 cic_i0.comb_stage[0][6]
.sym 30851 $auto$alumacc.cc:474:replace_alu$9581.C[6]
.sym 30853 $auto$alumacc.cc:474:replace_alu$9581.C[8]
.sym 30855 cic_i0.comb_stage[0][7]
.sym 30856 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[7]
.sym 30857 $auto$alumacc.cc:474:replace_alu$9581.C[7]
.sym 30859 dclk_$glb_clk
.sym 30873 cic_i0.comb_stage[4][60]
.sym 30874 cic_i0.int_stage[5][6]
.sym 30876 cic_i0.int_stage[5][5]
.sym 30877 cic_i0.comb_stage[4][61]
.sym 30879 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 30881 cic_i0.comb_stage[0][5]
.sym 30882 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[4]
.sym 30883 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[7]
.sym 30885 cic_i0.comb_stage[0][17]
.sym 30886 cic_i0.comb_stage[1][36]
.sym 30887 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 30888 cic_i0.comb_stage[3][97]
.sym 30890 cic_i0.comb_stage[0][23]
.sym 30891 cic_i0.comb_stage[1][27]
.sym 30892 cic_i0.comb_stage[1][17]
.sym 30893 $PACKER_VCC_NET
.sym 30894 cic_i0.comb_stage[1][18]
.sym 30895 cic_i0.comb_stage[0][18]
.sym 30896 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 30897 $auto$alumacc.cc:474:replace_alu$9581.C[8]
.sym 30902 cic_i0.comb_stage[0][11]
.sym 30903 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[13]
.sym 30904 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[12]
.sym 30905 cic_i0.comb_stage[0][15]
.sym 30906 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[15]
.sym 30907 cic_i0.comb_stage[0][12]
.sym 30909 cic_i0.comb_stage[0][10]
.sym 30910 cic_i0.comb_stage[0][8]
.sym 30911 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 30912 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[11]
.sym 30915 cic_i0.comb_stage[0][13]
.sym 30916 cic_i0.comb_stage[0][14]
.sym 30927 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 30928 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[9]
.sym 30931 cic_i0.comb_stage[0][9]
.sym 30933 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 30934 $auto$alumacc.cc:474:replace_alu$9581.C[9]
.sym 30936 cic_i0.comb_stage[0][8]
.sym 30937 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 30938 $auto$alumacc.cc:474:replace_alu$9581.C[8]
.sym 30940 $auto$alumacc.cc:474:replace_alu$9581.C[10]
.sym 30942 cic_i0.comb_stage[0][9]
.sym 30943 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[9]
.sym 30944 $auto$alumacc.cc:474:replace_alu$9581.C[9]
.sym 30946 $auto$alumacc.cc:474:replace_alu$9581.C[11]
.sym 30948 cic_i0.comb_stage[0][10]
.sym 30949 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 30950 $auto$alumacc.cc:474:replace_alu$9581.C[10]
.sym 30952 $auto$alumacc.cc:474:replace_alu$9581.C[12]
.sym 30954 cic_i0.comb_stage[0][11]
.sym 30955 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[11]
.sym 30956 $auto$alumacc.cc:474:replace_alu$9581.C[11]
.sym 30958 $auto$alumacc.cc:474:replace_alu$9581.C[13]
.sym 30960 cic_i0.comb_stage[0][12]
.sym 30961 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[12]
.sym 30962 $auto$alumacc.cc:474:replace_alu$9581.C[12]
.sym 30964 $auto$alumacc.cc:474:replace_alu$9581.C[14]
.sym 30966 cic_i0.comb_stage[0][13]
.sym 30967 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[13]
.sym 30968 $auto$alumacc.cc:474:replace_alu$9581.C[13]
.sym 30970 $auto$alumacc.cc:474:replace_alu$9581.C[15]
.sym 30972 cic_i0.comb_stage[0][14]
.sym 30973 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 30974 $auto$alumacc.cc:474:replace_alu$9581.C[14]
.sym 30976 $auto$alumacc.cc:474:replace_alu$9581.C[16]
.sym 30978 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[15]
.sym 30979 cic_i0.comb_stage[0][15]
.sym 30980 $auto$alumacc.cc:474:replace_alu$9581.C[15]
.sym 30982 dclk_$glb_clk
.sym 30992 cic_i0.comb_stage[0][8]
.sym 30993 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[65]
.sym 30995 cic_i0.comb_stage[1][62]
.sym 30996 cic_i0.comb_stage[4][68]
.sym 30998 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[11]
.sym 31000 cic_i0.comb_stage[0][7]
.sym 31001 cic_i0.comb_stage[0][15]
.sym 31002 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 31003 cic_i0.comb_stage[0][12]
.sym 31006 cic_i0.comb_stage[0][22]
.sym 31007 cic_i0.comb_stage[1][42]
.sym 31009 cic_i0.comb_stage[1][30]
.sym 31010 cic_i0.comb_stage[1][67]
.sym 31011 cic_i0.comb_stage[1][31]
.sym 31012 cic_i0.comb_stage[0][47]
.sym 31013 cic_i0.comb_stage[1][24]
.sym 31014 cic_i0.comb_stage[1][69]
.sym 31015 cic_i0.comb_stage[1][25]
.sym 31017 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 31018 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 31019 cic_i0.comb_stage[1][27]
.sym 31020 $auto$alumacc.cc:474:replace_alu$9581.C[16]
.sym 31026 cic_i0.comb_stage[0][21]
.sym 31027 cic_i0.comb_stage[0][16]
.sym 31028 cic_i0.comb_stage[0][20]
.sym 31030 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[22]
.sym 31031 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[21]
.sym 31033 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[17]
.sym 31034 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[19]
.sym 31035 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[16]
.sym 31036 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[18]
.sym 31037 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[23]
.sym 31045 cic_i0.comb_stage[0][17]
.sym 31047 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 31050 cic_i0.comb_stage[0][23]
.sym 31051 cic_i0.comb_stage[0][19]
.sym 31054 cic_i0.comb_stage[0][22]
.sym 31055 cic_i0.comb_stage[0][18]
.sym 31057 $auto$alumacc.cc:474:replace_alu$9581.C[17]
.sym 31059 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[16]
.sym 31060 cic_i0.comb_stage[0][16]
.sym 31061 $auto$alumacc.cc:474:replace_alu$9581.C[16]
.sym 31063 $auto$alumacc.cc:474:replace_alu$9581.C[18]
.sym 31065 cic_i0.comb_stage[0][17]
.sym 31066 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[17]
.sym 31067 $auto$alumacc.cc:474:replace_alu$9581.C[17]
.sym 31069 $auto$alumacc.cc:474:replace_alu$9581.C[19]
.sym 31071 cic_i0.comb_stage[0][18]
.sym 31072 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[18]
.sym 31073 $auto$alumacc.cc:474:replace_alu$9581.C[18]
.sym 31075 $auto$alumacc.cc:474:replace_alu$9581.C[20]
.sym 31077 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[19]
.sym 31078 cic_i0.comb_stage[0][19]
.sym 31079 $auto$alumacc.cc:474:replace_alu$9581.C[19]
.sym 31081 $auto$alumacc.cc:474:replace_alu$9581.C[21]
.sym 31083 cic_i0.comb_stage[0][20]
.sym 31084 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 31085 $auto$alumacc.cc:474:replace_alu$9581.C[20]
.sym 31087 $auto$alumacc.cc:474:replace_alu$9581.C[22]
.sym 31089 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[21]
.sym 31090 cic_i0.comb_stage[0][21]
.sym 31091 $auto$alumacc.cc:474:replace_alu$9581.C[21]
.sym 31093 $auto$alumacc.cc:474:replace_alu$9581.C[23]
.sym 31095 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[22]
.sym 31096 cic_i0.comb_stage[0][22]
.sym 31097 $auto$alumacc.cc:474:replace_alu$9581.C[22]
.sym 31099 $auto$alumacc.cc:474:replace_alu$9581.C[24]
.sym 31101 cic_i0.comb_stage[0][23]
.sym 31102 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[23]
.sym 31103 $auto$alumacc.cc:474:replace_alu$9581.C[23]
.sym 31105 dclk_$glb_clk
.sym 31115 cic_i0.int_stage[1][10]
.sym 31116 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[74]
.sym 31119 cic_i0.comb_stage[4][76]
.sym 31120 cic_i0.int_stage[5][11]
.sym 31124 cic_i0.comb_stage[0][20]
.sym 31125 cic_i0.comb_stage[4][78]
.sym 31127 cic_i0.comb_stage[4][79]
.sym 31129 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[17]
.sym 31130 cic_i0.comb_stage[0][21]
.sym 31131 cic_i0.comb_stage[1][28]
.sym 31132 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 31133 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 31134 cic_i0.comb_stage[1][39]
.sym 31135 cic_i0.comb_stage[1][30]
.sym 31136 cic_i0.comb_stage[0][27]
.sym 31137 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 31140 cic_i0.comb_stage[1][34]
.sym 31142 cic_i0.comb_stage[1][35]
.sym 31143 $auto$alumacc.cc:474:replace_alu$9581.C[24]
.sym 31148 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[29]
.sym 31149 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[31]
.sym 31150 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[30]
.sym 31151 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[27]
.sym 31152 cic_i0.comb_stage[0][27]
.sym 31154 cic_i0.comb_stage[0][31]
.sym 31156 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[25]
.sym 31157 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[24]
.sym 31158 cic_i0.comb_stage[0][29]
.sym 31160 cic_i0.comb_stage[0][24]
.sym 31163 cic_i0.comb_stage[0][25]
.sym 31164 cic_i0.comb_stage[0][28]
.sym 31168 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[26]
.sym 31171 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[28]
.sym 31174 cic_i0.comb_stage[0][26]
.sym 31178 cic_i0.comb_stage[0][30]
.sym 31180 $auto$alumacc.cc:474:replace_alu$9581.C[25]
.sym 31182 cic_i0.comb_stage[0][24]
.sym 31183 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[24]
.sym 31184 $auto$alumacc.cc:474:replace_alu$9581.C[24]
.sym 31186 $auto$alumacc.cc:474:replace_alu$9581.C[26]
.sym 31188 cic_i0.comb_stage[0][25]
.sym 31189 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[25]
.sym 31190 $auto$alumacc.cc:474:replace_alu$9581.C[25]
.sym 31192 $auto$alumacc.cc:474:replace_alu$9581.C[27]
.sym 31194 cic_i0.comb_stage[0][26]
.sym 31195 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[26]
.sym 31196 $auto$alumacc.cc:474:replace_alu$9581.C[26]
.sym 31198 $auto$alumacc.cc:474:replace_alu$9581.C[28]
.sym 31200 cic_i0.comb_stage[0][27]
.sym 31201 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[27]
.sym 31202 $auto$alumacc.cc:474:replace_alu$9581.C[27]
.sym 31204 $auto$alumacc.cc:474:replace_alu$9581.C[29]
.sym 31206 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[28]
.sym 31207 cic_i0.comb_stage[0][28]
.sym 31208 $auto$alumacc.cc:474:replace_alu$9581.C[28]
.sym 31210 $auto$alumacc.cc:474:replace_alu$9581.C[30]
.sym 31212 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[29]
.sym 31213 cic_i0.comb_stage[0][29]
.sym 31214 $auto$alumacc.cc:474:replace_alu$9581.C[29]
.sym 31216 $auto$alumacc.cc:474:replace_alu$9581.C[31]
.sym 31218 cic_i0.comb_stage[0][30]
.sym 31219 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[30]
.sym 31220 $auto$alumacc.cc:474:replace_alu$9581.C[30]
.sym 31222 $auto$alumacc.cc:474:replace_alu$9581.C[32]
.sym 31224 cic_i0.comb_stage[0][31]
.sym 31225 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[31]
.sym 31226 $auto$alumacc.cc:474:replace_alu$9581.C[31]
.sym 31228 dclk_$glb_clk
.sym 31238 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[25]
.sym 31242 cic_i0.comb_stage[4][84]
.sym 31243 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[24]
.sym 31244 cic_i0.comb_stage[0][29]
.sym 31245 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[27]
.sym 31246 cic_i0.comb_stage[0][16]
.sym 31251 cic_i0.comb_stage[0][25]
.sym 31252 cic_i0.comb_stage[1][40]
.sym 31253 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[31]
.sym 31255 min_data[5]
.sym 31256 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 31257 cic_i0.comb_stage[0][47]
.sym 31258 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 31259 cic_i0.comb_stage[1][40]
.sym 31260 cic_i0.comb_stage[1][1]
.sym 31261 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 31262 cic_i0.comb_stage[0][33]
.sym 31263 cic_i0.comb_stage[1][42]
.sym 31264 cic_i0.comb_stage[0][30]
.sym 31265 cic_i0.comb_stage[0][40]
.sym 31266 $auto$alumacc.cc:474:replace_alu$9581.C[32]
.sym 31271 cic_i0.comb_stage[0][38]
.sym 31272 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[37]
.sym 31273 cic_i0.comb_stage[0][37]
.sym 31274 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 31277 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[32]
.sym 31278 cic_i0.comb_stage[0][32]
.sym 31279 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[35]
.sym 31280 cic_i0.comb_stage[0][35]
.sym 31281 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[36]
.sym 31282 cic_i0.comb_stage[0][36]
.sym 31283 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[38]
.sym 31284 cic_i0.comb_stage[0][39]
.sym 31285 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 31288 cic_i0.comb_stage[0][33]
.sym 31291 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[33]
.sym 31298 cic_i0.comb_stage[0][34]
.sym 31303 $auto$alumacc.cc:474:replace_alu$9581.C[33]
.sym 31305 cic_i0.comb_stage[0][32]
.sym 31306 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[32]
.sym 31307 $auto$alumacc.cc:474:replace_alu$9581.C[32]
.sym 31309 $auto$alumacc.cc:474:replace_alu$9581.C[34]
.sym 31311 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[33]
.sym 31312 cic_i0.comb_stage[0][33]
.sym 31313 $auto$alumacc.cc:474:replace_alu$9581.C[33]
.sym 31315 $auto$alumacc.cc:474:replace_alu$9581.C[35]
.sym 31317 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 31318 cic_i0.comb_stage[0][34]
.sym 31319 $auto$alumacc.cc:474:replace_alu$9581.C[34]
.sym 31321 $auto$alumacc.cc:474:replace_alu$9581.C[36]
.sym 31323 cic_i0.comb_stage[0][35]
.sym 31324 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[35]
.sym 31325 $auto$alumacc.cc:474:replace_alu$9581.C[35]
.sym 31327 $auto$alumacc.cc:474:replace_alu$9581.C[37]
.sym 31329 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[36]
.sym 31330 cic_i0.comb_stage[0][36]
.sym 31331 $auto$alumacc.cc:474:replace_alu$9581.C[36]
.sym 31333 $auto$alumacc.cc:474:replace_alu$9581.C[38]
.sym 31335 cic_i0.comb_stage[0][37]
.sym 31336 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[37]
.sym 31337 $auto$alumacc.cc:474:replace_alu$9581.C[37]
.sym 31339 $auto$alumacc.cc:474:replace_alu$9581.C[39]
.sym 31341 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[38]
.sym 31342 cic_i0.comb_stage[0][38]
.sym 31343 $auto$alumacc.cc:474:replace_alu$9581.C[38]
.sym 31345 $auto$alumacc.cc:474:replace_alu$9581.C[40]
.sym 31347 cic_i0.comb_stage[0][39]
.sym 31348 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 31349 $auto$alumacc.cc:474:replace_alu$9581.C[39]
.sym 31351 dclk_$glb_clk
.sym 31362 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[37]
.sym 31363 cic_i0.comb_stage[1][79]
.sym 31364 cic_i0.comb_stage[1][86]
.sym 31365 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[35]
.sym 31367 cic_i0.comb_stage[4][89]
.sym 31370 cic_i0.comb_stage[0][36]
.sym 31371 cic_i0.comb_stage[0][24]
.sym 31372 cic_i0.comb_stage[0][39]
.sym 31373 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[32]
.sym 31374 cic_i0.comb_stage[0][32]
.sym 31375 cic_i0.int_stage[2][24]
.sym 31376 cic_i0.comb_stage[0][35]
.sym 31378 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 31380 cic_i0.comb_stage[1][55]
.sym 31381 $PACKER_VCC_NET
.sym 31382 cic_i0.comb_stage[1][36]
.sym 31385 $PACKER_VCC_NET
.sym 31386 min_data[7]
.sym 31387 cic_i0.comb_stage[1][41]
.sym 31388 cic_i0.comb_stage[0][43]
.sym 31389 $auto$alumacc.cc:474:replace_alu$9581.C[40]
.sym 31395 cic_i0.comb_stage[0][46]
.sym 31397 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[42]
.sym 31398 cic_i0.comb_stage[0][42]
.sym 31404 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[41]
.sym 31406 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[40]
.sym 31409 cic_i0.comb_stage[0][41]
.sym 31412 cic_i0.comb_stage[0][43]
.sym 31413 cic_i0.comb_stage[0][44]
.sym 31414 cic_i0.comb_stage[0][45]
.sym 31416 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 31417 cic_i0.comb_stage[0][47]
.sym 31418 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 31419 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[44]
.sym 31421 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 31424 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[43]
.sym 31425 cic_i0.comb_stage[0][40]
.sym 31426 $auto$alumacc.cc:474:replace_alu$9581.C[41]
.sym 31428 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[40]
.sym 31429 cic_i0.comb_stage[0][40]
.sym 31430 $auto$alumacc.cc:474:replace_alu$9581.C[40]
.sym 31432 $auto$alumacc.cc:474:replace_alu$9581.C[42]
.sym 31434 cic_i0.comb_stage[0][41]
.sym 31435 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[41]
.sym 31436 $auto$alumacc.cc:474:replace_alu$9581.C[41]
.sym 31438 $auto$alumacc.cc:474:replace_alu$9581.C[43]
.sym 31440 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[42]
.sym 31441 cic_i0.comb_stage[0][42]
.sym 31442 $auto$alumacc.cc:474:replace_alu$9581.C[42]
.sym 31444 $auto$alumacc.cc:474:replace_alu$9581.C[44]
.sym 31446 cic_i0.comb_stage[0][43]
.sym 31447 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[43]
.sym 31448 $auto$alumacc.cc:474:replace_alu$9581.C[43]
.sym 31450 $auto$alumacc.cc:474:replace_alu$9581.C[45]
.sym 31452 cic_i0.comb_stage[0][44]
.sym 31453 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[44]
.sym 31454 $auto$alumacc.cc:474:replace_alu$9581.C[44]
.sym 31456 $auto$alumacc.cc:474:replace_alu$9581.C[46]
.sym 31458 cic_i0.comb_stage[0][45]
.sym 31459 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 31460 $auto$alumacc.cc:474:replace_alu$9581.C[45]
.sym 31462 $auto$alumacc.cc:474:replace_alu$9581.C[47]
.sym 31464 cic_i0.comb_stage[0][46]
.sym 31465 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 31466 $auto$alumacc.cc:474:replace_alu$9581.C[46]
.sym 31468 $auto$alumacc.cc:474:replace_alu$9581.C[48]
.sym 31470 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 31471 cic_i0.comb_stage[0][47]
.sym 31472 $auto$alumacc.cc:474:replace_alu$9581.C[47]
.sym 31474 dclk_$glb_clk
.sym 31484 cic_i0.comb_stage[0][34]
.sym 31485 cic_i0.int_stage[2][33]
.sym 31489 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 31490 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 31491 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[42]
.sym 31492 cic_i0.comb_stage[4][101]
.sym 31493 cic_i0.comb_stage[1][71]
.sym 31494 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[40]
.sym 31495 cic_i0.int_stage[2][32]
.sym 31496 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 31497 cic_i0.comb_stage[0][37]
.sym 31499 cic_i0.comb_stage[0][46]
.sym 31501 cic_i0.comb_stage[1][62]
.sym 31502 cic_i0.comb_stage[1][53]
.sym 31503 cic_i0.comb_stage[1][63]
.sym 31504 cic_i0.comb_stage[0][59]
.sym 31505 cic_i0.comb_stage[1][56]
.sym 31506 cic_i0.comb_stage[1][67]
.sym 31507 cic_i0.comb_stage[1][57]
.sym 31508 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[70]
.sym 31509 cic_i0.comb_stage[1][58]
.sym 31510 cic_i0.comb_stage[1][69]
.sym 31511 min_data[0]
.sym 31512 $auto$alumacc.cc:474:replace_alu$9581.C[48]
.sym 31517 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[51]
.sym 31519 cic_i0.comb_stage[0][55]
.sym 31520 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[55]
.sym 31521 cic_i0.comb_stage[0][50]
.sym 31522 cic_i0.comb_stage[0][53]
.sym 31524 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[48]
.sym 31525 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[49]
.sym 31530 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[53]
.sym 31531 cic_i0.comb_stage[0][51]
.sym 31532 cic_i0.comb_stage[0][49]
.sym 31534 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[54]
.sym 31537 cic_i0.comb_stage[0][52]
.sym 31538 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 31539 cic_i0.comb_stage[0][54]
.sym 31542 cic_i0.comb_stage[0][48]
.sym 31545 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[50]
.sym 31549 $auto$alumacc.cc:474:replace_alu$9581.C[49]
.sym 31551 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[48]
.sym 31552 cic_i0.comb_stage[0][48]
.sym 31553 $auto$alumacc.cc:474:replace_alu$9581.C[48]
.sym 31555 $auto$alumacc.cc:474:replace_alu$9581.C[50]
.sym 31557 cic_i0.comb_stage[0][49]
.sym 31558 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[49]
.sym 31559 $auto$alumacc.cc:474:replace_alu$9581.C[49]
.sym 31561 $auto$alumacc.cc:474:replace_alu$9581.C[51]
.sym 31563 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[50]
.sym 31564 cic_i0.comb_stage[0][50]
.sym 31565 $auto$alumacc.cc:474:replace_alu$9581.C[50]
.sym 31567 $auto$alumacc.cc:474:replace_alu$9581.C[52]
.sym 31569 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[51]
.sym 31570 cic_i0.comb_stage[0][51]
.sym 31571 $auto$alumacc.cc:474:replace_alu$9581.C[51]
.sym 31573 $auto$alumacc.cc:474:replace_alu$9581.C[53]
.sym 31575 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 31576 cic_i0.comb_stage[0][52]
.sym 31577 $auto$alumacc.cc:474:replace_alu$9581.C[52]
.sym 31579 $auto$alumacc.cc:474:replace_alu$9581.C[54]
.sym 31581 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[53]
.sym 31582 cic_i0.comb_stage[0][53]
.sym 31583 $auto$alumacc.cc:474:replace_alu$9581.C[53]
.sym 31585 $auto$alumacc.cc:474:replace_alu$9581.C[55]
.sym 31587 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[54]
.sym 31588 cic_i0.comb_stage[0][54]
.sym 31589 $auto$alumacc.cc:474:replace_alu$9581.C[54]
.sym 31591 $auto$alumacc.cc:474:replace_alu$9581.C[56]
.sym 31593 cic_i0.comb_stage[0][55]
.sym 31594 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[55]
.sym 31595 $auto$alumacc.cc:474:replace_alu$9581.C[55]
.sym 31597 dclk_$glb_clk
.sym 31600 fifo_data[7]
.sym 31602 fifo_data[6]
.sym 31604 fifo_data[5]
.sym 31606 fifo_data[4]
.sym 31607 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[49]
.sym 31611 cic_i0.comb_stage[1][48]
.sym 31612 cic_i0.comb_stage[1][78]
.sym 31613 cic_i0.comb_stage[0][55]
.sym 31614 cic_i0.comb_stage[0][42]
.sym 31615 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[28]
.sym 31616 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[55]
.sym 31617 cic_i0.comb_stage[1][63]
.sym 31623 cic_i0.comb_stage[0][67]
.sym 31624 min_data[2]
.sym 31625 cic_i0.comb_stage[1][61]
.sym 31626 min_data[1]
.sym 31627 min_data[3]
.sym 31629 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[75]
.sym 31630 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[73]
.sym 31631 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[76]
.sym 31632 cic_i0.comb_stage[1][66]
.sym 31634 cic_i0.comb_stage[1][67]
.sym 31635 $auto$alumacc.cc:474:replace_alu$9581.C[56]
.sym 31640 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[61]
.sym 31641 cic_i0.comb_stage[0][56]
.sym 31642 cic_i0.comb_stage[0][57]
.sym 31643 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[58]
.sym 31644 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[56]
.sym 31645 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[57]
.sym 31646 cic_i0.comb_stage[0][58]
.sym 31649 cic_i0.comb_stage[0][60]
.sym 31652 cic_i0.comb_stage[0][62]
.sym 31653 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[62]
.sym 31654 cic_i0.comb_stage[0][61]
.sym 31655 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[59]
.sym 31659 cic_i0.comb_stage[0][63]
.sym 31660 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[63]
.sym 31663 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[60]
.sym 31664 cic_i0.comb_stage[0][59]
.sym 31672 $auto$alumacc.cc:474:replace_alu$9581.C[57]
.sym 31674 cic_i0.comb_stage[0][56]
.sym 31675 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[56]
.sym 31676 $auto$alumacc.cc:474:replace_alu$9581.C[56]
.sym 31678 $auto$alumacc.cc:474:replace_alu$9581.C[58]
.sym 31680 cic_i0.comb_stage[0][57]
.sym 31681 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[57]
.sym 31682 $auto$alumacc.cc:474:replace_alu$9581.C[57]
.sym 31684 $auto$alumacc.cc:474:replace_alu$9581.C[59]
.sym 31686 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[58]
.sym 31687 cic_i0.comb_stage[0][58]
.sym 31688 $auto$alumacc.cc:474:replace_alu$9581.C[58]
.sym 31690 $auto$alumacc.cc:474:replace_alu$9581.C[60]
.sym 31692 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[59]
.sym 31693 cic_i0.comb_stage[0][59]
.sym 31694 $auto$alumacc.cc:474:replace_alu$9581.C[59]
.sym 31696 $auto$alumacc.cc:474:replace_alu$9581.C[61]
.sym 31698 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[60]
.sym 31699 cic_i0.comb_stage[0][60]
.sym 31700 $auto$alumacc.cc:474:replace_alu$9581.C[60]
.sym 31702 $auto$alumacc.cc:474:replace_alu$9581.C[62]
.sym 31704 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[61]
.sym 31705 cic_i0.comb_stage[0][61]
.sym 31706 $auto$alumacc.cc:474:replace_alu$9581.C[61]
.sym 31708 $auto$alumacc.cc:474:replace_alu$9581.C[63]
.sym 31710 cic_i0.comb_stage[0][62]
.sym 31711 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[62]
.sym 31712 $auto$alumacc.cc:474:replace_alu$9581.C[62]
.sym 31714 $auto$alumacc.cc:474:replace_alu$9581.C[64]
.sym 31716 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[63]
.sym 31717 cic_i0.comb_stage[0][63]
.sym 31718 $auto$alumacc.cc:474:replace_alu$9581.C[63]
.sym 31720 dclk_$glb_clk
.sym 31723 fifo_data[3]
.sym 31725 fifo_data[2]
.sym 31727 fifo_data[1]
.sym 31729 fifo_data[0]
.sym 31730 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[61]
.sym 31731 cic_i0.int_stage[2][49]
.sym 31734 cic_i0.comb_stage[1][81]
.sym 31735 cic_i0.int_stage[2][48]
.sym 31736 min_data[4]
.sym 31737 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[58]
.sym 31738 cic_i0.comb_stage[0][53]
.sym 31740 cic_i0.comb_stage[1][58]
.sym 31741 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[57]
.sym 31742 transmit_fifo.addr_rd[3]
.sym 31743 transmit_fifo.rd
.sym 31744 cic_i0.comb_stage[1][60]
.sym 31745 cic_i0.comb_stage[0][49]
.sym 31747 min_data[5]
.sym 31748 cic_i0.comb_stage[0][78]
.sym 31749 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[72]
.sym 31750 cic_i0.comb_stage[1][70]
.sym 31751 cic_i0.comb_stage[1][72]
.sym 31752 cic_i0.comb_stage[1][71]
.sym 31753 cic_i0.comb_stage[0][76]
.sym 31754 cic_i0.comb_stage[1][64]
.sym 31755 cic_i0.comb_stage[1][74]
.sym 31756 fifo_data[4]
.sym 31757 cic_i0.comb_stage[1][75]
.sym 31758 $auto$alumacc.cc:474:replace_alu$9581.C[64]
.sym 31763 cic_i0.comb_stage[0][70]
.sym 31765 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[71]
.sym 31766 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[69]
.sym 31767 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[64]
.sym 31768 cic_i0.comb_stage[0][68]
.sym 31770 cic_i0.comb_stage[0][64]
.sym 31771 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[67]
.sym 31772 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[68]
.sym 31773 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[66]
.sym 31774 cic_i0.comb_stage[0][66]
.sym 31775 cic_i0.comb_stage[0][71]
.sym 31776 cic_i0.comb_stage[0][69]
.sym 31778 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[65]
.sym 31780 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[70]
.sym 31783 cic_i0.comb_stage[0][67]
.sym 31786 cic_i0.comb_stage[0][65]
.sym 31795 $auto$alumacc.cc:474:replace_alu$9581.C[65]
.sym 31797 cic_i0.comb_stage[0][64]
.sym 31798 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[64]
.sym 31799 $auto$alumacc.cc:474:replace_alu$9581.C[64]
.sym 31801 $auto$alumacc.cc:474:replace_alu$9581.C[66]
.sym 31803 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[65]
.sym 31804 cic_i0.comb_stage[0][65]
.sym 31805 $auto$alumacc.cc:474:replace_alu$9581.C[65]
.sym 31807 $auto$alumacc.cc:474:replace_alu$9581.C[67]
.sym 31809 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[66]
.sym 31810 cic_i0.comb_stage[0][66]
.sym 31811 $auto$alumacc.cc:474:replace_alu$9581.C[66]
.sym 31813 $auto$alumacc.cc:474:replace_alu$9581.C[68]
.sym 31815 cic_i0.comb_stage[0][67]
.sym 31816 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[67]
.sym 31817 $auto$alumacc.cc:474:replace_alu$9581.C[67]
.sym 31819 $auto$alumacc.cc:474:replace_alu$9581.C[69]
.sym 31821 cic_i0.comb_stage[0][68]
.sym 31822 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[68]
.sym 31823 $auto$alumacc.cc:474:replace_alu$9581.C[68]
.sym 31825 $auto$alumacc.cc:474:replace_alu$9581.C[70]
.sym 31827 cic_i0.comb_stage[0][69]
.sym 31828 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[69]
.sym 31829 $auto$alumacc.cc:474:replace_alu$9581.C[69]
.sym 31831 $auto$alumacc.cc:474:replace_alu$9581.C[71]
.sym 31833 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[70]
.sym 31834 cic_i0.comb_stage[0][70]
.sym 31835 $auto$alumacc.cc:474:replace_alu$9581.C[70]
.sym 31837 $auto$alumacc.cc:474:replace_alu$9581.C[72]
.sym 31839 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[71]
.sym 31840 cic_i0.comb_stage[0][71]
.sym 31841 $auto$alumacc.cc:474:replace_alu$9581.C[71]
.sym 31843 dclk_$glb_clk
.sym 31854 cic_i0.int_stage[2][57]
.sym 31856 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[93]
.sym 31857 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[67]
.sym 31858 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[68]
.sym 31859 cic_i0.comb_stage[0][58]
.sym 31860 transmit_fifo.addr_wr[5]
.sym 31862 fifo_data[0]
.sym 31863 cic_i0.comb_stage[0][56]
.sym 31864 cic_i0.comb_stage[1][88]
.sym 31865 istx
.sym 31866 fifo_data[3]
.sym 31867 cic_i0.comb_stage[0][62]
.sym 31868 transmit_fifo.addr_wr[0]
.sym 31869 cic_i0.comb_stage[0][85]
.sym 31870 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[94]
.sym 31871 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[80]
.sym 31872 cic_i0.comb_stage[1][41]
.sym 31873 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[86]
.sym 31874 cic_i0.comb_stage[1][80]
.sym 31875 cic_i0.comb_stage[0][80]
.sym 31877 $PACKER_VCC_NET
.sym 31878 cic_i0.comb_stage[1][82]
.sym 31881 $auto$alumacc.cc:474:replace_alu$9581.C[72]
.sym 31886 cic_i0.comb_stage[0][72]
.sym 31888 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[77]
.sym 31890 cic_i0.comb_stage[0][73]
.sym 31891 cic_i0.comb_stage[0][75]
.sym 31893 cic_i0.comb_stage[0][77]
.sym 31894 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[78]
.sym 31896 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[79]
.sym 31899 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[74]
.sym 31900 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[73]
.sym 31901 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[75]
.sym 31903 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[76]
.sym 31908 cic_i0.comb_stage[0][78]
.sym 31909 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[72]
.sym 31913 cic_i0.comb_stage[0][76]
.sym 31915 cic_i0.comb_stage[0][79]
.sym 31916 cic_i0.comb_stage[0][74]
.sym 31918 $auto$alumacc.cc:474:replace_alu$9581.C[73]
.sym 31920 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[72]
.sym 31921 cic_i0.comb_stage[0][72]
.sym 31922 $auto$alumacc.cc:474:replace_alu$9581.C[72]
.sym 31924 $auto$alumacc.cc:474:replace_alu$9581.C[74]
.sym 31926 cic_i0.comb_stage[0][73]
.sym 31927 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[73]
.sym 31928 $auto$alumacc.cc:474:replace_alu$9581.C[73]
.sym 31930 $auto$alumacc.cc:474:replace_alu$9581.C[75]
.sym 31932 cic_i0.comb_stage[0][74]
.sym 31933 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[74]
.sym 31934 $auto$alumacc.cc:474:replace_alu$9581.C[74]
.sym 31936 $auto$alumacc.cc:474:replace_alu$9581.C[76]
.sym 31938 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[75]
.sym 31939 cic_i0.comb_stage[0][75]
.sym 31940 $auto$alumacc.cc:474:replace_alu$9581.C[75]
.sym 31942 $auto$alumacc.cc:474:replace_alu$9581.C[77]
.sym 31944 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[76]
.sym 31945 cic_i0.comb_stage[0][76]
.sym 31946 $auto$alumacc.cc:474:replace_alu$9581.C[76]
.sym 31948 $auto$alumacc.cc:474:replace_alu$9581.C[78]
.sym 31950 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[77]
.sym 31951 cic_i0.comb_stage[0][77]
.sym 31952 $auto$alumacc.cc:474:replace_alu$9581.C[77]
.sym 31954 $auto$alumacc.cc:474:replace_alu$9581.C[79]
.sym 31956 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[78]
.sym 31957 cic_i0.comb_stage[0][78]
.sym 31958 $auto$alumacc.cc:474:replace_alu$9581.C[78]
.sym 31960 $auto$alumacc.cc:474:replace_alu$9581.C[80]
.sym 31962 cic_i0.comb_stage[0][79]
.sym 31963 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[79]
.sym 31964 $auto$alumacc.cc:474:replace_alu$9581.C[79]
.sym 31966 dclk_$glb_clk
.sym 31976 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[78]
.sym 31978 cic_i0.comb_stage[0][93]
.sym 31980 cic_i0.comb_stage[0][70]
.sym 31981 cic_i0.comb_stage[0][66]
.sym 31982 cic_i0.comb_stage[1][77]
.sym 31983 cic_i0.comb_stage[0][48]
.sym 31984 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[79]
.sym 31987 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[74]
.sym 31988 cic_i0.comb_stage[1][75]
.sym 31989 cic_i0.comb_stage[0][68]
.sym 31990 cic_i0.int_stage[5][68]
.sym 31991 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[65]
.sym 31995 cic_i0.comb_stage[1][95]
.sym 31996 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[90]
.sym 31997 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[92]
.sym 31999 cic_i0.comb_stage[1][89]
.sym 32001 cic_i0.comb_stage[1][90]
.sym 32003 cic_i0.comb_stage[1][91]
.sym 32004 $auto$alumacc.cc:474:replace_alu$9581.C[80]
.sym 32009 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[83]
.sym 32010 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[84]
.sym 32011 cic_i0.comb_stage[0][84]
.sym 32013 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[81]
.sym 32014 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[85]
.sym 32016 cic_i0.comb_stage[0][83]
.sym 32017 cic_i0.comb_stage[0][81]
.sym 32020 cic_i0.comb_stage[0][86]
.sym 32021 cic_i0.comb_stage[0][82]
.sym 32022 cic_i0.comb_stage[0][87]
.sym 32023 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 32024 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[82]
.sym 32029 cic_i0.comb_stage[0][85]
.sym 32031 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[80]
.sym 32033 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[86]
.sym 32035 cic_i0.comb_stage[0][80]
.sym 32041 $auto$alumacc.cc:474:replace_alu$9581.C[81]
.sym 32043 cic_i0.comb_stage[0][80]
.sym 32044 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[80]
.sym 32045 $auto$alumacc.cc:474:replace_alu$9581.C[80]
.sym 32047 $auto$alumacc.cc:474:replace_alu$9581.C[82]
.sym 32049 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[81]
.sym 32050 cic_i0.comb_stage[0][81]
.sym 32051 $auto$alumacc.cc:474:replace_alu$9581.C[81]
.sym 32053 $auto$alumacc.cc:474:replace_alu$9581.C[83]
.sym 32055 cic_i0.comb_stage[0][82]
.sym 32056 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[82]
.sym 32057 $auto$alumacc.cc:474:replace_alu$9581.C[82]
.sym 32059 $auto$alumacc.cc:474:replace_alu$9581.C[84]
.sym 32061 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[83]
.sym 32062 cic_i0.comb_stage[0][83]
.sym 32063 $auto$alumacc.cc:474:replace_alu$9581.C[83]
.sym 32065 $auto$alumacc.cc:474:replace_alu$9581.C[85]
.sym 32067 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[84]
.sym 32068 cic_i0.comb_stage[0][84]
.sym 32069 $auto$alumacc.cc:474:replace_alu$9581.C[84]
.sym 32071 $auto$alumacc.cc:474:replace_alu$9581.C[86]
.sym 32073 cic_i0.comb_stage[0][85]
.sym 32074 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[85]
.sym 32075 $auto$alumacc.cc:474:replace_alu$9581.C[85]
.sym 32077 $auto$alumacc.cc:474:replace_alu$9581.C[87]
.sym 32079 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[86]
.sym 32080 cic_i0.comb_stage[0][86]
.sym 32081 $auto$alumacc.cc:474:replace_alu$9581.C[86]
.sym 32083 $auto$alumacc.cc:474:replace_alu$9581.C[88]
.sym 32085 cic_i0.comb_stage[0][87]
.sym 32086 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 32087 $auto$alumacc.cc:474:replace_alu$9581.C[87]
.sym 32089 dclk_$glb_clk
.sym 32100 cic_i0.int_stage[2][73]
.sym 32103 cic_i0.comb_stage[0][75]
.sym 32104 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[84]
.sym 32107 cic_i0.comb_stage[0][77]
.sym 32109 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[81]
.sym 32110 cic_i0.comb_stage[0][72]
.sym 32111 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 32112 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[82]
.sym 32114 cic_i0.comb_stage[0][73]
.sym 32115 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[103]
.sym 32117 cic_i0.comb_stage[0][102]
.sym 32118 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[96]
.sym 32119 cic_i0.comb_stage[0][103]
.sym 32120 cic_i0.comb_stage[1][96]
.sym 32122 cic_i0.comb_stage[1][97]
.sym 32124 cic_i0.comb_stage[1][98]
.sym 32126 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[97]
.sym 32127 $auto$alumacc.cc:474:replace_alu$9581.C[88]
.sym 32133 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[95]
.sym 32137 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[88]
.sym 32138 cic_i0.comb_stage[0][91]
.sym 32139 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[91]
.sym 32140 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[94]
.sym 32143 cic_i0.comb_stage[0][88]
.sym 32145 cic_i0.comb_stage[0][94]
.sym 32147 cic_i0.comb_stage[0][90]
.sym 32153 cic_i0.comb_stage[0][93]
.sym 32154 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[89]
.sym 32156 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[90]
.sym 32157 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[92]
.sym 32159 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[93]
.sym 32160 cic_i0.comb_stage[0][89]
.sym 32162 cic_i0.comb_stage[0][92]
.sym 32163 cic_i0.comb_stage[0][95]
.sym 32164 $auto$alumacc.cc:474:replace_alu$9581.C[89]
.sym 32166 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[88]
.sym 32167 cic_i0.comb_stage[0][88]
.sym 32168 $auto$alumacc.cc:474:replace_alu$9581.C[88]
.sym 32170 $auto$alumacc.cc:474:replace_alu$9581.C[90]
.sym 32172 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[89]
.sym 32173 cic_i0.comb_stage[0][89]
.sym 32174 $auto$alumacc.cc:474:replace_alu$9581.C[89]
.sym 32176 $auto$alumacc.cc:474:replace_alu$9581.C[91]
.sym 32178 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[90]
.sym 32179 cic_i0.comb_stage[0][90]
.sym 32180 $auto$alumacc.cc:474:replace_alu$9581.C[90]
.sym 32182 $auto$alumacc.cc:474:replace_alu$9581.C[92]
.sym 32184 cic_i0.comb_stage[0][91]
.sym 32185 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[91]
.sym 32186 $auto$alumacc.cc:474:replace_alu$9581.C[91]
.sym 32188 $auto$alumacc.cc:474:replace_alu$9581.C[93]
.sym 32190 cic_i0.comb_stage[0][92]
.sym 32191 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[92]
.sym 32192 $auto$alumacc.cc:474:replace_alu$9581.C[92]
.sym 32194 $auto$alumacc.cc:474:replace_alu$9581.C[94]
.sym 32196 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[93]
.sym 32197 cic_i0.comb_stage[0][93]
.sym 32198 $auto$alumacc.cc:474:replace_alu$9581.C[93]
.sym 32200 $auto$alumacc.cc:474:replace_alu$9581.C[95]
.sym 32202 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[94]
.sym 32203 cic_i0.comb_stage[0][94]
.sym 32204 $auto$alumacc.cc:474:replace_alu$9581.C[94]
.sym 32206 $auto$alumacc.cc:474:replace_alu$9581.C[96]
.sym 32208 cic_i0.comb_stage[0][95]
.sym 32209 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[95]
.sym 32210 $auto$alumacc.cc:474:replace_alu$9581.C[95]
.sym 32212 dclk_$glb_clk
.sym 32226 cic_i0.comb_stage[0][81]
.sym 32228 cic_i0.comb_stage[1][93]
.sym 32231 cic_i0.comb_stage[0][87]
.sym 32232 cic_i0.comb_stage[0][82]
.sym 32234 cic_i0.comb_stage[1][91]
.sym 32235 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[91]
.sym 32236 cic_i0.comb_stage[0][86]
.sym 32246 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[98]
.sym 32247 cic_i0.comb_stage[0][100]
.sym 32250 $auto$alumacc.cc:474:replace_alu$9581.C[96]
.sym 32257 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[98]
.sym 32258 cic_i0.comb_stage[0][97]
.sym 32259 cic_i0.comb_stage[0][99]
.sym 32261 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[100]
.sym 32262 cic_i0.comb_stage[0][98]
.sym 32263 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[101]
.sym 32265 cic_i0.comb_stage[0][100]
.sym 32267 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[102]
.sym 32268 cic_i0.comb_stage[0][101]
.sym 32270 cic_i0.comb_stage[0][96]
.sym 32275 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[103]
.sym 32277 cic_i0.comb_stage[0][102]
.sym 32278 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[96]
.sym 32279 cic_i0.comb_stage[0][103]
.sym 32285 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[99]
.sym 32286 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[97]
.sym 32287 $auto$alumacc.cc:474:replace_alu$9581.C[97]
.sym 32289 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[96]
.sym 32290 cic_i0.comb_stage[0][96]
.sym 32291 $auto$alumacc.cc:474:replace_alu$9581.C[96]
.sym 32293 $auto$alumacc.cc:474:replace_alu$9581.C[98]
.sym 32295 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[97]
.sym 32296 cic_i0.comb_stage[0][97]
.sym 32297 $auto$alumacc.cc:474:replace_alu$9581.C[97]
.sym 32299 $auto$alumacc.cc:474:replace_alu$9581.C[99]
.sym 32301 cic_i0.comb_stage[0][98]
.sym 32302 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[98]
.sym 32303 $auto$alumacc.cc:474:replace_alu$9581.C[98]
.sym 32305 $auto$alumacc.cc:474:replace_alu$9581.C[100]
.sym 32307 cic_i0.comb_stage[0][99]
.sym 32308 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[99]
.sym 32309 $auto$alumacc.cc:474:replace_alu$9581.C[99]
.sym 32311 $auto$alumacc.cc:474:replace_alu$9581.C[101]
.sym 32313 cic_i0.comb_stage[0][100]
.sym 32314 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[100]
.sym 32315 $auto$alumacc.cc:474:replace_alu$9581.C[100]
.sym 32317 $auto$alumacc.cc:474:replace_alu$9581.C[102]
.sym 32319 cic_i0.comb_stage[0][101]
.sym 32320 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[101]
.sym 32321 $auto$alumacc.cc:474:replace_alu$9581.C[101]
.sym 32323 $auto$alumacc.cc:474:replace_alu$9581.C[103]
.sym 32325 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[102]
.sym 32326 cic_i0.comb_stage[0][102]
.sym 32327 $auto$alumacc.cc:474:replace_alu$9581.C[102]
.sym 32329 $auto$alumacc.cc:474:replace_alu$9581.C[104]
.sym 32331 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[103]
.sym 32332 cic_i0.comb_stage[0][103]
.sym 32333 $auto$alumacc.cc:474:replace_alu$9581.C[103]
.sym 32335 dclk_$glb_clk
.sym 32351 cic_i0.comb_stage[0][90]
.sym 32352 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[95]
.sym 32354 cic_i0.comb_stage[0][94]
.sym 32355 cic_i0.comb_stage[1][98]
.sym 32357 cic_i0.comb_stage[0][91]
.sym 32371 cic_i0.comb_stage[1][105]
.sym 32373 $auto$alumacc.cc:474:replace_alu$9581.C[104]
.sym 32382 cic_i0.int_stage[5][100]
.sym 32383 cic_i0.int_stage[5][101]
.sym 32388 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[104]
.sym 32389 cic_i0.comb_stage[0][104]
.sym 32390 cic_i0.comb_stage[0][105]
.sym 32398 cic_i0.int_stage[5][92]
.sym 32403 cic_i0.int_stage[5][89]
.sym 32406 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 32407 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[105]
.sym 32408 cic_i0.comb_stage[0][89]
.sym 32410 $auto$alumacc.cc:474:replace_alu$9581.C[105]
.sym 32412 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[104]
.sym 32413 cic_i0.comb_stage[0][104]
.sym 32414 $auto$alumacc.cc:474:replace_alu$9581.C[104]
.sym 32418 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[105]
.sym 32419 cic_i0.comb_stage[0][105]
.sym 32420 $auto$alumacc.cc:474:replace_alu$9581.C[105]
.sym 32425 cic_i0.int_stage[5][100]
.sym 32432 cic_i0.int_stage[5][92]
.sym 32436 cic_i0.comb_stage[0][89]
.sym 32441 cic_i0.int_stage[5][101]
.sym 32447 cic_i0.int_stage[5][89]
.sym 32453 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 32458 dclk_$glb_clk
.sym 32472 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[101]
.sym 32474 cic_i0.comb_stage[0][96]
.sym 32476 cic_i0.comb_stage[0][98]
.sym 32480 cic_i0.comb_stage[0][97]
.sym 32483 cic_i0.comb_stage[0][99]
.sym 32501 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 32504 cic_i0.int_stage[5][93]
.sym 32509 cic_i0.int_stage[5][104]
.sym 32510 cic_i0.int_stage[5][105]
.sym 32526 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 32528 cic_i0.comb_stage[0][104]
.sym 32529 cic_i0.comb_stage[0][105]
.sym 32532 cic_i0.comb_stage[0][93]
.sym 32534 cic_i0.comb_stage[0][104]
.sym 32543 cic_i0.comb_stage[0][93]
.sym 32546 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 32552 cic_i0.int_stage[5][104]
.sym 32560 cic_i0.int_stage[5][105]
.sym 32566 cic_i0.comb_stage[0][105]
.sym 32570 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 32578 cic_i0.int_stage[5][93]
.sym 32581 dclk_$glb_clk
.sym 32631 i0[8]
.sym 32651 i0[8]
.sym 32684 sine_11_16.cos[9]
.sym 32685 sine_11_16.cos[13]
.sym 32688 sine_11_16.cos[10]
.sym 32690 sine_11_16.cos[11]
.sym 32699 cic_i0.comb_stage[3][100]
.sym 32727 $PACKER_VCC_NET
.sym 32728 sine_11_16.addr_cos[0]
.sym 32733 sine_11_16.addr_cos[2]
.sym 32736 sine_11_16.addr_cos[5]
.sym 32738 sine_11_16.addr_cos[3]
.sym 32742 sine_11_16.addr_cos[4]
.sym 32745 sine_11_16.addr_cos[1]
.sym 32747 sine_11_16.addr_cos[8]
.sym 32748 sine_11_16.addr_cos[7]
.sym 32750 $PACKER_VCC_NET
.sym 32751 sine_11_16.addr_cos[6]
.sym 32759 cos[6]
.sym 32760 cos[3]
.sym 32761 sine_11_16.cos[3]
.sym 32762 sine_11_16.cos[6]
.sym 32763 sine_11_16.cos[14]
.sym 32764 sine_11_16.cos[12]
.sym 32765 sine_11_16.cos[8]
.sym 32766 sine_11_16.cos[15]
.sym 32775 sine_11_16.addr_cos[0]
.sym 32776 sine_11_16.addr_cos[1]
.sym 32778 sine_11_16.addr_cos[2]
.sym 32779 sine_11_16.addr_cos[3]
.sym 32780 sine_11_16.addr_cos[4]
.sym 32781 sine_11_16.addr_cos[5]
.sym 32782 sine_11_16.addr_cos[6]
.sym 32783 sine_11_16.addr_cos[7]
.sym 32784 sine_11_16.addr_cos[8]
.sym 32786 o_sclk$SB_IO_OUT_$glb_clk
.sym 32787 $PACKER_VCC_NET
.sym 32788 $PACKER_VCC_NET
.sym 32808 sine_11_16.addr_cos[5]
.sym 32811 $PACKER_VCC_NET
.sym 32830 sine_11_16.negate_cos[1]
.sym 32855 cic_i0.comb_stage[3][23]
.sym 32867 $PACKER_GND_NET
.sym 32869 $PACKER_VCC_NET
.sym 32898 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 32900 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[23]
.sym 32901 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 32902 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 32903 cic_i0.comb_stage[3][80]
.sym 32904 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 32924 $PACKER_GND_NET_$glb_clk
.sym 32925 $PACKER_GND_NET
.sym 32934 $PACKER_VCC_NET
.sym 32940 sine_11_16.cos[8]
.sym 32943 $PACKER_GND_NET
.sym 32944 sine_11_16.cos[15]
.sym 32950 $PACKER_GND_NET
.sym 32955 $PACKER_VCC_NET
.sym 32961 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 32962 cic_i0.comb_stage[4][86]
.sym 32970 sine_11_16.addr_cos[0]
.sym 32971 $PACKER_VCC_NET
.sym 32972 sine_11_16.addr_cos[2]
.sym 32973 sine_11_16.addr_cos[5]
.sym 32982 sine_11_16.addr_cos[3]
.sym 32985 $PACKER_VCC_NET
.sym 32986 sine_11_16.addr_cos[4]
.sym 32989 sine_11_16.addr_cos[1]
.sym 32991 sine_11_16.addr_cos[8]
.sym 32992 sine_11_16.addr_cos[7]
.sym 32995 sine_11_16.addr_cos[6]
.sym 32999 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 33000 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 33001 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 33002 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 33003 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 33004 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 33005 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[43]
.sym 33006 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[91]
.sym 33015 sine_11_16.addr_cos[0]
.sym 33016 sine_11_16.addr_cos[1]
.sym 33018 sine_11_16.addr_cos[2]
.sym 33019 sine_11_16.addr_cos[3]
.sym 33020 sine_11_16.addr_cos[4]
.sym 33021 sine_11_16.addr_cos[5]
.sym 33022 sine_11_16.addr_cos[6]
.sym 33023 sine_11_16.addr_cos[7]
.sym 33024 sine_11_16.addr_cos[8]
.sym 33026 o_sclk$SB_IO_OUT_$glb_clk
.sym 33027 $PACKER_VCC_NET
.sym 33028 $PACKER_VCC_NET
.sym 33043 sine_11_16.data_cos[5]
.sym 33045 sine_11_16.data_cos[7]
.sym 33048 o_adcfb_p$SB_IO_OUT
.sym 33059 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 33060 cic_i0.comb_stage[3][29]
.sym 33062 cic_i0.comb_stage[3][43]
.sym 33063 sine_11_16.data_cos[3]
.sym 33082 $PACKER_VCC_NET
.sym 33096 $PACKER_GND_NET
.sym 33101 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 33102 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 33103 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 33104 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[100]
.sym 33105 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 33106 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 33107 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[94]
.sym 33108 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 33128 $PACKER_GND_NET_$glb_clk
.sym 33129 $PACKER_GND_NET
.sym 33138 $PACKER_VCC_NET
.sym 33145 sine_11_16.data_cos[1]
.sym 33151 sine_11_16.data_cos[2]
.sym 33163 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 33173 $PACKER_VCC_NET
.sym 33174 sine_11_16.addr_sin[6]
.sym 33177 sine_11_16.addr_sin[3]
.sym 33178 sine_11_16.addr_sin[4]
.sym 33179 sine_11_16.addr_sin[2]
.sym 33180 sine_11_16.addr_sin[7]
.sym 33181 sine_11_16.addr_sin[0]
.sym 33184 $PACKER_VCC_NET
.sym 33196 sine_11_16.addr_sin[1]
.sym 33198 sine_11_16.addr_sin[5]
.sym 33199 sine_11_16.addr_sin[8]
.sym 33203 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 33204 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[99]
.sym 33205 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 33206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 33207 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 33208 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 33209 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 33210 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[102]
.sym 33219 sine_11_16.addr_sin[0]
.sym 33220 sine_11_16.addr_sin[1]
.sym 33222 sine_11_16.addr_sin[2]
.sym 33223 sine_11_16.addr_sin[3]
.sym 33224 sine_11_16.addr_sin[4]
.sym 33225 sine_11_16.addr_sin[5]
.sym 33226 sine_11_16.addr_sin[6]
.sym 33227 sine_11_16.addr_sin[7]
.sym 33228 sine_11_16.addr_sin[8]
.sym 33230 o_sclk$SB_IO_OUT_$glb_clk
.sym 33231 $PACKER_VCC_NET
.sym 33232 $PACKER_VCC_NET
.sym 33251 cic_i0.comb_stage[3][100]
.sym 33255 cic_i0.comb_stage[3][98]
.sym 33257 cic_i0.comb_stage[4][105]
.sym 33264 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 33265 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[3]
.sym 33267 cic_i0.comb_stage[3][17]
.sym 33284 $PACKER_GND_NET
.sym 33286 $PACKER_VCC_NET
.sym 33305 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 33306 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 33307 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[3]
.sym 33308 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 33309 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 33310 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 33311 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 33312 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 33332 $PACKER_GND_NET_$glb_clk
.sym 33333 $PACKER_GND_NET
.sym 33342 $PACKER_VCC_NET
.sym 33349 cic_i0.comb_stage[3][92]
.sym 33354 cic_i0.comb_stage[3][102]
.sym 33358 cic_i0.comb_stage[3][39]
.sym 33360 cic_i0.comb_stage[3][3]
.sym 33362 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 33363 cic_i0.comb_stage[3][34]
.sym 33364 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 33365 cic_i0.comb_stage[4][47]
.sym 33369 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 33377 sine_11_16.addr_sin[5]
.sym 33378 sine_11_16.addr_sin[6]
.sym 33379 $PACKER_VCC_NET
.sym 33381 sine_11_16.addr_sin[3]
.sym 33382 sine_11_16.addr_sin[4]
.sym 33383 sine_11_16.addr_sin[2]
.sym 33384 sine_11_16.addr_sin[1]
.sym 33385 sine_11_16.addr_sin[0]
.sym 33387 sine_11_16.addr_sin[8]
.sym 33388 sine_11_16.addr_sin[7]
.sym 33393 $PACKER_VCC_NET
.sym 33407 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 33408 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[22]
.sym 33409 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 33410 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 33411 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[83]
.sym 33412 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 33413 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 33414 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 33423 sine_11_16.addr_sin[0]
.sym 33424 sine_11_16.addr_sin[1]
.sym 33426 sine_11_16.addr_sin[2]
.sym 33427 sine_11_16.addr_sin[3]
.sym 33428 sine_11_16.addr_sin[4]
.sym 33429 sine_11_16.addr_sin[5]
.sym 33430 sine_11_16.addr_sin[6]
.sym 33431 sine_11_16.addr_sin[7]
.sym 33432 sine_11_16.addr_sin[8]
.sym 33434 o_sclk$SB_IO_OUT_$glb_clk
.sym 33435 $PACKER_VCC_NET
.sym 33436 $PACKER_VCC_NET
.sym 33462 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 33463 cic_i0.comb_stage[3][29]
.sym 33467 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 33468 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 33469 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 33470 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 33472 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[22]
.sym 33490 $PACKER_VCC_NET
.sym 33504 $PACKER_GND_NET
.sym 33509 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 33510 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 33511 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[49]
.sym 33512 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 33513 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 33514 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[1]
.sym 33515 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 33516 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[33]
.sym 33536 $PACKER_GND_NET_$glb_clk
.sym 33537 $PACKER_GND_NET
.sym 33546 $PACKER_VCC_NET
.sym 33550 cic_i0.comb_stage[3][92]
.sym 33553 sine_11_16.data_sin[9]
.sym 33556 cic_i0.comb_stage[3][87]
.sym 33557 cic_i0.comb_stage[3][28]
.sym 33558 cic_i0.comb_stage[3][58]
.sym 33562 cic_i0.comb_stage[3][22]
.sym 33564 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 33565 cic_i0.comb_stage[3][85]
.sym 33566 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 33567 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 33568 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 33570 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[33]
.sym 33572 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 33573 cic_i0.comb_stage[3][1]
.sym 33574 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 33611 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[8]
.sym 33612 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 33613 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[10]
.sym 33614 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[53]
.sym 33615 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[15]
.sym 33616 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 33617 cic_i0.comb_stage[3][0]
.sym 33618 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[11]
.sym 33652 cic_i0.comb_stage[3][100]
.sym 33657 cic_i0.comb_stage[3][1]
.sym 33665 cic_i0.comb_stage[4][105]
.sym 33666 cic_i0.comb_stage[4][8]
.sym 33667 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 33668 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 33669 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[3]
.sym 33670 cic_i0.comb_stage[4][10]
.sym 33671 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 33672 cic_i0.comb_stage[4][11]
.sym 33673 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 33675 cic_i0.comb_stage[4][3]
.sym 33714 cic_i0.comb_stage[4][1]
.sym 33715 cic_i0.comb_stage[4][2]
.sym 33716 cic_i0.comb_stage[4][3]
.sym 33717 cic_i0.comb_stage[4][4]
.sym 33718 cic_i0.comb_stage[4][5]
.sym 33719 cic_i0.comb_stage[4][6]
.sym 33720 cic_i0.comb_stage[4][7]
.sym 33760 cic_i0.comb_stage[1][0]
.sym 33761 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 33767 cic_i0.comb_stage[3][2]
.sym 33769 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[53]
.sym 33770 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 33771 cic_i0.comb_stage[3][10]
.sym 33772 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 33773 cic_i0.comb_stage[3][5]
.sym 33774 cic_i0.comb_stage[3][3]
.sym 33775 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[9]
.sym 33776 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[13]
.sym 33777 cic_i0.comb_stage[4][47]
.sym 33778 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 33815 cic_i0.comb_stage[4][8]
.sym 33816 cic_i0.comb_stage[4][9]
.sym 33817 cic_i0.comb_stage[4][10]
.sym 33818 cic_i0.comb_stage[4][11]
.sym 33819 cic_i0.comb_stage[4][12]
.sym 33820 cic_i0.comb_stage[4][13]
.sym 33821 cic_i0.comb_stage[4][14]
.sym 33822 cic_i0.comb_stage[4][15]
.sym 33857 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 33859 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[6]
.sym 33860 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[4]
.sym 33862 cic_i0.comb_stage[4][7]
.sym 33864 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 33866 cic_i0.comb_stage[3][6]
.sym 33868 cic_i0.comb_stage[4][2]
.sym 33869 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[22]
.sym 33870 cic_i0.comb_stage[3][8]
.sym 33871 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 33872 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 33873 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 33874 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 33875 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 33876 cic_i0.comb_stage[3][11]
.sym 33877 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[10]
.sym 33878 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 33880 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 33917 cic_i0.comb_stage[4][16]
.sym 33918 cic_i0.comb_stage[4][17]
.sym 33919 cic_i0.comb_stage[4][18]
.sym 33920 cic_i0.comb_stage[4][19]
.sym 33921 cic_i0.comb_stage[4][20]
.sym 33922 cic_i0.comb_stage[4][21]
.sym 33923 cic_i0.comb_stage[4][22]
.sym 33924 cic_i0.comb_stage[4][23]
.sym 33960 cic_i0.comb_stage[4][14]
.sym 33961 cic_i0.comb_stage[3][14]
.sym 33963 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[14]
.sym 33964 cic_i0.comb_stage[3][12]
.sym 33968 cic_i0.comb_stage[4][9]
.sym 33971 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 33972 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 33973 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[30]
.sym 33974 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 33975 cic_i0.comb_stage[3][22]
.sym 33976 cic_i0.comb_stage[3][19]
.sym 33977 cic_i0.comb_stage[3][85]
.sym 33978 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 33979 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[33]
.sym 33980 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 33981 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 33982 cic_i0.comb_stage[4][37]
.sym 34019 cic_i0.comb_stage[4][24]
.sym 34020 cic_i0.comb_stage[4][25]
.sym 34021 cic_i0.comb_stage[4][26]
.sym 34022 cic_i0.comb_stage[4][27]
.sym 34023 cic_i0.comb_stage[4][28]
.sym 34024 cic_i0.comb_stage[4][29]
.sym 34025 cic_i0.comb_stage[4][30]
.sym 34026 cic_i0.comb_stage[4][31]
.sym 34065 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[19]
.sym 34066 cic_i0.comb_stage[4][23]
.sym 34069 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[16]
.sym 34070 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 34072 cic_i0.comb_stage[3][23]
.sym 34075 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 34076 cic_i0.comb_stage[3][35]
.sym 34077 cic_i0.comb_stage[4][105]
.sym 34078 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 34079 cic_i0.comb_stage[3][31]
.sym 34080 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 34081 cic_i0.comb_stage[3][26]
.sym 34082 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[35]
.sym 34083 cic_i0.comb_stage[3][27]
.sym 34084 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 34121 cic_i0.comb_stage[4][32]
.sym 34122 cic_i0.comb_stage[4][33]
.sym 34123 cic_i0.comb_stage[4][34]
.sym 34124 cic_i0.comb_stage[4][35]
.sym 34125 cic_i0.comb_stage[4][36]
.sym 34126 cic_i0.comb_stage[4][37]
.sym 34127 cic_i0.comb_stage[4][38]
.sym 34128 cic_i0.comb_stage[4][39]
.sym 34164 cic_i0.comb_stage[3][30]
.sym 34165 cic_i0.comb_stage[1][31]
.sym 34166 cic_i0.comb_stage[4][27]
.sym 34167 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 34168 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 34170 cic_i0.comb_stage[4][24]
.sym 34171 cic_i0.comb_stage[1][0]
.sym 34172 cic_i0.comb_stage[4][25]
.sym 34174 cic_i0.comb_stage[4][26]
.sym 34175 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 34176 cic_i0.comb_stage[4][36]
.sym 34177 cic_i0.comb_stage[4][47]
.sym 34179 cic_i0.comb_stage[3][36]
.sym 34180 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 34181 cic_i0.comb_stage[3][39]
.sym 34182 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 34183 cic_i0.comb_stage[3][34]
.sym 34184 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 34185 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[53]
.sym 34186 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 34223 cic_i0.comb_stage[4][40]
.sym 34224 cic_i0.comb_stage[4][41]
.sym 34225 cic_i0.comb_stage[4][42]
.sym 34226 cic_i0.comb_stage[4][43]
.sym 34227 cic_i0.comb_stage[4][44]
.sym 34228 cic_i0.comb_stage[4][45]
.sym 34229 cic_i0.comb_stage[4][46]
.sym 34230 cic_i0.comb_stage[4][47]
.sym 34265 cic_i0.comb_stage[1][6]
.sym 34266 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 34267 cic_i0.comb_stage[1][39]
.sym 34268 cic_i0.comb_stage[4][35]
.sym 34269 cic_i0.comb_stage[1][7]
.sym 34271 cic_i0.comb_stage[3][38]
.sym 34274 cic_i0.comb_stage[4][33]
.sym 34275 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 34276 cic_i0.comb_stage[4][34]
.sym 34278 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 34279 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 34280 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[59]
.sym 34281 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[56]
.sym 34282 cic_i0.comb_stage[3][43]
.sym 34283 cic_i0.comb_stage[3][47]
.sym 34284 cic_i0.comb_stage[3][44]
.sym 34285 cic_i0.comb_stage[4][70]
.sym 34286 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 34287 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 34288 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 34325 cic_i0.comb_stage[4][48]
.sym 34326 cic_i0.comb_stage[4][49]
.sym 34327 cic_i0.comb_stage[4][50]
.sym 34328 cic_i0.comb_stage[4][51]
.sym 34329 cic_i0.comb_stage[4][52]
.sym 34330 cic_i0.comb_stage[4][53]
.sym 34331 cic_i0.comb_stage[4][54]
.sym 34332 cic_i0.comb_stage[4][55]
.sym 34366 transmit_fifo.addr_wr[2]
.sym 34368 cic_i0.comb_stage[4][46]
.sym 34373 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 34377 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 34378 cic_i0.comb_stage[4][42]
.sym 34379 cic_i0.comb_stage[3][52]
.sym 34380 cic_i0.comb_stage[3][53]
.sym 34382 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 34383 cic_i0.comb_stage[3][54]
.sym 34384 cic_i0.comb_stage[3][55]
.sym 34385 cic_i0.comb_stage[3][85]
.sym 34386 cic_i0.comb_stage[3][51]
.sym 34387 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 34388 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 34390 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[60]
.sym 34427 cic_i0.comb_stage[4][56]
.sym 34428 cic_i0.comb_stage[4][57]
.sym 34429 cic_i0.comb_stage[4][58]
.sym 34430 cic_i0.comb_stage[4][59]
.sym 34431 cic_i0.comb_stage[4][60]
.sym 34432 cic_i0.comb_stage[4][61]
.sym 34433 cic_i0.comb_stage[4][62]
.sym 34434 cic_i0.comb_stage[4][63]
.sym 34469 cic_i0.comb_stage[3][49]
.sym 34470 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 34472 cic_i0.comb_stage[4][51]
.sym 34474 cic_i0.comb_stage[4][55]
.sym 34475 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 34478 cic_i0.comb_stage[4][49]
.sym 34480 cic_i0.comb_stage[4][50]
.sym 34481 cic_i0.comb_stage[3][58]
.sym 34483 cic_i0.comb_stage[4][71]
.sym 34484 cic_i0.comb_stage[4][105]
.sym 34485 cic_i0.comb_stage[3][62]
.sym 34486 cic_i0.comb_stage[4][62]
.sym 34487 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 34488 cic_i0.comb_stage[3][59]
.sym 34489 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 34491 cic_i0.comb_stage[3][63]
.sym 34492 cic_i0.comb_stage[3][61]
.sym 34529 cic_i0.comb_stage[4][64]
.sym 34530 cic_i0.comb_stage[4][65]
.sym 34531 cic_i0.comb_stage[4][66]
.sym 34532 cic_i0.comb_stage[4][67]
.sym 34533 cic_i0.comb_stage[4][68]
.sym 34534 cic_i0.comb_stage[4][69]
.sym 34535 cic_i0.comb_stage[4][70]
.sym 34536 cic_i0.comb_stage[4][71]
.sym 34571 cic_i0.comb_stage[1][69]
.sym 34574 cic_i0.comb_stage[4][59]
.sym 34576 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[61]
.sym 34578 cic_i0.comb_stage[1][30]
.sym 34579 cic_i0.comb_stage[1][25]
.sym 34580 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[57]
.sym 34581 cic_i0.comb_stage[1][67]
.sym 34582 cic_i0.comb_stage[4][58]
.sym 34583 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 34584 cic_i0.comb_stage[3][70]
.sym 34585 cic_i0.comb_stage[3][67]
.sym 34586 cic_i0.comb_stage[3][66]
.sym 34588 cic_i0.comb_stage[3][71]
.sym 34589 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 34590 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 34591 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 34592 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 34593 cic_i0.comb_stage[4][63]
.sym 34594 cic_i0.int_stage[4][0]
.sym 34631 cic_i0.comb_stage[4][72]
.sym 34632 cic_i0.comb_stage[4][73]
.sym 34633 cic_i0.comb_stage[4][74]
.sym 34634 cic_i0.comb_stage[4][75]
.sym 34635 cic_i0.comb_stage[4][76]
.sym 34636 cic_i0.comb_stage[4][77]
.sym 34637 cic_i0.comb_stage[4][78]
.sym 34638 cic_i0.comb_stage[4][79]
.sym 34670 cic_i0.int_stage[1][1]
.sym 34673 cic_i0.int_stage[5][4]
.sym 34674 cic_i0.comb_stage[1][34]
.sym 34676 cic_i0.comb_stage[0][3]
.sym 34677 cic_i0.comb_stage[3][68]
.sym 34678 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 34679 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 34680 cic_i0.comb_stage[1][30]
.sym 34681 cic_i0.comb_stage[3][65]
.sym 34682 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 34683 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 34684 cic_i0.comb_stage[4][66]
.sym 34685 cic_i0.comb_stage[3][74]
.sym 34687 cic_i0.comb_stage[4][87]
.sym 34689 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 34690 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 34691 cic_i0.comb_stage[3][79]
.sym 34692 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 34693 cic_i0.comb_stage[4][70]
.sym 34694 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 34695 cic_i0.comb_stage[3][75]
.sym 34696 cic_i0.comb_stage[3][73]
.sym 34733 cic_i0.comb_stage[4][80]
.sym 34734 cic_i0.comb_stage[4][81]
.sym 34735 cic_i0.comb_stage[4][82]
.sym 34736 cic_i0.comb_stage[4][83]
.sym 34737 cic_i0.comb_stage[4][84]
.sym 34738 cic_i0.comb_stage[4][85]
.sym 34739 cic_i0.comb_stage[4][86]
.sym 34740 cic_i0.comb_stage[4][87]
.sym 34771 min_data[6]
.sym 34772 cic_i0.int_stage[1][9]
.sym 34774 min_data[6]
.sym 34775 min_data[5]
.sym 34776 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 34777 cic_i0.comb_stage[3][78]
.sym 34778 cic_i0.comb_stage[4][75]
.sym 34780 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 34782 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 34783 cic_i0.int_stage[5][15]
.sym 34784 cic_i0.comb_stage[4][73]
.sym 34785 cic_i0.int_stage[5][8]
.sym 34788 cic_i0.comb_stage[3][85]
.sym 34789 cic_i0.comb_stage[3][84]
.sym 34790 cic_i0.comb_stage[3][94]
.sym 34791 cic_i0.comb_stage[3][86]
.sym 34792 cic_i0.comb_stage[3][83]
.sym 34794 cic_i0.comb_stage[3][82]
.sym 34795 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 34796 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 34798 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 34835 cic_i0.comb_stage[4][88]
.sym 34836 cic_i0.comb_stage[4][89]
.sym 34837 cic_i0.comb_stage[4][90]
.sym 34838 cic_i0.comb_stage[4][91]
.sym 34839 cic_i0.comb_stage[4][92]
.sym 34840 cic_i0.comb_stage[4][93]
.sym 34841 cic_i0.comb_stage[4][94]
.sym 34842 cic_i0.comb_stage[4][95]
.sym 34877 cic_i0.int_stage[5][20]
.sym 34878 cic_i0.comb_stage[0][17]
.sym 34879 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 34880 cic_i0.comb_stage[0][23]
.sym 34881 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 34882 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 34883 cic_i0.comb_stage[3][81]
.sym 34884 cic_i0.comb_stage[4][80]
.sym 34885 cic_i0.comb_stage[3][87]
.sym 34887 min_data[7]
.sym 34890 cic_i0.comb_stage[3][98]
.sym 34891 cic_i0.comb_stage[4][103]
.sym 34892 cic_i0.comb_stage[4][105]
.sym 34895 cic_i0.comb_stage[3][95]
.sym 34896 cic_i0.comb_stage[3][92]
.sym 34897 cic_i0.comb_stage[3][90]
.sym 34898 cic_i0.comb_stage[3][91]
.sym 34900 cic_i0.comb_stage[3][93]
.sym 34937 cic_i0.comb_stage[4][96]
.sym 34938 cic_i0.comb_stage[4][97]
.sym 34939 cic_i0.comb_stage[4][98]
.sym 34940 cic_i0.comb_stage[4][99]
.sym 34941 cic_i0.comb_stage[4][100]
.sym 34942 cic_i0.comb_stage[4][101]
.sym 34943 cic_i0.comb_stage[4][102]
.sym 34944 cic_i0.comb_stage[4][103]
.sym 34976 cic_i0.int_stage[1][25]
.sym 34981 min_data[0]
.sym 34982 cic_i0.comb_stage[1][57]
.sym 34984 cic_i0.comb_stage[1][53]
.sym 34986 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 34987 cic_i0.comb_stage[3][89]
.sym 34988 cic_i0.comb_stage[1][37]
.sym 34989 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 34990 cic_i0.int_stage[1][26]
.sym 34991 cic_i0.int_stage[4][0]
.sym 34994 cic_i0.comb_stage[3][102]
.sym 34997 cic_i0.comb_stage[3][103]
.sym 34998 cic_i0.comb_stage[3][99]
.sym 35000 cic_i0.comb_stage[3][100]
.sym 35039 cic_i0.comb_stage[4][104]
.sym 35040 cic_i0.comb_stage[4][105]
.sym 35041 cic_i0.comb_stage[0][33]
.sym 35042 cic_i0.comb_stage[0][44]
.sym 35043 cic_i0.comb_stage[0][41]
.sym 35044 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[28]
.sym 35045 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 35046 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 35078 cic_i0.int_stage[1][33]
.sym 35081 min_data[2]
.sym 35082 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 35083 cic_i0.comb_stage[3][96]
.sym 35084 cic_i0.comb_stage[4][99]
.sym 35085 min_data[1]
.sym 35086 cic_i0.comb_stage[1][61]
.sym 35087 cic_i0.int_stage[1][38]
.sym 35088 min_data[3]
.sym 35089 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 35090 cic_i0.comb_stage[0][27]
.sym 35091 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 35092 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 35093 cic_i0.int_stage[5][62]
.sym 35098 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 35101 transmit_fifo.addr_rd[0]
.sym 35141 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[56]
.sym 35142 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 35143 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[84]
.sym 35144 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 35145 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[76]
.sym 35146 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[81]
.sym 35147 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 35148 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 35179 cic_i0.int_stage[2][40]
.sym 35180 cic_i0.int_stage[1][41]
.sym 35183 cic_i0.int_stage[1][42]
.sym 35185 cic_i0.comb_stage[1][70]
.sym 35186 cic_i0.comb_stage[0][30]
.sym 35187 cic_i0.comb_stage[1][64]
.sym 35188 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 35190 cic_i0.comb_stage[0][40]
.sym 35191 cic_i0.int_stage[1][47]
.sym 35192 cic_i0.comb_stage[1][71]
.sym 35194 cic_i0.comb_stage[0][33]
.sym 35195 cic_i0.comb_stage[0][33]
.sym 35196 cic_i0.comb_stage[1][76]
.sym 35197 cic_i0.comb_stage[0][44]
.sym 35204 transmit_fifo.addr_wr[1]
.sym 35206 fifo_data[2]
.sym 35211 min_data[7]
.sym 35213 transmit_fifo.rd
.sym 35217 transmit_fifo.addr_rd[5]
.sym 35219 transmit_fifo.addr_rd[2]
.sym 35220 transmit_fifo.addr_rd[1]
.sym 35222 transmit_fifo.addr_rd[3]
.sym 35223 transmit_fifo.addr_rd[4]
.sym 35224 $PACKER_VCC_NET
.sym 35226 min_data[4]
.sym 35239 transmit_fifo.addr_rd[0]
.sym 35240 min_data[5]
.sym 35242 min_data[6]
.sym 35243 cic_i0.comb_stage[0][62]
.sym 35244 cic_i0.comb_stage[0][58]
.sym 35245 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[64]
.sym 35246 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[90]
.sym 35247 cic_i0.comb_stage[0][57]
.sym 35248 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 35249 cic_i0.comb_stage[0][56]
.sym 35250 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 35259 transmit_fifo.addr_rd[0]
.sym 35260 transmit_fifo.addr_rd[1]
.sym 35262 transmit_fifo.addr_rd[2]
.sym 35263 transmit_fifo.addr_rd[3]
.sym 35264 transmit_fifo.addr_rd[4]
.sym 35265 transmit_fifo.addr_rd[5]
.sym 35270 o_sclk$SB_IO_OUT_$glb_clk
.sym 35271 transmit_fifo.rd
.sym 35272 $PACKER_VCC_NET
.sym 35273 min_data[5]
.sym 35275 min_data[6]
.sym 35277 min_data[7]
.sym 35279 min_data[4]
.sym 35281 transmit_fifo.addr_rd[2]
.sym 35287 fifo_data[5]
.sym 35288 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[60]
.sym 35289 fifo_data[7]
.sym 35290 cic_i0.int_stage[1][51]
.sym 35293 fifo_data[6]
.sym 35296 transmit_fifo.addr_rd[1]
.sym 35299 cic_i0.int_stage[5][79]
.sym 35302 transmit_fifo.addr_wr[3]
.sym 35304 cic_i0.comb_stage[1][84]
.sym 35313 min_data[3]
.sym 35315 min_data[0]
.sym 35317 transmit_fifo.addr_wr[3]
.sym 35319 transmit_fifo.addr_wr[5]
.sym 35324 istx
.sym 35325 transmit_fifo.addr_wr[0]
.sym 35326 min_data[2]
.sym 35328 min_data[1]
.sym 35332 transmit_fifo.addr_wr[4]
.sym 35333 $PACKER_VCC_NET
.sym 35341 transmit_fifo.addr_wr[2]
.sym 35342 transmit_fifo.addr_wr[1]
.sym 35345 cic_i0.comb_stage[0][79]
.sym 35346 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 35347 cic_i0.comb_stage[0][65]
.sym 35348 cic_i0.comb_stage[0][69]
.sym 35349 cic_i0.comb_stage[0][64]
.sym 35350 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[79]
.sym 35351 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 35352 cic_i0.comb_stage[0][74]
.sym 35361 transmit_fifo.addr_wr[0]
.sym 35362 transmit_fifo.addr_wr[1]
.sym 35364 transmit_fifo.addr_wr[2]
.sym 35365 transmit_fifo.addr_wr[3]
.sym 35366 transmit_fifo.addr_wr[4]
.sym 35367 transmit_fifo.addr_wr[5]
.sym 35372 o_sclk$SB_IO_OUT_$glb_clk
.sym 35373 istx
.sym 35374 min_data[0]
.sym 35376 min_data[1]
.sym 35378 min_data[2]
.sym 35380 min_data[3]
.sym 35382 $PACKER_VCC_NET
.sym 35387 cic_i0.comb_stage[0][59]
.sym 35388 cic_i0.int_stage[5][57]
.sym 35389 fifo_data[1]
.sym 35390 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[90]
.sym 35391 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[88]
.sym 35392 cic_i0.int_stage[5][60]
.sym 35395 cic_i0.comb_stage[1][89]
.sym 35396 cic_i0.comb_stage[0][58]
.sym 35397 cic_i0.comb_stage[1][90]
.sym 35398 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[70]
.sym 35399 cic_i0.int_stage[4][0]
.sym 35401 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[83]
.sym 35447 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 35448 cic_i0.int_stage[5][0]
.sym 35449 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[72]
.sym 35450 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 35451 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[83]
.sym 35452 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[91]
.sym 35453 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[100]
.sym 35454 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[83]
.sym 35490 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[73]
.sym 35491 cic_i0.int_stage[1][67]
.sym 35493 cic_i0.int_stage[5][71]
.sym 35494 cic_i0.comb_stage[0][74]
.sym 35496 cic_i0.comb_stage[0][79]
.sym 35497 cic_i0.int_stage[5][65]
.sym 35498 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[75]
.sym 35499 cic_i0.comb_stage[0][67]
.sym 35500 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[76]
.sym 35501 cic_i0.comb_stage[0][65]
.sym 35504 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[91]
.sym 35508 cic_i0.comb_stage[1][100]
.sym 35549 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 35550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 35551 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 35552 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 35553 cic_i0.comb_stage[0][81]
.sym 35554 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[102]
.sym 35555 cic_i0.comb_stage[0][82]
.sym 35556 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 35587 transmit_fifo.addr_wr[2]
.sym 35592 cic_i0.comb_stage[0][76]
.sym 35593 cic_i0.comb_stage[0][78]
.sym 35594 fifo_data[4]
.sym 35596 cic_i0.int_stage[1][75]
.sym 35597 cic_i0.int_stage[5][78]
.sym 35598 cic_i0.int_stage[1][74]
.sym 35599 cic_i0.int_stage[5][73]
.sym 35601 cic_i0.int_stage[5][72]
.sym 35602 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[72]
.sym 35607 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[101]
.sym 35611 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[100]
.sym 35651 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[101]
.sym 35652 cic_i0.comb_stage[0][90]
.sym 35653 cic_i0.comb_stage[0][95]
.sym 35654 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[92]
.sym 35655 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 35656 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 35657 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[104]
.sym 35658 cic_i0.comb_stage[0][91]
.sym 35693 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[86]
.sym 35694 cic_i0.comb_stage[0][83]
.sym 35695 cic_i0.comb_stage[0][80]
.sym 35697 cic_i0.comb_stage[1][82]
.sym 35698 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[80]
.sym 35702 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[94]
.sym 35704 cic_i0.int_stage[5][87]
.sym 35710 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[104]
.sym 35753 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 35754 cic_i0.comb_stage[0][96]
.sym 35755 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[96]
.sym 35756 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 35757 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[101]
.sym 35758 cic_i0.comb_stage[0][98]
.sym 35759 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 35760 cic_i0.comb_stage[0][97]
.sym 35792 cic_i0.int_stage[1][89]
.sym 35795 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[90]
.sym 35798 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[92]
.sym 35799 cic_i0.comb_stage[1][103]
.sym 35802 cic_i0.int_stage[1][90]
.sym 35804 cic_i0.int_stage[5][94]
.sym 35806 cic_i0.int_stage[5][95]
.sym 35807 cic_i0.comb_stage[0][95]
.sym 35855 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 35857 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[98]
.sym 35860 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[100]
.sym 35861 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 35899 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[97]
.sym 35908 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[96]
.sym 36005 cic_i0.comb_stage[0][100]
.sym 36006 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[98]
.sym 36087 $PACKER_VCC_NET
.sym 36094 $PACKER_VCC_NET
.sym 36101 cic_i0.comb_stage[3][91]
.sym 36104 cic_i0.comb_stage[3][99]
.sym 36105 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 36106 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[43]
.sym 36108 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[94]
.sym 36109 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[91]
.sym 36110 cic_i0.comb_stage[4][97]
.sym 36111 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[83]
.sym 36121 o_clk$SB_IO_OUT
.sym 36134 sine_11_16.data_cos[13]
.sym 36154 sine_11_16.data_cos[11]
.sym 36156 sine_11_16.data_cos[10]
.sym 36158 sine_11_16.data_cos[9]
.sym 36169 sine_11_16.data_cos[9]
.sym 36175 sine_11_16.data_cos[13]
.sym 36195 sine_11_16.data_cos[10]
.sym 36207 sine_11_16.data_cos[11]
.sym 36209 o_sclk$SB_IO_OUT_$glb_clk
.sym 36215 q0[6]
.sym 36216 cos[9]
.sym 36217 cos_delay[10]
.sym 36218 cos_delay[6]
.sym 36219 cos[10]
.sym 36220 cos[13]
.sym 36221 q0[10]
.sym 36222 cos[12]
.sym 36225 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[102]
.sym 36226 cic_i0.comb_stage[4][98]
.sym 36234 $PACKER_VCC_NET
.sym 36246 sine_11_16.cos[11]
.sym 36247 $PACKER_VCC_NET
.sym 36265 $PACKER_VCC_NET
.sym 36270 o_adcfb_p$SB_IO_OUT
.sym 36294 sine_11_16.cos[3]
.sym 36295 sine_11_16.cos[6]
.sym 36303 sine_11_16.data_cos[3]
.sym 36305 sine_11_16.negate_cos[1]
.sym 36307 sine_11_16.data_cos[8]
.sym 36311 sine_11_16.data_cos[14]
.sym 36315 sine_11_16.data_cos[12]
.sym 36317 sine_11_16.data_cos[15]
.sym 36319 sine_11_16.data_cos[6]
.sym 36325 sine_11_16.negate_cos[1]
.sym 36326 sine_11_16.cos[6]
.sym 36332 sine_11_16.cos[3]
.sym 36334 sine_11_16.negate_cos[1]
.sym 36339 sine_11_16.data_cos[3]
.sym 36346 sine_11_16.data_cos[6]
.sym 36352 sine_11_16.data_cos[14]
.sym 36355 sine_11_16.data_cos[12]
.sym 36363 sine_11_16.data_cos[8]
.sym 36370 sine_11_16.data_cos[15]
.sym 36372 o_sclk$SB_IO_OUT_$glb_clk
.sym 36374 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[100]
.sym 36375 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 36376 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 36377 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 36378 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 36379 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 36380 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[93]
.sym 36381 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[91]
.sym 36384 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[23]
.sym 36385 cic_i0.comb_stage[4][92]
.sym 36387 q0[10]
.sym 36389 sine_11_16.data_cos[3]
.sym 36390 cos[3]
.sym 36391 cos[12]
.sym 36393 q0[6]
.sym 36396 sine_11_16.cos[14]
.sym 36398 cic_i0.comb_stage[4][100]
.sym 36401 cic_i0.comb_stage[4][82]
.sym 36405 cic_i0.comb_stage[4][85]
.sym 36416 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 36418 cic_i0.comb_stage[3][80]
.sym 36422 cic_i0.comb_stage[3][23]
.sym 36430 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 36434 cic_i0.comb_stage[3][29]
.sym 36444 cic_i0.comb_stage[3][43]
.sym 36456 cic_i0.comb_stage[3][29]
.sym 36467 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 36474 cic_i0.comb_stage[3][43]
.sym 36478 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 36487 cic_i0.comb_stage[3][80]
.sym 36490 cic_i0.comb_stage[3][23]
.sym 36495 dclk_$glb_clk
.sym 36497 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[84]
.sym 36498 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 36499 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[82]
.sym 36500 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 36501 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 36502 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[92]
.sym 36503 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[94]
.sym 36504 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 36507 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[99]
.sym 36508 cic_i0.comb_stage[4][86]
.sym 36514 sine_11_16.negate_cos[1]
.sym 36519 o_adcfb_p$SB_IO_OUT
.sym 36521 $PACKER_VCC_NET
.sym 36522 cic_i0.comb_stage[4][88]
.sym 36523 cic_i0.comb_stage[3][94]
.sym 36527 cic_i0.comb_stage[4][91]
.sym 36530 cic_i0.comb_stage[4][93]
.sym 36531 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 36542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 36550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 36552 cic_i0.comb_stage[3][80]
.sym 36554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 36555 cic_i0.comb_stage[3][91]
.sym 36558 cic_i0.comb_stage[4][92]
.sym 36563 cic_i0.comb_stage[4][97]
.sym 36567 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 36572 cic_i0.comb_stage[3][91]
.sym 36577 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 36583 cic_i0.comb_stage[4][92]
.sym 36592 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 36597 cic_i0.comb_stage[4][97]
.sym 36601 cic_i0.comb_stage[3][80]
.sym 36609 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 36616 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 36618 dclk_$glb_clk
.sym 36620 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[86]
.sym 36621 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[88]
.sym 36622 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[85]
.sym 36623 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[60]
.sym 36624 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 36625 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 36626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 36627 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 36628 cic_i0.comb_stage[4][94]
.sym 36630 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[100]
.sym 36631 cic_i0.comb_stage[4][94]
.sym 36632 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 36634 cic_i0.comb_stage[3][15]
.sym 36635 cic_i0.comb_stage[3][17]
.sym 36649 $PACKER_VCC_NET
.sym 36651 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 36654 cic_i0.comb_stage[4][77]
.sym 36662 cic_i0.comb_stage[3][100]
.sym 36668 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 36669 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 36678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 36683 cic_i0.comb_stage[3][94]
.sym 36685 cic_i0.comb_stage[4][98]
.sym 36687 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 36689 cic_i0.comb_stage[4][105]
.sym 36697 cic_i0.comb_stage[4][105]
.sym 36702 cic_i0.comb_stage[4][98]
.sym 36708 cic_i0.comb_stage[3][94]
.sym 36714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 36721 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 36726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 36731 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 36736 cic_i0.comb_stage[3][100]
.sym 36741 dclk_$glb_clk
.sym 36743 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 36744 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 36745 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[81]
.sym 36746 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[57]
.sym 36747 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 36748 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 36749 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 36750 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 36752 cic_i0.comb_stage[4][95]
.sym 36753 cic_i0.comb_stage[4][95]
.sym 36757 cic_i0.comb_stage[4][86]
.sym 36760 q0[15]
.sym 36761 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 36768 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 36772 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 36773 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 36775 cic_i0.comb_stage[4][74]
.sym 36788 cic_i0.comb_stage[3][39]
.sym 36792 cic_i0.comb_stage[3][102]
.sym 36795 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 36796 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 36799 cic_i0.comb_stage[3][92]
.sym 36805 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 36806 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 36814 cic_i0.comb_stage[3][99]
.sym 36820 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 36825 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 36831 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 36837 cic_i0.comb_stage[3][102]
.sym 36841 cic_i0.comb_stage[3][92]
.sym 36847 cic_i0.comb_stage[3][99]
.sym 36853 cic_i0.comb_stage[3][39]
.sym 36862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 36864 dclk_$glb_clk
.sym 36866 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 36867 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 36868 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 36869 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[44]
.sym 36870 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 36871 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 36872 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 36873 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 36875 cic_i0.comb_stage[4][81]
.sym 36876 cic_i0.comb_stage[4][81]
.sym 36877 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[63]
.sym 36878 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 36879 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 36883 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 36888 cic_i0.comb_stage[4][87]
.sym 36890 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[20]
.sym 36892 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 36894 cic_i0.comb_stage[4][100]
.sym 36895 cic_i0.comb_stage[4][16]
.sym 36897 cic_i0.comb_stage[4][85]
.sym 36898 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[29]
.sym 36900 cic_i0.comb_stage[4][82]
.sym 36901 cic_i0.comb_stage[4][43]
.sym 36907 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 36911 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 36918 cic_i0.comb_stage[3][85]
.sym 36923 cic_i0.comb_stage[3][3]
.sym 36928 cic_i0.comb_stage[3][34]
.sym 36930 cic_i0.comb_stage[4][47]
.sym 36933 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 36934 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 36940 cic_i0.comb_stage[3][3]
.sym 36947 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 36954 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 36961 cic_i0.comb_stage[3][85]
.sym 36967 cic_i0.comb_stage[3][34]
.sym 36972 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 36978 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 36984 cic_i0.comb_stage[4][47]
.sym 36987 dclk_$glb_clk
.sym 36989 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[21]
.sym 36990 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[16]
.sym 36991 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[29]
.sym 36992 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[28]
.sym 36993 min.i_array[9][4]
.sym 36994 min.i_array[7][7]
.sym 36995 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[20]
.sym 36996 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[19]
.sym 36999 cic_i0.comb_stage[3][83]
.sym 37000 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[49]
.sym 37004 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 37005 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 37006 cic_i0.comb_stage[3][85]
.sym 37013 $PACKER_VCC_NET
.sym 37016 cic_i0.comb_stage[4][29]
.sym 37017 cic_i0.comb_stage[4][93]
.sym 37018 cic_i0.comb_stage[4][88]
.sym 37019 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 37020 cic_i0.comb_stage[4][57]
.sym 37021 cic_i0.comb_stage[4][28]
.sym 37022 cic_i0.comb_stage[4][90]
.sym 37023 cic_i0.comb_stage[4][91]
.sym 37024 cic_i0.comb_stage[4][83]
.sym 37030 cic_i0.comb_stage[3][58]
.sym 37034 cic_i0.comb_stage[3][22]
.sym 37036 cic_i0.comb_stage[3][87]
.sym 37043 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 37044 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 37049 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 37052 cic_i0.comb_stage[3][83]
.sym 37056 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 37064 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 37071 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 37077 cic_i0.comb_stage[3][58]
.sym 37084 cic_i0.comb_stage[3][83]
.sym 37088 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 37096 cic_i0.comb_stage[3][87]
.sym 37099 cic_i0.comb_stage[3][22]
.sym 37106 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 37110 dclk_$glb_clk
.sym 37112 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 37113 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[0]
.sym 37114 cic_i0.comb_stage[4][0]
.sym 37115 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 37116 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[6]
.sym 37117 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 37118 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 37119 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 37120 cic_i0.comb_stage[4][104]
.sym 37122 cic_i0.comb_stage[3][91]
.sym 37123 cic_i0.comb_stage[4][104]
.sym 37127 cic_i0.comb_stage[4][3]
.sym 37131 cic_i0.comb_stage[3][26]
.sym 37137 cic_i0.comb_stage[4][96]
.sym 37138 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[1]
.sym 37139 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 37141 $PACKER_VCC_NET
.sym 37143 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 37144 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 37145 cic_i0.comb_stage[4][77]
.sym 37146 min.shift_crc
.sym 37162 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 37164 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 37168 cic_i0.comb_stage[3][1]
.sym 37170 cic_i0.comb_stage[4][10]
.sym 37177 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 37180 cic_i0.comb_stage[4][11]
.sym 37182 cic_i0.comb_stage[4][8]
.sym 37183 cic_i0.comb_stage[3][33]
.sym 37189 cic_i0.comb_stage[4][10]
.sym 37194 cic_i0.comb_stage[3][33]
.sym 37199 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 37207 cic_i0.comb_stage[3][1]
.sym 37210 cic_i0.comb_stage[4][8]
.sym 37219 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 37222 cic_i0.comb_stage[4][11]
.sym 37229 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 37233 dclk_$glb_clk
.sym 37245 cic_i0.comb_stage[3][99]
.sym 37253 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 37259 cic_i0.comb_stage[4][74]
.sym 37260 cic_i0.comb_stage[4][6]
.sym 37261 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 37262 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[16]
.sym 37265 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 37266 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[21]
.sym 37267 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 37268 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[12]
.sym 37269 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 37270 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 37277 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 37280 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 37281 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 37284 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 37290 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 37291 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 37296 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 37299 cic_i0.comb_stage[4][15]
.sym 37301 $PACKER_VCC_NET
.sym 37302 cic_i0.comb_stage[2][0]
.sym 37309 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 37316 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 37322 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 37330 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 37334 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 37339 cic_i0.comb_stage[4][15]
.sym 37345 $PACKER_VCC_NET
.sym 37346 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 37348 cic_i0.comb_stage[2][0]
.sym 37351 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 37356 dclk_$glb_clk
.sym 37368 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 37369 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[43]
.sym 37382 cic_i0.comb_stage[4][16]
.sym 37383 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[29]
.sym 37384 cic_i0.comb_stage[4][85]
.sym 37385 cic_i0.comb_stage[4][15]
.sym 37386 cic_i0.comb_stage[4][100]
.sym 37387 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[2]
.sym 37388 cic_i0.comb_stage[4][19]
.sym 37389 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 37390 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[20]
.sym 37391 cic_i0.comb_stage[4][82]
.sym 37392 cic_i0.comb_stage[4][21]
.sym 37393 cic_i0.comb_stage[4][43]
.sym 37399 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 37402 cic_i0.comb_stage[3][1]
.sym 37403 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[2]
.sym 37404 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 37405 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[4]
.sym 37406 cic_i0.comb_stage[3][4]
.sym 37407 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[3]
.sym 37408 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 37409 cic_i0.comb_stage[3][6]
.sym 37410 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[1]
.sym 37411 cic_i0.comb_stage[3][7]
.sym 37413 cic_i0.comb_stage[3][0]
.sym 37414 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[6]
.sym 37416 cic_i0.comb_stage[3][2]
.sym 37421 cic_i0.comb_stage[3][3]
.sym 37430 cic_i0.comb_stage[3][5]
.sym 37431 $auto$alumacc.cc:474:replace_alu$9590.C[1]
.sym 37433 cic_i0.comb_stage[3][0]
.sym 37434 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 37437 $auto$alumacc.cc:474:replace_alu$9590.C[2]
.sym 37439 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[1]
.sym 37440 cic_i0.comb_stage[3][1]
.sym 37441 $auto$alumacc.cc:474:replace_alu$9590.C[1]
.sym 37443 $auto$alumacc.cc:474:replace_alu$9590.C[3]
.sym 37445 cic_i0.comb_stage[3][2]
.sym 37446 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[2]
.sym 37447 $auto$alumacc.cc:474:replace_alu$9590.C[2]
.sym 37449 $auto$alumacc.cc:474:replace_alu$9590.C[4]
.sym 37451 cic_i0.comb_stage[3][3]
.sym 37452 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[3]
.sym 37453 $auto$alumacc.cc:474:replace_alu$9590.C[3]
.sym 37455 $auto$alumacc.cc:474:replace_alu$9590.C[5]
.sym 37457 cic_i0.comb_stage[3][4]
.sym 37458 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[4]
.sym 37459 $auto$alumacc.cc:474:replace_alu$9590.C[4]
.sym 37461 $auto$alumacc.cc:474:replace_alu$9590.C[6]
.sym 37463 cic_i0.comb_stage[3][5]
.sym 37464 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 37465 $auto$alumacc.cc:474:replace_alu$9590.C[5]
.sym 37467 $auto$alumacc.cc:474:replace_alu$9590.C[7]
.sym 37469 cic_i0.comb_stage[3][6]
.sym 37470 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[6]
.sym 37471 $auto$alumacc.cc:474:replace_alu$9590.C[6]
.sym 37473 $auto$alumacc.cc:474:replace_alu$9590.C[8]
.sym 37475 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 37476 cic_i0.comb_stage[3][7]
.sym 37477 $auto$alumacc.cc:474:replace_alu$9590.C[7]
.sym 37479 dclk_$glb_clk
.sym 37491 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[91]
.sym 37492 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[94]
.sym 37495 cic_i0.comb_stage[4][5]
.sym 37497 cic_i0.comb_stage[4][1]
.sym 37498 cic_i0.comb_stage[4][37]
.sym 37499 cic_i0.comb_stage[3][7]
.sym 37501 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 37502 cic_i0.comb_stage[3][4]
.sym 37503 cic_i0.comb_stage[4][4]
.sym 37505 cic_i0.comb_stage[4][12]
.sym 37506 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[37]
.sym 37507 cic_i0.comb_stage[4][91]
.sym 37508 cic_i0.comb_stage[4][83]
.sym 37509 cic_i0.comb_stage[4][93]
.sym 37510 cic_i0.comb_stage[4][88]
.sym 37511 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 37512 cic_i0.comb_stage[4][57]
.sym 37513 cic_i0.comb_stage[4][28]
.sym 37514 cic_i0.comb_stage[4][90]
.sym 37515 cic_i0.comb_stage[4][29]
.sym 37516 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 37517 $auto$alumacc.cc:474:replace_alu$9590.C[8]
.sym 37523 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 37526 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[9]
.sym 37527 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[13]
.sym 37529 cic_i0.comb_stage[3][14]
.sym 37530 cic_i0.comb_stage[3][10]
.sym 37531 cic_i0.comb_stage[3][15]
.sym 37532 cic_i0.comb_stage[3][9]
.sym 37533 cic_i0.comb_stage[3][13]
.sym 37536 cic_i0.comb_stage[3][12]
.sym 37537 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[14]
.sym 37538 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[12]
.sym 37539 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[11]
.sym 37544 cic_i0.comb_stage[3][11]
.sym 37546 cic_i0.comb_stage[3][8]
.sym 37547 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[10]
.sym 37553 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[8]
.sym 37554 $auto$alumacc.cc:474:replace_alu$9590.C[9]
.sym 37556 cic_i0.comb_stage[3][8]
.sym 37557 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[8]
.sym 37558 $auto$alumacc.cc:474:replace_alu$9590.C[8]
.sym 37560 $auto$alumacc.cc:474:replace_alu$9590.C[10]
.sym 37562 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[9]
.sym 37563 cic_i0.comb_stage[3][9]
.sym 37564 $auto$alumacc.cc:474:replace_alu$9590.C[9]
.sym 37566 $auto$alumacc.cc:474:replace_alu$9590.C[11]
.sym 37568 cic_i0.comb_stage[3][10]
.sym 37569 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[10]
.sym 37570 $auto$alumacc.cc:474:replace_alu$9590.C[10]
.sym 37572 $auto$alumacc.cc:474:replace_alu$9590.C[12]
.sym 37574 cic_i0.comb_stage[3][11]
.sym 37575 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[11]
.sym 37576 $auto$alumacc.cc:474:replace_alu$9590.C[11]
.sym 37578 $auto$alumacc.cc:474:replace_alu$9590.C[13]
.sym 37580 cic_i0.comb_stage[3][12]
.sym 37581 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[12]
.sym 37582 $auto$alumacc.cc:474:replace_alu$9590.C[12]
.sym 37584 $auto$alumacc.cc:474:replace_alu$9590.C[14]
.sym 37586 cic_i0.comb_stage[3][13]
.sym 37587 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[13]
.sym 37588 $auto$alumacc.cc:474:replace_alu$9590.C[13]
.sym 37590 $auto$alumacc.cc:474:replace_alu$9590.C[15]
.sym 37592 cic_i0.comb_stage[3][14]
.sym 37593 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[14]
.sym 37594 $auto$alumacc.cc:474:replace_alu$9590.C[14]
.sym 37596 $auto$alumacc.cc:474:replace_alu$9590.C[16]
.sym 37598 cic_i0.comb_stage[3][15]
.sym 37599 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 37600 $auto$alumacc.cc:474:replace_alu$9590.C[15]
.sym 37602 dclk_$glb_clk
.sym 37614 cic_i0.comb_stage[4][97]
.sym 37615 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[83]
.sym 37618 cic_i0.comb_stage[4][13]
.sym 37619 cic_i0.comb_stage[3][13]
.sym 37620 cic_i0.comb_stage[3][9]
.sym 37622 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 37626 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[35]
.sym 37627 cic_i0.comb_stage[3][15]
.sym 37628 cic_i0.comb_stage[3][16]
.sym 37629 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 37631 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 37632 cic_i0.comb_stage[4][77]
.sym 37633 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 37634 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 37635 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 37636 cic_i0.comb_stage[4][96]
.sym 37637 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 37638 cic_i0.comb_stage[4][17]
.sym 37639 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 37640 $auto$alumacc.cc:474:replace_alu$9590.C[16]
.sym 37646 cic_i0.comb_stage[3][16]
.sym 37647 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 37648 cic_i0.comb_stage[3][18]
.sym 37649 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[22]
.sym 37652 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[19]
.sym 37653 cic_i0.comb_stage[3][21]
.sym 37655 cic_i0.comb_stage[3][20]
.sym 37656 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[16]
.sym 37657 cic_i0.comb_stage[3][23]
.sym 37659 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 37660 cic_i0.comb_stage[3][17]
.sym 37663 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[23]
.sym 37665 cic_i0.comb_stage[3][19]
.sym 37666 cic_i0.comb_stage[3][22]
.sym 37670 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[21]
.sym 37676 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 37677 $auto$alumacc.cc:474:replace_alu$9590.C[17]
.sym 37679 cic_i0.comb_stage[3][16]
.sym 37680 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[16]
.sym 37681 $auto$alumacc.cc:474:replace_alu$9590.C[16]
.sym 37683 $auto$alumacc.cc:474:replace_alu$9590.C[18]
.sym 37685 cic_i0.comb_stage[3][17]
.sym 37686 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 37687 $auto$alumacc.cc:474:replace_alu$9590.C[17]
.sym 37689 $auto$alumacc.cc:474:replace_alu$9590.C[19]
.sym 37691 cic_i0.comb_stage[3][18]
.sym 37692 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 37693 $auto$alumacc.cc:474:replace_alu$9590.C[18]
.sym 37695 $auto$alumacc.cc:474:replace_alu$9590.C[20]
.sym 37697 cic_i0.comb_stage[3][19]
.sym 37698 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[19]
.sym 37699 $auto$alumacc.cc:474:replace_alu$9590.C[19]
.sym 37701 $auto$alumacc.cc:474:replace_alu$9590.C[21]
.sym 37703 cic_i0.comb_stage[3][20]
.sym 37704 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 37705 $auto$alumacc.cc:474:replace_alu$9590.C[20]
.sym 37707 $auto$alumacc.cc:474:replace_alu$9590.C[22]
.sym 37709 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[21]
.sym 37710 cic_i0.comb_stage[3][21]
.sym 37711 $auto$alumacc.cc:474:replace_alu$9590.C[21]
.sym 37713 $auto$alumacc.cc:474:replace_alu$9590.C[23]
.sym 37715 cic_i0.comb_stage[3][22]
.sym 37716 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[22]
.sym 37717 $auto$alumacc.cc:474:replace_alu$9590.C[22]
.sym 37719 $auto$alumacc.cc:474:replace_alu$9590.C[24]
.sym 37721 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[23]
.sym 37722 cic_i0.comb_stage[3][23]
.sym 37723 $auto$alumacc.cc:474:replace_alu$9590.C[23]
.sym 37725 dclk_$glb_clk
.sym 37737 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[102]
.sym 37738 cic_i0.comb_stage[4][98]
.sym 37739 cic_i0.comb_stage[3][21]
.sym 37741 cic_i0.comb_stage[3][20]
.sym 37743 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 37745 cic_i0.comb_stage[4][18]
.sym 37746 cic_i0.comb_stage[4][36]
.sym 37748 cic_i0.comb_stage[3][17]
.sym 37751 cic_i0.comb_stage[4][74]
.sym 37752 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 37753 cic_i0.comb_stage[3][28]
.sym 37754 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 37755 cic_i0.comb_stage[4][30]
.sym 37757 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 37758 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 37759 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 37760 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 37761 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 37762 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 37763 $auto$alumacc.cc:474:replace_alu$9590.C[24]
.sym 37770 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 37771 cic_i0.comb_stage[3][29]
.sym 37772 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 37773 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 37774 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[30]
.sym 37777 cic_i0.comb_stage[3][25]
.sym 37779 cic_i0.comb_stage[3][28]
.sym 37780 cic_i0.comb_stage[3][30]
.sym 37781 cic_i0.comb_stage[3][24]
.sym 37785 cic_i0.comb_stage[3][26]
.sym 37787 cic_i0.comb_stage[3][27]
.sym 37789 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[24]
.sym 37791 cic_i0.comb_stage[3][31]
.sym 37794 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 37795 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 37797 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 37800 $auto$alumacc.cc:474:replace_alu$9590.C[25]
.sym 37802 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[24]
.sym 37803 cic_i0.comb_stage[3][24]
.sym 37804 $auto$alumacc.cc:474:replace_alu$9590.C[24]
.sym 37806 $auto$alumacc.cc:474:replace_alu$9590.C[26]
.sym 37808 cic_i0.comb_stage[3][25]
.sym 37809 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 37810 $auto$alumacc.cc:474:replace_alu$9590.C[25]
.sym 37812 $auto$alumacc.cc:474:replace_alu$9590.C[27]
.sym 37814 cic_i0.comb_stage[3][26]
.sym 37815 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 37816 $auto$alumacc.cc:474:replace_alu$9590.C[26]
.sym 37818 $auto$alumacc.cc:474:replace_alu$9590.C[28]
.sym 37820 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 37821 cic_i0.comb_stage[3][27]
.sym 37822 $auto$alumacc.cc:474:replace_alu$9590.C[27]
.sym 37824 $auto$alumacc.cc:474:replace_alu$9590.C[29]
.sym 37826 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 37827 cic_i0.comb_stage[3][28]
.sym 37828 $auto$alumacc.cc:474:replace_alu$9590.C[28]
.sym 37830 $auto$alumacc.cc:474:replace_alu$9590.C[30]
.sym 37832 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 37833 cic_i0.comb_stage[3][29]
.sym 37834 $auto$alumacc.cc:474:replace_alu$9590.C[29]
.sym 37836 $auto$alumacc.cc:474:replace_alu$9590.C[31]
.sym 37838 cic_i0.comb_stage[3][30]
.sym 37839 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[30]
.sym 37840 $auto$alumacc.cc:474:replace_alu$9590.C[30]
.sym 37842 $auto$alumacc.cc:474:replace_alu$9590.C[32]
.sym 37844 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 37845 cic_i0.comb_stage[3][31]
.sym 37846 $auto$alumacc.cc:474:replace_alu$9590.C[31]
.sym 37848 dclk_$glb_clk
.sym 37861 cic_i0.comb_stage[4][92]
.sym 37863 cic_i0.comb_stage[3][25]
.sym 37865 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[56]
.sym 37866 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 37867 cic_i0.comb_stage[3][29]
.sym 37869 cic_i0.comb_stage[3][24]
.sym 37872 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[59]
.sym 37873 cic_i0.comb_stage[4][70]
.sym 37874 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[60]
.sym 37875 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 37876 cic_i0.comb_stage[3][33]
.sym 37877 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 37878 cic_i0.comb_stage[4][82]
.sym 37879 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[54]
.sym 37880 cic_i0.comb_stage[4][85]
.sym 37881 cic_i0.comb_stage[4][41]
.sym 37882 cic_i0.comb_stage[4][100]
.sym 37883 cic_i0.comb_stage[3][32]
.sym 37884 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 37885 cic_i0.comb_stage[4][43]
.sym 37886 $auto$alumacc.cc:474:replace_alu$9590.C[32]
.sym 37892 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[33]
.sym 37893 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 37894 cic_i0.comb_stage[3][32]
.sym 37895 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 37896 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 37897 cic_i0.comb_stage[3][37]
.sym 37898 cic_i0.comb_stage[3][35]
.sym 37899 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 37900 cic_i0.comb_stage[3][38]
.sym 37902 cic_i0.comb_stage[3][33]
.sym 37904 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[35]
.sym 37905 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 37908 cic_i0.comb_stage[3][34]
.sym 37912 cic_i0.comb_stage[3][36]
.sym 37913 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 37922 cic_i0.comb_stage[3][39]
.sym 37923 $auto$alumacc.cc:474:replace_alu$9590.C[33]
.sym 37925 cic_i0.comb_stage[3][32]
.sym 37926 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 37927 $auto$alumacc.cc:474:replace_alu$9590.C[32]
.sym 37929 $auto$alumacc.cc:474:replace_alu$9590.C[34]
.sym 37931 cic_i0.comb_stage[3][33]
.sym 37932 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[33]
.sym 37933 $auto$alumacc.cc:474:replace_alu$9590.C[33]
.sym 37935 $auto$alumacc.cc:474:replace_alu$9590.C[35]
.sym 37937 cic_i0.comb_stage[3][34]
.sym 37938 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 37939 $auto$alumacc.cc:474:replace_alu$9590.C[34]
.sym 37941 $auto$alumacc.cc:474:replace_alu$9590.C[36]
.sym 37943 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[35]
.sym 37944 cic_i0.comb_stage[3][35]
.sym 37945 $auto$alumacc.cc:474:replace_alu$9590.C[35]
.sym 37947 $auto$alumacc.cc:474:replace_alu$9590.C[37]
.sym 37949 cic_i0.comb_stage[3][36]
.sym 37950 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 37951 $auto$alumacc.cc:474:replace_alu$9590.C[36]
.sym 37953 $auto$alumacc.cc:474:replace_alu$9590.C[38]
.sym 37955 cic_i0.comb_stage[3][37]
.sym 37956 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 37957 $auto$alumacc.cc:474:replace_alu$9590.C[37]
.sym 37959 $auto$alumacc.cc:474:replace_alu$9590.C[39]
.sym 37961 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 37962 cic_i0.comb_stage[3][38]
.sym 37963 $auto$alumacc.cc:474:replace_alu$9590.C[38]
.sym 37965 $auto$alumacc.cc:474:replace_alu$9590.C[40]
.sym 37967 cic_i0.comb_stage[3][39]
.sym 37968 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 37969 $auto$alumacc.cc:474:replace_alu$9590.C[39]
.sym 37971 dclk_$glb_clk
.sym 37983 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[99]
.sym 37984 cic_i0.comb_stage[4][86]
.sym 37987 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[60]
.sym 37990 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[45]
.sym 37993 cic_i0.comb_stage[3][37]
.sym 37997 cic_i0.comb_stage[3][41]
.sym 37998 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[70]
.sym 37999 cic_i0.comb_stage[4][57]
.sym 38000 cic_i0.comb_stage[4][93]
.sym 38001 cic_i0.comb_stage[3][46]
.sym 38002 cic_i0.comb_stage[4][88]
.sym 38003 cic_i0.comb_stage[4][91]
.sym 38004 cic_i0.comb_stage[4][83]
.sym 38005 cic_i0.comb_stage[3][40]
.sym 38006 cic_i0.comb_stage[4][90]
.sym 38007 cic_i0.comb_stage[3][45]
.sym 38008 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 38009 $auto$alumacc.cc:474:replace_alu$9590.C[40]
.sym 38014 cic_i0.comb_stage[3][45]
.sym 38016 cic_i0.comb_stage[3][40]
.sym 38019 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 38023 cic_i0.comb_stage[3][41]
.sym 38024 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 38025 cic_i0.comb_stage[3][42]
.sym 38027 cic_i0.comb_stage[3][46]
.sym 38031 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 38033 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 38034 cic_i0.comb_stage[3][43]
.sym 38037 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 38040 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[45]
.sym 38041 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 38042 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[43]
.sym 38044 cic_i0.comb_stage[3][44]
.sym 38045 cic_i0.comb_stage[3][47]
.sym 38046 $auto$alumacc.cc:474:replace_alu$9590.C[41]
.sym 38048 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 38049 cic_i0.comb_stage[3][40]
.sym 38050 $auto$alumacc.cc:474:replace_alu$9590.C[40]
.sym 38052 $auto$alumacc.cc:474:replace_alu$9590.C[42]
.sym 38054 cic_i0.comb_stage[3][41]
.sym 38055 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 38056 $auto$alumacc.cc:474:replace_alu$9590.C[41]
.sym 38058 $auto$alumacc.cc:474:replace_alu$9590.C[43]
.sym 38060 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 38061 cic_i0.comb_stage[3][42]
.sym 38062 $auto$alumacc.cc:474:replace_alu$9590.C[42]
.sym 38064 $auto$alumacc.cc:474:replace_alu$9590.C[44]
.sym 38066 cic_i0.comb_stage[3][43]
.sym 38067 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[43]
.sym 38068 $auto$alumacc.cc:474:replace_alu$9590.C[43]
.sym 38070 $auto$alumacc.cc:474:replace_alu$9590.C[45]
.sym 38072 cic_i0.comb_stage[3][44]
.sym 38073 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 38074 $auto$alumacc.cc:474:replace_alu$9590.C[44]
.sym 38076 $auto$alumacc.cc:474:replace_alu$9590.C[46]
.sym 38078 cic_i0.comb_stage[3][45]
.sym 38079 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[45]
.sym 38080 $auto$alumacc.cc:474:replace_alu$9590.C[45]
.sym 38082 $auto$alumacc.cc:474:replace_alu$9590.C[47]
.sym 38084 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 38085 cic_i0.comb_stage[3][46]
.sym 38086 $auto$alumacc.cc:474:replace_alu$9590.C[46]
.sym 38088 $auto$alumacc.cc:474:replace_alu$9590.C[48]
.sym 38090 cic_i0.comb_stage[3][47]
.sym 38091 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 38092 $auto$alumacc.cc:474:replace_alu$9590.C[47]
.sym 38094 dclk_$glb_clk
.sym 38106 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[100]
.sym 38107 cic_i0.comb_stage[4][94]
.sym 38108 min.data[26]
.sym 38110 cic_i0.comb_stage[4][45]
.sym 38113 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[49]
.sym 38114 cic_i0.comb_stage[4][62]
.sym 38118 cic_i0.comb_stage[4][71]
.sym 38120 cic_i0.comb_stage[4][96]
.sym 38121 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 38122 cic_i0.comb_stage[4][65]
.sym 38123 cic_i0.comb_stage[4][77]
.sym 38124 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 38125 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 38126 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 38127 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 38128 cic_i0.comb_stage[4][48]
.sym 38129 cic_i0.comb_stage[3][48]
.sym 38130 cic_i0.comb_stage[4][69]
.sym 38131 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[69]
.sym 38132 $auto$alumacc.cc:474:replace_alu$9590.C[48]
.sym 38140 cic_i0.comb_stage[3][50]
.sym 38141 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[54]
.sym 38146 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 38148 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[53]
.sym 38149 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 38150 cic_i0.comb_stage[3][49]
.sym 38151 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 38153 cic_i0.comb_stage[3][48]
.sym 38154 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[48]
.sym 38156 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 38157 cic_i0.comb_stage[3][55]
.sym 38158 cic_i0.comb_stage[3][54]
.sym 38159 cic_i0.comb_stage[3][51]
.sym 38161 cic_i0.comb_stage[3][53]
.sym 38162 cic_i0.comb_stage[3][52]
.sym 38165 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[49]
.sym 38169 $auto$alumacc.cc:474:replace_alu$9590.C[49]
.sym 38171 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[48]
.sym 38172 cic_i0.comb_stage[3][48]
.sym 38173 $auto$alumacc.cc:474:replace_alu$9590.C[48]
.sym 38175 $auto$alumacc.cc:474:replace_alu$9590.C[50]
.sym 38177 cic_i0.comb_stage[3][49]
.sym 38178 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[49]
.sym 38179 $auto$alumacc.cc:474:replace_alu$9590.C[49]
.sym 38181 $auto$alumacc.cc:474:replace_alu$9590.C[51]
.sym 38183 cic_i0.comb_stage[3][50]
.sym 38184 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 38185 $auto$alumacc.cc:474:replace_alu$9590.C[50]
.sym 38187 $auto$alumacc.cc:474:replace_alu$9590.C[52]
.sym 38189 cic_i0.comb_stage[3][51]
.sym 38190 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 38191 $auto$alumacc.cc:474:replace_alu$9590.C[51]
.sym 38193 $auto$alumacc.cc:474:replace_alu$9590.C[53]
.sym 38195 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 38196 cic_i0.comb_stage[3][52]
.sym 38197 $auto$alumacc.cc:474:replace_alu$9590.C[52]
.sym 38199 $auto$alumacc.cc:474:replace_alu$9590.C[54]
.sym 38201 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[53]
.sym 38202 cic_i0.comb_stage[3][53]
.sym 38203 $auto$alumacc.cc:474:replace_alu$9590.C[53]
.sym 38205 $auto$alumacc.cc:474:replace_alu$9590.C[55]
.sym 38207 cic_i0.comb_stage[3][54]
.sym 38208 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[54]
.sym 38209 $auto$alumacc.cc:474:replace_alu$9590.C[54]
.sym 38211 $auto$alumacc.cc:474:replace_alu$9590.C[56]
.sym 38213 cic_i0.comb_stage[3][55]
.sym 38214 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 38215 $auto$alumacc.cc:474:replace_alu$9590.C[55]
.sym 38217 dclk_$glb_clk
.sym 38229 cic_i0.comb_stage[4][95]
.sym 38231 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[62]
.sym 38234 cic_i0.comb_stage[4][63]
.sym 38238 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[58]
.sym 38239 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 38240 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[59]
.sym 38242 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[56]
.sym 38244 cic_i0.comb_stage[3][60]
.sym 38245 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 38246 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 38247 cic_i0.comb_stage[4][74]
.sym 38248 cic_i0.comb_stage[3][56]
.sym 38249 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 38250 cic_i0.comb_stage[3][57]
.sym 38251 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 38252 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 38253 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[79]
.sym 38254 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 38255 $auto$alumacc.cc:474:replace_alu$9590.C[56]
.sym 38260 cic_i0.comb_stage[3][60]
.sym 38262 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[59]
.sym 38266 cic_i0.comb_stage[3][57]
.sym 38267 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[60]
.sym 38268 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 38270 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[57]
.sym 38272 cic_i0.comb_stage[3][56]
.sym 38273 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[56]
.sym 38274 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[61]
.sym 38276 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[63]
.sym 38278 cic_i0.comb_stage[3][61]
.sym 38279 cic_i0.comb_stage[3][63]
.sym 38284 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 38285 cic_i0.comb_stage[3][58]
.sym 38289 cic_i0.comb_stage[3][62]
.sym 38290 cic_i0.comb_stage[3][59]
.sym 38292 $auto$alumacc.cc:474:replace_alu$9590.C[57]
.sym 38294 cic_i0.comb_stage[3][56]
.sym 38295 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[56]
.sym 38296 $auto$alumacc.cc:474:replace_alu$9590.C[56]
.sym 38298 $auto$alumacc.cc:474:replace_alu$9590.C[58]
.sym 38300 cic_i0.comb_stage[3][57]
.sym 38301 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[57]
.sym 38302 $auto$alumacc.cc:474:replace_alu$9590.C[57]
.sym 38304 $auto$alumacc.cc:474:replace_alu$9590.C[59]
.sym 38306 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 38307 cic_i0.comb_stage[3][58]
.sym 38308 $auto$alumacc.cc:474:replace_alu$9590.C[58]
.sym 38310 $auto$alumacc.cc:474:replace_alu$9590.C[60]
.sym 38312 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[59]
.sym 38313 cic_i0.comb_stage[3][59]
.sym 38314 $auto$alumacc.cc:474:replace_alu$9590.C[59]
.sym 38316 $auto$alumacc.cc:474:replace_alu$9590.C[61]
.sym 38318 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[60]
.sym 38319 cic_i0.comb_stage[3][60]
.sym 38320 $auto$alumacc.cc:474:replace_alu$9590.C[60]
.sym 38322 $auto$alumacc.cc:474:replace_alu$9590.C[62]
.sym 38324 cic_i0.comb_stage[3][61]
.sym 38325 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[61]
.sym 38326 $auto$alumacc.cc:474:replace_alu$9590.C[61]
.sym 38328 $auto$alumacc.cc:474:replace_alu$9590.C[63]
.sym 38330 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 38331 cic_i0.comb_stage[3][62]
.sym 38332 $auto$alumacc.cc:474:replace_alu$9590.C[62]
.sym 38334 $auto$alumacc.cc:474:replace_alu$9590.C[64]
.sym 38336 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[63]
.sym 38337 cic_i0.comb_stage[3][63]
.sym 38338 $auto$alumacc.cc:474:replace_alu$9590.C[63]
.sym 38340 dclk_$glb_clk
.sym 38352 cic_i0.comb_stage[4][81]
.sym 38354 cic_i0.comb_stage[4][56]
.sym 38355 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 38356 cic_i0.comb_stage[3][73]
.sym 38358 cic_i0.comb_stage[0][2]
.sym 38359 cic_i0.comb_stage[4][87]
.sym 38361 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 38362 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 38363 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 38365 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[65]
.sym 38366 cic_i0.comb_stage[4][80]
.sym 38367 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 38368 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 38370 cic_i0.comb_stage[4][82]
.sym 38371 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[81]
.sym 38372 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[72]
.sym 38374 cic_i0.comb_stage[4][100]
.sym 38375 cic_i0.comb_stage[3][64]
.sym 38376 cic_i0.comb_stage[4][85]
.sym 38377 cic_i0.comb_stage[3][69]
.sym 38378 $auto$alumacc.cc:474:replace_alu$9590.C[64]
.sym 38384 cic_i0.comb_stage[3][69]
.sym 38387 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 38388 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[65]
.sym 38392 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 38393 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 38394 cic_i0.comb_stage[3][65]
.sym 38395 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 38397 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 38398 cic_i0.comb_stage[3][68]
.sym 38399 cic_i0.comb_stage[3][64]
.sym 38401 cic_i0.comb_stage[3][66]
.sym 38402 cic_i0.comb_stage[3][67]
.sym 38403 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 38405 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 38407 cic_i0.comb_stage[3][70]
.sym 38411 cic_i0.comb_stage[3][71]
.sym 38415 $auto$alumacc.cc:474:replace_alu$9590.C[65]
.sym 38417 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 38418 cic_i0.comb_stage[3][64]
.sym 38419 $auto$alumacc.cc:474:replace_alu$9590.C[64]
.sym 38421 $auto$alumacc.cc:474:replace_alu$9590.C[66]
.sym 38423 cic_i0.comb_stage[3][65]
.sym 38424 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[65]
.sym 38425 $auto$alumacc.cc:474:replace_alu$9590.C[65]
.sym 38427 $auto$alumacc.cc:474:replace_alu$9590.C[67]
.sym 38429 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 38430 cic_i0.comb_stage[3][66]
.sym 38431 $auto$alumacc.cc:474:replace_alu$9590.C[66]
.sym 38433 $auto$alumacc.cc:474:replace_alu$9590.C[68]
.sym 38435 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 38436 cic_i0.comb_stage[3][67]
.sym 38437 $auto$alumacc.cc:474:replace_alu$9590.C[67]
.sym 38439 $auto$alumacc.cc:474:replace_alu$9590.C[69]
.sym 38441 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 38442 cic_i0.comb_stage[3][68]
.sym 38443 $auto$alumacc.cc:474:replace_alu$9590.C[68]
.sym 38445 $auto$alumacc.cc:474:replace_alu$9590.C[70]
.sym 38447 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 38448 cic_i0.comb_stage[3][69]
.sym 38449 $auto$alumacc.cc:474:replace_alu$9590.C[69]
.sym 38451 $auto$alumacc.cc:474:replace_alu$9590.C[71]
.sym 38453 cic_i0.comb_stage[3][70]
.sym 38454 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 38455 $auto$alumacc.cc:474:replace_alu$9590.C[70]
.sym 38457 $auto$alumacc.cc:474:replace_alu$9590.C[72]
.sym 38459 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 38460 cic_i0.comb_stage[3][71]
.sym 38461 $auto$alumacc.cc:474:replace_alu$9590.C[71]
.sym 38463 dclk_$glb_clk
.sym 38477 cic_i0.comb_stage[4][64]
.sym 38478 cic_i0.int_stage[2][2]
.sym 38481 cic_i0.int_stage[1][3]
.sym 38482 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 38483 cic_i0.int_stage[1][2]
.sym 38484 cic_i0.int_stage[2][4]
.sym 38485 cic_i0.comb_stage[4][67]
.sym 38486 cic_i0.int_stage[2][5]
.sym 38489 cic_i0.comb_stage[4][88]
.sym 38491 cic_i0.int_stage[5][0]
.sym 38492 cic_i0.comb_stage[3][77]
.sym 38493 cic_i0.comb_stage[4][90]
.sym 38495 cic_i0.comb_stage[4][91]
.sym 38496 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 38497 cic_i0.comb_stage[3][72]
.sym 38498 cic_i0.comb_stage[3][76]
.sym 38499 cic_i0.comb_stage[4][93]
.sym 38500 cic_i0.comb_stage[4][83]
.sym 38501 $auto$alumacc.cc:474:replace_alu$9590.C[72]
.sym 38508 cic_i0.comb_stage[3][72]
.sym 38509 cic_i0.comb_stage[3][76]
.sym 38510 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 38511 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 38516 cic_i0.comb_stage[3][77]
.sym 38518 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 38519 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[74]
.sym 38520 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 38521 cic_i0.comb_stage[3][78]
.sym 38522 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 38523 cic_i0.comb_stage[3][74]
.sym 38524 cic_i0.comb_stage[3][73]
.sym 38525 cic_i0.comb_stage[3][75]
.sym 38528 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 38532 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[72]
.sym 38537 cic_i0.comb_stage[3][79]
.sym 38538 $auto$alumacc.cc:474:replace_alu$9590.C[73]
.sym 38540 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[72]
.sym 38541 cic_i0.comb_stage[3][72]
.sym 38542 $auto$alumacc.cc:474:replace_alu$9590.C[72]
.sym 38544 $auto$alumacc.cc:474:replace_alu$9590.C[74]
.sym 38546 cic_i0.comb_stage[3][73]
.sym 38547 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 38548 $auto$alumacc.cc:474:replace_alu$9590.C[73]
.sym 38550 $auto$alumacc.cc:474:replace_alu$9590.C[75]
.sym 38552 cic_i0.comb_stage[3][74]
.sym 38553 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[74]
.sym 38554 $auto$alumacc.cc:474:replace_alu$9590.C[74]
.sym 38556 $auto$alumacc.cc:474:replace_alu$9590.C[76]
.sym 38558 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 38559 cic_i0.comb_stage[3][75]
.sym 38560 $auto$alumacc.cc:474:replace_alu$9590.C[75]
.sym 38562 $auto$alumacc.cc:474:replace_alu$9590.C[77]
.sym 38564 cic_i0.comb_stage[3][76]
.sym 38565 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 38566 $auto$alumacc.cc:474:replace_alu$9590.C[76]
.sym 38568 $auto$alumacc.cc:474:replace_alu$9590.C[78]
.sym 38570 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 38571 cic_i0.comb_stage[3][77]
.sym 38572 $auto$alumacc.cc:474:replace_alu$9590.C[77]
.sym 38574 $auto$alumacc.cc:474:replace_alu$9590.C[79]
.sym 38576 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 38577 cic_i0.comb_stage[3][78]
.sym 38578 $auto$alumacc.cc:474:replace_alu$9590.C[78]
.sym 38580 $auto$alumacc.cc:474:replace_alu$9590.C[80]
.sym 38582 cic_i0.comb_stage[3][79]
.sym 38583 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 38584 $auto$alumacc.cc:474:replace_alu$9590.C[79]
.sym 38586 dclk_$glb_clk
.sym 38590 i0_long[90]
.sym 38591 i0_long[91]
.sym 38592 i0_long[92]
.sym 38593 i0_long[93]
.sym 38594 i0_long[94]
.sym 38595 i0_long[95]
.sym 38599 cic_i0.comb_stage[4][104]
.sym 38600 cic_i0.comb_stage[4][72]
.sym 38601 cic_i0.int_stage[2][10]
.sym 38603 cic_i0.int_stage[1][8]
.sym 38605 cic_i0.int_stage[2][11]
.sym 38606 cic_i0.comb_stage[0][15]
.sym 38607 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 38610 cic_i0.comb_stage[4][103]
.sym 38611 cic_i0.int_stage[1][11]
.sym 38612 cic_i0.comb_stage[4][96]
.sym 38618 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 38619 cic_i0.comb_stage[4][77]
.sym 38620 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 38621 cic_i0.comb_stage[3][80]
.sym 38623 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 38624 $auto$alumacc.cc:474:replace_alu$9590.C[80]
.sym 38630 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 38632 cic_i0.comb_stage[3][87]
.sym 38636 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 38637 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 38638 cic_i0.comb_stage[3][81]
.sym 38640 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 38641 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[81]
.sym 38643 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 38644 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 38645 cic_i0.comb_stage[3][80]
.sym 38649 cic_i0.comb_stage[3][83]
.sym 38651 cic_i0.comb_stage[3][82]
.sym 38652 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[83]
.sym 38653 cic_i0.comb_stage[3][85]
.sym 38656 cic_i0.comb_stage[3][84]
.sym 38658 cic_i0.comb_stage[3][86]
.sym 38661 $auto$alumacc.cc:474:replace_alu$9590.C[81]
.sym 38663 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 38664 cic_i0.comb_stage[3][80]
.sym 38665 $auto$alumacc.cc:474:replace_alu$9590.C[80]
.sym 38667 $auto$alumacc.cc:474:replace_alu$9590.C[82]
.sym 38669 cic_i0.comb_stage[3][81]
.sym 38670 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[81]
.sym 38671 $auto$alumacc.cc:474:replace_alu$9590.C[81]
.sym 38673 $auto$alumacc.cc:474:replace_alu$9590.C[83]
.sym 38675 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 38676 cic_i0.comb_stage[3][82]
.sym 38677 $auto$alumacc.cc:474:replace_alu$9590.C[82]
.sym 38679 $auto$alumacc.cc:474:replace_alu$9590.C[84]
.sym 38681 cic_i0.comb_stage[3][83]
.sym 38682 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[83]
.sym 38683 $auto$alumacc.cc:474:replace_alu$9590.C[83]
.sym 38685 $auto$alumacc.cc:474:replace_alu$9590.C[85]
.sym 38687 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 38688 cic_i0.comb_stage[3][84]
.sym 38689 $auto$alumacc.cc:474:replace_alu$9590.C[84]
.sym 38691 $auto$alumacc.cc:474:replace_alu$9590.C[86]
.sym 38693 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 38694 cic_i0.comb_stage[3][85]
.sym 38695 $auto$alumacc.cc:474:replace_alu$9590.C[85]
.sym 38697 $auto$alumacc.cc:474:replace_alu$9590.C[87]
.sym 38699 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 38700 cic_i0.comb_stage[3][86]
.sym 38701 $auto$alumacc.cc:474:replace_alu$9590.C[86]
.sym 38703 $auto$alumacc.cc:474:replace_alu$9590.C[88]
.sym 38705 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 38706 cic_i0.comb_stage[3][87]
.sym 38707 $auto$alumacc.cc:474:replace_alu$9590.C[87]
.sym 38709 dclk_$glb_clk
.sym 38711 i0_long[96]
.sym 38712 i0_long[97]
.sym 38713 i0_long[98]
.sym 38714 i0_long[99]
.sym 38715 i0_long[100]
.sym 38716 i0_long[101]
.sym 38717 i0_long[102]
.sym 38718 i0_long[103]
.sym 38719 cic_i0.int_stage[1][16]
.sym 38723 cic_i0.int_stage[1][18]
.sym 38724 cic_i0.int_stage[1][17]
.sym 38725 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 38727 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 38728 cic_i0.int_stage[2][19]
.sym 38731 cic_i0.int_stage[1][21]
.sym 38733 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 38734 cic_i0.int_stage[5][22]
.sym 38737 cic_i0.int_stage[5][0]
.sym 38740 cic_i0.comb_stage[3][88]
.sym 38741 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 38746 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 38747 $auto$alumacc.cc:474:replace_alu$9590.C[88]
.sym 38752 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 38755 cic_i0.comb_stage[3][89]
.sym 38756 cic_i0.comb_stage[3][88]
.sym 38757 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 38759 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 38760 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 38764 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 38765 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 38767 cic_i0.comb_stage[3][94]
.sym 38768 cic_i0.comb_stage[3][91]
.sym 38770 cic_i0.comb_stage[3][93]
.sym 38771 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[94]
.sym 38777 cic_i0.comb_stage[3][90]
.sym 38778 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[91]
.sym 38782 cic_i0.comb_stage[3][92]
.sym 38783 cic_i0.comb_stage[3][95]
.sym 38784 $auto$alumacc.cc:474:replace_alu$9590.C[89]
.sym 38786 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 38787 cic_i0.comb_stage[3][88]
.sym 38788 $auto$alumacc.cc:474:replace_alu$9590.C[88]
.sym 38790 $auto$alumacc.cc:474:replace_alu$9590.C[90]
.sym 38792 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 38793 cic_i0.comb_stage[3][89]
.sym 38794 $auto$alumacc.cc:474:replace_alu$9590.C[89]
.sym 38796 $auto$alumacc.cc:474:replace_alu$9590.C[91]
.sym 38798 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 38799 cic_i0.comb_stage[3][90]
.sym 38800 $auto$alumacc.cc:474:replace_alu$9590.C[90]
.sym 38802 $auto$alumacc.cc:474:replace_alu$9590.C[92]
.sym 38804 cic_i0.comb_stage[3][91]
.sym 38805 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[91]
.sym 38806 $auto$alumacc.cc:474:replace_alu$9590.C[91]
.sym 38808 $auto$alumacc.cc:474:replace_alu$9590.C[93]
.sym 38810 cic_i0.comb_stage[3][92]
.sym 38811 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 38812 $auto$alumacc.cc:474:replace_alu$9590.C[92]
.sym 38814 $auto$alumacc.cc:474:replace_alu$9590.C[94]
.sym 38816 cic_i0.comb_stage[3][93]
.sym 38817 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 38818 $auto$alumacc.cc:474:replace_alu$9590.C[93]
.sym 38820 $auto$alumacc.cc:474:replace_alu$9590.C[95]
.sym 38822 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[94]
.sym 38823 cic_i0.comb_stage[3][94]
.sym 38824 $auto$alumacc.cc:474:replace_alu$9590.C[94]
.sym 38826 $auto$alumacc.cc:474:replace_alu$9590.C[96]
.sym 38828 cic_i0.comb_stage[3][95]
.sym 38829 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 38830 $auto$alumacc.cc:474:replace_alu$9590.C[95]
.sym 38832 dclk_$glb_clk
.sym 38834 i0_long[104]
.sym 38835 i0_long[105]
.sym 38836 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 38837 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 38838 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 38839 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 38840 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 38841 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[42]
.sym 38843 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 38847 cic_i0.int_stage[1][29]
.sym 38848 cic_i0.int_stage[5][25]
.sym 38849 cic_i0.int_stage[5][31]
.sym 38851 cic_i0.int_stage[2][27]
.sym 38852 cic_i0.int_stage[1][24]
.sym 38854 cic_i0.int_stage[1][27]
.sym 38855 cic_i0.int_stage[1][28]
.sym 38857 cic_i0.int_stage[5][30]
.sym 38858 cic_i0.comb_stage[4][100]
.sym 38860 cic_i0.comb_stage[3][101]
.sym 38868 cic_i0.comb_stage[3][97]
.sym 38870 $auto$alumacc.cc:474:replace_alu$9590.C[96]
.sym 38875 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 38878 cic_i0.comb_stage[3][101]
.sym 38879 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 38882 cic_i0.comb_stage[3][96]
.sym 38887 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 38888 cic_i0.comb_stage[3][98]
.sym 38890 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 38892 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 38893 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[100]
.sym 38894 cic_i0.comb_stage[3][97]
.sym 38899 cic_i0.comb_stage[3][100]
.sym 38900 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[99]
.sym 38901 cic_i0.comb_stage[3][102]
.sym 38904 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[102]
.sym 38905 cic_i0.comb_stage[3][99]
.sym 38906 cic_i0.comb_stage[3][103]
.sym 38907 $auto$alumacc.cc:474:replace_alu$9590.C[97]
.sym 38909 cic_i0.comb_stage[3][96]
.sym 38910 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 38911 $auto$alumacc.cc:474:replace_alu$9590.C[96]
.sym 38913 $auto$alumacc.cc:474:replace_alu$9590.C[98]
.sym 38915 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 38916 cic_i0.comb_stage[3][97]
.sym 38917 $auto$alumacc.cc:474:replace_alu$9590.C[97]
.sym 38919 $auto$alumacc.cc:474:replace_alu$9590.C[99]
.sym 38921 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 38922 cic_i0.comb_stage[3][98]
.sym 38923 $auto$alumacc.cc:474:replace_alu$9590.C[98]
.sym 38925 $auto$alumacc.cc:474:replace_alu$9590.C[100]
.sym 38927 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[99]
.sym 38928 cic_i0.comb_stage[3][99]
.sym 38929 $auto$alumacc.cc:474:replace_alu$9590.C[99]
.sym 38931 $auto$alumacc.cc:474:replace_alu$9590.C[101]
.sym 38933 cic_i0.comb_stage[3][100]
.sym 38934 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[100]
.sym 38935 $auto$alumacc.cc:474:replace_alu$9590.C[100]
.sym 38937 $auto$alumacc.cc:474:replace_alu$9590.C[102]
.sym 38939 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 38940 cic_i0.comb_stage[3][101]
.sym 38941 $auto$alumacc.cc:474:replace_alu$9590.C[101]
.sym 38943 $auto$alumacc.cc:474:replace_alu$9590.C[103]
.sym 38945 cic_i0.comb_stage[3][102]
.sym 38946 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[102]
.sym 38947 $auto$alumacc.cc:474:replace_alu$9590.C[102]
.sym 38949 $auto$alumacc.cc:474:replace_alu$9590.C[104]
.sym 38951 cic_i0.comb_stage[3][103]
.sym 38952 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 38953 $auto$alumacc.cc:474:replace_alu$9590.C[103]
.sym 38955 dclk_$glb_clk
.sym 38957 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 38958 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[53]
.sym 38959 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 38960 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[55]
.sym 38961 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 38962 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 38963 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 38964 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 38965 cic_i0.int_stage[1][32]
.sym 38969 cic_i0.int_stage[1][34]
.sym 38970 cic_i0.int_stage[2][34]
.sym 38971 fifo_data[2]
.sym 38973 cic_i0.comb_stage[1][45]
.sym 38974 cic_i0.int_stage[2][35]
.sym 38975 cic_i0.comb_stage[0][36]
.sym 38976 cic_i0.int_stage[2][36]
.sym 38978 cic_i0.int_stage[2][37]
.sym 38980 cic_i0.int_stage[1][37]
.sym 38981 cic_i0.comb_stage[3][104]
.sym 38984 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 38987 cic_i0.int_stage[5][0]
.sym 38988 cic_i0.comb_stage[3][105]
.sym 38993 $auto$alumacc.cc:474:replace_alu$9590.C[104]
.sym 38999 cic_i0.comb_stage[3][104]
.sym 39000 cic_i0.comb_stage[1][71]
.sym 39003 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 39004 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 39012 cic_i0.comb_stage[3][105]
.sym 39016 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 39019 cic_i0.int_stage[5][44]
.sym 39021 cic_i0.int_stage[5][33]
.sym 39024 cic_i0.comb_stage[1][49]
.sym 39029 cic_i0.int_stage[5][41]
.sym 39030 $auto$alumacc.cc:474:replace_alu$9590.C[105]
.sym 39032 cic_i0.comb_stage[3][104]
.sym 39033 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 39034 $auto$alumacc.cc:474:replace_alu$9590.C[104]
.sym 39037 cic_i0.comb_stage[3][105]
.sym 39038 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 39040 $auto$alumacc.cc:474:replace_alu$9590.C[105]
.sym 39046 cic_i0.int_stage[5][33]
.sym 39049 cic_i0.int_stage[5][44]
.sym 39057 cic_i0.int_stage[5][41]
.sym 39063 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 39068 cic_i0.comb_stage[1][49]
.sym 39076 cic_i0.comb_stage[1][71]
.sym 39078 dclk_$glb_clk
.sym 39080 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 39081 cic_i0.comb_stage[0][48]
.sym 39082 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 39083 cic_i0.comb_stage[0][55]
.sym 39084 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[57]
.sym 39085 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 39086 cic_i0.comb_stage[0][49]
.sym 39087 cic_i0.comb_stage[0][51]
.sym 39092 cic_i0.int_stage[1][43]
.sym 39094 cic_i0.int_stage[1][45]
.sym 39096 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 39097 cic_i0.int_stage[2][43]
.sym 39101 cic_i0.int_stage[2][45]
.sym 39102 cic_i0.int_stage[1][40]
.sym 39107 cic_i0.int_stage[5][33]
.sym 39109 cic_i0.comb_stage[0][41]
.sym 39112 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 39127 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 39130 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 39135 cic_i0.comb_stage[0][56]
.sym 39137 cic_i0.comb_stage[1][76]
.sym 39140 cic_i0.comb_stage[1][84]
.sym 39145 cic_i0.comb_stage[1][81]
.sym 39148 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 39152 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 39156 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 39161 cic_i0.comb_stage[1][76]
.sym 39168 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 39172 cic_i0.comb_stage[0][56]
.sym 39180 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 39187 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 39193 cic_i0.comb_stage[1][81]
.sym 39196 cic_i0.comb_stage[1][84]
.sym 39201 dclk_$glb_clk
.sym 39203 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[69]
.sym 39204 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 39205 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[89]
.sym 39206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 39207 cic_i0.comb_stage[0][59]
.sym 39208 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[88]
.sym 39209 cic_i0.comb_stage[0][61]
.sym 39210 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 39211 cic_i0.int_stage[1][48]
.sym 39216 cic_i0.int_stage[2][50]
.sym 39217 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 39219 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 39220 cic_i0.int_stage[2][51]
.sym 39222 cic_i0.int_stage[1][49]
.sym 39223 cic_i0.int_stage[1][53]
.sym 39224 cic_i0.int_stage[1][50]
.sym 39227 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 39229 cic_i0.int_stage[5][0]
.sym 39232 cic_i0.int_stage[5][74]
.sym 39234 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 39237 cic_i0.comb_stage[0][51]
.sym 39248 cic_i0.int_stage[5][57]
.sym 39249 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 39251 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 39253 cic_i0.int_stage[5][62]
.sym 39256 cic_i0.comb_stage[0][64]
.sym 39257 cic_i0.comb_stage[1][90]
.sym 39265 cic_i0.int_stage[5][56]
.sym 39269 cic_i0.int_stage[5][58]
.sym 39279 cic_i0.int_stage[5][62]
.sym 39284 cic_i0.int_stage[5][58]
.sym 39290 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 39295 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 39301 cic_i0.int_stage[5][57]
.sym 39308 cic_i0.comb_stage[1][90]
.sym 39314 cic_i0.int_stage[5][56]
.sym 39321 cic_i0.comb_stage[0][64]
.sym 39324 dclk_$glb_clk
.sym 39326 cic_i0.comb_stage[0][67]
.sym 39327 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 39328 cic_i0.comb_stage[0][66]
.sym 39329 cic_i0.comb_stage[0][70]
.sym 39330 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[74]
.sym 39331 cic_i0.comb_stage[0][68]
.sym 39332 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[65]
.sym 39333 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 39338 cic_i0.comb_stage[0][62]
.sym 39339 cic_i0.int_stage[2][58]
.sym 39341 cic_i0.int_stage[1][56]
.sym 39343 cic_i0.int_stage[2][59]
.sym 39344 transmit_fifo.addr_rd[0]
.sym 39345 cic_i0.int_stage[2][60]
.sym 39346 cic_i0.int_stage[1][57]
.sym 39347 cic_i0.int_stage[1][58]
.sym 39348 cic_i0.comb_stage[1][68]
.sym 39349 cic_i0.int_stage[1][59]
.sym 39355 cic_i0.comb_stage[0][57]
.sym 39358 cic_i0.comb_stage[0][61]
.sym 39367 cic_i0.int_stage[5][64]
.sym 39370 cic_i0.int_stage[5][65]
.sym 39373 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 39381 cic_i0.int_stage[5][79]
.sym 39386 cic_i0.comb_stage[1][100]
.sym 39391 cic_i0.comb_stage[0][79]
.sym 39392 cic_i0.int_stage[5][74]
.sym 39398 cic_i0.int_stage[5][69]
.sym 39403 cic_i0.int_stage[5][79]
.sym 39406 cic_i0.comb_stage[1][100]
.sym 39413 cic_i0.int_stage[5][65]
.sym 39421 cic_i0.int_stage[5][69]
.sym 39426 cic_i0.int_stage[5][64]
.sym 39431 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 39437 cic_i0.comb_stage[0][79]
.sym 39443 cic_i0.int_stage[5][74]
.sym 39447 dclk_$glb_clk
.sym 39449 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 39450 cic_i0.comb_stage[0][78]
.sym 39451 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[84]
.sym 39452 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 39453 cic_i0.comb_stage[0][72]
.sym 39454 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[82]
.sym 39455 cic_i0.comb_stage[0][73]
.sym 39456 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 39461 cic_i0.int_stage[1][68]
.sym 39464 cic_i0.int_stage[1][64]
.sym 39466 transmit_fifo.addr_wr[1]
.sym 39469 cic_i0.int_stage[1][65]
.sym 39470 cic_i0.int_stage[1][66]
.sym 39471 cic_i0.int_stage[5][64]
.sym 39472 cic_i0.int_stage[1][69]
.sym 39476 cic_i0.comb_stage[0][69]
.sym 39477 cic_i0.comb_stage[1][96]
.sym 39478 cic_i0.comb_stage[0][64]
.sym 39483 cic_i0.int_stage[5][0]
.sym 39491 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 39493 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 39499 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 39500 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 39502 cic_i0.int_stage[4][0]
.sym 39505 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 39515 cic_i0.int_stage[5][0]
.sym 39520 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 39521 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 39524 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 39529 cic_i0.int_stage[4][0]
.sym 39530 cic_i0.int_stage[5][0]
.sym 39535 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 39544 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 39550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 39553 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 39559 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 39565 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 39570 o_sclk$SB_IO_OUT_$glb_clk
.sym 39572 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 39573 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 39574 cic_i0.comb_stage[0][84]
.sym 39575 cic_i0.comb_stage[0][87]
.sym 39576 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[86]
.sym 39577 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[91]
.sym 39578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 39579 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 39585 cic_i0.int_stage[2][74]
.sym 39587 transmit_fifo.addr_wr[3]
.sym 39588 cic_i0.int_stage[1][77]
.sym 39589 cic_i0.int_stage[2][75]
.sym 39590 cic_i0.int_stage[1][72]
.sym 39591 cic_i0.int_stage[2][76]
.sym 39593 cic_i0.int_stage[2][77]
.sym 39594 cic_i0.int_stage[1][73]
.sym 39598 $PACKER_VCC_NET
.sym 39599 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 39600 cic_i0.comb_stage[1][104]
.sym 39603 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 39614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 39620 cic_i0.comb_stage[1][82]
.sym 39625 cic_i0.comb_stage[0][83]
.sym 39631 cic_i0.comb_stage[1][93]
.sym 39635 cic_i0.comb_stage[1][91]
.sym 39636 cic_i0.int_stage[5][81]
.sym 39637 cic_i0.comb_stage[1][96]
.sym 39638 cic_i0.int_stage[5][82]
.sym 39647 cic_i0.comb_stage[1][82]
.sym 39654 cic_i0.comb_stage[1][96]
.sym 39659 cic_i0.comb_stage[0][83]
.sym 39665 cic_i0.comb_stage[1][91]
.sym 39671 cic_i0.int_stage[5][81]
.sym 39678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 39684 cic_i0.int_stage[5][82]
.sym 39691 cic_i0.comb_stage[1][93]
.sym 39693 dclk_$glb_clk
.sym 39695 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 39696 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 39697 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 39698 cic_i0.comb_stage[0][94]
.sym 39699 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[90]
.sym 39700 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 39701 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 39702 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[95]
.sym 39707 cic_i0.int_stage[1][83]
.sym 39708 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 39710 cic_i0.int_stage[1][80]
.sym 39711 cic_i0.int_stage[1][85]
.sym 39712 cic_i0.int_stage[2][83]
.sym 39713 cic_i0.int_stage[1][82]
.sym 39714 cic_i0.int_stage[2][84]
.sym 39716 cic_i0.int_stage[2][85]
.sym 39717 cic_i0.int_stage[1][81]
.sym 39719 cic_i0.comb_stage[0][84]
.sym 39722 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 39724 cic_i0.comb_stage[0][81]
.sym 39742 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 39748 cic_i0.int_stage[5][95]
.sym 39749 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 39750 cic_i0.comb_stage[1][101]
.sym 39753 cic_i0.int_stage[5][90]
.sym 39755 cic_i0.int_stage[5][91]
.sym 39760 cic_i0.comb_stage[1][104]
.sym 39764 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 39769 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 39775 cic_i0.int_stage[5][90]
.sym 39782 cic_i0.int_stage[5][95]
.sym 39788 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 39794 cic_i0.comb_stage[1][104]
.sym 39801 cic_i0.comb_stage[1][101]
.sym 39806 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 39811 cic_i0.int_stage[5][91]
.sym 39816 dclk_$glb_clk
.sym 39818 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 39819 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[97]
.sym 39831 cic_i0.int_stage[2][90]
.sym 39835 cic_i0.int_stage[2][91]
.sym 39836 cic_i0.int_stage[1][93]
.sym 39837 cic_i0.int_stage[2][92]
.sym 39838 cic_i0.int_stage[1][88]
.sym 39841 cic_i0.int_stage[1][91]
.sym 39859 cic_i0.int_stage[5][98]
.sym 39867 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 39870 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 39873 cic_i0.comb_stage[0][101]
.sym 39880 cic_i0.int_stage[5][96]
.sym 39884 cic_i0.comb_stage[0][96]
.sym 39889 cic_i0.comb_stage[0][92]
.sym 39890 cic_i0.int_stage[5][97]
.sym 39894 cic_i0.comb_stage[0][96]
.sym 39898 cic_i0.int_stage[5][96]
.sym 39907 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 39910 cic_i0.comb_stage[0][101]
.sym 39916 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 39923 cic_i0.int_stage[5][98]
.sym 39929 cic_i0.comb_stage[0][92]
.sym 39935 cic_i0.int_stage[5][97]
.sym 39939 dclk_$glb_clk
.sym 39953 cic_i0.int_stage[5][98]
.sym 39954 cic_i0.int_stage[1][101]
.sym 39955 o_test[3]$SB_IO_OUT
.sym 39958 cic_i0.int_stage[2][99]
.sym 39959 cic_i0.int_stage[1][98]
.sym 39960 cic_i0.int_stage[2][100]
.sym 39961 cic_i0.int_stage[1][97]
.sym 39962 cic_i0.int_stage[2][101]
.sym 39963 cic_i0.int_stage[1][96]
.sym 39964 cic_i0.int_stage[1][99]
.sym 39967 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[100]
.sym 39987 cic_i0.comb_stage[0][98]
.sym 39990 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 39995 cic_i0.comb_stage[0][100]
.sym 40004 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 40015 cic_i0.comb_stage[0][100]
.sym 40027 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 40045 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 40052 cic_i0.comb_stage[0][98]
.sym 40062 dclk_$glb_clk
.sym 40076 cic_i0.int_stage[1][105]
.sym 40078 cic_i0.int_stage[1][104]
.sym 40178 $PACKER_VCC_NET
.sym 40179 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[81]
.sym 40180 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[93]
.sym 40181 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[92]
.sym 40182 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[91]
.sym 40183 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[94]
.sym 40185 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[100]
.sym 40188 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[84]
.sym 40222 $PACKER_VCC_NET
.sym 40284 $PACKER_VCC_NET
.sym 40292 cos[8]
.sym 40293 cos_delay[13]
.sym 40295 cos_delay[8]
.sym 40296 cos_delay[3]
.sym 40297 q0[13]
.sym 40298 q0[3]
.sym 40299 cos_delay[9]
.sym 40303 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[86]
.sym 40304 $PACKER_VCC_NET
.sym 40325 $PACKER_VCC_NET
.sym 40342 sine_11_16.negate_cos[1]
.sym 40343 $PACKER_VCC_NET
.sym 40352 q0[3]
.sym 40355 sine_11_16.data_cos[0]
.sym 40377 cos[6]
.sym 40380 cos_delay[6]
.sym 40381 cos[10]
.sym 40382 sine_11_16.cos[12]
.sym 40387 cos_delay[10]
.sym 40390 sine_11_16.cos[10]
.sym 40393 o_adcfb_p$SB_IO_OUT
.sym 40394 sine_11_16.cos[9]
.sym 40395 sine_11_16.cos[13]
.sym 40398 sine_11_16.negate_cos[1]
.sym 40403 o_adcfb_p$SB_IO_OUT
.sym 40404 cos_delay[6]
.sym 40409 sine_11_16.negate_cos[1]
.sym 40411 sine_11_16.cos[9]
.sym 40417 cos[10]
.sym 40420 cos[6]
.sym 40428 sine_11_16.negate_cos[1]
.sym 40429 sine_11_16.cos[10]
.sym 40433 sine_11_16.negate_cos[1]
.sym 40434 sine_11_16.cos[13]
.sym 40440 cos_delay[10]
.sym 40441 o_adcfb_p$SB_IO_OUT
.sym 40445 sine_11_16.negate_cos[1]
.sym 40447 sine_11_16.cos[12]
.sym 40449 o_sclk$SB_IO_OUT_$glb_clk
.sym 40451 sine_11_16.cos[2]
.sym 40452 sine_11_16.cos[5]
.sym 40453 sine_11_16.cos[1]
.sym 40454 q0[9]
.sym 40455 sine_11_16.cos[7]
.sym 40456 sine_11_16.cos[0]
.sym 40457 q0[8]
.sym 40458 sine_11_16.cos[4]
.sym 40461 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[88]
.sym 40462 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[82]
.sym 40473 sine_11_16.cos[11]
.sym 40479 cic_i0.comb_stage[4][84]
.sym 40482 cic_i0.comb_stage[3][7]
.sym 40496 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 40497 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 40503 cic_i0.comb_stage[4][77]
.sym 40509 cic_i0.comb_stage[4][100]
.sym 40510 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 40517 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 40518 cic_i0.comb_stage[4][91]
.sym 40521 cic_i0.comb_stage[4][93]
.sym 40527 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 40533 cic_i0.comb_stage[4][91]
.sym 40537 cic_i0.comb_stage[4][77]
.sym 40544 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 40550 cic_i0.comb_stage[4][100]
.sym 40558 cic_i0.comb_stage[4][93]
.sym 40562 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 40568 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 40572 dclk_$glb_clk
.sym 40574 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 40575 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 40576 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 40578 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 40581 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 40584 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[19]
.sym 40585 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[85]
.sym 40589 cic_i0.comb_stage[4][77]
.sym 40594 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 40599 $PACKER_VCC_NET
.sym 40604 cic_i0.comb_stage[4][60]
.sym 40607 cic_i0.comb_stage[4][89]
.sym 40617 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 40618 cic_i0.comb_stage[4][94]
.sym 40622 cic_i0.comb_stage[4][82]
.sym 40626 cic_i0.comb_stage[4][85]
.sym 40635 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 40638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 40639 cic_i0.comb_stage[4][84]
.sym 40640 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 40650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 40656 cic_i0.comb_stage[4][82]
.sym 40662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 40669 cic_i0.comb_stage[4][85]
.sym 40675 cic_i0.comb_stage[4][84]
.sym 40679 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 40685 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 40692 cic_i0.comb_stage[4][94]
.sym 40695 dclk_$glb_clk
.sym 40697 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 40698 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 40699 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 40700 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 40701 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 40702 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 40703 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 40704 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 40707 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[60]
.sym 40719 o_adcfb_p$SB_IO_OUT
.sym 40728 cic_i0.comb_stage[4][101]
.sym 40729 $PACKER_VCC_NET
.sym 40732 cic_i0.comb_stage[4][38]
.sym 40743 cic_i0.comb_stage[4][88]
.sym 40745 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 40749 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 40750 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 40752 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 40753 cic_i0.comb_stage[4][86]
.sym 40758 cic_i0.comb_stage[4][74]
.sym 40765 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 40772 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 40779 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 40785 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 40790 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 40798 cic_i0.comb_stage[4][88]
.sym 40803 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 40809 cic_i0.comb_stage[4][74]
.sym 40816 cic_i0.comb_stage[4][86]
.sym 40818 dclk_$glb_clk
.sym 40820 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 40821 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 40822 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[38]
.sym 40823 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 40824 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 40825 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 40826 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 40827 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 40830 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[57]
.sym 40839 o_adcfb_p$SB_IO_OUT
.sym 40843 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 40847 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 40848 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 40850 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 40852 cic_i0.comb_stage[4][76]
.sym 40854 cic_i0.comb_stage[4][44]
.sym 40855 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 40861 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 40862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 40863 cic_i0.comb_stage[4][81]
.sym 40864 cic_i0.comb_stage[4][57]
.sym 40872 cic_i0.comb_stage[4][83]
.sym 40883 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 40886 cic_i0.comb_stage[4][52]
.sym 40890 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 40894 cic_i0.comb_stage[4][52]
.sym 40902 cic_i0.comb_stage[4][57]
.sym 40908 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 40912 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 40918 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 40927 cic_i0.comb_stage[4][83]
.sym 40930 cic_i0.comb_stage[4][81]
.sym 40937 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 40941 dclk_$glb_clk
.sym 40943 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 40944 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 40945 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 40946 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 40947 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 40948 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 40949 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 40950 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 40953 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[44]
.sym 40956 cic_i0.comb_stage[4][90]
.sym 40958 cic_i0.comb_stage[4][57]
.sym 40960 cic_i0.comb_stage[4][83]
.sym 40967 i0_long[91]
.sym 40969 cic_i0.comb_stage[3][7]
.sym 40971 cic_i0.comb_stage[4][84]
.sym 40972 cic_i0.comb_stage[4][52]
.sym 40974 cic_i0.comb_stage[4][53]
.sym 40975 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[26]
.sym 40976 cic_i0.comb_stage[4][20]
.sym 40977 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[24]
.sym 40978 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[28]
.sym 40991 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 41002 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 41004 cic_i0.comb_stage[4][28]
.sym 41010 cic_i0.comb_stage[4][43]
.sym 41012 cic_i0.comb_stage[4][16]
.sym 41013 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 41014 cic_i0.comb_stage[4][44]
.sym 41015 cic_i0.comb_stage[4][29]
.sym 41019 cic_i0.comb_stage[4][28]
.sym 41025 cic_i0.comb_stage[4][16]
.sym 41030 cic_i0.comb_stage[4][44]
.sym 41036 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 41042 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 41047 cic_i0.comb_stage[4][43]
.sym 41053 cic_i0.comb_stage[4][29]
.sym 41060 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 41064 dclk_$glb_clk
.sym 41066 min.data[17]
.sym 41067 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[55]
.sym 41068 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[26]
.sym 41069 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[24]
.sym 41070 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 41071 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 41072 min.data[25]
.sym 41073 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[34]
.sym 41078 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 41085 cic_i0.comb_stage[4][96]
.sym 41088 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 41091 cic_i0.comb_stage[4][89]
.sym 41092 min.i_array[7][7]
.sym 41093 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 41094 min.i_array[8][4]
.sym 41095 i0_long[95]
.sym 41096 i0_long[99]
.sym 41097 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[34]
.sym 41098 i0_long[97]
.sym 41099 cic_i0.comb_stage[4][61]
.sym 41100 cic_i0.comb_stage[4][60]
.sym 41107 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 41108 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 41112 min.i_array[8][4]
.sym 41113 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 41118 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 41120 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 41121 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 41122 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 41129 $abc$29715$new_n2673_
.sym 41137 min.shift_crc
.sym 41142 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 41148 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 41154 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 41159 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 41164 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 41165 min.i_array[8][4]
.sym 41166 $abc$29715$new_n2673_
.sym 41167 min.shift_crc
.sym 41172 min.shift_crc
.sym 41176 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 41182 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 41186 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 41187 o_sclk$SB_IO_OUT_$glb_clk
.sym 41189 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[4]
.sym 41190 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[1]
.sym 41191 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[3]
.sym 41192 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[2]
.sym 41193 min.data[29]
.sym 41194 min.data[21]
.sym 41195 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 41196 min.data[23]
.sym 41199 $PACKER_VCC_NET
.sym 41200 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[81]
.sym 41201 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[21]
.sym 41202 min.data[25]
.sym 41203 min.i_array[7][7]
.sym 41205 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[16]
.sym 41208 min.data[17]
.sym 41213 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 41215 $abc$29715$new_n2673_
.sym 41218 min.i_array[9][4]
.sym 41219 cic_i0.comb_stage[4][38]
.sym 41220 cic_i0.comb_stage[4][101]
.sym 41221 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 41223 cic_i0.comb_stage[3][89]
.sym 41230 cic_i0.comb_stage[4][19]
.sym 41232 cic_i0.comb_stage[4][0]
.sym 41233 cic_i0.comb_stage[4][21]
.sym 41234 $PACKER_VCC_NET
.sym 41238 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 41247 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 41251 cic_i0.comb_stage[4][6]
.sym 41259 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 41260 cic_i0.comb_stage[3][0]
.sym 41264 cic_i0.comb_stage[4][6]
.sym 41272 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 41275 $PACKER_VCC_NET
.sym 41276 cic_i0.comb_stage[3][0]
.sym 41278 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 41283 cic_i0.comb_stage[4][21]
.sym 41290 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 41296 cic_i0.comb_stage[4][0]
.sym 41299 cic_i0.comb_stage[4][19]
.sym 41307 cic_i0.comb_stage[3][0]
.sym 41310 dclk_$glb_clk
.sym 41312 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[9]
.sym 41313 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[7]
.sym 41314 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 41315 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[13]
.sym 41316 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[12]
.sym 41317 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[14]
.sym 41318 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[5]
.sym 41319 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 41322 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[92]
.sym 41323 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[93]
.sym 41324 cic_i0.comb_stage[4][19]
.sym 41327 cic_i0.comb_stage[4][21]
.sym 41336 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 41338 cic_i0.comb_stage[4][44]
.sym 41339 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 41341 i0_long[103]
.sym 41344 cic_i0.comb_stage[4][76]
.sym 41345 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 41346 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 41347 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 41354 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[1]
.sym 41355 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[3]
.sym 41357 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[6]
.sym 41361 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[4]
.sym 41362 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[0]
.sym 41363 cic_i0.comb_stage[4][0]
.sym 41364 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[2]
.sym 41368 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[7]
.sym 41372 cic_i0.comb_stage[4][3]
.sym 41373 cic_i0.comb_stage[4][4]
.sym 41374 cic_i0.comb_stage[4][5]
.sym 41375 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[5]
.sym 41376 cic_i0.comb_stage[4][7]
.sym 41378 cic_i0.comb_stage[4][1]
.sym 41379 cic_i0.comb_stage[4][2]
.sym 41383 cic_i0.comb_stage[4][6]
.sym 41385 $auto$alumacc.cc:474:replace_alu$9593.C[1]
.sym 41387 cic_i0.comb_stage[4][0]
.sym 41388 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[0]
.sym 41391 $auto$alumacc.cc:474:replace_alu$9593.C[2]
.sym 41393 cic_i0.comb_stage[4][1]
.sym 41394 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[1]
.sym 41397 $auto$alumacc.cc:474:replace_alu$9593.C[3]
.sym 41399 cic_i0.comb_stage[4][2]
.sym 41400 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[2]
.sym 41403 $auto$alumacc.cc:474:replace_alu$9593.C[4]
.sym 41405 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[3]
.sym 41406 cic_i0.comb_stage[4][3]
.sym 41409 $auto$alumacc.cc:474:replace_alu$9593.C[5]
.sym 41411 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[4]
.sym 41412 cic_i0.comb_stage[4][4]
.sym 41415 $auto$alumacc.cc:474:replace_alu$9593.C[6]
.sym 41417 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[5]
.sym 41418 cic_i0.comb_stage[4][5]
.sym 41421 $auto$alumacc.cc:474:replace_alu$9593.C[7]
.sym 41423 cic_i0.comb_stage[4][6]
.sym 41424 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[6]
.sym 41427 $auto$alumacc.cc:474:replace_alu$9593.C[8]
.sym 41429 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[7]
.sym 41430 cic_i0.comb_stage[4][7]
.sym 41435 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[17]
.sym 41436 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 41437 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 41438 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[23]
.sym 41439 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[22]
.sym 41440 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 41441 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[18]
.sym 41442 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 41445 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[91]
.sym 41446 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[94]
.sym 41447 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[37]
.sym 41455 cic_i0.comb_stage[4][12]
.sym 41456 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[7]
.sym 41459 i0_long[91]
.sym 41460 cic_i0.comb_stage[4][20]
.sym 41462 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[24]
.sym 41463 cic_i0.comb_stage[4][84]
.sym 41464 cic_i0.comb_stage[4][22]
.sym 41466 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[28]
.sym 41467 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[26]
.sym 41468 cic_i0.comb_stage[4][52]
.sym 41470 cic_i0.comb_stage[4][53]
.sym 41471 $auto$alumacc.cc:474:replace_alu$9593.C[8]
.sym 41479 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[13]
.sym 41481 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[14]
.sym 41484 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[9]
.sym 41488 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[12]
.sym 41492 cic_i0.comb_stage[4][8]
.sym 41494 cic_i0.comb_stage[4][10]
.sym 41496 cic_i0.comb_stage[4][12]
.sym 41498 cic_i0.comb_stage[4][14]
.sym 41499 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[11]
.sym 41500 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[8]
.sym 41501 cic_i0.comb_stage[4][9]
.sym 41502 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[10]
.sym 41503 cic_i0.comb_stage[4][11]
.sym 41504 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[15]
.sym 41505 cic_i0.comb_stage[4][13]
.sym 41507 cic_i0.comb_stage[4][15]
.sym 41508 $auto$alumacc.cc:474:replace_alu$9593.C[9]
.sym 41510 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[8]
.sym 41511 cic_i0.comb_stage[4][8]
.sym 41514 $auto$alumacc.cc:474:replace_alu$9593.C[10]
.sym 41516 cic_i0.comb_stage[4][9]
.sym 41517 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[9]
.sym 41520 $auto$alumacc.cc:474:replace_alu$9593.C[11]
.sym 41522 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[10]
.sym 41523 cic_i0.comb_stage[4][10]
.sym 41526 $auto$alumacc.cc:474:replace_alu$9593.C[12]
.sym 41528 cic_i0.comb_stage[4][11]
.sym 41529 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[11]
.sym 41532 $auto$alumacc.cc:474:replace_alu$9593.C[13]
.sym 41534 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[12]
.sym 41535 cic_i0.comb_stage[4][12]
.sym 41538 $auto$alumacc.cc:474:replace_alu$9593.C[14]
.sym 41540 cic_i0.comb_stage[4][13]
.sym 41541 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[13]
.sym 41544 $auto$alumacc.cc:474:replace_alu$9593.C[15]
.sym 41546 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[14]
.sym 41547 cic_i0.comb_stage[4][14]
.sym 41550 $auto$alumacc.cc:474:replace_alu$9593.C[16]
.sym 41552 cic_i0.comb_stage[4][15]
.sym 41553 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[15]
.sym 41558 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[35]
.sym 41559 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[31]
.sym 41560 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[30]
.sym 41561 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 41562 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 41563 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 41564 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 41565 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[27]
.sym 41569 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[100]
.sym 41576 cic_i0.comb_stage[4][17]
.sym 41578 min.shift_crc
.sym 41582 i0_long[95]
.sym 41583 cic_i0.comb_stage[4][31]
.sym 41584 cic_i0.comb_stage[4][60]
.sym 41585 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[38]
.sym 41587 cic_i0.comb_stage[4][89]
.sym 41588 i0_long[99]
.sym 41589 i0_long[97]
.sym 41590 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[34]
.sym 41591 cic_i0.comb_stage[4][61]
.sym 41592 min.i_array[7][7]
.sym 41593 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 41594 $auto$alumacc.cc:474:replace_alu$9593.C[16]
.sym 41599 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[17]
.sym 41601 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[16]
.sym 41603 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[20]
.sym 41605 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[18]
.sym 41610 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[23]
.sym 41611 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[22]
.sym 41613 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[21]
.sym 41616 cic_i0.comb_stage[4][17]
.sym 41621 cic_i0.comb_stage[4][22]
.sym 41622 cic_i0.comb_stage[4][23]
.sym 41623 cic_i0.comb_stage[4][16]
.sym 41625 cic_i0.comb_stage[4][18]
.sym 41626 cic_i0.comb_stage[4][19]
.sym 41627 cic_i0.comb_stage[4][20]
.sym 41628 cic_i0.comb_stage[4][21]
.sym 41629 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[19]
.sym 41631 $auto$alumacc.cc:474:replace_alu$9593.C[17]
.sym 41633 cic_i0.comb_stage[4][16]
.sym 41634 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[16]
.sym 41637 $auto$alumacc.cc:474:replace_alu$9593.C[18]
.sym 41639 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[17]
.sym 41640 cic_i0.comb_stage[4][17]
.sym 41643 $auto$alumacc.cc:474:replace_alu$9593.C[19]
.sym 41645 cic_i0.comb_stage[4][18]
.sym 41646 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[18]
.sym 41649 $auto$alumacc.cc:474:replace_alu$9593.C[20]
.sym 41651 cic_i0.comb_stage[4][19]
.sym 41652 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[19]
.sym 41655 $auto$alumacc.cc:474:replace_alu$9593.C[21]
.sym 41657 cic_i0.comb_stage[4][20]
.sym 41658 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[20]
.sym 41661 $auto$alumacc.cc:474:replace_alu$9593.C[22]
.sym 41663 cic_i0.comb_stage[4][21]
.sym 41664 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[21]
.sym 41667 $auto$alumacc.cc:474:replace_alu$9593.C[23]
.sym 41669 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[22]
.sym 41670 cic_i0.comb_stage[4][22]
.sym 41673 $auto$alumacc.cc:474:replace_alu$9593.C[24]
.sym 41675 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[23]
.sym 41676 cic_i0.comb_stage[4][23]
.sym 41681 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 41682 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 41683 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 41684 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[36]
.sym 41685 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[32]
.sym 41686 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[33]
.sym 41687 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 41688 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[39]
.sym 41692 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[84]
.sym 41699 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 41700 cic_i0.comb_stage[4][30]
.sym 41705 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 41706 cic_i0.comb_stage[4][39]
.sym 41708 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 41709 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 41710 cic_i0.comb_stage[4][38]
.sym 41711 min.i_array[9][4]
.sym 41713 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 41714 cic_i0.comb_stage[4][32]
.sym 41716 cic_i0.comb_stage[4][101]
.sym 41717 $auto$alumacc.cc:474:replace_alu$9593.C[24]
.sym 41724 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[30]
.sym 41729 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 41730 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[29]
.sym 41731 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[31]
.sym 41732 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[24]
.sym 41736 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[28]
.sym 41737 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[27]
.sym 41738 cic_i0.comb_stage[4][24]
.sym 41739 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[26]
.sym 41740 cic_i0.comb_stage[4][26]
.sym 41741 cic_i0.comb_stage[4][27]
.sym 41742 cic_i0.comb_stage[4][28]
.sym 41745 cic_i0.comb_stage[4][31]
.sym 41747 cic_i0.comb_stage[4][25]
.sym 41751 cic_i0.comb_stage[4][29]
.sym 41752 cic_i0.comb_stage[4][30]
.sym 41754 $auto$alumacc.cc:474:replace_alu$9593.C[25]
.sym 41756 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[24]
.sym 41757 cic_i0.comb_stage[4][24]
.sym 41760 $auto$alumacc.cc:474:replace_alu$9593.C[26]
.sym 41762 cic_i0.comb_stage[4][25]
.sym 41763 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 41766 $auto$alumacc.cc:474:replace_alu$9593.C[27]
.sym 41768 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[26]
.sym 41769 cic_i0.comb_stage[4][26]
.sym 41772 $auto$alumacc.cc:474:replace_alu$9593.C[28]
.sym 41774 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[27]
.sym 41775 cic_i0.comb_stage[4][27]
.sym 41778 $auto$alumacc.cc:474:replace_alu$9593.C[29]
.sym 41780 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[28]
.sym 41781 cic_i0.comb_stage[4][28]
.sym 41784 $auto$alumacc.cc:474:replace_alu$9593.C[30]
.sym 41786 cic_i0.comb_stage[4][29]
.sym 41787 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[29]
.sym 41790 $auto$alumacc.cc:474:replace_alu$9593.C[31]
.sym 41792 cic_i0.comb_stage[4][30]
.sym 41793 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[30]
.sym 41796 $auto$alumacc.cc:474:replace_alu$9593.C[32]
.sym 41798 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[31]
.sym 41799 cic_i0.comb_stage[4][31]
.sym 41804 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[59]
.sym 41805 min.data[20]
.sym 41806 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[46]
.sym 41807 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[42]
.sym 41808 min.data[27]
.sym 41809 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[41]
.sym 41810 min.data[19]
.sym 41811 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[40]
.sym 41815 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[86]
.sym 41822 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[54]
.sym 41824 cic_i0.comb_stage[4][41]
.sym 41828 i0_long[103]
.sym 41829 cic_i0.comb_stage[4][44]
.sym 41830 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[55]
.sym 41831 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 41833 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 41834 cic_i0.comb_stage[4][78]
.sym 41835 cic_i0.comb_stage[4][76]
.sym 41836 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 41837 cic_i0.comb_stage[4][40]
.sym 41838 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 41839 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 41840 $auto$alumacc.cc:474:replace_alu$9593.C[32]
.sym 41849 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[32]
.sym 41850 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[33]
.sym 41852 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[39]
.sym 41853 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[37]
.sym 41855 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[38]
.sym 41856 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[36]
.sym 41860 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 41862 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[34]
.sym 41863 cic_i0.comb_stage[4][34]
.sym 41864 cic_i0.comb_stage[4][35]
.sym 41867 cic_i0.comb_stage[4][38]
.sym 41869 cic_i0.comb_stage[4][32]
.sym 41870 cic_i0.comb_stage[4][33]
.sym 41873 cic_i0.comb_stage[4][36]
.sym 41874 cic_i0.comb_stage[4][37]
.sym 41876 cic_i0.comb_stage[4][39]
.sym 41877 $auto$alumacc.cc:474:replace_alu$9593.C[33]
.sym 41879 cic_i0.comb_stage[4][32]
.sym 41880 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[32]
.sym 41883 $auto$alumacc.cc:474:replace_alu$9593.C[34]
.sym 41885 cic_i0.comb_stage[4][33]
.sym 41886 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[33]
.sym 41889 $auto$alumacc.cc:474:replace_alu$9593.C[35]
.sym 41891 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[34]
.sym 41892 cic_i0.comb_stage[4][34]
.sym 41895 $auto$alumacc.cc:474:replace_alu$9593.C[36]
.sym 41897 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 41898 cic_i0.comb_stage[4][35]
.sym 41901 $auto$alumacc.cc:474:replace_alu$9593.C[37]
.sym 41903 cic_i0.comb_stage[4][36]
.sym 41904 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[36]
.sym 41907 $auto$alumacc.cc:474:replace_alu$9593.C[38]
.sym 41909 cic_i0.comb_stage[4][37]
.sym 41910 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[37]
.sym 41913 $auto$alumacc.cc:474:replace_alu$9593.C[39]
.sym 41915 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[38]
.sym 41916 cic_i0.comb_stage[4][38]
.sym 41919 $auto$alumacc.cc:474:replace_alu$9593.C[40]
.sym 41921 cic_i0.comb_stage[4][39]
.sym 41922 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[39]
.sym 41927 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[48]
.sym 41928 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[60]
.sym 41929 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 41930 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 41931 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 41932 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 41933 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[48]
.sym 41934 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[50]
.sym 41937 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[88]
.sym 41938 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[82]
.sym 41939 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[70]
.sym 41946 cic_i0.comb_stage[3][45]
.sym 41952 cic_i0.comb_stage[4][52]
.sym 41953 i0_long[98]
.sym 41954 cic_i0.comb_stage[4][53]
.sym 41955 i0_long[92]
.sym 41956 cic_i0.comb_stage[4][54]
.sym 41959 cic_i0.comb_stage[4][84]
.sym 41960 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[48]
.sym 41961 i0_long[93]
.sym 41962 i0_long[91]
.sym 41963 $auto$alumacc.cc:474:replace_alu$9593.C[40]
.sym 41970 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[46]
.sym 41974 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[45]
.sym 41978 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 41979 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[42]
.sym 41981 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[41]
.sym 41983 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[40]
.sym 41985 cic_i0.comb_stage[4][41]
.sym 41989 cic_i0.comb_stage[4][45]
.sym 41990 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[44]
.sym 41991 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 41992 cic_i0.comb_stage[4][40]
.sym 41994 cic_i0.comb_stage[4][42]
.sym 41995 cic_i0.comb_stage[4][43]
.sym 41996 cic_i0.comb_stage[4][44]
.sym 41998 cic_i0.comb_stage[4][46]
.sym 41999 cic_i0.comb_stage[4][47]
.sym 42000 $auto$alumacc.cc:474:replace_alu$9593.C[41]
.sym 42002 cic_i0.comb_stage[4][40]
.sym 42003 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[40]
.sym 42006 $auto$alumacc.cc:474:replace_alu$9593.C[42]
.sym 42008 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[41]
.sym 42009 cic_i0.comb_stage[4][41]
.sym 42012 $auto$alumacc.cc:474:replace_alu$9593.C[43]
.sym 42014 cic_i0.comb_stage[4][42]
.sym 42015 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[42]
.sym 42018 $auto$alumacc.cc:474:replace_alu$9593.C[44]
.sym 42020 cic_i0.comb_stage[4][43]
.sym 42021 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 42024 $auto$alumacc.cc:474:replace_alu$9593.C[45]
.sym 42026 cic_i0.comb_stage[4][44]
.sym 42027 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[44]
.sym 42030 $auto$alumacc.cc:474:replace_alu$9593.C[46]
.sym 42032 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[45]
.sym 42033 cic_i0.comb_stage[4][45]
.sym 42036 $auto$alumacc.cc:474:replace_alu$9593.C[47]
.sym 42038 cic_i0.comb_stage[4][46]
.sym 42039 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[46]
.sym 42042 $auto$alumacc.cc:474:replace_alu$9593.C[48]
.sym 42044 cic_i0.comb_stage[4][47]
.sym 42045 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 42050 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[79]
.sym 42051 min.data[28]
.sym 42052 min.data[30]
.sym 42053 min.data[24]
.sym 42054 min.data[26]
.sym 42055 min.data[22]
.sym 42056 min.data[31]
.sym 42057 min.data[18]
.sym 42061 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[85]
.sym 42064 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[69]
.sym 42065 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 42066 cic_i0.comb_stage[4][48]
.sym 42067 cic_i0.comb_stage[4][65]
.sym 42068 cic_i0.comb_stage[4][69]
.sym 42073 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 42074 cic_i0.comb_stage[4][89]
.sym 42075 cic_i0.comb_stage[4][60]
.sym 42076 i0_long[94]
.sym 42078 i0_long[95]
.sym 42079 i0_long[96]
.sym 42080 i0_long[99]
.sym 42081 i0_long[97]
.sym 42082 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[51]
.sym 42083 cic_i0.comb_stage[4][61]
.sym 42084 i0_long[101]
.sym 42085 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 42086 $auto$alumacc.cc:474:replace_alu$9593.C[48]
.sym 42092 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[54]
.sym 42097 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[48]
.sym 42102 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[55]
.sym 42103 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 42105 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[49]
.sym 42106 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[50]
.sym 42108 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[51]
.sym 42109 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 42113 cic_i0.comb_stage[4][54]
.sym 42114 cic_i0.comb_stage[4][55]
.sym 42115 cic_i0.comb_stage[4][48]
.sym 42116 cic_i0.comb_stage[4][49]
.sym 42117 cic_i0.comb_stage[4][50]
.sym 42118 cic_i0.comb_stage[4][51]
.sym 42119 cic_i0.comb_stage[4][52]
.sym 42120 cic_i0.comb_stage[4][53]
.sym 42123 $auto$alumacc.cc:474:replace_alu$9593.C[49]
.sym 42125 cic_i0.comb_stage[4][48]
.sym 42126 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[48]
.sym 42129 $auto$alumacc.cc:474:replace_alu$9593.C[50]
.sym 42131 cic_i0.comb_stage[4][49]
.sym 42132 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[49]
.sym 42135 $auto$alumacc.cc:474:replace_alu$9593.C[51]
.sym 42137 cic_i0.comb_stage[4][50]
.sym 42138 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[50]
.sym 42141 $auto$alumacc.cc:474:replace_alu$9593.C[52]
.sym 42143 cic_i0.comb_stage[4][51]
.sym 42144 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[51]
.sym 42147 $auto$alumacc.cc:474:replace_alu$9593.C[53]
.sym 42149 cic_i0.comb_stage[4][52]
.sym 42150 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 42153 $auto$alumacc.cc:474:replace_alu$9593.C[54]
.sym 42155 cic_i0.comb_stage[4][53]
.sym 42156 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 42159 $auto$alumacc.cc:474:replace_alu$9593.C[55]
.sym 42161 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[54]
.sym 42162 cic_i0.comb_stage[4][54]
.sym 42165 $auto$alumacc.cc:474:replace_alu$9593.C[56]
.sym 42167 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[55]
.sym 42168 cic_i0.comb_stage[4][55]
.sym 42173 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[66]
.sym 42174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 42175 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 42176 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[68]
.sym 42177 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 42178 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 42179 cic_i0.comb_stage[1][0]
.sym 42180 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 42192 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[79]
.sym 42197 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 42198 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 42199 cic_i0.int_stage[5][1]
.sym 42200 cic_i0.comb_stage[4][101]
.sym 42201 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 42204 cic_i0.comb_stage[4][68]
.sym 42205 cic_i0.comb_stage[1][42]
.sym 42206 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 42207 i0_long[105]
.sym 42208 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 42209 $auto$alumacc.cc:474:replace_alu$9593.C[56]
.sym 42214 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[58]
.sym 42215 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[60]
.sym 42216 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[63]
.sym 42224 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[59]
.sym 42226 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[56]
.sym 42227 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[62]
.sym 42230 cic_i0.comb_stage[4][56]
.sym 42231 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[57]
.sym 42234 cic_i0.comb_stage[4][60]
.sym 42235 cic_i0.comb_stage[4][61]
.sym 42237 cic_i0.comb_stage[4][63]
.sym 42239 cic_i0.comb_stage[4][57]
.sym 42240 cic_i0.comb_stage[4][58]
.sym 42241 cic_i0.comb_stage[4][59]
.sym 42244 cic_i0.comb_stage[4][62]
.sym 42245 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 42246 $auto$alumacc.cc:474:replace_alu$9593.C[57]
.sym 42248 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[56]
.sym 42249 cic_i0.comb_stage[4][56]
.sym 42252 $auto$alumacc.cc:474:replace_alu$9593.C[58]
.sym 42254 cic_i0.comb_stage[4][57]
.sym 42255 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[57]
.sym 42258 $auto$alumacc.cc:474:replace_alu$9593.C[59]
.sym 42260 cic_i0.comb_stage[4][58]
.sym 42261 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[58]
.sym 42264 $auto$alumacc.cc:474:replace_alu$9593.C[60]
.sym 42266 cic_i0.comb_stage[4][59]
.sym 42267 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[59]
.sym 42270 $auto$alumacc.cc:474:replace_alu$9593.C[61]
.sym 42272 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[60]
.sym 42273 cic_i0.comb_stage[4][60]
.sym 42276 $auto$alumacc.cc:474:replace_alu$9593.C[62]
.sym 42278 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 42279 cic_i0.comb_stage[4][61]
.sym 42282 $auto$alumacc.cc:474:replace_alu$9593.C[63]
.sym 42284 cic_i0.comb_stage[4][62]
.sym 42285 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[62]
.sym 42288 $auto$alumacc.cc:474:replace_alu$9593.C[64]
.sym 42290 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[63]
.sym 42291 cic_i0.comb_stage[4][63]
.sym 42296 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 42297 cic_i0.comb_stage[0][1]
.sym 42298 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 42299 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 42300 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[1]
.sym 42301 cic_i0.comb_stage[0][5]
.sym 42302 cic_i0.comb_stage[0][0]
.sym 42303 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 42308 min.body_cnt[2]
.sym 42309 cic_i0.comb_stage[1][0]
.sym 42310 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[63]
.sym 42311 cic_i0.comb_stage[0][14]
.sym 42312 $PACKER_VCC_NET
.sym 42320 i0_long[100]
.sym 42321 i0_long[104]
.sym 42323 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 42324 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 42325 cic_i0.comb_stage[4][78]
.sym 42326 cic_i0.int_stage[5][11]
.sym 42327 cic_i0.comb_stage[4][76]
.sym 42329 i0_long[102]
.sym 42331 i0_long[103]
.sym 42332 $auto$alumacc.cc:474:replace_alu$9593.C[64]
.sym 42337 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[70]
.sym 42340 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 42341 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[65]
.sym 42344 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[69]
.sym 42345 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[66]
.sym 42347 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[67]
.sym 42348 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[68]
.sym 42349 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 42353 cic_i0.comb_stage[4][64]
.sym 42354 cic_i0.comb_stage[4][65]
.sym 42355 cic_i0.comb_stage[4][66]
.sym 42364 cic_i0.comb_stage[4][67]
.sym 42365 cic_i0.comb_stage[4][68]
.sym 42366 cic_i0.comb_stage[4][69]
.sym 42367 cic_i0.comb_stage[4][70]
.sym 42368 cic_i0.comb_stage[4][71]
.sym 42369 $auto$alumacc.cc:474:replace_alu$9593.C[65]
.sym 42371 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 42372 cic_i0.comb_stage[4][64]
.sym 42375 $auto$alumacc.cc:474:replace_alu$9593.C[66]
.sym 42377 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[65]
.sym 42378 cic_i0.comb_stage[4][65]
.sym 42381 $auto$alumacc.cc:474:replace_alu$9593.C[67]
.sym 42383 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[66]
.sym 42384 cic_i0.comb_stage[4][66]
.sym 42387 $auto$alumacc.cc:474:replace_alu$9593.C[68]
.sym 42389 cic_i0.comb_stage[4][67]
.sym 42390 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[67]
.sym 42393 $auto$alumacc.cc:474:replace_alu$9593.C[69]
.sym 42395 cic_i0.comb_stage[4][68]
.sym 42396 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[68]
.sym 42399 $auto$alumacc.cc:474:replace_alu$9593.C[70]
.sym 42401 cic_i0.comb_stage[4][69]
.sym 42402 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[69]
.sym 42405 $auto$alumacc.cc:474:replace_alu$9593.C[71]
.sym 42407 cic_i0.comb_stage[4][70]
.sym 42408 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[70]
.sym 42411 $auto$alumacc.cc:474:replace_alu$9593.C[72]
.sym 42413 cic_i0.comb_stage[4][71]
.sym 42414 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 42419 cic_i0.comb_stage[0][8]
.sym 42420 cic_i0.comb_stage[0][7]
.sym 42421 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[37]
.sym 42422 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 42423 cic_i0.comb_stage[0][11]
.sym 42424 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[12]
.sym 42425 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 42426 cic_i0.comb_stage[0][3]
.sym 42428 cic_q0.comb_stage[3][67]
.sym 42432 cic_i0.comb_stage[0][0]
.sym 42434 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 42435 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[67]
.sym 42436 cic_i0.int_stage[5][0]
.sym 42438 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 42439 cic_i0.comb_stage[0][6]
.sym 42441 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[3]
.sym 42442 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 42444 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 42445 i0_long[98]
.sym 42449 i0_long[91]
.sym 42450 cic_i0.comb_stage[4][84]
.sym 42451 i0_long[92]
.sym 42453 i0_long[93]
.sym 42455 $auto$alumacc.cc:474:replace_alu$9593.C[72]
.sym 42460 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 42466 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 42468 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 42473 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 42474 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[79]
.sym 42475 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 42476 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 42477 cic_i0.comb_stage[4][73]
.sym 42478 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 42481 cic_i0.comb_stage[4][77]
.sym 42484 cic_i0.comb_stage[4][72]
.sym 42486 cic_i0.comb_stage[4][74]
.sym 42487 cic_i0.comb_stage[4][75]
.sym 42488 cic_i0.comb_stage[4][76]
.sym 42490 cic_i0.comb_stage[4][78]
.sym 42491 cic_i0.comb_stage[4][79]
.sym 42492 $auto$alumacc.cc:474:replace_alu$9593.C[73]
.sym 42494 cic_i0.comb_stage[4][72]
.sym 42495 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 42498 $auto$alumacc.cc:474:replace_alu$9593.C[74]
.sym 42500 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 42501 cic_i0.comb_stage[4][73]
.sym 42504 $auto$alumacc.cc:474:replace_alu$9593.C[75]
.sym 42506 cic_i0.comb_stage[4][74]
.sym 42507 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 42510 $auto$alumacc.cc:474:replace_alu$9593.C[76]
.sym 42512 cic_i0.comb_stage[4][75]
.sym 42513 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 42516 $auto$alumacc.cc:474:replace_alu$9593.C[77]
.sym 42518 cic_i0.comb_stage[4][76]
.sym 42519 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 42522 $auto$alumacc.cc:474:replace_alu$9593.C[78]
.sym 42524 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 42525 cic_i0.comb_stage[4][77]
.sym 42528 $auto$alumacc.cc:474:replace_alu$9593.C[79]
.sym 42530 cic_i0.comb_stage[4][78]
.sym 42531 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 42534 $auto$alumacc.cc:474:replace_alu$9593.C[80]
.sym 42536 cic_i0.comb_stage[4][79]
.sym 42537 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[79]
.sym 42542 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[22]
.sym 42543 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[16]
.sym 42544 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 42545 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[80]
.sym 42546 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 42547 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 42548 cic_i0.comb_stage[0][15]
.sym 42549 cic_i0.comb_stage[0][12]
.sym 42551 cic_i0.int_stage[1][7]
.sym 42554 cic_i0.int_stage[1][0]
.sym 42556 cic_i0.int_stage[2][1]
.sym 42558 cic_i0.int_stage[5][3]
.sym 42563 cic_i0.comb_stage[0][7]
.sym 42565 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[15]
.sym 42566 i0_long[96]
.sym 42567 i0_long[94]
.sym 42568 i0_long[97]
.sym 42569 i0_long[95]
.sym 42570 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 42571 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 42572 i0_long[99]
.sym 42575 i0_long[90]
.sym 42576 i0_long[101]
.sym 42577 cic_i0.comb_stage[4][89]
.sym 42578 $auto$alumacc.cc:474:replace_alu$9593.C[80]
.sym 42592 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 42595 cic_i0.comb_stage[4][80]
.sym 42596 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 42599 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[81]
.sym 42600 cic_i0.comb_stage[4][81]
.sym 42601 cic_i0.comb_stage[4][82]
.sym 42602 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[86]
.sym 42603 cic_i0.comb_stage[4][84]
.sym 42604 cic_i0.comb_stage[4][85]
.sym 42605 cic_i0.comb_stage[4][86]
.sym 42606 cic_i0.comb_stage[4][87]
.sym 42607 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[84]
.sym 42609 cic_i0.comb_stage[4][83]
.sym 42610 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[80]
.sym 42611 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[82]
.sym 42614 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[85]
.sym 42615 $auto$alumacc.cc:474:replace_alu$9593.C[81]
.sym 42617 cic_i0.comb_stage[4][80]
.sym 42618 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[80]
.sym 42621 $auto$alumacc.cc:474:replace_alu$9593.C[82]
.sym 42623 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[81]
.sym 42624 cic_i0.comb_stage[4][81]
.sym 42627 $auto$alumacc.cc:474:replace_alu$9593.C[83]
.sym 42629 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[82]
.sym 42630 cic_i0.comb_stage[4][82]
.sym 42633 $auto$alumacc.cc:474:replace_alu$9593.C[84]
.sym 42635 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 42636 cic_i0.comb_stage[4][83]
.sym 42639 $auto$alumacc.cc:474:replace_alu$9593.C[85]
.sym 42641 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[84]
.sym 42642 cic_i0.comb_stage[4][84]
.sym 42645 $auto$alumacc.cc:474:replace_alu$9593.C[86]
.sym 42647 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[85]
.sym 42648 cic_i0.comb_stage[4][85]
.sym 42651 $auto$alumacc.cc:474:replace_alu$9593.C[87]
.sym 42653 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[86]
.sym 42654 cic_i0.comb_stage[4][86]
.sym 42657 $auto$alumacc.cc:474:replace_alu$9593.C[88]
.sym 42659 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 42660 cic_i0.comb_stage[4][87]
.sym 42665 cic_i0.comb_stage[0][22]
.sym 42666 cic_i0.comb_stage[0][16]
.sym 42667 cic_i0.comb_stage[0][17]
.sym 42668 cic_i0.comb_stage[0][21]
.sym 42669 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[27]
.sym 42670 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 42671 cic_i0.comb_stage[0][20]
.sym 42672 cic_i0.comb_stage[0][23]
.sym 42674 cic_i0.int_stage[1][15]
.sym 42675 $PACKER_VCC_NET
.sym 42678 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[23]
.sym 42679 cic_i0.int_stage[2][9]
.sym 42681 cic_i0.int_stage[2][13]
.sym 42682 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[21]
.sym 42684 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[22]
.sym 42689 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 42691 i0_long[105]
.sym 42692 cic_i0.comb_stage[4][101]
.sym 42697 cic_i0.comb_stage[0][15]
.sym 42698 cic_i0.comb_stage[0][22]
.sym 42699 cic_i0.comb_stage[0][12]
.sym 42701 $auto$alumacc.cc:474:replace_alu$9593.C[88]
.sym 42706 cic_i0.comb_stage[4][90]
.sym 42713 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 42714 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 42719 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 42722 cic_i0.comb_stage[4][88]
.sym 42723 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[92]
.sym 42724 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[91]
.sym 42725 cic_i0.comb_stage[4][91]
.sym 42726 cic_i0.comb_stage[4][92]
.sym 42729 cic_i0.comb_stage[4][95]
.sym 42730 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[93]
.sym 42731 cic_i0.comb_stage[4][89]
.sym 42732 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[88]
.sym 42733 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[94]
.sym 42735 cic_i0.comb_stage[4][93]
.sym 42736 cic_i0.comb_stage[4][94]
.sym 42738 $auto$alumacc.cc:474:replace_alu$9593.C[89]
.sym 42740 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[88]
.sym 42741 cic_i0.comb_stage[4][88]
.sym 42744 $auto$alumacc.cc:474:replace_alu$9593.C[90]
.sym 42746 cic_i0.comb_stage[4][89]
.sym 42747 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 42750 $auto$alumacc.cc:474:replace_alu$9593.C[91]
.sym 42752 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 42753 cic_i0.comb_stage[4][90]
.sym 42754 $auto$alumacc.cc:474:replace_alu$9593.C[90]
.sym 42756 $auto$alumacc.cc:474:replace_alu$9593.C[92]
.sym 42758 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[91]
.sym 42759 cic_i0.comb_stage[4][91]
.sym 42760 $auto$alumacc.cc:474:replace_alu$9593.C[91]
.sym 42762 $auto$alumacc.cc:474:replace_alu$9593.C[93]
.sym 42764 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[92]
.sym 42765 cic_i0.comb_stage[4][92]
.sym 42766 $auto$alumacc.cc:474:replace_alu$9593.C[92]
.sym 42768 $auto$alumacc.cc:474:replace_alu$9593.C[94]
.sym 42770 cic_i0.comb_stage[4][93]
.sym 42771 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[93]
.sym 42772 $auto$alumacc.cc:474:replace_alu$9593.C[93]
.sym 42774 $auto$alumacc.cc:474:replace_alu$9593.C[95]
.sym 42776 cic_i0.comb_stage[4][94]
.sym 42777 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[94]
.sym 42778 $auto$alumacc.cc:474:replace_alu$9593.C[94]
.sym 42780 $auto$alumacc.cc:474:replace_alu$9593.C[96]
.sym 42782 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 42783 cic_i0.comb_stage[4][95]
.sym 42784 $auto$alumacc.cc:474:replace_alu$9593.C[95]
.sym 42786 dclk_$glb_clk
.sym 42788 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 42789 cic_i0.comb_stage[0][30]
.sym 42790 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[61]
.sym 42791 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[57]
.sym 42792 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 42793 cic_i0.comb_stage[0][25]
.sym 42794 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 42795 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 42797 cic_i0.int_stage[1][23]
.sym 42800 cic_i0.int_stage[2][20]
.sym 42802 cic_i0.int_stage[2][17]
.sym 42803 cic_i0.comb_stage[0][31]
.sym 42804 cic_i0.int_stage[5][17]
.sym 42805 cic_i0.int_stage[5][16]
.sym 42809 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[30]
.sym 42812 i0_long[100]
.sym 42814 cic_i0.comb_stage[0][21]
.sym 42815 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 42816 i0_long[102]
.sym 42817 i0_long[104]
.sym 42818 i0_long[103]
.sym 42819 cic_i0.comb_stage[1][48]
.sym 42820 cic_i0.comb_stage[0][20]
.sym 42822 cic_i0.comb_stage[0][42]
.sym 42823 cic_i0.comb_stage[1][63]
.sym 42824 $auto$alumacc.cc:474:replace_alu$9593.C[96]
.sym 42831 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 42833 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 42839 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 42841 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 42842 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 42843 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 42847 cic_i0.comb_stage[4][98]
.sym 42848 cic_i0.comb_stage[4][99]
.sym 42849 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 42852 cic_i0.comb_stage[4][103]
.sym 42853 cic_i0.comb_stage[4][96]
.sym 42854 cic_i0.comb_stage[4][97]
.sym 42856 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[100]
.sym 42857 cic_i0.comb_stage[4][100]
.sym 42858 cic_i0.comb_stage[4][101]
.sym 42859 cic_i0.comb_stage[4][102]
.sym 42861 $auto$alumacc.cc:474:replace_alu$9593.C[97]
.sym 42863 cic_i0.comb_stage[4][96]
.sym 42864 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 42865 $auto$alumacc.cc:474:replace_alu$9593.C[96]
.sym 42867 $auto$alumacc.cc:474:replace_alu$9593.C[98]
.sym 42869 cic_i0.comb_stage[4][97]
.sym 42870 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 42871 $auto$alumacc.cc:474:replace_alu$9593.C[97]
.sym 42873 $auto$alumacc.cc:474:replace_alu$9593.C[99]
.sym 42875 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 42876 cic_i0.comb_stage[4][98]
.sym 42877 $auto$alumacc.cc:474:replace_alu$9593.C[98]
.sym 42879 $auto$alumacc.cc:474:replace_alu$9593.C[100]
.sym 42881 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 42882 cic_i0.comb_stage[4][99]
.sym 42883 $auto$alumacc.cc:474:replace_alu$9593.C[99]
.sym 42885 $auto$alumacc.cc:474:replace_alu$9593.C[101]
.sym 42887 cic_i0.comb_stage[4][100]
.sym 42888 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[100]
.sym 42889 $auto$alumacc.cc:474:replace_alu$9593.C[100]
.sym 42891 $auto$alumacc.cc:474:replace_alu$9593.C[102]
.sym 42893 cic_i0.comb_stage[4][101]
.sym 42894 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 42895 $auto$alumacc.cc:474:replace_alu$9593.C[101]
.sym 42897 $auto$alumacc.cc:474:replace_alu$9593.C[103]
.sym 42899 cic_i0.comb_stage[4][102]
.sym 42900 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 42901 $auto$alumacc.cc:474:replace_alu$9593.C[102]
.sym 42903 $auto$alumacc.cc:474:replace_alu$9593.C[104]
.sym 42905 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 42906 cic_i0.comb_stage[4][103]
.sym 42907 $auto$alumacc.cc:474:replace_alu$9593.C[103]
.sym 42909 dclk_$glb_clk
.sym 42911 cic_i0.comb_stage[0][34]
.sym 42912 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[41]
.sym 42913 cic_i0.comb_stage[0][32]
.sym 42914 cic_i0.comb_stage[0][35]
.sym 42915 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 42916 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 42917 cic_i0.comb_stage[0][36]
.sym 42918 cic_i0.comb_stage[0][39]
.sym 42920 cic_i0.int_stage[1][31]
.sym 42923 cic_i0.int_stage[5][24]
.sym 42925 cic_i0.int_stage[2][25]
.sym 42927 cic_i0.comb_stage[0][38]
.sym 42932 cic_i0.comb_stage[0][30]
.sym 42934 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[38]
.sym 42936 i0_long[98]
.sym 42938 cic_i0.comb_stage[0][53]
.sym 42940 cic_i0.comb_stage[1][58]
.sym 42941 cic_i0.comb_stage[0][25]
.sym 42944 cic_i0.comb_stage[1][60]
.sym 42947 $auto$alumacc.cc:474:replace_alu$9593.C[104]
.sym 42954 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 42958 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 42962 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 42963 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 42964 cic_i0.comb_stage[1][58]
.sym 42968 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 42969 cic_i0.comb_stage[4][105]
.sym 42976 cic_i0.comb_stage[4][104]
.sym 42982 cic_i0.comb_stage[0][42]
.sym 42983 cic_i0.comb_stage[1][63]
.sym 42984 $auto$alumacc.cc:474:replace_alu$9593.C[105]
.sym 42986 cic_i0.comb_stage[4][104]
.sym 42987 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 42988 $auto$alumacc.cc:474:replace_alu$9593.C[104]
.sym 42992 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 42993 cic_i0.comb_stage[4][105]
.sym 42994 $auto$alumacc.cc:474:replace_alu$9593.C[105]
.sym 43000 cic_i0.comb_stage[0][42]
.sym 43004 cic_i0.comb_stage[1][63]
.sym 43011 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 43018 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 43024 cic_i0.comb_stage[1][58]
.sym 43029 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 43032 dclk_$glb_clk
.sym 43034 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[49]
.sym 43035 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[48]
.sym 43036 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 43037 cic_i0.comb_stage[0][46]
.sym 43038 cic_i0.comb_stage[0][40]
.sym 43039 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 43040 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 43041 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 43043 cic_i0.int_stage[1][39]
.sym 43046 cic_i0.int_stage[5][32]
.sym 43049 cic_i0.int_stage[5][36]
.sym 43050 cic_i0.int_stage[5][35]
.sym 43051 cic_i0.comb_stage[0][39]
.sym 43052 cic_i0.int_stage[5][34]
.sym 43054 cic_i0.int_stage[1][35]
.sym 43055 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 43056 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 43057 cic_i0.comb_stage[0][41]
.sym 43058 cic_i0.comb_stage[0][32]
.sym 43060 cic_i0.comb_stage[0][35]
.sym 43066 cic_i0.comb_stage[0][36]
.sym 43067 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[68]
.sym 43068 cic_i0.comb_stage[0][39]
.sym 43086 cic_i0.comb_stage[0][55]
.sym 43090 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 43091 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 43093 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 43095 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 43098 cic_i0.comb_stage[0][53]
.sym 43101 cic_i0.comb_stage[1][64]
.sym 43104 cic_i0.comb_stage[1][60]
.sym 43110 cic_i0.comb_stage[0][55]
.sym 43117 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 43121 cic_i0.comb_stage[0][53]
.sym 43129 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 43132 cic_i0.comb_stage[1][60]
.sym 43141 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 43144 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 43152 cic_i0.comb_stage[1][64]
.sym 43155 dclk_$glb_clk
.sym 43157 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[62]
.sym 43158 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 43159 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 43160 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 43161 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[58]
.sym 43162 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 43163 cic_i0.comb_stage[0][60]
.sym 43164 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[60]
.sym 43171 cic_i0.int_stage[2][41]
.sym 43172 cic_i0.comb_stage[0][46]
.sym 43174 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 43178 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[48]
.sym 43179 cic_i0.int_stage[5][40]
.sym 43181 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 43182 cic_i0.comb_stage[1][75]
.sym 43183 cic_i0.comb_stage[0][46]
.sym 43186 cic_i0.comb_stage[1][77]
.sym 43187 cic_i0.comb_stage[0][70]
.sym 43191 cic_i0.comb_stage[0][48]
.sym 43204 cic_i0.int_stage[5][55]
.sym 43206 cic_i0.comb_stage[1][75]
.sym 43208 cic_i0.int_stage[5][49]
.sym 43209 cic_i0.int_stage[5][48]
.sym 43212 cic_i0.int_stage[5][51]
.sym 43214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 43224 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 43226 cic_i0.comb_stage[0][57]
.sym 43234 cic_i0.comb_stage[0][57]
.sym 43238 cic_i0.int_stage[5][48]
.sym 43244 cic_i0.comb_stage[1][75]
.sym 43252 cic_i0.int_stage[5][55]
.sym 43255 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 43261 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 43268 cic_i0.int_stage[5][49]
.sym 43275 cic_i0.int_stage[5][51]
.sym 43278 dclk_$glb_clk
.sym 43280 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 43281 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 43282 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[67]
.sym 43283 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 43284 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[68]
.sym 43285 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 43286 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[70]
.sym 43287 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 43289 cic_i0.int_stage[1][55]
.sym 43293 cic_i0.comb_stage[0][60]
.sym 43294 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 43296 cic_i0.int_stage[5][49]
.sym 43297 cic_i0.int_stage[5][48]
.sym 43298 cic_i0.comb_stage[0][57]
.sym 43299 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[62]
.sym 43300 cic_i0.int_stage[5][51]
.sym 43301 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[59]
.sym 43304 cic_i0.comb_stage[0][59]
.sym 43307 cic_i0.comb_stage[0][55]
.sym 43308 cic_i0.comb_stage[0][61]
.sym 43315 cic_i0.comb_stage[0][51]
.sym 43322 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 43330 cic_i0.int_stage[5][59]
.sym 43331 cic_i0.int_stage[5][61]
.sym 43332 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 43337 cic_i0.comb_stage[1][88]
.sym 43343 cic_i0.comb_stage[1][89]
.sym 43348 cic_i0.comb_stage[0][69]
.sym 43352 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 43354 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 43363 cic_i0.comb_stage[1][88]
.sym 43368 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 43375 cic_i0.comb_stage[0][69]
.sym 43380 cic_i0.int_stage[5][59]
.sym 43386 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 43391 cic_i0.int_stage[5][61]
.sym 43399 cic_i0.comb_stage[1][89]
.sym 43401 dclk_$glb_clk
.sym 43403 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[78]
.sym 43404 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 43405 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[73]
.sym 43406 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 43407 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 43408 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[75]
.sym 43409 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[76]
.sym 43410 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 43412 cic_i0.int_stage[1][63]
.sym 43415 transmit_fifo.addr_wr[4]
.sym 43419 cic_i0.int_stage[2][61]
.sym 43423 cic_i0.comb_stage[0][71]
.sym 43424 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[66]
.sym 43425 cic_i0.int_stage[2][56]
.sym 43426 cic_i0.int_stage[5][59]
.sym 43434 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 43446 cic_i0.comb_stage[0][65]
.sym 43448 cic_i0.int_stage[5][70]
.sym 43451 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 43453 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 43456 cic_i0.int_stage[5][66]
.sym 43458 cic_i0.int_stage[5][67]
.sym 43459 cic_i0.comb_stage[0][74]
.sym 43473 cic_i0.int_stage[5][68]
.sym 43478 cic_i0.int_stage[5][67]
.sym 43484 cic_i0.comb_stage[0][65]
.sym 43490 cic_i0.int_stage[5][66]
.sym 43496 cic_i0.int_stage[5][70]
.sym 43502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 43510 cic_i0.int_stage[5][68]
.sym 43513 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 43522 cic_i0.comb_stage[0][74]
.sym 43524 dclk_$glb_clk
.sym 43526 cic_i0.comb_stage[0][75]
.sym 43527 cic_i0.comb_stage[0][77]
.sym 43528 cic_i0.comb_stage[0][76]
.sym 43529 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 43530 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[81]
.sym 43531 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 43532 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 43533 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 43535 cic_i0.int_stage[1][71]
.sym 43538 cic_i0.int_stage[2][68]
.sym 43540 cic_i0.int_stage[2][65]
.sym 43543 cic_i0.comb_stage[1][73]
.sym 43544 cic_i0.int_stage[5][66]
.sym 43545 cic_i0.comb_stage[1][72]
.sym 43546 cic_i0.int_stage[5][67]
.sym 43548 cic_i0.int_stage[2][64]
.sym 43556 fifo_data[3]
.sym 43557 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 43569 cic_i0.comb_stage[0][84]
.sym 43578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 43579 cic_i0.comb_stage[0][72]
.sym 43583 cic_i0.int_stage[5][72]
.sym 43589 cic_i0.comb_stage[0][82]
.sym 43591 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 43595 cic_i0.int_stage[5][78]
.sym 43597 cic_i0.int_stage[5][73]
.sym 43602 cic_i0.comb_stage[0][84]
.sym 43608 cic_i0.int_stage[5][78]
.sym 43615 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 43619 cic_i0.comb_stage[0][82]
.sym 43626 cic_i0.int_stage[5][72]
.sym 43633 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 43639 cic_i0.int_stage[5][73]
.sym 43644 cic_i0.comb_stage[0][72]
.sym 43647 dclk_$glb_clk
.sym 43652 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[80]
.sym 43653 cic_i0.dec[0]
.sym 43654 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[94]
.sym 43655 uart.tx_clk_divider[7]
.sym 43656 $abc$29715$auto$ice40_ffinit.cc:141:execute$29699
.sym 43658 cic_i0.int_stage[1][79]
.sym 43662 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 43665 cic_i0.int_stage[5][75]
.sym 43667 cic_i0.comb_stage[0][81]
.sym 43669 cic_i0.int_stage[5][77]
.sym 43670 cic_i0.comb_stage[0][77]
.sym 43671 cic_i0.int_stage[2][72]
.sym 43674 cic_i0.dec[0]
.sym 43693 cic_i0.int_stage[5][84]
.sym 43698 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 43699 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 43701 cic_i0.comb_stage[0][94]
.sym 43715 cic_i0.int_stage[5][87]
.sym 43719 cic_i0.comb_stage[0][86]
.sym 43720 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 43721 cic_i0.comb_stage[0][91]
.sym 43725 cic_i0.comb_stage[0][86]
.sym 43732 cic_i0.comb_stage[0][94]
.sym 43738 cic_i0.int_stage[5][84]
.sym 43742 cic_i0.int_stage[5][87]
.sym 43748 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 43753 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 43761 cic_i0.comb_stage[0][91]
.sym 43766 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 43770 dclk_$glb_clk
.sym 43774 cic_i0.dec[2]
.sym 43775 cic_i0.dec[3]
.sym 43776 cic_i0.dec[4]
.sym 43777 cic_i0.dec[5]
.sym 43778 cic_i0.dec[6]
.sym 43779 cic_i0.dec[7]
.sym 43781 cic_i0.int_stage[1][87]
.sym 43786 cic_i0.int_stage[2][81]
.sym 43787 cic_i0.int_stage[5][84]
.sym 43790 $PACKER_VCC_NET
.sym 43794 cic_i0.int_stage[2][80]
.sym 43815 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 43819 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 43822 cic_i0.comb_stage[0][90]
.sym 43823 cic_i0.comb_stage[0][95]
.sym 43830 cic_i0.comb_stage[1][98]
.sym 43831 cic_i0.comb_stage[1][103]
.sym 43836 cic_i0.int_stage[5][94]
.sym 43837 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 43849 cic_i0.comb_stage[0][95]
.sym 43853 cic_i0.comb_stage[1][103]
.sym 43858 cic_i0.comb_stage[0][90]
.sym 43866 cic_i0.int_stage[5][94]
.sym 43872 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 43879 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 43883 cic_i0.comb_stage[1][98]
.sym 43888 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 43893 dclk_$glb_clk
.sym 43895 cic_i0.dec[8]
.sym 43896 cic_i0.dec[9]
.sym 43897 cic_i0.dec[10]
.sym 43898 cic_i0.dec[11]
.sym 43899 cic_i0.dec[12]
.sym 43900 cic_i0.dec[13]
.sym 43901 cic_i0.dec[14]
.sym 43902 cic_i0.dec[15]
.sym 43904 cic_i0.int_stage[1][95]
.sym 43909 cic_i0.int_stage[2][89]
.sym 43911 cic_i0.int_stage[2][93]
.sym 43917 cic_i0.int_stage[2][88]
.sym 43925 dclk
.sym 43951 cic_i0.comb_stage[0][97]
.sym 43960 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 43969 cic_i0.comb_stage[0][97]
.sym 43975 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 44016 dclk_$glb_clk
.sym 44018 cic_i0.dec[16]
.sym 44019 dclk
.sym 44027 cic_i0.int_stage[1][103]
.sym 44032 cic_i0.int_stage[2][97]
.sym 44035 $PACKER_VCC_NET
.sym 44040 cic_i0.int_stage[2][96]
.sym 44041 $PACKER_VCC_NET
.sym 44146 $PACKER_VCC_NET
.sym 44151 cic_i0.int_stage[2][105]
.sym 44159 cic_i0.int_stage[2][104]
.sym 44257 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 44262 cic_i0.comb_stage[4][102]
.sym 44370 cos_delay[15]
.sym 44371 cos_delay[12]
.sym 44373 cos_delay[11]
.sym 44374 cos[11]
.sym 44375 cos[15]
.sym 44379 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 44422 o_adcfb_p$SB_IO_OUT
.sym 44424 sine_11_16.data_cos[2]
.sym 44429 sine_11_16.data_cos[1]
.sym 44451 sine_11_16.negate_cos[1]
.sym 44455 cos[9]
.sym 44459 cos[13]
.sym 44463 cos_delay[13]
.sym 44464 cos[3]
.sym 44466 sine_11_16.cos[8]
.sym 44470 cos[8]
.sym 44474 cos_delay[3]
.sym 44476 o_adcfb_p$SB_IO_OUT
.sym 44481 sine_11_16.cos[8]
.sym 44482 sine_11_16.negate_cos[1]
.sym 44488 cos[13]
.sym 44497 cos[8]
.sym 44503 cos[3]
.sym 44509 o_adcfb_p$SB_IO_OUT
.sym 44511 cos_delay[13]
.sym 44516 cos_delay[3]
.sym 44518 o_adcfb_p$SB_IO_OUT
.sym 44522 cos[9]
.sym 44526 o_sclk$SB_IO_OUT_$glb_clk
.sym 44528 cos[5]
.sym 44529 cos[7]
.sym 44530 cos[4]
.sym 44531 cos[2]
.sym 44532 cos[14]
.sym 44533 cos[0]
.sym 44534 cos[1]
.sym 44535 cos_delay[7]
.sym 44538 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 44539 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 44542 $PACKER_VCC_NET
.sym 44552 cos_delay[12]
.sym 44556 q0[8]
.sym 44559 q0[13]
.sym 44572 cos_delay[8]
.sym 44576 cos_delay[9]
.sym 44580 sine_11_16.data_cos[4]
.sym 44581 sine_11_16.data_cos[0]
.sym 44585 o_adcfb_p$SB_IO_OUT
.sym 44590 sine_11_16.data_cos[2]
.sym 44592 sine_11_16.data_cos[5]
.sym 44594 sine_11_16.data_cos[1]
.sym 44600 sine_11_16.data_cos[7]
.sym 44605 sine_11_16.data_cos[2]
.sym 44608 sine_11_16.data_cos[5]
.sym 44616 sine_11_16.data_cos[1]
.sym 44622 cos_delay[9]
.sym 44623 o_adcfb_p$SB_IO_OUT
.sym 44628 sine_11_16.data_cos[7]
.sym 44632 sine_11_16.data_cos[0]
.sym 44638 o_adcfb_p$SB_IO_OUT
.sym 44639 cos_delay[8]
.sym 44647 sine_11_16.data_cos[4]
.sym 44649 o_sclk$SB_IO_OUT_$glb_clk
.sym 44651 q0[4]
.sym 44652 q0[7]
.sym 44653 q0[0]
.sym 44654 cos_delay[0]
.sym 44655 q0[9]
.sym 44656 q0[11]
.sym 44657 cos_delay[4]
.sym 44658 q0[12]
.sym 44668 sine_11_16.data_cos[4]
.sym 44673 sine_11_16.negate_cos[1]
.sym 44684 cos_delay[15]
.sym 44701 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 44703 cic_i0.comb_stage[3][7]
.sym 44708 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 44718 cic_i0.comb_stage[3][15]
.sym 44719 cic_i0.comb_stage[3][17]
.sym 44728 cic_i0.comb_stage[3][15]
.sym 44734 cic_i0.comb_stage[3][7]
.sym 44737 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 44751 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 44768 cic_i0.comb_stage[3][17]
.sym 44772 dclk_$glb_clk
.sym 44777 q0[15]
.sym 44785 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[38]
.sym 44792 q0[3]
.sym 44799 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 44802 cic_i0.comb_stage[4][35]
.sym 44817 cic_i0.comb_stage[4][60]
.sym 44820 cic_i0.comb_stage[4][95]
.sym 44828 cic_i0.comb_stage[4][89]
.sym 44830 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 44831 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 44836 cic_i0.comb_stage[3][98]
.sym 44844 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 44846 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 44851 cic_i0.comb_stage[3][98]
.sym 44857 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 44862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 44867 cic_i0.comb_stage[4][60]
.sym 44872 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 44879 cic_i0.comb_stage[4][89]
.sym 44886 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 44890 cic_i0.comb_stage[4][95]
.sym 44895 dclk_$glb_clk
.sym 44897 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 44898 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 44899 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 44900 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 44903 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 44904 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 44907 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[55]
.sym 44908 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 44930 cic_i0.comb_stage[4][75]
.sym 44931 cic_i0.comb_stage[4][73]
.sym 44932 cic_i0.comb_stage[3][28]
.sym 44941 cic_i0.comb_stage[4][101]
.sym 44945 cic_i0.comb_stage[4][38]
.sym 44952 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 44954 cic_i0.comb_stage[4][87]
.sym 44957 cic_i0.comb_stage[4][102]
.sym 44965 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 44966 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 44967 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 44972 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 44977 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 44983 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 44989 cic_i0.comb_stage[4][38]
.sym 44998 cic_i0.comb_stage[4][101]
.sym 45003 cic_i0.comb_stage[4][102]
.sym 45007 cic_i0.comb_stage[4][87]
.sym 45016 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 45018 dclk_$glb_clk
.sym 45020 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 45021 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 45022 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 45023 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 45024 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 45025 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 45026 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 45027 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 45046 cic_i0.comb_stage[4][55]
.sym 45073 cic_i0.comb_stage[4][76]
.sym 45077 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 45081 cic_i0.comb_stage[4][24]
.sym 45082 cic_i0.comb_stage[4][61]
.sym 45083 cic_i0.comb_stage[4][53]
.sym 45085 cic_i0.comb_stage[4][20]
.sym 45090 cic_i0.comb_stage[4][75]
.sym 45091 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 45097 cic_i0.comb_stage[4][76]
.sym 45101 cic_i0.comb_stage[4][24]
.sym 45108 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 45112 cic_i0.comb_stage[4][61]
.sym 45119 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 45127 cic_i0.comb_stage[4][53]
.sym 45130 cic_i0.comb_stage[4][75]
.sym 45136 cic_i0.comb_stage[4][20]
.sym 45141 dclk_$glb_clk
.sym 45143 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 45144 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 45145 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 45146 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 45147 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 45148 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 45149 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 45150 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 45151 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 45154 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 45156 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 45166 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 45167 cic_i0.comb_stage[4][24]
.sym 45170 min.data[23]
.sym 45171 cic_i0.comb_stage[4][26]
.sym 45172 cic_i0.comb_stage[4][25]
.sym 45185 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 45187 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 45189 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 45196 i0_long[91]
.sym 45207 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 45212 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 45213 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 45215 i0_long[99]
.sym 45218 i0_long[91]
.sym 45225 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 45230 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 45237 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 45244 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 45247 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 45253 i0_long[99]
.sym 45260 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 45263 min.latch_inputs_$glb_ce
.sym 45264 o_sclk$SB_IO_OUT_$glb_clk
.sym 45266 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 45267 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[6]
.sym 45268 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 45269 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 45270 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 45271 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 45272 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 45273 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 45276 cic_i0.comb_stage[3][89]
.sym 45278 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 45281 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 45288 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 45290 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 45291 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 45292 cic_i0.comb_stage[4][2]
.sym 45293 cic_i0.comb_stage[4][35]
.sym 45295 cic_i0.comb_stage[4][99]
.sym 45297 cic_i0.comb_stage[4][34]
.sym 45298 cic_i0.comb_stage[4][7]
.sym 45301 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[6]
.sym 45316 i0_long[95]
.sym 45319 i0_long[97]
.sym 45321 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 45324 i0_long[103]
.sym 45326 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 45328 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 45329 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 45330 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 45343 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 45347 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 45353 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 45360 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 45365 i0_long[103]
.sym 45373 i0_long[95]
.sym 45377 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 45384 i0_long[97]
.sym 45386 min.latch_inputs_$glb_ce
.sym 45387 o_sclk$SB_IO_OUT_$glb_clk
.sym 45389 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 45390 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 45391 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 45392 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 45393 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[37]
.sym 45394 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 45395 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 45396 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 45400 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 45403 min.data[21]
.sym 45411 min.data[29]
.sym 45412 cic_i0.comb_stage[3][6]
.sym 45413 cic_i0.comb_stage[4][9]
.sym 45415 cic_i0.comb_stage[4][73]
.sym 45417 cic_i0.comb_stage[4][75]
.sym 45419 cic_i0.comb_stage[4][14]
.sym 45421 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 45431 cic_i0.comb_stage[4][9]
.sym 45448 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 45449 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 45454 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 45456 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 45458 cic_i0.comb_stage[4][23]
.sym 45459 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 45461 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 45465 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 45470 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 45476 cic_i0.comb_stage[4][9]
.sym 45483 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 45488 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 45494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 45500 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 45507 cic_i0.comb_stage[4][23]
.sym 45510 dclk_$glb_clk
.sym 45512 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 45513 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 45514 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 45515 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 45516 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 45517 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[19]
.sym 45518 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 45519 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 45531 min.i_array[8][4]
.sym 45538 cic_i0.comb_stage[4][55]
.sym 45539 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[19]
.sym 45544 cic_i0.comb_stage[4][23]
.sym 45547 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 45554 cic_i0.comb_stage[4][17]
.sym 45555 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 45559 cic_i0.comb_stage[1][56]
.sym 45560 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 45567 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 45574 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 45581 cic_i0.comb_stage[4][22]
.sym 45582 cic_i0.comb_stage[4][31]
.sym 45588 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 45593 cic_i0.comb_stage[4][31]
.sym 45599 cic_i0.comb_stage[4][17]
.sym 45604 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 45613 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 45616 cic_i0.comb_stage[4][22]
.sym 45623 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 45629 cic_i0.comb_stage[1][56]
.sym 45633 dclk_$glb_clk
.sym 45635 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 45636 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 45637 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 45638 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 45639 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 45640 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 45641 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 45642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 45646 cic_i0.comb_stage[4][102]
.sym 45649 $abc$29715$new_n2673_
.sym 45650 cic_i0.comb_stage[3][89]
.sym 45651 cic_i0.comb_stage[3][19]
.sym 45652 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 45655 cic_i0.comb_stage[1][56]
.sym 45659 cic_i0.comb_stage[4][25]
.sym 45661 cic_i0.comb_stage[1][0]
.sym 45663 cic_i0.comb_stage[4][24]
.sym 45664 cic_i0.comb_stage[1][31]
.sym 45667 cic_i0.comb_stage[4][26]
.sym 45669 cic_i0.comb_stage[4][27]
.sym 45670 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 45677 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 45682 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 45685 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 45686 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 45694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 45697 cic_i0.comb_stage[4][32]
.sym 45700 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 45705 cic_i0.comb_stage[4][39]
.sym 45712 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 45718 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 45724 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 45730 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 45735 cic_i0.comb_stage[4][39]
.sym 45741 cic_i0.comb_stage[4][32]
.sym 45746 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 45752 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 45756 dclk_$glb_clk
.sym 45758 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 45759 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 45760 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 45761 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 45762 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 45763 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[45]
.sym 45764 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[54]
.sym 45765 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 45770 cic_i0.comb_stage[4][78]
.sym 45772 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 45778 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 45782 cic_i0.comb_stage[4][33]
.sym 45783 min.data[19]
.sym 45784 cic_i0.comb_stage[4][34]
.sym 45787 cic_i0.comb_stage[4][99]
.sym 45789 cic_i0.comb_stage[0][6]
.sym 45790 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 45792 cic_i0.comb_stage[4][35]
.sym 45804 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 45807 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 45808 cic_i0.comb_stage[4][33]
.sym 45810 cic_i0.comb_stage[4][41]
.sym 45811 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 45817 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 45820 cic_i0.comb_stage[4][40]
.sym 45828 cic_i0.comb_stage[4][36]
.sym 45832 cic_i0.comb_stage[4][33]
.sym 45840 cic_i0.comb_stage[4][40]
.sym 45844 cic_i0.comb_stage[4][36]
.sym 45851 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 45857 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 45864 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 45868 cic_i0.comb_stage[4][41]
.sym 45874 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 45879 dclk_$glb_clk
.sym 45881 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 45882 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 45883 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[51]
.sym 45884 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 45885 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[70]
.sym 45886 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 45887 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 45888 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[56]
.sym 45891 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 45899 cic_i0.comb_stage[4][54]
.sym 45905 cic_i0.comb_stage[4][46]
.sym 45906 cic_i0.comb_stage[0][8]
.sym 45907 cic_i0.comb_stage[4][42]
.sym 45908 cic_i0.comb_stage[4][75]
.sym 45911 cic_i0.comb_stage[4][73]
.sym 45913 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 45915 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 45923 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 45925 i0_long[94]
.sym 45928 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 45931 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 45934 i0_long[101]
.sym 45941 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 45943 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 45944 i0_long[93]
.sym 45957 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 45963 i0_long[94]
.sym 45970 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 45973 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 45980 i0_long[101]
.sym 45988 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 45993 i0_long[93]
.sym 45997 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 46001 min.latch_inputs_$glb_ce
.sym 46002 o_sclk$SB_IO_OUT_$glb_clk
.sym 46004 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 46005 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[69]
.sym 46006 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 46007 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[49]
.sym 46008 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[65]
.sym 46009 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 46010 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[58]
.sym 46011 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 46014 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 46015 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 46017 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 46021 i0_long[94]
.sym 46022 i0_long[101]
.sym 46023 min.i_array[7][7]
.sym 46025 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 46026 min.data[27]
.sym 46027 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[51]
.sym 46028 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 46029 min.data[31]
.sym 46030 cic_i0.comb_stage[4][55]
.sym 46032 cic_i0.comb_stage[4][51]
.sym 46034 cic_i0.comb_stage[4][49]
.sym 46036 cic_i0.comb_stage[4][50]
.sym 46039 min.data[24]
.sym 46047 cic_i0.comb_stage[4][50]
.sym 46049 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 46052 cic_i0.comb_stage[4][48]
.sym 46055 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 46056 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 46066 cic_i0.comb_stage[1][6]
.sym 46074 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 46076 cic_i0.comb_stage[1][39]
.sym 46079 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 46087 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 46093 cic_i0.comb_stage[1][6]
.sym 46097 cic_i0.comb_stage[1][39]
.sym 46105 cic_i0.comb_stage[4][48]
.sym 46111 cic_i0.comb_stage[4][50]
.sym 46114 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 46123 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 46125 dclk_$glb_clk
.sym 46127 cic_i0.comb_stage[0][2]
.sym 46128 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 46129 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 46130 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 46131 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 46132 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 46133 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[62]
.sym 46134 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[3]_new_inv_
.sym 46143 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 46144 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 46148 min.i_array[9][4]
.sym 46152 cic_i0.comb_stage[1][0]
.sym 46153 cic_i0.comb_stage[4][58]
.sym 46154 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 46155 cic_i0.comb_stage[4][59]
.sym 46157 min.data[18]
.sym 46158 cic_i0.comb_stage[1][69]
.sym 46160 cic_i0.comb_stage[1][67]
.sym 46161 min.data[28]
.sym 46168 i0_long[92]
.sym 46170 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 46174 i0_long[98]
.sym 46176 i0_long[102]
.sym 46181 i0_long[104]
.sym 46182 i0_long[100]
.sym 46188 i0_long[96]
.sym 46198 i0_long[105]
.sym 46201 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 46207 i0_long[102]
.sym 46213 i0_long[104]
.sym 46220 i0_long[98]
.sym 46226 i0_long[100]
.sym 46234 i0_long[96]
.sym 46240 i0_long[105]
.sym 46244 i0_long[92]
.sym 46247 min.latch_inputs_$glb_ce
.sym 46248 o_sclk$SB_IO_OUT_$glb_clk
.sym 46250 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 46251 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[63]
.sym 46252 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 46253 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 46254 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 46255 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[59]
.sym 46256 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[56]
.sym 46257 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 46263 cic_i0.int_stage[5][2]
.sym 46266 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 46267 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[3]_new_inv_
.sym 46269 i0_long[104]
.sym 46270 i0_long[100]
.sym 46272 i0_long[102]
.sym 46273 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 46274 cic_i0.comb_stage[4][99]
.sym 46275 cic_i0.int_stage[5][4]
.sym 46276 cic_i0.comb_stage[0][6]
.sym 46278 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 46282 cic_i0.comb_stage[4][66]
.sym 46283 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 46293 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 46297 cic_i0.comb_stage[0][0]
.sym 46298 $PACKER_VCC_NET
.sym 46303 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 46308 cic_i0.comb_stage[4][66]
.sym 46317 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 46318 cic_i0.comb_stage[1][69]
.sym 46320 cic_i0.comb_stage[1][67]
.sym 46321 cic_i0.comb_stage[4][68]
.sym 46325 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 46331 cic_i0.comb_stage[0][0]
.sym 46337 cic_i0.comb_stage[4][66]
.sym 46344 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 46351 cic_i0.comb_stage[4][68]
.sym 46355 cic_i0.comb_stage[1][69]
.sym 46360 cic_i0.comb_stage[0][0]
.sym 46362 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 46363 $PACKER_VCC_NET
.sym 46369 cic_i0.comb_stage[1][67]
.sym 46371 dclk_$glb_clk
.sym 46373 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[3]
.sym 46374 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 46375 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 46376 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 46377 cic_i0.comb_stage[0][4]
.sym 46378 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[67]
.sym 46379 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 46380 cic_i0.comb_stage[0][6]
.sym 46387 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 46398 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 46399 cic_i0.comb_stage[0][5]
.sym 46400 cic_i0.int_stage[5][8]
.sym 46402 cic_i0.comb_stage[0][8]
.sym 46403 cic_i0.comb_stage[4][73]
.sym 46407 cic_i0.comb_stage[4][75]
.sym 46415 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 46420 cic_i0.int_stage[5][1]
.sym 46423 cic_i0.comb_stage[0][1]
.sym 46424 cic_i0.int_stage[5][5]
.sym 46426 cic_i0.comb_stage[1][42]
.sym 46428 cic_i0.int_stage[5][0]
.sym 46441 cic_i0.comb_stage[1][25]
.sym 46445 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 46450 cic_i0.comb_stage[1][42]
.sym 46454 cic_i0.int_stage[5][1]
.sym 46460 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 46466 cic_i0.comb_stage[1][25]
.sym 46471 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 46477 cic_i0.int_stage[5][5]
.sym 46484 cic_i0.int_stage[5][0]
.sym 46492 cic_i0.comb_stage[0][1]
.sym 46494 dclk_$glb_clk
.sym 46497 cic_i0.int_stage[2][1]
.sym 46498 cic_i0.int_stage[2][2]
.sym 46499 cic_i0.int_stage[2][3]
.sym 46500 cic_i0.int_stage[2][4]
.sym 46501 cic_i0.int_stage[2][5]
.sym 46502 cic_i0.int_stage[2][6]
.sym 46503 cic_i0.int_stage[2][7]
.sym 46509 cic_i0.int_stage[5][6]
.sym 46510 cic_i0.comb_stage[0][5]
.sym 46512 cic_i0.int_stage[5][5]
.sym 46514 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[4]
.sym 46518 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[7]
.sym 46522 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 46530 cic_i0.comb_stage[4][80]
.sym 46531 dclk
.sym 46544 cic_i0.int_stage[5][3]
.sym 46546 cic_i0.int_stage[5][7]
.sym 46547 cic_i0.int_stage[5][11]
.sym 46548 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 46551 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 46552 cic_i0.comb_stage[0][12]
.sym 46557 cic_i0.comb_stage[1][37]
.sym 46560 cic_i0.int_stage[5][8]
.sym 46571 cic_i0.int_stage[5][8]
.sym 46579 cic_i0.int_stage[5][7]
.sym 46584 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 46591 cic_i0.comb_stage[1][37]
.sym 46597 cic_i0.int_stage[5][11]
.sym 46600 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 46606 cic_i0.comb_stage[0][12]
.sym 46614 cic_i0.int_stage[5][3]
.sym 46617 dclk_$glb_clk
.sym 46619 cic_i0.int_stage[2][8]
.sym 46620 cic_i0.int_stage[2][9]
.sym 46621 cic_i0.int_stage[2][10]
.sym 46622 cic_i0.int_stage[2][11]
.sym 46623 cic_i0.int_stage[2][12]
.sym 46624 cic_i0.int_stage[2][13]
.sym 46625 cic_i0.int_stage[2][14]
.sym 46626 cic_i0.int_stage[2][15]
.sym 46627 cic_i0.int_stage[1][6]
.sym 46631 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 46633 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[11]
.sym 46635 cic_i0.comb_stage[0][7]
.sym 46641 cic_i0.comb_stage[0][11]
.sym 46643 cic_i0.comb_stage[1][37]
.sym 46644 cic_i0.comb_stage[0][20]
.sym 46653 cic_i0.comb_stage[0][25]
.sym 46654 min_data[0]
.sym 46661 cic_i0.comb_stage[0][16]
.sym 46662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 46663 cic_i0.int_stage[5][12]
.sym 46664 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 46665 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 46668 cic_i0.comb_stage[0][22]
.sym 46687 cic_i0.int_stage[5][15]
.sym 46690 cic_i0.comb_stage[4][80]
.sym 46695 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 46699 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 46708 cic_i0.comb_stage[4][80]
.sym 46714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 46720 cic_i0.comb_stage[0][22]
.sym 46725 cic_i0.comb_stage[0][16]
.sym 46731 cic_i0.int_stage[5][15]
.sym 46735 cic_i0.int_stage[5][12]
.sym 46740 dclk_$glb_clk
.sym 46742 cic_i0.int_stage[2][16]
.sym 46743 cic_i0.int_stage[2][17]
.sym 46744 cic_i0.int_stage[2][18]
.sym 46745 cic_i0.int_stage[2][19]
.sym 46746 cic_i0.int_stage[2][20]
.sym 46747 cic_i0.int_stage[2][21]
.sym 46748 cic_i0.int_stage[2][22]
.sym 46749 cic_i0.int_stage[2][23]
.sym 46750 cic_i0.int_stage[1][14]
.sym 46764 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[17]
.sym 46770 cic_i0.comb_stage[4][99]
.sym 46772 cic_i0.comb_stage[0][27]
.sym 46775 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 46786 cic_i0.comb_stage[1][40]
.sym 46791 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 46792 cic_i0.int_stage[5][23]
.sym 46796 cic_i0.int_stage[5][21]
.sym 46797 cic_i0.int_stage[5][16]
.sym 46798 cic_i0.int_stage[5][17]
.sym 46808 cic_i0.int_stage[5][22]
.sym 46812 cic_i0.int_stage[5][20]
.sym 46816 cic_i0.int_stage[5][22]
.sym 46822 cic_i0.int_stage[5][16]
.sym 46828 cic_i0.int_stage[5][17]
.sym 46835 cic_i0.int_stage[5][21]
.sym 46841 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 46846 cic_i0.comb_stage[1][40]
.sym 46854 cic_i0.int_stage[5][20]
.sym 46861 cic_i0.int_stage[5][23]
.sym 46863 dclk_$glb_clk
.sym 46865 cic_i0.int_stage[2][24]
.sym 46866 cic_i0.int_stage[2][25]
.sym 46867 cic_i0.int_stage[2][26]
.sym 46868 cic_i0.int_stage[2][27]
.sym 46869 cic_i0.int_stage[2][28]
.sym 46870 cic_i0.int_stage[2][29]
.sym 46871 cic_i0.int_stage[2][30]
.sym 46872 cic_i0.int_stage[2][31]
.sym 46873 cic_i0.int_stage[1][22]
.sym 46874 cic_i0.int_stage[2][21]
.sym 46879 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[24]
.sym 46880 cic_i0.comb_stage[1][40]
.sym 46881 cic_i0.comb_stage[0][16]
.sym 46884 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 46885 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[31]
.sym 46886 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 46887 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[27]
.sym 46890 cic_i0.comb_stage[0][17]
.sym 46892 cic_i0.comb_stage[0][21]
.sym 46899 cic_i0.comb_stage[0][30]
.sym 46900 cic_i0.comb_stage[0][23]
.sym 46910 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 46924 cic_i0.int_stage[5][25]
.sym 46926 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 46928 cic_i0.comb_stage[1][48]
.sym 46929 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 46931 cic_i0.int_stage[5][30]
.sym 46932 cic_i0.comb_stage[0][27]
.sym 46936 cic_i0.comb_stage[1][57]
.sym 46942 cic_i0.comb_stage[0][27]
.sym 46948 cic_i0.int_stage[5][30]
.sym 46953 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 46960 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 46966 cic_i0.comb_stage[1][57]
.sym 46970 cic_i0.int_stage[5][25]
.sym 46978 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 46982 cic_i0.comb_stage[1][48]
.sym 46986 dclk_$glb_clk
.sym 46988 cic_i0.int_stage[2][32]
.sym 46989 cic_i0.int_stage[2][33]
.sym 46990 cic_i0.int_stage[2][34]
.sym 46991 cic_i0.int_stage[2][35]
.sym 46992 cic_i0.int_stage[2][36]
.sym 46993 cic_i0.int_stage[2][37]
.sym 46994 cic_i0.int_stage[2][38]
.sym 46995 cic_i0.int_stage[2][39]
.sym 46996 cic_i0.int_stage[1][30]
.sym 46997 cic_i0.int_stage[2][29]
.sym 47002 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[32]
.sym 47004 i0_long[90]
.sym 47007 cic_i0.int_stage[2][24]
.sym 47010 cic_i0.comb_stage[0][24]
.sym 47011 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[35]
.sym 47015 dclk
.sym 47021 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 47030 cic_i0.int_stage[5][39]
.sym 47033 cic_i0.comb_stage[0][41]
.sym 47034 cic_i0.int_stage[5][32]
.sym 47036 cic_i0.int_stage[5][35]
.sym 47038 cic_i0.int_stage[5][34]
.sym 47043 cic_i0.int_stage[5][36]
.sym 47051 cic_i0.comb_stage[1][61]
.sym 47058 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 47064 cic_i0.int_stage[5][34]
.sym 47069 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 47075 cic_i0.int_stage[5][32]
.sym 47082 cic_i0.int_stage[5][35]
.sym 47086 cic_i0.comb_stage[1][61]
.sym 47095 cic_i0.comb_stage[0][41]
.sym 47099 cic_i0.int_stage[5][36]
.sym 47106 cic_i0.int_stage[5][39]
.sym 47109 dclk_$glb_clk
.sym 47111 cic_i0.int_stage[2][40]
.sym 47112 cic_i0.int_stage[2][41]
.sym 47113 cic_i0.int_stage[2][42]
.sym 47114 cic_i0.int_stage[2][43]
.sym 47115 cic_i0.int_stage[2][44]
.sym 47116 cic_i0.int_stage[2][45]
.sym 47117 cic_i0.int_stage[2][46]
.sym 47118 cic_i0.int_stage[2][47]
.sym 47123 cic_i0.comb_stage[0][34]
.sym 47126 cic_i0.comb_stage[0][37]
.sym 47127 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 47128 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 47129 cic_i0.comb_stage[0][32]
.sym 47130 cic_i0.int_stage[2][32]
.sym 47131 cic_i0.comb_stage[0][35]
.sym 47133 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[40]
.sym 47135 cic_i0.comb_stage[0][58]
.sym 47137 cic_i0.int_stage[5][60]
.sym 47157 cic_i0.int_stage[5][40]
.sym 47165 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 47167 cic_i0.int_stage[5][46]
.sym 47169 cic_i0.comb_stage[0][48]
.sym 47174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 47175 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 47182 cic_i0.comb_stage[0][49]
.sym 47183 cic_i0.comb_stage[1][70]
.sym 47188 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 47194 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 47199 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 47206 cic_i0.int_stage[5][46]
.sym 47210 cic_i0.int_stage[5][40]
.sym 47218 cic_i0.comb_stage[1][70]
.sym 47222 cic_i0.comb_stage[0][48]
.sym 47229 cic_i0.comb_stage[0][49]
.sym 47232 dclk_$glb_clk
.sym 47234 cic_i0.int_stage[2][48]
.sym 47235 cic_i0.int_stage[2][49]
.sym 47236 cic_i0.int_stage[2][50]
.sym 47237 cic_i0.int_stage[2][51]
.sym 47238 cic_i0.int_stage[2][52]
.sym 47239 cic_i0.int_stage[2][53]
.sym 47240 cic_i0.int_stage[2][54]
.sym 47241 cic_i0.int_stage[2][55]
.sym 47242 cic_i0.int_stage[1][46]
.sym 47248 cic_i0.comb_stage[0][61]
.sym 47251 cic_i0.comb_stage[0][51]
.sym 47252 cic_i0.comb_stage[1][78]
.sym 47254 cic_i0.comb_stage[0][59]
.sym 47255 cic_i0.comb_stage[0][55]
.sym 47259 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 47263 cic_i0.comb_stage[0][40]
.sym 47280 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 47284 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 47285 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 47286 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 47295 cic_i0.comb_stage[0][58]
.sym 47297 cic_i0.int_stage[5][60]
.sym 47303 cic_i0.comb_stage[1][77]
.sym 47305 cic_i0.comb_stage[0][60]
.sym 47308 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 47316 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 47322 cic_i0.comb_stage[0][58]
.sym 47326 cic_i0.comb_stage[0][60]
.sym 47335 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 47340 cic_i0.comb_stage[1][77]
.sym 47346 cic_i0.int_stage[5][60]
.sym 47353 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 47355 dclk_$glb_clk
.sym 47357 cic_i0.int_stage[2][56]
.sym 47358 cic_i0.int_stage[2][57]
.sym 47359 cic_i0.int_stage[2][58]
.sym 47360 cic_i0.int_stage[2][59]
.sym 47361 cic_i0.int_stage[2][60]
.sym 47362 cic_i0.int_stage[2][61]
.sym 47363 cic_i0.int_stage[2][62]
.sym 47364 cic_i0.int_stage[2][63]
.sym 47365 cic_i0.int_stage[1][54]
.sym 47366 cic_i0.int_stage[2][53]
.sym 47373 min_data[4]
.sym 47374 transmit_fifo.addr_rd[3]
.sym 47375 transmit_fifo.rd
.sym 47376 cic_i0.int_stage[2][48]
.sym 47377 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 47379 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[58]
.sym 47398 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 47413 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 47414 cic_i0.comb_stage[0][67]
.sym 47417 cic_i0.comb_stage[0][70]
.sym 47422 cic_i0.comb_stage[0][62]
.sym 47424 cic_i0.comb_stage[0][66]
.sym 47425 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 47427 cic_i0.comb_stage[0][68]
.sym 47431 cic_i0.comb_stage[0][67]
.sym 47439 cic_i0.comb_stage[0][62]
.sym 47445 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 47452 cic_i0.comb_stage[0][68]
.sym 47455 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 47461 cic_i0.comb_stage[0][66]
.sym 47469 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 47475 cic_i0.comb_stage[0][70]
.sym 47478 dclk_$glb_clk
.sym 47480 cic_i0.int_stage[2][64]
.sym 47481 cic_i0.int_stage[2][65]
.sym 47482 cic_i0.int_stage[2][66]
.sym 47483 cic_i0.int_stage[2][67]
.sym 47484 cic_i0.int_stage[2][68]
.sym 47485 cic_i0.int_stage[2][69]
.sym 47486 cic_i0.int_stage[2][70]
.sym 47487 cic_i0.int_stage[2][71]
.sym 47488 cic_i0.int_stage[1][62]
.sym 47493 transmit_fifo.addr_wr[0]
.sym 47494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 47495 fifo_data[0]
.sym 47497 transmit_fifo.addr_wr[5]
.sym 47498 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[67]
.sym 47500 istx
.sym 47511 dclk
.sym 47515 cic_i0.comb_stage[0][80]
.sym 47523 cic_i0.comb_stage[0][76]
.sym 47524 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 47529 cic_i0.comb_stage[0][75]
.sym 47538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 47541 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 47544 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 47546 cic_i0.comb_stage[0][78]
.sym 47551 cic_i0.comb_stage[0][73]
.sym 47556 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 47562 cic_i0.comb_stage[0][73]
.sym 47569 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 47572 cic_i0.comb_stage[0][75]
.sym 47578 cic_i0.comb_stage[0][78]
.sym 47584 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 47593 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 47599 cic_i0.comb_stage[0][76]
.sym 47601 dclk_$glb_clk
.sym 47603 cic_i0.int_stage[2][72]
.sym 47604 cic_i0.int_stage[2][73]
.sym 47605 cic_i0.int_stage[2][74]
.sym 47606 cic_i0.int_stage[2][75]
.sym 47607 cic_i0.int_stage[2][76]
.sym 47608 cic_i0.int_stage[2][77]
.sym 47609 cic_i0.int_stage[2][78]
.sym 47610 cic_i0.int_stage[2][79]
.sym 47611 cic_i0.int_stage[1][70]
.sym 47628 uart.tx_clk_divider[7]
.sym 47645 cic_i0.comb_stage[0][81]
.sym 47647 cic_i0.int_stage[5][76]
.sym 47651 cic_i0.int_stage[5][75]
.sym 47655 cic_i0.int_stage[5][77]
.sym 47659 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 47663 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 47671 cic_i0.comb_stage[0][87]
.sym 47675 cic_i0.comb_stage[0][80]
.sym 47678 cic_i0.int_stage[5][75]
.sym 47684 cic_i0.int_stage[5][77]
.sym 47690 cic_i0.int_stage[5][76]
.sym 47696 cic_i0.comb_stage[0][87]
.sym 47701 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 47708 cic_i0.comb_stage[0][80]
.sym 47716 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 47721 cic_i0.comb_stage[0][81]
.sym 47724 dclk_$glb_clk
.sym 47726 cic_i0.int_stage[2][80]
.sym 47727 cic_i0.int_stage[2][81]
.sym 47728 cic_i0.int_stage[2][82]
.sym 47729 cic_i0.int_stage[2][83]
.sym 47730 cic_i0.int_stage[2][84]
.sym 47731 cic_i0.int_stage[2][85]
.sym 47732 cic_i0.int_stage[2][86]
.sym 47733 cic_i0.int_stage[2][87]
.sym 47734 cic_i0.int_stage[1][78]
.sym 47738 cic_i0.comb_stage[0][75]
.sym 47742 cic_i0.comb_stage[0][77]
.sym 47748 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[81]
.sym 47755 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 47768 $PACKER_VCC_NET
.sym 47771 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 47774 $abc$29715$auto$ice40_ffinit.cc:141:execute$29699
.sym 47776 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 47778 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 47780 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 47781 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 47787 cic_i0.dec[0]
.sym 47821 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 47824 cic_i0.dec[0]
.sym 47825 $PACKER_VCC_NET
.sym 47833 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 47839 $abc$29715$auto$ice40_ffinit.cc:141:execute$29699
.sym 47843 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 47844 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 47845 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 47847 o_sclk$SB_IO_OUT_$glb_clk
.sym 47849 cic_i0.int_stage[2][88]
.sym 47850 cic_i0.int_stage[2][89]
.sym 47851 cic_i0.int_stage[2][90]
.sym 47852 cic_i0.int_stage[2][91]
.sym 47853 cic_i0.int_stage[2][92]
.sym 47854 cic_i0.int_stage[2][93]
.sym 47855 cic_i0.int_stage[2][94]
.sym 47856 cic_i0.int_stage[2][95]
.sym 47857 cic_i0.int_stage[1][86]
.sym 47867 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[87]
.sym 47872 $abc$29715$new_n2744_
.sym 47901 cic_i0.dec[1]
.sym 47902 cic_i0.dec[0]
.sym 47903 cic_i0.dec[5]
.sym 47908 cic_i0.dec[2]
.sym 47909 cic_i0.dec[3]
.sym 47912 cic_i0.dec[6]
.sym 47913 cic_i0.dec[7]
.sym 47918 cic_i0.dec[4]
.sym 47922 $nextpnr_ICESTORM_LC_0$O
.sym 47924 cic_i0.dec[0]
.sym 47928 $auto$alumacc.cc:474:replace_alu$9626.C[2]
.sym 47930 cic_i0.dec[1]
.sym 47934 $auto$alumacc.cc:474:replace_alu$9626.C[3]
.sym 47937 cic_i0.dec[2]
.sym 47938 $auto$alumacc.cc:474:replace_alu$9626.C[2]
.sym 47940 $auto$alumacc.cc:474:replace_alu$9626.C[4]
.sym 47943 cic_i0.dec[3]
.sym 47944 $auto$alumacc.cc:474:replace_alu$9626.C[3]
.sym 47946 $auto$alumacc.cc:474:replace_alu$9626.C[5]
.sym 47948 cic_i0.dec[4]
.sym 47950 $auto$alumacc.cc:474:replace_alu$9626.C[4]
.sym 47952 $auto$alumacc.cc:474:replace_alu$9626.C[6]
.sym 47954 cic_i0.dec[5]
.sym 47956 $auto$alumacc.cc:474:replace_alu$9626.C[5]
.sym 47958 $auto$alumacc.cc:474:replace_alu$9626.C[7]
.sym 47961 cic_i0.dec[6]
.sym 47962 $auto$alumacc.cc:474:replace_alu$9626.C[6]
.sym 47964 $auto$alumacc.cc:474:replace_alu$9626.C[8]
.sym 47967 cic_i0.dec[7]
.sym 47968 $auto$alumacc.cc:474:replace_alu$9626.C[7]
.sym 47970 o_sclk$SB_IO_OUT_$glb_clk
.sym 47972 cic_i0.int_stage[2][96]
.sym 47973 cic_i0.int_stage[2][97]
.sym 47974 cic_i0.int_stage[2][98]
.sym 47975 cic_i0.int_stage[2][99]
.sym 47976 cic_i0.int_stage[2][100]
.sym 47977 cic_i0.int_stage[2][101]
.sym 47978 cic_i0.int_stage[2][102]
.sym 47979 cic_i0.int_stage[2][103]
.sym 47980 cic_i0.int_stage[1][94]
.sym 47987 cic_i0.dec[1]
.sym 47992 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 47993 fifo_data[3]
.sym 48003 dclk
.sym 48008 $auto$alumacc.cc:474:replace_alu$9626.C[8]
.sym 48017 cic_i0.dec[12]
.sym 48022 cic_i0.dec[9]
.sym 48024 cic_i0.dec[11]
.sym 48027 cic_i0.dec[14]
.sym 48037 cic_i0.dec[8]
.sym 48039 cic_i0.dec[10]
.sym 48042 cic_i0.dec[13]
.sym 48044 cic_i0.dec[15]
.sym 48045 $auto$alumacc.cc:474:replace_alu$9626.C[9]
.sym 48047 cic_i0.dec[8]
.sym 48049 $auto$alumacc.cc:474:replace_alu$9626.C[8]
.sym 48051 $auto$alumacc.cc:474:replace_alu$9626.C[10]
.sym 48053 cic_i0.dec[9]
.sym 48055 $auto$alumacc.cc:474:replace_alu$9626.C[9]
.sym 48057 $auto$alumacc.cc:474:replace_alu$9626.C[11]
.sym 48059 cic_i0.dec[10]
.sym 48061 $auto$alumacc.cc:474:replace_alu$9626.C[10]
.sym 48063 $auto$alumacc.cc:474:replace_alu$9626.C[12]
.sym 48065 cic_i0.dec[11]
.sym 48067 $auto$alumacc.cc:474:replace_alu$9626.C[11]
.sym 48069 $auto$alumacc.cc:474:replace_alu$9626.C[13]
.sym 48072 cic_i0.dec[12]
.sym 48073 $auto$alumacc.cc:474:replace_alu$9626.C[12]
.sym 48075 $auto$alumacc.cc:474:replace_alu$9626.C[14]
.sym 48077 cic_i0.dec[13]
.sym 48079 $auto$alumacc.cc:474:replace_alu$9626.C[13]
.sym 48081 $auto$alumacc.cc:474:replace_alu$9626.C[15]
.sym 48083 cic_i0.dec[14]
.sym 48085 $auto$alumacc.cc:474:replace_alu$9626.C[14]
.sym 48087 $auto$alumacc.cc:474:replace_alu$9626.C[16]
.sym 48089 cic_i0.dec[15]
.sym 48091 $auto$alumacc.cc:474:replace_alu$9626.C[15]
.sym 48093 o_sclk$SB_IO_OUT_$glb_clk
.sym 48095 cic_i0.int_stage[2][104]
.sym 48096 cic_i0.int_stage[2][105]
.sym 48103 cic_i0.int_stage[1][102]
.sym 48115 cic_i0.dec[0]
.sym 48131 $auto$alumacc.cc:474:replace_alu$9626.C[16]
.sym 48137 dclk
.sym 48144 cic_i0.dec[16]
.sym 48168 $auto$alumacc.cc:474:replace_alu$9626.C[17]
.sym 48170 cic_i0.dec[16]
.sym 48172 $auto$alumacc.cc:474:replace_alu$9626.C[16]
.sym 48177 dclk
.sym 48178 $auto$alumacc.cc:474:replace_alu$9626.C[17]
.sym 48216 o_sclk$SB_IO_OUT_$glb_clk
.sym 48289 dclk
.sym 48468 $PACKER_VCC_NET
.sym 48497 sine_11_16.negate_cos[1]
.sym 48534 sine_11_16.cos[15]
.sym 48544 cos[11]
.sym 48545 cos[15]
.sym 48547 sine_11_16.cos[11]
.sym 48551 sine_11_16.negate_cos[1]
.sym 48553 cos[12]
.sym 48563 cos[15]
.sym 48569 cos[12]
.sym 48583 cos[11]
.sym 48586 sine_11_16.cos[11]
.sym 48588 sine_11_16.negate_cos[1]
.sym 48594 sine_11_16.cos[15]
.sym 48595 sine_11_16.negate_cos[1]
.sym 48603 o_sclk$SB_IO_OUT_$glb_clk
.sym 48605 q0[5]
.sym 48606 cos_delay[1]
.sym 48607 q0[1]
.sym 48608 cos_delay[5]
.sym 48610 cos_delay[2]
.sym 48611 q0[2]
.sym 48620 sine_11_16.cos[15]
.sym 48621 cos_delay[15]
.sym 48625 $PACKER_GND_NET
.sym 48634 cos_delay[11]
.sym 48650 sine_11_16.cos[7]
.sym 48651 sine_11_16.cos[0]
.sym 48653 sine_11_16.cos[4]
.sym 48654 sine_11_16.cos[2]
.sym 48655 sine_11_16.cos[5]
.sym 48656 sine_11_16.cos[1]
.sym 48659 sine_11_16.negate_cos[1]
.sym 48671 cos[7]
.sym 48675 sine_11_16.cos[14]
.sym 48679 sine_11_16.negate_cos[1]
.sym 48681 sine_11_16.cos[5]
.sym 48686 sine_11_16.negate_cos[1]
.sym 48688 sine_11_16.cos[7]
.sym 48693 sine_11_16.negate_cos[1]
.sym 48694 sine_11_16.cos[4]
.sym 48698 sine_11_16.negate_cos[1]
.sym 48699 sine_11_16.cos[2]
.sym 48703 sine_11_16.cos[14]
.sym 48705 sine_11_16.negate_cos[1]
.sym 48709 sine_11_16.cos[0]
.sym 48712 sine_11_16.negate_cos[1]
.sym 48717 sine_11_16.negate_cos[1]
.sym 48718 sine_11_16.cos[1]
.sym 48722 cos[7]
.sym 48726 o_sclk$SB_IO_OUT_$glb_clk
.sym 48729 cic_q0.int_stage[1][1]
.sym 48730 cic_q0.int_stage[1][2]
.sym 48731 cic_q0.int_stage[1][3]
.sym 48732 cic_q0.int_stage[1][4]
.sym 48733 cic_q0.int_stage[1][5]
.sym 48734 cic_q0.int_stage[1][6]
.sym 48735 cic_q0.int_stage[1][7]
.sym 48752 q0[10]
.sym 48756 q0[6]
.sym 48757 cos[14]
.sym 48761 sine_11_16.cos[14]
.sym 48763 q0[15]
.sym 48772 cos_delay[0]
.sym 48775 cos_delay[4]
.sym 48776 cos_delay[7]
.sym 48779 cos[4]
.sym 48781 cos_delay[12]
.sym 48782 cos[0]
.sym 48785 o_adcfb_p$SB_IO_OUT
.sym 48794 cos_delay[11]
.sym 48796 q0[9]
.sym 48802 cos_delay[4]
.sym 48804 o_adcfb_p$SB_IO_OUT
.sym 48809 o_adcfb_p$SB_IO_OUT
.sym 48810 cos_delay[7]
.sym 48815 cos_delay[0]
.sym 48816 o_adcfb_p$SB_IO_OUT
.sym 48823 cos[0]
.sym 48828 q0[9]
.sym 48833 o_adcfb_p$SB_IO_OUT
.sym 48835 cos_delay[11]
.sym 48839 cos[4]
.sym 48844 cos_delay[12]
.sym 48847 o_adcfb_p$SB_IO_OUT
.sym 48849 o_sclk$SB_IO_OUT_$glb_clk
.sym 48851 cic_q0.int_stage[1][8]
.sym 48852 cic_q0.int_stage[1][9]
.sym 48853 cic_q0.int_stage[1][10]
.sym 48854 cic_q0.int_stage[1][11]
.sym 48855 cic_q0.int_stage[1][12]
.sym 48856 cic_q0.int_stage[1][13]
.sym 48857 cic_q0.int_stage[1][14]
.sym 48858 cic_q0.int_stage[1][15]
.sym 48861 q0[15]
.sym 48869 q0[0]
.sym 48885 cic_q0.int_stage[1][0]
.sym 48905 cos_delay[15]
.sym 48921 o_adcfb_p$SB_IO_OUT
.sym 48944 cos_delay[15]
.sym 48946 o_adcfb_p$SB_IO_OUT
.sym 48972 o_sclk$SB_IO_OUT_$glb_clk
.sym 48974 cic_q0.int_stage[1][16]
.sym 48975 cic_q0.int_stage[1][17]
.sym 48976 cic_q0.int_stage[1][18]
.sym 48977 cic_q0.int_stage[1][19]
.sym 48978 cic_q0.int_stage[1][20]
.sym 48979 cic_q0.int_stage[1][21]
.sym 48980 cic_q0.int_stage[1][22]
.sym 48981 cic_q0.int_stage[1][23]
.sym 48986 q0[13]
.sym 48989 q0[8]
.sym 49000 cic_i0.comb_stage[4][103]
.sym 49001 q0[15]
.sym 49002 cic_i0.comb_stage[3][26]
.sym 49015 cic_i0.comb_stage[4][35]
.sym 49031 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 49032 cic_i0.comb_stage[4][90]
.sym 49040 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 49041 cic_i0.comb_stage[3][28]
.sym 49046 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 49048 cic_i0.comb_stage[4][35]
.sym 49056 cic_i0.comb_stage[3][28]
.sym 49060 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 49069 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 49086 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 49090 cic_i0.comb_stage[4][90]
.sym 49095 dclk_$glb_clk
.sym 49097 cic_q0.int_stage[1][24]
.sym 49098 cic_q0.int_stage[1][25]
.sym 49099 cic_q0.int_stage[1][26]
.sym 49100 cic_q0.int_stage[1][27]
.sym 49101 cic_q0.int_stage[1][28]
.sym 49102 cic_q0.int_stage[1][29]
.sym 49103 cic_q0.int_stage[1][30]
.sym 49104 cic_q0.int_stage[1][31]
.sym 49123 q0[15]
.sym 49126 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 49130 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 49144 cic_i0.comb_stage[4][73]
.sym 49146 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 49149 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 49150 cic_i0.comb_stage[4][99]
.sym 49151 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 49162 cic_i0.comb_stage[3][26]
.sym 49163 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 49167 cic_i0.comb_stage[4][96]
.sym 49172 cic_i0.comb_stage[4][99]
.sym 49178 cic_i0.comb_stage[4][96]
.sym 49185 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 49190 cic_i0.comb_stage[4][73]
.sym 49198 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 49201 cic_i0.comb_stage[3][26]
.sym 49209 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 49214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 49218 dclk_$glb_clk
.sym 49220 cic_q0.int_stage[1][32]
.sym 49221 cic_q0.int_stage[1][33]
.sym 49222 cic_q0.int_stage[1][34]
.sym 49223 cic_q0.int_stage[1][35]
.sym 49224 cic_q0.int_stage[1][36]
.sym 49225 cic_q0.int_stage[1][37]
.sym 49226 cic_q0.int_stage[1][38]
.sym 49227 cic_q0.int_stage[1][39]
.sym 49230 cic_i0.int_stage[1][5]
.sym 49238 cic_i0.comb_stage[4][99]
.sym 49244 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 49245 cos[14]
.sym 49247 cic_i0.comb_stage[4][87]
.sym 49251 q0[15]
.sym 49253 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 49267 cic_i0.comb_stage[4][55]
.sym 49270 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 49272 cic_i0.comb_stage[4][103]
.sym 49276 cic_i0.comb_stage[4][104]
.sym 49280 cic_i0.comb_stage[4][34]
.sym 49282 cic_i0.comb_stage[4][26]
.sym 49285 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 49291 cic_i0.comb_stage[4][3]
.sym 49294 cic_i0.comb_stage[4][103]
.sym 49303 cic_i0.comb_stage[4][104]
.sym 49308 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 49312 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 49320 cic_i0.comb_stage[4][55]
.sym 49324 cic_i0.comb_stage[4][34]
.sym 49331 cic_i0.comb_stage[4][3]
.sym 49336 cic_i0.comb_stage[4][26]
.sym 49341 dclk_$glb_clk
.sym 49343 cic_q0.int_stage[1][40]
.sym 49344 cic_q0.int_stage[1][41]
.sym 49345 cic_q0.int_stage[1][42]
.sym 49346 cic_q0.int_stage[1][43]
.sym 49347 cic_q0.int_stage[1][44]
.sym 49348 cic_q0.int_stage[1][45]
.sym 49349 cic_q0.int_stage[1][46]
.sym 49350 cic_q0.int_stage[1][47]
.sym 49354 cic_i0.int_stage[2][8]
.sym 49369 cic_q0.int_stage[1][0]
.sym 49370 cic_i0.comb_stage[4][1]
.sym 49375 cic_i0.comb_stage[4][37]
.sym 49376 cic_i0.comb_stage[4][4]
.sym 49378 cic_i0.comb_stage[4][5]
.sym 49385 cic_i0.comb_stage[4][25]
.sym 49387 cic_i0.comb_stage[4][4]
.sym 49388 cic_i0.comb_stage[3][6]
.sym 49392 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 49394 cic_i0.comb_stage[4][1]
.sym 49396 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 49411 cic_i0.comb_stage[4][2]
.sym 49415 cic_i0.comb_stage[4][71]
.sym 49419 cic_i0.comb_stage[4][71]
.sym 49425 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 49430 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 49435 cic_i0.comb_stage[4][25]
.sym 49441 cic_i0.comb_stage[3][6]
.sym 49449 cic_i0.comb_stage[4][4]
.sym 49456 cic_i0.comb_stage[4][1]
.sym 49462 cic_i0.comb_stage[4][2]
.sym 49464 dclk_$glb_clk
.sym 49466 cic_q0.int_stage[1][48]
.sym 49467 cic_q0.int_stage[1][49]
.sym 49468 cic_q0.int_stage[1][50]
.sym 49469 cic_q0.int_stage[1][51]
.sym 49470 cic_q0.int_stage[1][52]
.sym 49471 cic_q0.int_stage[1][53]
.sym 49472 cic_q0.int_stage[1][54]
.sym 49473 cic_q0.int_stage[1][55]
.sym 49477 cic_i0.int_stage[2][16]
.sym 49494 q0[15]
.sym 49495 cic_i0.comb_stage[4][13]
.sym 49496 cic_i0.comb_stage[4][103]
.sym 49498 cic_i0.comb_stage[4][72]
.sym 49501 cic_i0.comb_stage[4][71]
.sym 49511 cic_i0.comb_stage[4][13]
.sym 49516 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 49519 cic_i0.comb_stage[4][7]
.sym 49529 cic_i0.comb_stage[4][12]
.sym 49530 cic_i0.comb_stage[4][14]
.sym 49532 cic_i0.comb_stage[4][18]
.sym 49535 cic_i0.comb_stage[4][37]
.sym 49538 cic_i0.comb_stage[4][5]
.sym 49540 cic_i0.comb_stage[4][5]
.sym 49548 cic_i0.comb_stage[4][37]
.sym 49552 cic_i0.comb_stage[4][12]
.sym 49561 cic_i0.comb_stage[4][13]
.sym 49564 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 49572 cic_i0.comb_stage[4][7]
.sym 49576 cic_i0.comb_stage[4][18]
.sym 49582 cic_i0.comb_stage[4][14]
.sym 49587 dclk_$glb_clk
.sym 49589 cic_q0.int_stage[1][56]
.sym 49590 cic_q0.int_stage[1][57]
.sym 49591 cic_q0.int_stage[1][58]
.sym 49592 cic_q0.int_stage[1][59]
.sym 49593 cic_q0.int_stage[1][60]
.sym 49594 cic_q0.int_stage[1][61]
.sym 49595 cic_q0.int_stage[1][62]
.sym 49596 cic_q0.int_stage[1][63]
.sym 49611 min.data[23]
.sym 49618 cic_i0.comb_stage[4][18]
.sym 49619 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 49620 q0[15]
.sym 49621 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 49623 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 49637 cic_i0.comb_stage[3][19]
.sym 49642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 49644 cic_i0.comb_stage[3][89]
.sym 49645 cic_i0.comb_stage[1][46]
.sym 49647 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 49654 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 49658 cic_i0.comb_stage[4][72]
.sym 49660 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 49664 cic_i0.comb_stage[3][89]
.sym 49669 cic_i0.comb_stage[3][19]
.sym 49676 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 49683 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 49687 cic_i0.comb_stage[1][46]
.sym 49695 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 49700 cic_i0.comb_stage[4][72]
.sym 49707 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 49710 dclk_$glb_clk
.sym 49712 cic_q0.int_stage[1][64]
.sym 49713 cic_q0.int_stage[1][65]
.sym 49714 cic_q0.int_stage[1][66]
.sym 49715 cic_q0.int_stage[1][67]
.sym 49716 cic_q0.int_stage[1][68]
.sym 49717 cic_q0.int_stage[1][69]
.sym 49718 cic_q0.int_stage[1][70]
.sym 49719 cic_q0.int_stage[1][71]
.sym 49736 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 49738 cos[14]
.sym 49739 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 49741 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 49743 cic_i0.comb_stage[4][87]
.sym 49744 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 49745 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 49758 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 49759 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 49766 cic_i0.comb_stage[4][78]
.sym 49768 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 49772 cic_i0.comb_stage[4][27]
.sym 49780 cic_i0.comb_stage[0][6]
.sym 49781 cic_i0.comb_stage[4][64]
.sym 49782 cic_i0.comb_stage[4][30]
.sym 49788 cic_i0.comb_stage[4][30]
.sym 49794 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 49801 cic_i0.comb_stage[4][27]
.sym 49805 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 49810 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 49817 cic_i0.comb_stage[0][6]
.sym 49822 cic_i0.comb_stage[4][78]
.sym 49830 cic_i0.comb_stage[4][64]
.sym 49833 dclk_$glb_clk
.sym 49835 cic_q0.int_stage[1][72]
.sym 49836 cic_q0.int_stage[1][73]
.sym 49837 cic_q0.int_stage[1][74]
.sym 49838 cic_q0.int_stage[1][75]
.sym 49839 cic_q0.int_stage[1][76]
.sym 49840 cic_q0.int_stage[1][77]
.sym 49841 cic_q0.int_stage[1][78]
.sym 49842 cic_q0.int_stage[1][79]
.sym 49861 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[45]
.sym 49862 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 49865 cic_q0.int_stage[1][0]
.sym 49867 cic_i0.comb_stage[4][64]
.sym 49868 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 49877 cic_i0.comb_stage[4][54]
.sym 49885 cic_i0.comb_stage[1][31]
.sym 49893 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 49901 cic_i0.comb_stage[4][45]
.sym 49902 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 49903 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 49904 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 49905 cic_i0.comb_stage[0][8]
.sym 49912 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 49915 cic_i0.comb_stage[4][54]
.sym 49923 cic_i0.comb_stage[1][31]
.sym 49928 cic_i0.comb_stage[4][45]
.sym 49935 cic_i0.comb_stage[0][8]
.sym 49942 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 49948 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 49953 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 49956 dclk_$glb_clk
.sym 49958 cic_q0.int_stage[1][80]
.sym 49959 cic_q0.int_stage[1][81]
.sym 49960 cic_q0.int_stage[1][82]
.sym 49961 cic_q0.int_stage[1][83]
.sym 49962 cic_q0.int_stage[1][84]
.sym 49963 cic_q0.int_stage[1][85]
.sym 49964 cic_q0.int_stage[1][86]
.sym 49965 cic_q0.int_stage[1][87]
.sym 49982 q0[15]
.sym 49985 cic_i0.comb_stage[4][71]
.sym 49987 cic_i0.comb_stage[4][45]
.sym 49989 cic_i0.comb_stage[4][72]
.sym 49992 cic_i0.comb_stage[4][103]
.sym 49993 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[49]
.sym 50001 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 50005 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 50008 min.data[20]
.sym 50016 cic_i0.comb_stage[4][46]
.sym 50018 cic_i0.comb_stage[4][42]
.sym 50019 cic_i0.comb_stage[4][70]
.sym 50023 cic_i0.comb_stage[4][51]
.sym 50024 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 50028 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 50032 min.data[20]
.sym 50034 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 50038 cic_i0.comb_stage[4][51]
.sym 50044 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 50052 cic_i0.comb_stage[4][46]
.sym 50056 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 50064 cic_i0.comb_stage[4][42]
.sym 50070 cic_i0.comb_stage[4][70]
.sym 50077 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 50079 dclk_$glb_clk
.sym 50081 cic_q0.int_stage[1][88]
.sym 50082 cic_q0.int_stage[1][89]
.sym 50083 cic_q0.int_stage[1][90]
.sym 50084 cic_q0.int_stage[1][91]
.sym 50085 cic_q0.int_stage[1][92]
.sym 50086 cic_q0.int_stage[1][93]
.sym 50087 cic_q0.int_stage[1][94]
.sym 50088 cic_q0.int_stage[1][95]
.sym 50093 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 50106 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[62]
.sym 50108 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 50109 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[58]
.sym 50111 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 50113 q0[15]
.sym 50122 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 50132 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 50135 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 50137 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 50145 cic_i0.comb_stage[4][49]
.sym 50149 cic_i0.comb_stage[4][65]
.sym 50150 cic_i0.comb_stage[4][69]
.sym 50152 cic_i0.comb_stage[4][58]
.sym 50155 cic_i0.comb_stage[4][65]
.sym 50163 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 50168 cic_i0.comb_stage[4][69]
.sym 50174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 50181 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 50187 cic_i0.comb_stage[4][49]
.sym 50191 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 50197 cic_i0.comb_stage[4][58]
.sym 50202 dclk_$glb_clk
.sym 50204 cic_q0.int_stage[1][96]
.sym 50205 cic_q0.int_stage[1][97]
.sym 50206 cic_q0.int_stage[1][98]
.sym 50207 cic_q0.int_stage[1][99]
.sym 50208 cic_q0.int_stage[1][100]
.sym 50209 cic_q0.int_stage[1][101]
.sym 50210 cic_q0.int_stage[1][102]
.sym 50211 cic_q0.int_stage[1][103]
.sym 50216 min.data[19]
.sym 50228 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 50229 cic_i0.comb_stage[4][56]
.sym 50230 cic_i0.comb_stage[4][87]
.sym 50232 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 50233 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[65]
.sym 50234 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 50236 cic_i0.comb_stage[0][2]
.sym 50237 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 50238 cos[14]
.sym 50246 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 50249 cic_i0.int_stage[5][2]
.sym 50250 min.data[22]
.sym 50253 cic_i0.comb_stage[0][5]
.sym 50255 min.data[30]
.sym 50256 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 50257 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 50267 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 50269 cic_i0.comb_stage[0][2]
.sym 50270 cic_i0.comb_stage[4][62]
.sym 50274 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 50280 cic_i0.int_stage[5][2]
.sym 50286 cic_i0.comb_stage[0][5]
.sym 50291 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 50297 cic_i0.comb_stage[4][62]
.sym 50305 cic_i0.comb_stage[0][2]
.sym 50308 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 50316 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 50320 min.data[22]
.sym 50321 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 50322 min.data[30]
.sym 50323 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 50325 dclk_$glb_clk
.sym 50327 cic_q0.int_stage[1][104]
.sym 50328 cic_q0.int_stage[1][105]
.sym 50329 q0[14]
.sym 50330 $abc$29715$new_n4003_
.sym 50331 $abc$29715$new_n2785_
.sym 50332 packet_trigger
.sym 50333 cos_delay[14]
.sym 50334 dclk_delay
.sym 50336 q0[15]
.sym 50349 cic_i0.comb_stage[0][5]
.sym 50352 cic_i0.comb_stage[4][67]
.sym 50353 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 50356 cic_i0.int_stage[1][2]
.sym 50358 cic_i0.comb_stage[4][64]
.sym 50360 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 50362 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 50368 cic_i0.comb_stage[4][59]
.sym 50380 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 50383 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 50386 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 50387 cic_i0.comb_stage[0][14]
.sym 50389 cic_i0.comb_stage[4][56]
.sym 50395 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 50398 cic_i0.comb_stage[4][63]
.sym 50403 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 50410 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 50414 cic_i0.comb_stage[4][56]
.sym 50419 cic_i0.comb_stage[0][14]
.sym 50427 cic_i0.comb_stage[4][59]
.sym 50431 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 50439 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 50443 cic_i0.comb_stage[4][63]
.sym 50448 dclk_$glb_clk
.sym 50450 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[7]
.sym 50451 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 50452 $abc$29715$new_n4004_
.sym 50453 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 50454 $abc$29715$new_n4002_
.sym 50455 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[30]
.sym 50456 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[4]
.sym 50457 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 50462 min.data[31]
.sym 50464 min.data[24]
.sym 50467 dclk
.sym 50473 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 50478 min.data[26]
.sym 50479 cic_i0.comb_stage[0][15]
.sym 50480 min.i_array[8][2]
.sym 50481 cic_i0.comb_stage[4][72]
.sym 50483 cic_i0.comb_stage[4][103]
.sym 50499 cic_i0.comb_stage[0][20]
.sym 50500 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 50501 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 50503 cic_i0.int_stage[5][6]
.sym 50504 cic_i0.int_stage[5][4]
.sym 50505 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 50512 cic_i0.comb_stage[4][67]
.sym 50514 cic_i0.comb_stage[0][3]
.sym 50527 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 50532 cic_i0.comb_stage[0][20]
.sym 50539 cic_i0.comb_stage[0][3]
.sym 50545 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 50550 cic_i0.int_stage[5][4]
.sym 50554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 50563 cic_i0.comb_stage[4][67]
.sym 50568 cic_i0.int_stage[5][6]
.sym 50571 dclk_$glb_clk
.sym 50573 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 50574 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[11]
.sym 50575 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 50576 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 50577 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 50578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 50579 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[15]
.sym 50580 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 50585 cic_i0.comb_stage[0][20]
.sym 50587 min_data[0]
.sym 50590 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 50592 min.data[28]
.sym 50594 min.data[18]
.sym 50599 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 50601 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 50605 $0\tx_wait[0:0]
.sym 50615 cic_i0.int_stage[2][0]
.sym 50617 cic_i0.int_stage[1][6]
.sym 50621 cic_i0.int_stage[2][7]
.sym 50623 cic_i0.int_stage[1][1]
.sym 50626 cic_i0.int_stage[1][2]
.sym 50627 cic_i0.int_stage[1][7]
.sym 50629 cic_i0.int_stage[1][4]
.sym 50630 cic_i0.int_stage[1][0]
.sym 50631 cic_i0.int_stage[2][1]
.sym 50632 cic_i0.int_stage[2][2]
.sym 50635 cic_i0.int_stage[2][5]
.sym 50636 cic_i0.int_stage[2][6]
.sym 50637 cic_i0.int_stage[1][3]
.sym 50639 cic_i0.int_stage[1][5]
.sym 50641 cic_i0.int_stage[2][3]
.sym 50642 cic_i0.int_stage[2][4]
.sym 50646 $auto$alumacc.cc:474:replace_alu$9569.C[1]
.sym 50648 cic_i0.int_stage[2][0]
.sym 50649 cic_i0.int_stage[1][0]
.sym 50652 $auto$alumacc.cc:474:replace_alu$9569.C[2]
.sym 50654 cic_i0.int_stage[1][1]
.sym 50655 cic_i0.int_stage[2][1]
.sym 50656 $auto$alumacc.cc:474:replace_alu$9569.C[1]
.sym 50658 $auto$alumacc.cc:474:replace_alu$9569.C[3]
.sym 50660 cic_i0.int_stage[1][2]
.sym 50661 cic_i0.int_stage[2][2]
.sym 50662 $auto$alumacc.cc:474:replace_alu$9569.C[2]
.sym 50664 $auto$alumacc.cc:474:replace_alu$9569.C[4]
.sym 50666 cic_i0.int_stage[2][3]
.sym 50667 cic_i0.int_stage[1][3]
.sym 50668 $auto$alumacc.cc:474:replace_alu$9569.C[3]
.sym 50670 $auto$alumacc.cc:474:replace_alu$9569.C[5]
.sym 50672 cic_i0.int_stage[2][4]
.sym 50673 cic_i0.int_stage[1][4]
.sym 50674 $auto$alumacc.cc:474:replace_alu$9569.C[4]
.sym 50676 $auto$alumacc.cc:474:replace_alu$9569.C[6]
.sym 50678 cic_i0.int_stage[1][5]
.sym 50679 cic_i0.int_stage[2][5]
.sym 50680 $auto$alumacc.cc:474:replace_alu$9569.C[5]
.sym 50682 $auto$alumacc.cc:474:replace_alu$9569.C[7]
.sym 50684 cic_i0.int_stage[1][6]
.sym 50685 cic_i0.int_stage[2][6]
.sym 50686 $auto$alumacc.cc:474:replace_alu$9569.C[6]
.sym 50688 $auto$alumacc.cc:474:replace_alu$9569.C[8]
.sym 50690 cic_i0.int_stage[1][7]
.sym 50691 cic_i0.int_stage[2][7]
.sym 50692 $auto$alumacc.cc:474:replace_alu$9569.C[7]
.sym 50694 o_sclk$SB_IO_OUT_$glb_clk
.sym 50696 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[17]
.sym 50697 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 50698 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[23]
.sym 50699 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[21]
.sym 50700 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 50701 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 50702 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[45]
.sym 50703 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 50709 cic_i0.comb_stage[1][30]
.sym 50711 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 50714 cic_i0.comb_stage[1][34]
.sym 50732 $auto$alumacc.cc:474:replace_alu$9569.C[8]
.sym 50738 cic_i0.int_stage[1][9]
.sym 50740 cic_i0.int_stage[1][14]
.sym 50743 cic_i0.int_stage[2][14]
.sym 50745 cic_i0.int_stage[2][8]
.sym 50746 cic_i0.int_stage[1][13]
.sym 50747 cic_i0.int_stage[2][10]
.sym 50748 cic_i0.int_stage[1][10]
.sym 50749 cic_i0.int_stage[2][12]
.sym 50750 cic_i0.int_stage[1][15]
.sym 50752 cic_i0.int_stage[1][12]
.sym 50758 cic_i0.int_stage[2][13]
.sym 50759 cic_i0.int_stage[1][8]
.sym 50760 cic_i0.int_stage[2][15]
.sym 50762 cic_i0.int_stage[2][9]
.sym 50764 cic_i0.int_stage[2][11]
.sym 50765 cic_i0.int_stage[1][11]
.sym 50769 $auto$alumacc.cc:474:replace_alu$9569.C[9]
.sym 50771 cic_i0.int_stage[2][8]
.sym 50772 cic_i0.int_stage[1][8]
.sym 50773 $auto$alumacc.cc:474:replace_alu$9569.C[8]
.sym 50775 $auto$alumacc.cc:474:replace_alu$9569.C[10]
.sym 50777 cic_i0.int_stage[2][9]
.sym 50778 cic_i0.int_stage[1][9]
.sym 50779 $auto$alumacc.cc:474:replace_alu$9569.C[9]
.sym 50781 $auto$alumacc.cc:474:replace_alu$9569.C[11]
.sym 50783 cic_i0.int_stage[2][10]
.sym 50784 cic_i0.int_stage[1][10]
.sym 50785 $auto$alumacc.cc:474:replace_alu$9569.C[10]
.sym 50787 $auto$alumacc.cc:474:replace_alu$9569.C[12]
.sym 50789 cic_i0.int_stage[2][11]
.sym 50790 cic_i0.int_stage[1][11]
.sym 50791 $auto$alumacc.cc:474:replace_alu$9569.C[11]
.sym 50793 $auto$alumacc.cc:474:replace_alu$9569.C[13]
.sym 50795 cic_i0.int_stage[2][12]
.sym 50796 cic_i0.int_stage[1][12]
.sym 50797 $auto$alumacc.cc:474:replace_alu$9569.C[12]
.sym 50799 $auto$alumacc.cc:474:replace_alu$9569.C[14]
.sym 50801 cic_i0.int_stage[1][13]
.sym 50802 cic_i0.int_stage[2][13]
.sym 50803 $auto$alumacc.cc:474:replace_alu$9569.C[13]
.sym 50805 $auto$alumacc.cc:474:replace_alu$9569.C[15]
.sym 50807 cic_i0.int_stage[1][14]
.sym 50808 cic_i0.int_stage[2][14]
.sym 50809 $auto$alumacc.cc:474:replace_alu$9569.C[14]
.sym 50811 $auto$alumacc.cc:474:replace_alu$9569.C[16]
.sym 50813 cic_i0.int_stage[1][15]
.sym 50814 cic_i0.int_stage[2][15]
.sym 50815 $auto$alumacc.cc:474:replace_alu$9569.C[15]
.sym 50817 o_sclk$SB_IO_OUT_$glb_clk
.sym 50819 $0\pull_byte[0:0]
.sym 50820 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[24]
.sym 50821 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[25]
.sym 50822 pull_byte
.sym 50823 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 50824 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[30]
.sym 50825 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25964
.sym 50826 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[31]
.sym 50828 cic_i0.int_stage[1][13]
.sym 50831 min_data[5]
.sym 50836 cic_i0.comb_stage[0][23]
.sym 50838 cic_i0.comb_stage[0][17]
.sym 50840 cic_i0.comb_stage[0][21]
.sym 50846 cic_i0.comb_stage[1][45]
.sym 50848 cic_i0.comb_stage[0][36]
.sym 50855 $auto$alumacc.cc:474:replace_alu$9569.C[16]
.sym 50865 cic_i0.int_stage[1][23]
.sym 50867 cic_i0.int_stage[1][20]
.sym 50868 cic_i0.int_stage[2][16]
.sym 50869 cic_i0.int_stage[2][17]
.sym 50871 cic_i0.int_stage[1][22]
.sym 50873 cic_i0.int_stage[1][19]
.sym 50875 cic_i0.int_stage[1][16]
.sym 50879 cic_i0.int_stage[2][19]
.sym 50880 cic_i0.int_stage[2][20]
.sym 50881 cic_i0.int_stage[2][21]
.sym 50886 cic_i0.int_stage[2][18]
.sym 50887 cic_i0.int_stage[1][21]
.sym 50888 cic_i0.int_stage[1][17]
.sym 50889 cic_i0.int_stage[1][18]
.sym 50890 cic_i0.int_stage[2][22]
.sym 50891 cic_i0.int_stage[2][23]
.sym 50892 $auto$alumacc.cc:474:replace_alu$9569.C[17]
.sym 50894 cic_i0.int_stage[2][16]
.sym 50895 cic_i0.int_stage[1][16]
.sym 50896 $auto$alumacc.cc:474:replace_alu$9569.C[16]
.sym 50898 $auto$alumacc.cc:474:replace_alu$9569.C[18]
.sym 50900 cic_i0.int_stage[2][17]
.sym 50901 cic_i0.int_stage[1][17]
.sym 50902 $auto$alumacc.cc:474:replace_alu$9569.C[17]
.sym 50904 $auto$alumacc.cc:474:replace_alu$9569.C[19]
.sym 50906 cic_i0.int_stage[2][18]
.sym 50907 cic_i0.int_stage[1][18]
.sym 50908 $auto$alumacc.cc:474:replace_alu$9569.C[18]
.sym 50910 $auto$alumacc.cc:474:replace_alu$9569.C[20]
.sym 50912 cic_i0.int_stage[1][19]
.sym 50913 cic_i0.int_stage[2][19]
.sym 50914 $auto$alumacc.cc:474:replace_alu$9569.C[19]
.sym 50916 $auto$alumacc.cc:474:replace_alu$9569.C[21]
.sym 50918 cic_i0.int_stage[1][20]
.sym 50919 cic_i0.int_stage[2][20]
.sym 50920 $auto$alumacc.cc:474:replace_alu$9569.C[20]
.sym 50922 $auto$alumacc.cc:474:replace_alu$9569.C[22]
.sym 50924 cic_i0.int_stage[1][21]
.sym 50925 cic_i0.int_stage[2][21]
.sym 50926 $auto$alumacc.cc:474:replace_alu$9569.C[21]
.sym 50928 $auto$alumacc.cc:474:replace_alu$9569.C[23]
.sym 50930 cic_i0.int_stage[2][22]
.sym 50931 cic_i0.int_stage[1][22]
.sym 50932 $auto$alumacc.cc:474:replace_alu$9569.C[22]
.sym 50934 $auto$alumacc.cc:474:replace_alu$9569.C[24]
.sym 50936 cic_i0.int_stage[2][23]
.sym 50937 cic_i0.int_stage[1][23]
.sym 50938 $auto$alumacc.cc:474:replace_alu$9569.C[23]
.sym 50940 o_sclk$SB_IO_OUT_$glb_clk
.sym 50942 cic_i0.comb_stage[0][24]
.sym 50943 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[32]
.sym 50944 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 50945 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 50946 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 50947 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 50948 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[38]
.sym 50949 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[36]
.sym 50964 min_data[7]
.sym 50970 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 50978 $auto$alumacc.cc:474:replace_alu$9569.C[24]
.sym 50984 cic_i0.int_stage[2][25]
.sym 50986 cic_i0.int_stage[1][30]
.sym 50987 cic_i0.int_stage[2][28]
.sym 50988 cic_i0.int_stage[1][26]
.sym 50990 cic_i0.int_stage[2][31]
.sym 50992 cic_i0.int_stage[1][25]
.sym 50996 cic_i0.int_stage[1][31]
.sym 51001 cic_i0.int_stage[2][26]
.sym 51002 cic_i0.int_stage[2][27]
.sym 51003 cic_i0.int_stage[1][29]
.sym 51004 cic_i0.int_stage[2][29]
.sym 51005 cic_i0.int_stage[2][30]
.sym 51007 cic_i0.int_stage[2][24]
.sym 51008 cic_i0.int_stage[1][24]
.sym 51009 cic_i0.int_stage[1][28]
.sym 51010 cic_i0.int_stage[1][27]
.sym 51015 $auto$alumacc.cc:474:replace_alu$9569.C[25]
.sym 51017 cic_i0.int_stage[2][24]
.sym 51018 cic_i0.int_stage[1][24]
.sym 51019 $auto$alumacc.cc:474:replace_alu$9569.C[24]
.sym 51021 $auto$alumacc.cc:474:replace_alu$9569.C[26]
.sym 51023 cic_i0.int_stage[1][25]
.sym 51024 cic_i0.int_stage[2][25]
.sym 51025 $auto$alumacc.cc:474:replace_alu$9569.C[25]
.sym 51027 $auto$alumacc.cc:474:replace_alu$9569.C[27]
.sym 51029 cic_i0.int_stage[1][26]
.sym 51030 cic_i0.int_stage[2][26]
.sym 51031 $auto$alumacc.cc:474:replace_alu$9569.C[26]
.sym 51033 $auto$alumacc.cc:474:replace_alu$9569.C[28]
.sym 51035 cic_i0.int_stage[1][27]
.sym 51036 cic_i0.int_stage[2][27]
.sym 51037 $auto$alumacc.cc:474:replace_alu$9569.C[27]
.sym 51039 $auto$alumacc.cc:474:replace_alu$9569.C[29]
.sym 51041 cic_i0.int_stage[1][28]
.sym 51042 cic_i0.int_stage[2][28]
.sym 51043 $auto$alumacc.cc:474:replace_alu$9569.C[28]
.sym 51045 $auto$alumacc.cc:474:replace_alu$9569.C[30]
.sym 51047 cic_i0.int_stage[1][29]
.sym 51048 cic_i0.int_stage[2][29]
.sym 51049 $auto$alumacc.cc:474:replace_alu$9569.C[29]
.sym 51051 $auto$alumacc.cc:474:replace_alu$9569.C[31]
.sym 51053 cic_i0.int_stage[1][30]
.sym 51054 cic_i0.int_stage[2][30]
.sym 51055 $auto$alumacc.cc:474:replace_alu$9569.C[30]
.sym 51057 $auto$alumacc.cc:474:replace_alu$9569.C[32]
.sym 51059 cic_i0.int_stage[1][31]
.sym 51060 cic_i0.int_stage[2][31]
.sym 51061 $auto$alumacc.cc:474:replace_alu$9569.C[31]
.sym 51063 o_sclk$SB_IO_OUT_$glb_clk
.sym 51065 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[40]
.sym 51066 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 51067 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 51068 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 51069 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 51070 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 51071 cic_i0.comb_stage[0][38]
.sym 51072 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[68]
.sym 51080 cic_i0.comb_stage[0][25]
.sym 51084 cic_i0.int_stage[1][26]
.sym 51085 cic_i0.comb_stage[1][53]
.sym 51090 pull_byte
.sym 51094 $0\tx_wait[0:0]
.sym 51097 $0\tx_wait[0:0]
.sym 51098 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 51101 $auto$alumacc.cc:474:replace_alu$9569.C[32]
.sym 51106 cic_i0.int_stage[1][38]
.sym 51111 cic_i0.int_stage[2][37]
.sym 51113 cic_i0.int_stage[1][32]
.sym 51115 cic_i0.int_stage[1][33]
.sym 51119 cic_i0.int_stage[1][39]
.sym 51121 cic_i0.int_stage[1][36]
.sym 51122 cic_i0.int_stage[2][32]
.sym 51123 cic_i0.int_stage[2][33]
.sym 51124 cic_i0.int_stage[2][34]
.sym 51125 cic_i0.int_stage[2][35]
.sym 51126 cic_i0.int_stage[1][37]
.sym 51127 cic_i0.int_stage[1][34]
.sym 51128 cic_i0.int_stage[1][35]
.sym 51129 cic_i0.int_stage[2][39]
.sym 51134 cic_i0.int_stage[2][36]
.sym 51136 cic_i0.int_stage[2][38]
.sym 51138 $auto$alumacc.cc:474:replace_alu$9569.C[33]
.sym 51140 cic_i0.int_stage[1][32]
.sym 51141 cic_i0.int_stage[2][32]
.sym 51142 $auto$alumacc.cc:474:replace_alu$9569.C[32]
.sym 51144 $auto$alumacc.cc:474:replace_alu$9569.C[34]
.sym 51146 cic_i0.int_stage[1][33]
.sym 51147 cic_i0.int_stage[2][33]
.sym 51148 $auto$alumacc.cc:474:replace_alu$9569.C[33]
.sym 51150 $auto$alumacc.cc:474:replace_alu$9569.C[35]
.sym 51152 cic_i0.int_stage[1][34]
.sym 51153 cic_i0.int_stage[2][34]
.sym 51154 $auto$alumacc.cc:474:replace_alu$9569.C[34]
.sym 51156 $auto$alumacc.cc:474:replace_alu$9569.C[36]
.sym 51158 cic_i0.int_stage[1][35]
.sym 51159 cic_i0.int_stage[2][35]
.sym 51160 $auto$alumacc.cc:474:replace_alu$9569.C[35]
.sym 51162 $auto$alumacc.cc:474:replace_alu$9569.C[37]
.sym 51164 cic_i0.int_stage[2][36]
.sym 51165 cic_i0.int_stage[1][36]
.sym 51166 $auto$alumacc.cc:474:replace_alu$9569.C[36]
.sym 51168 $auto$alumacc.cc:474:replace_alu$9569.C[38]
.sym 51170 cic_i0.int_stage[1][37]
.sym 51171 cic_i0.int_stage[2][37]
.sym 51172 $auto$alumacc.cc:474:replace_alu$9569.C[37]
.sym 51174 $auto$alumacc.cc:474:replace_alu$9569.C[39]
.sym 51176 cic_i0.int_stage[2][38]
.sym 51177 cic_i0.int_stage[1][38]
.sym 51178 $auto$alumacc.cc:474:replace_alu$9569.C[38]
.sym 51180 $auto$alumacc.cc:474:replace_alu$9569.C[40]
.sym 51182 cic_i0.int_stage[1][39]
.sym 51183 cic_i0.int_stage[2][39]
.sym 51184 $auto$alumacc.cc:474:replace_alu$9569.C[39]
.sym 51186 o_sclk$SB_IO_OUT_$glb_clk
.sym 51188 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 51189 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 51190 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 51191 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 51192 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 51193 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 51194 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[51]
.sym 51195 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 51200 cic_i0.int_stage[1][38]
.sym 51204 min_data[1]
.sym 51206 min_data[2]
.sym 51207 min_data[3]
.sym 51211 cic_i0.comb_stage[0][40]
.sym 51215 cic_i0.comb_stage[1][68]
.sym 51224 $auto$alumacc.cc:474:replace_alu$9569.C[40]
.sym 51229 cic_i0.int_stage[1][42]
.sym 51232 cic_i0.int_stage[1][46]
.sym 51237 cic_i0.int_stage[2][40]
.sym 51238 cic_i0.int_stage[1][41]
.sym 51239 cic_i0.int_stage[1][47]
.sym 51242 cic_i0.int_stage[2][45]
.sym 51244 cic_i0.int_stage[1][44]
.sym 51246 cic_i0.int_stage[2][41]
.sym 51250 cic_i0.int_stage[1][43]
.sym 51251 cic_i0.int_stage[2][46]
.sym 51252 cic_i0.int_stage[1][45]
.sym 51255 cic_i0.int_stage[2][42]
.sym 51256 cic_i0.int_stage[2][43]
.sym 51257 cic_i0.int_stage[2][44]
.sym 51258 cic_i0.int_stage[1][40]
.sym 51260 cic_i0.int_stage[2][47]
.sym 51261 $auto$alumacc.cc:474:replace_alu$9569.C[41]
.sym 51263 cic_i0.int_stage[2][40]
.sym 51264 cic_i0.int_stage[1][40]
.sym 51265 $auto$alumacc.cc:474:replace_alu$9569.C[40]
.sym 51267 $auto$alumacc.cc:474:replace_alu$9569.C[42]
.sym 51269 cic_i0.int_stage[1][41]
.sym 51270 cic_i0.int_stage[2][41]
.sym 51271 $auto$alumacc.cc:474:replace_alu$9569.C[41]
.sym 51273 $auto$alumacc.cc:474:replace_alu$9569.C[43]
.sym 51275 cic_i0.int_stage[2][42]
.sym 51276 cic_i0.int_stage[1][42]
.sym 51277 $auto$alumacc.cc:474:replace_alu$9569.C[42]
.sym 51279 $auto$alumacc.cc:474:replace_alu$9569.C[44]
.sym 51281 cic_i0.int_stage[2][43]
.sym 51282 cic_i0.int_stage[1][43]
.sym 51283 $auto$alumacc.cc:474:replace_alu$9569.C[43]
.sym 51285 $auto$alumacc.cc:474:replace_alu$9569.C[45]
.sym 51287 cic_i0.int_stage[2][44]
.sym 51288 cic_i0.int_stage[1][44]
.sym 51289 $auto$alumacc.cc:474:replace_alu$9569.C[44]
.sym 51291 $auto$alumacc.cc:474:replace_alu$9569.C[46]
.sym 51293 cic_i0.int_stage[2][45]
.sym 51294 cic_i0.int_stage[1][45]
.sym 51295 $auto$alumacc.cc:474:replace_alu$9569.C[45]
.sym 51297 $auto$alumacc.cc:474:replace_alu$9569.C[47]
.sym 51299 cic_i0.int_stage[1][46]
.sym 51300 cic_i0.int_stage[2][46]
.sym 51301 $auto$alumacc.cc:474:replace_alu$9569.C[46]
.sym 51303 $auto$alumacc.cc:474:replace_alu$9569.C[48]
.sym 51305 cic_i0.int_stage[2][47]
.sym 51306 cic_i0.int_stage[1][47]
.sym 51307 $auto$alumacc.cc:474:replace_alu$9569.C[47]
.sym 51309 o_sclk$SB_IO_OUT_$glb_clk
.sym 51311 pull_byte_delay
.sym 51312 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 51313 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[61]
.sym 51314 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25745
.sym 51315 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 51316 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[59]
.sym 51317 transmit_fifo.rd
.sym 51318 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 51319 cic_i0.int_stage[2][44]
.sym 51323 cic_i0.int_stage[1][42]
.sym 51327 cic_i0.int_stage[1][47]
.sym 51328 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 51347 $auto$alumacc.cc:474:replace_alu$9569.C[48]
.sym 51352 cic_i0.int_stage[2][48]
.sym 51355 cic_i0.int_stage[1][54]
.sym 51357 cic_i0.int_stage[1][55]
.sym 51359 cic_i0.int_stage[1][48]
.sym 51363 cic_i0.int_stage[1][51]
.sym 51367 cic_i0.int_stage[1][52]
.sym 51368 cic_i0.int_stage[1][49]
.sym 51369 cic_i0.int_stage[2][49]
.sym 51370 cic_i0.int_stage[1][50]
.sym 51371 cic_i0.int_stage[2][51]
.sym 51373 cic_i0.int_stage[2][53]
.sym 51374 cic_i0.int_stage[2][54]
.sym 51378 cic_i0.int_stage[2][50]
.sym 51379 cic_i0.int_stage[1][53]
.sym 51380 cic_i0.int_stage[2][52]
.sym 51383 cic_i0.int_stage[2][55]
.sym 51384 $auto$alumacc.cc:474:replace_alu$9569.C[49]
.sym 51386 cic_i0.int_stage[1][48]
.sym 51387 cic_i0.int_stage[2][48]
.sym 51388 $auto$alumacc.cc:474:replace_alu$9569.C[48]
.sym 51390 $auto$alumacc.cc:474:replace_alu$9569.C[50]
.sym 51392 cic_i0.int_stage[1][49]
.sym 51393 cic_i0.int_stage[2][49]
.sym 51394 $auto$alumacc.cc:474:replace_alu$9569.C[49]
.sym 51396 $auto$alumacc.cc:474:replace_alu$9569.C[51]
.sym 51398 cic_i0.int_stage[2][50]
.sym 51399 cic_i0.int_stage[1][50]
.sym 51400 $auto$alumacc.cc:474:replace_alu$9569.C[50]
.sym 51402 $auto$alumacc.cc:474:replace_alu$9569.C[52]
.sym 51404 cic_i0.int_stage[1][51]
.sym 51405 cic_i0.int_stage[2][51]
.sym 51406 $auto$alumacc.cc:474:replace_alu$9569.C[51]
.sym 51408 $auto$alumacc.cc:474:replace_alu$9569.C[53]
.sym 51410 cic_i0.int_stage[2][52]
.sym 51411 cic_i0.int_stage[1][52]
.sym 51412 $auto$alumacc.cc:474:replace_alu$9569.C[52]
.sym 51414 $auto$alumacc.cc:474:replace_alu$9569.C[54]
.sym 51416 cic_i0.int_stage[1][53]
.sym 51417 cic_i0.int_stage[2][53]
.sym 51418 $auto$alumacc.cc:474:replace_alu$9569.C[53]
.sym 51420 $auto$alumacc.cc:474:replace_alu$9569.C[55]
.sym 51422 cic_i0.int_stage[1][54]
.sym 51423 cic_i0.int_stage[2][54]
.sym 51424 $auto$alumacc.cc:474:replace_alu$9569.C[54]
.sym 51426 $auto$alumacc.cc:474:replace_alu$9569.C[56]
.sym 51428 cic_i0.int_stage[2][55]
.sym 51429 cic_i0.int_stage[1][55]
.sym 51430 $auto$alumacc.cc:474:replace_alu$9569.C[55]
.sym 51432 o_sclk$SB_IO_OUT_$glb_clk
.sym 51434 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 51436 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 51437 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[71]
.sym 51438 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 51439 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[66]
.sym 51441 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 51448 fifo_data[5]
.sym 51449 cic_i0.int_stage[1][51]
.sym 51450 fifo_data[6]
.sym 51453 fifo_data[7]
.sym 51454 transmit_fifo.addr_rd[1]
.sym 51467 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 51470 $auto$alumacc.cc:474:replace_alu$9569.C[56]
.sym 51476 cic_i0.int_stage[1][61]
.sym 51477 cic_i0.int_stage[2][58]
.sym 51478 cic_i0.int_stage[1][62]
.sym 51479 cic_i0.int_stage[2][60]
.sym 51481 cic_i0.int_stage[2][62]
.sym 51482 cic_i0.int_stage[1][60]
.sym 51486 cic_i0.int_stage[2][59]
.sym 51488 cic_i0.int_stage[1][63]
.sym 51491 cic_i0.int_stage[2][56]
.sym 51492 cic_i0.int_stage[2][57]
.sym 51498 cic_i0.int_stage[2][63]
.sym 51501 cic_i0.int_stage[1][58]
.sym 51502 cic_i0.int_stage[1][57]
.sym 51503 cic_i0.int_stage[1][59]
.sym 51504 cic_i0.int_stage[2][61]
.sym 51505 cic_i0.int_stage[1][56]
.sym 51507 $auto$alumacc.cc:474:replace_alu$9569.C[57]
.sym 51509 cic_i0.int_stage[1][56]
.sym 51510 cic_i0.int_stage[2][56]
.sym 51511 $auto$alumacc.cc:474:replace_alu$9569.C[56]
.sym 51513 $auto$alumacc.cc:474:replace_alu$9569.C[58]
.sym 51515 cic_i0.int_stage[1][57]
.sym 51516 cic_i0.int_stage[2][57]
.sym 51517 $auto$alumacc.cc:474:replace_alu$9569.C[57]
.sym 51519 $auto$alumacc.cc:474:replace_alu$9569.C[59]
.sym 51521 cic_i0.int_stage[1][58]
.sym 51522 cic_i0.int_stage[2][58]
.sym 51523 $auto$alumacc.cc:474:replace_alu$9569.C[58]
.sym 51525 $auto$alumacc.cc:474:replace_alu$9569.C[60]
.sym 51527 cic_i0.int_stage[2][59]
.sym 51528 cic_i0.int_stage[1][59]
.sym 51529 $auto$alumacc.cc:474:replace_alu$9569.C[59]
.sym 51531 $auto$alumacc.cc:474:replace_alu$9569.C[61]
.sym 51533 cic_i0.int_stage[1][60]
.sym 51534 cic_i0.int_stage[2][60]
.sym 51535 $auto$alumacc.cc:474:replace_alu$9569.C[60]
.sym 51537 $auto$alumacc.cc:474:replace_alu$9569.C[62]
.sym 51539 cic_i0.int_stage[2][61]
.sym 51540 cic_i0.int_stage[1][61]
.sym 51541 $auto$alumacc.cc:474:replace_alu$9569.C[61]
.sym 51543 $auto$alumacc.cc:474:replace_alu$9569.C[63]
.sym 51545 cic_i0.int_stage[1][62]
.sym 51546 cic_i0.int_stage[2][62]
.sym 51547 $auto$alumacc.cc:474:replace_alu$9569.C[62]
.sym 51549 $auto$alumacc.cc:474:replace_alu$9569.C[64]
.sym 51551 cic_i0.int_stage[1][63]
.sym 51552 cic_i0.int_stage[2][63]
.sym 51553 $auto$alumacc.cc:474:replace_alu$9569.C[63]
.sym 51555 o_sclk$SB_IO_OUT_$glb_clk
.sym 51557 $abc$29715$new_n2802_
.sym 51559 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 51560 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[77]
.sym 51561 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 51562 cic_i0.comb_stage[0][71]
.sym 51563 $abc$29715$new_n2801_
.sym 51564 transmit_fifo.o_fill[0]
.sym 51566 cic_i0.int_stage[1][61]
.sym 51577 fifo_data[1]
.sym 51593 $auto$alumacc.cc:474:replace_alu$9569.C[64]
.sym 51598 cic_i0.int_stage[2][64]
.sym 51601 cic_i0.int_stage[2][67]
.sym 51603 cic_i0.int_stage[1][71]
.sym 51607 cic_i0.int_stage[1][67]
.sym 51608 cic_i0.int_stage[2][66]
.sym 51609 cic_i0.int_stage[1][70]
.sym 51610 cic_i0.int_stage[2][68]
.sym 51611 cic_i0.int_stage[2][69]
.sym 51612 cic_i0.int_stage[2][70]
.sym 51616 cic_i0.int_stage[1][66]
.sym 51617 cic_i0.int_stage[1][65]
.sym 51623 cic_i0.int_stage[2][65]
.sym 51626 cic_i0.int_stage[1][69]
.sym 51627 cic_i0.int_stage[1][68]
.sym 51628 cic_i0.int_stage[1][64]
.sym 51629 cic_i0.int_stage[2][71]
.sym 51630 $auto$alumacc.cc:474:replace_alu$9569.C[65]
.sym 51632 cic_i0.int_stage[1][64]
.sym 51633 cic_i0.int_stage[2][64]
.sym 51634 $auto$alumacc.cc:474:replace_alu$9569.C[64]
.sym 51636 $auto$alumacc.cc:474:replace_alu$9569.C[66]
.sym 51638 cic_i0.int_stage[2][65]
.sym 51639 cic_i0.int_stage[1][65]
.sym 51640 $auto$alumacc.cc:474:replace_alu$9569.C[65]
.sym 51642 $auto$alumacc.cc:474:replace_alu$9569.C[67]
.sym 51644 cic_i0.int_stage[2][66]
.sym 51645 cic_i0.int_stage[1][66]
.sym 51646 $auto$alumacc.cc:474:replace_alu$9569.C[66]
.sym 51648 $auto$alumacc.cc:474:replace_alu$9569.C[68]
.sym 51650 cic_i0.int_stage[1][67]
.sym 51651 cic_i0.int_stage[2][67]
.sym 51652 $auto$alumacc.cc:474:replace_alu$9569.C[67]
.sym 51654 $auto$alumacc.cc:474:replace_alu$9569.C[69]
.sym 51656 cic_i0.int_stage[2][68]
.sym 51657 cic_i0.int_stage[1][68]
.sym 51658 $auto$alumacc.cc:474:replace_alu$9569.C[68]
.sym 51660 $auto$alumacc.cc:474:replace_alu$9569.C[70]
.sym 51662 cic_i0.int_stage[2][69]
.sym 51663 cic_i0.int_stage[1][69]
.sym 51664 $auto$alumacc.cc:474:replace_alu$9569.C[69]
.sym 51666 $auto$alumacc.cc:474:replace_alu$9569.C[71]
.sym 51668 cic_i0.int_stage[2][70]
.sym 51669 cic_i0.int_stage[1][70]
.sym 51670 $auto$alumacc.cc:474:replace_alu$9569.C[70]
.sym 51672 $auto$alumacc.cc:474:replace_alu$9569.C[72]
.sym 51674 cic_i0.int_stage[2][71]
.sym 51675 cic_i0.int_stage[1][71]
.sym 51676 $auto$alumacc.cc:474:replace_alu$9569.C[71]
.sym 51678 o_sclk$SB_IO_OUT_$glb_clk
.sym 51680 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 51693 cic_i0.int_stage[1][67]
.sym 51694 cic_i0.int_stage[5][71]
.sym 51716 $auto$alumacc.cc:474:replace_alu$9569.C[72]
.sym 51724 cic_i0.int_stage[1][78]
.sym 51726 cic_i0.int_stage[1][79]
.sym 51727 cic_i0.int_stage[2][78]
.sym 51729 cic_i0.int_stage[2][72]
.sym 51730 cic_i0.int_stage[2][73]
.sym 51733 cic_i0.int_stage[2][76]
.sym 51734 cic_i0.int_stage[1][74]
.sym 51735 cic_i0.int_stage[1][75]
.sym 51736 cic_i0.int_stage[1][76]
.sym 51742 cic_i0.int_stage[1][73]
.sym 51744 cic_i0.int_stage[1][77]
.sym 51746 cic_i0.int_stage[1][72]
.sym 51747 cic_i0.int_stage[2][74]
.sym 51748 cic_i0.int_stage[2][75]
.sym 51750 cic_i0.int_stage[2][77]
.sym 51752 cic_i0.int_stage[2][79]
.sym 51753 $auto$alumacc.cc:474:replace_alu$9569.C[73]
.sym 51755 cic_i0.int_stage[2][72]
.sym 51756 cic_i0.int_stage[1][72]
.sym 51757 $auto$alumacc.cc:474:replace_alu$9569.C[72]
.sym 51759 $auto$alumacc.cc:474:replace_alu$9569.C[74]
.sym 51761 cic_i0.int_stage[2][73]
.sym 51762 cic_i0.int_stage[1][73]
.sym 51763 $auto$alumacc.cc:474:replace_alu$9569.C[73]
.sym 51765 $auto$alumacc.cc:474:replace_alu$9569.C[75]
.sym 51767 cic_i0.int_stage[2][74]
.sym 51768 cic_i0.int_stage[1][74]
.sym 51769 $auto$alumacc.cc:474:replace_alu$9569.C[74]
.sym 51771 $auto$alumacc.cc:474:replace_alu$9569.C[76]
.sym 51773 cic_i0.int_stage[2][75]
.sym 51774 cic_i0.int_stage[1][75]
.sym 51775 $auto$alumacc.cc:474:replace_alu$9569.C[75]
.sym 51777 $auto$alumacc.cc:474:replace_alu$9569.C[77]
.sym 51779 cic_i0.int_stage[2][76]
.sym 51780 cic_i0.int_stage[1][76]
.sym 51781 $auto$alumacc.cc:474:replace_alu$9569.C[76]
.sym 51783 $auto$alumacc.cc:474:replace_alu$9569.C[78]
.sym 51785 cic_i0.int_stage[2][77]
.sym 51786 cic_i0.int_stage[1][77]
.sym 51787 $auto$alumacc.cc:474:replace_alu$9569.C[77]
.sym 51789 $auto$alumacc.cc:474:replace_alu$9569.C[79]
.sym 51791 cic_i0.int_stage[1][78]
.sym 51792 cic_i0.int_stage[2][78]
.sym 51793 $auto$alumacc.cc:474:replace_alu$9569.C[78]
.sym 51795 $auto$alumacc.cc:474:replace_alu$9569.C[80]
.sym 51797 cic_i0.int_stage[2][79]
.sym 51798 cic_i0.int_stage[1][79]
.sym 51799 $auto$alumacc.cc:474:replace_alu$9569.C[79]
.sym 51801 o_sclk$SB_IO_OUT_$glb_clk
.sym 51803 uart.tx_countdown[4]
.sym 51804 $abc$29715$techmap\uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 51805 uart.tx_clk_divider[4]
.sym 51806 uart.tx_clk_divider[3]
.sym 51807 uart.tx_clk_divider[6]
.sym 51808 uart.tx_countdown[3]
.sym 51809 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[87]
.sym 51810 $abc$29715$new_n2729_
.sym 51819 fifo_data[4]
.sym 51822 cic_i0.int_stage[1][74]
.sym 51823 cic_i0.int_stage[1][75]
.sym 51839 $auto$alumacc.cc:474:replace_alu$9569.C[80]
.sym 51844 cic_i0.int_stage[2][80]
.sym 51847 cic_i0.int_stage[1][86]
.sym 51849 cic_i0.int_stage[1][87]
.sym 51850 cic_i0.int_stage[2][86]
.sym 51857 cic_i0.int_stage[2][85]
.sym 51859 cic_i0.int_stage[1][84]
.sym 51861 cic_i0.int_stage[1][82]
.sym 51862 cic_i0.int_stage[2][82]
.sym 51863 cic_i0.int_stage[2][83]
.sym 51865 cic_i0.int_stage[1][81]
.sym 51867 cic_i0.int_stage[1][85]
.sym 51869 cic_i0.int_stage[2][81]
.sym 51872 cic_i0.int_stage[2][84]
.sym 51873 cic_i0.int_stage[1][83]
.sym 51874 cic_i0.int_stage[1][80]
.sym 51875 cic_i0.int_stage[2][87]
.sym 51876 $auto$alumacc.cc:474:replace_alu$9569.C[81]
.sym 51878 cic_i0.int_stage[1][80]
.sym 51879 cic_i0.int_stage[2][80]
.sym 51880 $auto$alumacc.cc:474:replace_alu$9569.C[80]
.sym 51882 $auto$alumacc.cc:474:replace_alu$9569.C[82]
.sym 51884 cic_i0.int_stage[2][81]
.sym 51885 cic_i0.int_stage[1][81]
.sym 51886 $auto$alumacc.cc:474:replace_alu$9569.C[81]
.sym 51888 $auto$alumacc.cc:474:replace_alu$9569.C[83]
.sym 51890 cic_i0.int_stage[1][82]
.sym 51891 cic_i0.int_stage[2][82]
.sym 51892 $auto$alumacc.cc:474:replace_alu$9569.C[82]
.sym 51894 $auto$alumacc.cc:474:replace_alu$9569.C[84]
.sym 51896 cic_i0.int_stage[1][83]
.sym 51897 cic_i0.int_stage[2][83]
.sym 51898 $auto$alumacc.cc:474:replace_alu$9569.C[83]
.sym 51900 $auto$alumacc.cc:474:replace_alu$9569.C[85]
.sym 51902 cic_i0.int_stage[2][84]
.sym 51903 cic_i0.int_stage[1][84]
.sym 51904 $auto$alumacc.cc:474:replace_alu$9569.C[84]
.sym 51906 $auto$alumacc.cc:474:replace_alu$9569.C[86]
.sym 51908 cic_i0.int_stage[2][85]
.sym 51909 cic_i0.int_stage[1][85]
.sym 51910 $auto$alumacc.cc:474:replace_alu$9569.C[85]
.sym 51912 $auto$alumacc.cc:474:replace_alu$9569.C[87]
.sym 51914 cic_i0.int_stage[1][86]
.sym 51915 cic_i0.int_stage[2][86]
.sym 51916 $auto$alumacc.cc:474:replace_alu$9569.C[86]
.sym 51918 $auto$alumacc.cc:474:replace_alu$9569.C[88]
.sym 51920 cic_i0.int_stage[2][87]
.sym 51921 cic_i0.int_stage[1][87]
.sym 51922 $auto$alumacc.cc:474:replace_alu$9569.C[87]
.sym 51924 o_sclk$SB_IO_OUT_$glb_clk
.sym 51928 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 51929 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 51930 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 51931 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 51932 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 51933 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 51939 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 51955 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 51959 uart.tx_clk_divider[0]
.sym 51962 $auto$alumacc.cc:474:replace_alu$9569.C[88]
.sym 51968 cic_i0.int_stage[1][89]
.sym 51970 cic_i0.int_stage[1][94]
.sym 51971 cic_i0.int_stage[2][92]
.sym 51972 cic_i0.int_stage[2][93]
.sym 51973 cic_i0.int_stage[2][94]
.sym 51974 cic_i0.int_stage[1][92]
.sym 51975 cic_i0.int_stage[1][90]
.sym 51976 cic_i0.int_stage[2][89]
.sym 51980 cic_i0.int_stage[1][95]
.sym 51985 cic_i0.int_stage[2][90]
.sym 51986 cic_i0.int_stage[2][91]
.sym 51987 cic_i0.int_stage[1][91]
.sym 51990 cic_i0.int_stage[2][95]
.sym 51991 cic_i0.int_stage[2][88]
.sym 51992 cic_i0.int_stage[1][93]
.sym 51994 cic_i0.int_stage[1][88]
.sym 51999 $auto$alumacc.cc:474:replace_alu$9569.C[89]
.sym 52001 cic_i0.int_stage[2][88]
.sym 52002 cic_i0.int_stage[1][88]
.sym 52003 $auto$alumacc.cc:474:replace_alu$9569.C[88]
.sym 52005 $auto$alumacc.cc:474:replace_alu$9569.C[90]
.sym 52007 cic_i0.int_stage[2][89]
.sym 52008 cic_i0.int_stage[1][89]
.sym 52009 $auto$alumacc.cc:474:replace_alu$9569.C[89]
.sym 52011 $auto$alumacc.cc:474:replace_alu$9569.C[91]
.sym 52013 cic_i0.int_stage[1][90]
.sym 52014 cic_i0.int_stage[2][90]
.sym 52015 $auto$alumacc.cc:474:replace_alu$9569.C[90]
.sym 52017 $auto$alumacc.cc:474:replace_alu$9569.C[92]
.sym 52019 cic_i0.int_stage[1][91]
.sym 52020 cic_i0.int_stage[2][91]
.sym 52021 $auto$alumacc.cc:474:replace_alu$9569.C[91]
.sym 52023 $auto$alumacc.cc:474:replace_alu$9569.C[93]
.sym 52025 cic_i0.int_stage[1][92]
.sym 52026 cic_i0.int_stage[2][92]
.sym 52027 $auto$alumacc.cc:474:replace_alu$9569.C[92]
.sym 52029 $auto$alumacc.cc:474:replace_alu$9569.C[94]
.sym 52031 cic_i0.int_stage[1][93]
.sym 52032 cic_i0.int_stage[2][93]
.sym 52033 $auto$alumacc.cc:474:replace_alu$9569.C[93]
.sym 52035 $auto$alumacc.cc:474:replace_alu$9569.C[95]
.sym 52037 cic_i0.int_stage[1][94]
.sym 52038 cic_i0.int_stage[2][94]
.sym 52039 $auto$alumacc.cc:474:replace_alu$9569.C[94]
.sym 52041 $auto$alumacc.cc:474:replace_alu$9569.C[96]
.sym 52043 cic_i0.int_stage[1][95]
.sym 52044 cic_i0.int_stage[2][95]
.sym 52045 $auto$alumacc.cc:474:replace_alu$9569.C[95]
.sym 52047 o_sclk$SB_IO_OUT_$glb_clk
.sym 52049 $abc$29715$auto$wreduce.cc:455:run$9518[8]
.sym 52050 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 52051 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 52052 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 52053 $abc$29715$new_n2722_
.sym 52054 $abc$29715$new_n2721_
.sym 52055 uart.tx_clk_divider[8]
.sym 52056 $abc$29715$new_n2720_
.sym 52061 uart.tx_clk_divider[7]
.sym 52071 cic_i0.int_stage[1][90]
.sym 52085 $auto$alumacc.cc:474:replace_alu$9569.C[96]
.sym 52095 cic_i0.int_stage[2][101]
.sym 52097 cic_i0.int_stage[2][103]
.sym 52099 cic_i0.int_stage[2][97]
.sym 52100 cic_i0.int_stage[2][98]
.sym 52101 cic_i0.int_stage[1][102]
.sym 52102 cic_i0.int_stage[2][100]
.sym 52103 cic_i0.int_stage[1][103]
.sym 52104 cic_i0.int_stage[2][102]
.sym 52105 cic_i0.int_stage[1][100]
.sym 52106 cic_i0.int_stage[2][96]
.sym 52109 cic_i0.int_stage[1][97]
.sym 52110 cic_i0.int_stage[1][101]
.sym 52111 cic_i0.int_stage[1][96]
.sym 52115 cic_i0.int_stage[1][98]
.sym 52117 cic_i0.int_stage[2][99]
.sym 52118 cic_i0.int_stage[1][99]
.sym 52122 $auto$alumacc.cc:474:replace_alu$9569.C[97]
.sym 52124 cic_i0.int_stage[1][96]
.sym 52125 cic_i0.int_stage[2][96]
.sym 52126 $auto$alumacc.cc:474:replace_alu$9569.C[96]
.sym 52128 $auto$alumacc.cc:474:replace_alu$9569.C[98]
.sym 52130 cic_i0.int_stage[2][97]
.sym 52131 cic_i0.int_stage[1][97]
.sym 52132 $auto$alumacc.cc:474:replace_alu$9569.C[97]
.sym 52134 $auto$alumacc.cc:474:replace_alu$9569.C[99]
.sym 52136 cic_i0.int_stage[2][98]
.sym 52137 cic_i0.int_stage[1][98]
.sym 52138 $auto$alumacc.cc:474:replace_alu$9569.C[98]
.sym 52140 $auto$alumacc.cc:474:replace_alu$9569.C[100]
.sym 52142 cic_i0.int_stage[2][99]
.sym 52143 cic_i0.int_stage[1][99]
.sym 52144 $auto$alumacc.cc:474:replace_alu$9569.C[99]
.sym 52146 $auto$alumacc.cc:474:replace_alu$9569.C[101]
.sym 52148 cic_i0.int_stage[2][100]
.sym 52149 cic_i0.int_stage[1][100]
.sym 52150 $auto$alumacc.cc:474:replace_alu$9569.C[100]
.sym 52152 $auto$alumacc.cc:474:replace_alu$9569.C[102]
.sym 52154 cic_i0.int_stage[1][101]
.sym 52155 cic_i0.int_stage[2][101]
.sym 52156 $auto$alumacc.cc:474:replace_alu$9569.C[101]
.sym 52158 $auto$alumacc.cc:474:replace_alu$9569.C[103]
.sym 52160 cic_i0.int_stage[2][102]
.sym 52161 cic_i0.int_stage[1][102]
.sym 52162 $auto$alumacc.cc:474:replace_alu$9569.C[102]
.sym 52164 $auto$alumacc.cc:474:replace_alu$9569.C[104]
.sym 52166 cic_i0.int_stage[1][103]
.sym 52167 cic_i0.int_stage[2][103]
.sym 52168 $auto$alumacc.cc:474:replace_alu$9569.C[103]
.sym 52170 o_sclk$SB_IO_OUT_$glb_clk
.sym 52172 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 52175 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 52176 uart.tx_clk_divider[0]
.sym 52177 uart.tx_clk_divider[10]
.sym 52178 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 52179 uart.tx_clk_divider[9]
.sym 52187 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 52208 $auto$alumacc.cc:474:replace_alu$9569.C[104]
.sym 52214 cic_i0.int_stage[2][105]
.sym 52221 cic_i0.int_stage[2][104]
.sym 52236 cic_i0.int_stage[1][105]
.sym 52238 cic_i0.int_stage[1][104]
.sym 52245 $auto$alumacc.cc:474:replace_alu$9569.C[105]
.sym 52247 cic_i0.int_stage[2][104]
.sym 52248 cic_i0.int_stage[1][104]
.sym 52249 $auto$alumacc.cc:474:replace_alu$9569.C[104]
.sym 52252 cic_i0.int_stage[1][105]
.sym 52254 cic_i0.int_stage[2][105]
.sym 52255 $auto$alumacc.cc:474:replace_alu$9569.C[105]
.sym 52293 o_sclk$SB_IO_OUT_$glb_clk
.sym 52369 o_clk$SB_IO_OUT
.sym 52389 o_clk$SB_IO_OUT
.sym 52407 q0[14]
.sym 52429 o_clk$SB_IO_OUT
.sym 52530 $PACKER_GND_NET
.sym 52688 cic_q0.int_stage[2][0]
.sym 52710 $PACKER_VCC_NET
.sym 52726 cos[2]
.sym 52729 cos[1]
.sym 52731 cos[5]
.sym 52734 o_adcfb_p$SB_IO_OUT
.sym 52740 cos_delay[1]
.sym 52744 cos_delay[2]
.sym 52750 cos_delay[5]
.sym 52756 cos_delay[5]
.sym 52758 o_adcfb_p$SB_IO_OUT
.sym 52763 cos[1]
.sym 52769 cos_delay[1]
.sym 52770 o_adcfb_p$SB_IO_OUT
.sym 52774 cos[5]
.sym 52788 cos[2]
.sym 52792 o_adcfb_p$SB_IO_OUT
.sym 52793 cos_delay[2]
.sym 52803 o_sclk$SB_IO_OUT_$glb_clk
.sym 52806 cic_q0.int_stage[2][1]
.sym 52807 cic_q0.int_stage[2][2]
.sym 52808 cic_q0.int_stage[2][3]
.sym 52809 cic_q0.int_stage[2][4]
.sym 52810 cic_q0.int_stage[2][5]
.sym 52811 cic_q0.int_stage[2][6]
.sym 52812 cic_q0.int_stage[2][7]
.sym 52820 o_adcfb_p$SB_IO_OUT
.sym 52846 q0[4]
.sym 52847 q0[7]
.sym 52848 q0[0]
.sym 52852 q0[2]
.sym 52854 q0[5]
.sym 52856 q0[1]
.sym 52859 cic_q0.int_stage[1][5]
.sym 52860 cic_q0.int_stage[1][6]
.sym 52861 cic_q0.int_stage[1][7]
.sym 52865 cic_q0.int_stage[1][3]
.sym 52866 q0[3]
.sym 52871 cic_q0.int_stage[1][1]
.sym 52872 cic_q0.int_stage[1][2]
.sym 52874 cic_q0.int_stage[1][4]
.sym 52875 q0[6]
.sym 52876 cic_q0.int_stage[1][0]
.sym 52878 $auto$alumacc.cc:474:replace_alu$9596.C[1]
.sym 52880 cic_q0.int_stage[1][0]
.sym 52881 q0[0]
.sym 52884 $auto$alumacc.cc:474:replace_alu$9596.C[2]
.sym 52886 cic_q0.int_stage[1][1]
.sym 52887 q0[1]
.sym 52888 $auto$alumacc.cc:474:replace_alu$9596.C[1]
.sym 52890 $auto$alumacc.cc:474:replace_alu$9596.C[3]
.sym 52892 cic_q0.int_stage[1][2]
.sym 52893 q0[2]
.sym 52894 $auto$alumacc.cc:474:replace_alu$9596.C[2]
.sym 52896 $auto$alumacc.cc:474:replace_alu$9596.C[4]
.sym 52898 q0[3]
.sym 52899 cic_q0.int_stage[1][3]
.sym 52900 $auto$alumacc.cc:474:replace_alu$9596.C[3]
.sym 52902 $auto$alumacc.cc:474:replace_alu$9596.C[5]
.sym 52904 cic_q0.int_stage[1][4]
.sym 52905 q0[4]
.sym 52906 $auto$alumacc.cc:474:replace_alu$9596.C[4]
.sym 52908 $auto$alumacc.cc:474:replace_alu$9596.C[6]
.sym 52910 cic_q0.int_stage[1][5]
.sym 52911 q0[5]
.sym 52912 $auto$alumacc.cc:474:replace_alu$9596.C[5]
.sym 52914 $auto$alumacc.cc:474:replace_alu$9596.C[7]
.sym 52916 cic_q0.int_stage[1][6]
.sym 52917 q0[6]
.sym 52918 $auto$alumacc.cc:474:replace_alu$9596.C[6]
.sym 52920 $auto$alumacc.cc:474:replace_alu$9596.C[8]
.sym 52922 cic_q0.int_stage[1][7]
.sym 52923 q0[7]
.sym 52924 $auto$alumacc.cc:474:replace_alu$9596.C[7]
.sym 52926 o_sclk$SB_IO_OUT_$glb_clk
.sym 52928 cic_q0.int_stage[2][8]
.sym 52929 cic_q0.int_stage[2][9]
.sym 52930 cic_q0.int_stage[2][10]
.sym 52931 cic_q0.int_stage[2][11]
.sym 52932 cic_q0.int_stage[2][12]
.sym 52933 cic_q0.int_stage[2][13]
.sym 52934 cic_q0.int_stage[2][14]
.sym 52935 cic_q0.int_stage[2][15]
.sym 52964 $auto$alumacc.cc:474:replace_alu$9596.C[8]
.sym 52971 cic_q0.int_stage[1][10]
.sym 52972 q0[15]
.sym 52973 cic_q0.int_stage[1][12]
.sym 52974 q0[13]
.sym 52975 q0[8]
.sym 52978 cic_q0.int_stage[1][9]
.sym 52980 cic_q0.int_stage[1][11]
.sym 52981 q0[10]
.sym 52989 q0[14]
.sym 52990 q0[11]
.sym 52992 q0[12]
.sym 52993 cic_q0.int_stage[1][8]
.sym 52997 q0[9]
.sym 52998 cic_q0.int_stage[1][13]
.sym 52999 cic_q0.int_stage[1][14]
.sym 53000 cic_q0.int_stage[1][15]
.sym 53001 $auto$alumacc.cc:474:replace_alu$9596.C[9]
.sym 53003 cic_q0.int_stage[1][8]
.sym 53004 q0[8]
.sym 53005 $auto$alumacc.cc:474:replace_alu$9596.C[8]
.sym 53007 $auto$alumacc.cc:474:replace_alu$9596.C[10]
.sym 53009 cic_q0.int_stage[1][9]
.sym 53010 q0[9]
.sym 53011 $auto$alumacc.cc:474:replace_alu$9596.C[9]
.sym 53013 $auto$alumacc.cc:474:replace_alu$9596.C[11]
.sym 53015 q0[10]
.sym 53016 cic_q0.int_stage[1][10]
.sym 53017 $auto$alumacc.cc:474:replace_alu$9596.C[10]
.sym 53019 $auto$alumacc.cc:474:replace_alu$9596.C[12]
.sym 53021 cic_q0.int_stage[1][11]
.sym 53022 q0[11]
.sym 53023 $auto$alumacc.cc:474:replace_alu$9596.C[11]
.sym 53025 $auto$alumacc.cc:474:replace_alu$9596.C[13]
.sym 53027 q0[12]
.sym 53028 cic_q0.int_stage[1][12]
.sym 53029 $auto$alumacc.cc:474:replace_alu$9596.C[12]
.sym 53031 $auto$alumacc.cc:474:replace_alu$9596.C[14]
.sym 53033 cic_q0.int_stage[1][13]
.sym 53034 q0[13]
.sym 53035 $auto$alumacc.cc:474:replace_alu$9596.C[13]
.sym 53037 $auto$alumacc.cc:474:replace_alu$9596.C[15]
.sym 53039 cic_q0.int_stage[1][14]
.sym 53040 q0[14]
.sym 53041 $auto$alumacc.cc:474:replace_alu$9596.C[14]
.sym 53043 $auto$alumacc.cc:474:replace_alu$9596.C[16]
.sym 53045 cic_q0.int_stage[1][15]
.sym 53046 q0[15]
.sym 53047 $auto$alumacc.cc:474:replace_alu$9596.C[15]
.sym 53049 o_sclk$SB_IO_OUT_$glb_clk
.sym 53051 cic_q0.int_stage[2][16]
.sym 53052 cic_q0.int_stage[2][17]
.sym 53053 cic_q0.int_stage[2][18]
.sym 53054 cic_q0.int_stage[2][19]
.sym 53055 cic_q0.int_stage[2][20]
.sym 53056 cic_q0.int_stage[2][21]
.sym 53057 cic_q0.int_stage[2][22]
.sym 53058 cic_q0.int_stage[2][23]
.sym 53087 $auto$alumacc.cc:474:replace_alu$9596.C[16]
.sym 53096 cic_q0.int_stage[1][20]
.sym 53098 cic_q0.int_stage[1][22]
.sym 53101 cic_q0.int_stage[1][17]
.sym 53103 cic_q0.int_stage[1][19]
.sym 53105 cic_q0.int_stage[1][21]
.sym 53108 cic_q0.int_stage[1][16]
.sym 53111 q0[15]
.sym 53118 cic_q0.int_stage[1][18]
.sym 53119 q0[15]
.sym 53123 cic_q0.int_stage[1][23]
.sym 53124 $auto$alumacc.cc:474:replace_alu$9596.C[17]
.sym 53126 q0[15]
.sym 53127 cic_q0.int_stage[1][16]
.sym 53128 $auto$alumacc.cc:474:replace_alu$9596.C[16]
.sym 53130 $auto$alumacc.cc:474:replace_alu$9596.C[18]
.sym 53132 cic_q0.int_stage[1][17]
.sym 53133 q0[15]
.sym 53134 $auto$alumacc.cc:474:replace_alu$9596.C[17]
.sym 53136 $auto$alumacc.cc:474:replace_alu$9596.C[19]
.sym 53138 cic_q0.int_stage[1][18]
.sym 53139 q0[15]
.sym 53140 $auto$alumacc.cc:474:replace_alu$9596.C[18]
.sym 53142 $auto$alumacc.cc:474:replace_alu$9596.C[20]
.sym 53144 cic_q0.int_stage[1][19]
.sym 53145 q0[15]
.sym 53146 $auto$alumacc.cc:474:replace_alu$9596.C[19]
.sym 53148 $auto$alumacc.cc:474:replace_alu$9596.C[21]
.sym 53150 q0[15]
.sym 53151 cic_q0.int_stage[1][20]
.sym 53152 $auto$alumacc.cc:474:replace_alu$9596.C[20]
.sym 53154 $auto$alumacc.cc:474:replace_alu$9596.C[22]
.sym 53156 cic_q0.int_stage[1][21]
.sym 53157 q0[15]
.sym 53158 $auto$alumacc.cc:474:replace_alu$9596.C[21]
.sym 53160 $auto$alumacc.cc:474:replace_alu$9596.C[23]
.sym 53162 q0[15]
.sym 53163 cic_q0.int_stage[1][22]
.sym 53164 $auto$alumacc.cc:474:replace_alu$9596.C[22]
.sym 53166 $auto$alumacc.cc:474:replace_alu$9596.C[24]
.sym 53168 cic_q0.int_stage[1][23]
.sym 53169 q0[15]
.sym 53170 $auto$alumacc.cc:474:replace_alu$9596.C[23]
.sym 53172 o_sclk$SB_IO_OUT_$glb_clk
.sym 53174 cic_q0.int_stage[2][24]
.sym 53175 cic_q0.int_stage[2][25]
.sym 53176 cic_q0.int_stage[2][26]
.sym 53177 cic_q0.int_stage[2][27]
.sym 53178 cic_q0.int_stage[2][28]
.sym 53179 cic_q0.int_stage[2][29]
.sym 53180 cic_q0.int_stage[2][30]
.sym 53181 cic_q0.int_stage[2][31]
.sym 53198 $PACKER_VCC_NET
.sym 53202 o_adcfb_p$SB_IO_OUT
.sym 53210 $auto$alumacc.cc:474:replace_alu$9596.C[24]
.sym 53216 cic_q0.int_stage[1][25]
.sym 53220 cic_q0.int_stage[1][29]
.sym 53222 cic_q0.int_stage[1][31]
.sym 53227 cic_q0.int_stage[1][28]
.sym 53230 q0[15]
.sym 53234 cic_q0.int_stage[1][27]
.sym 53239 cic_q0.int_stage[1][24]
.sym 53241 cic_q0.int_stage[1][26]
.sym 53245 cic_q0.int_stage[1][30]
.sym 53247 $auto$alumacc.cc:474:replace_alu$9596.C[25]
.sym 53249 cic_q0.int_stage[1][24]
.sym 53250 q0[15]
.sym 53251 $auto$alumacc.cc:474:replace_alu$9596.C[24]
.sym 53253 $auto$alumacc.cc:474:replace_alu$9596.C[26]
.sym 53255 q0[15]
.sym 53256 cic_q0.int_stage[1][25]
.sym 53257 $auto$alumacc.cc:474:replace_alu$9596.C[25]
.sym 53259 $auto$alumacc.cc:474:replace_alu$9596.C[27]
.sym 53261 cic_q0.int_stage[1][26]
.sym 53262 q0[15]
.sym 53263 $auto$alumacc.cc:474:replace_alu$9596.C[26]
.sym 53265 $auto$alumacc.cc:474:replace_alu$9596.C[28]
.sym 53267 q0[15]
.sym 53268 cic_q0.int_stage[1][27]
.sym 53269 $auto$alumacc.cc:474:replace_alu$9596.C[27]
.sym 53271 $auto$alumacc.cc:474:replace_alu$9596.C[29]
.sym 53273 cic_q0.int_stage[1][28]
.sym 53274 q0[15]
.sym 53275 $auto$alumacc.cc:474:replace_alu$9596.C[28]
.sym 53277 $auto$alumacc.cc:474:replace_alu$9596.C[30]
.sym 53279 q0[15]
.sym 53280 cic_q0.int_stage[1][29]
.sym 53281 $auto$alumacc.cc:474:replace_alu$9596.C[29]
.sym 53283 $auto$alumacc.cc:474:replace_alu$9596.C[31]
.sym 53285 cic_q0.int_stage[1][30]
.sym 53286 q0[15]
.sym 53287 $auto$alumacc.cc:474:replace_alu$9596.C[30]
.sym 53289 $auto$alumacc.cc:474:replace_alu$9596.C[32]
.sym 53291 q0[15]
.sym 53292 cic_q0.int_stage[1][31]
.sym 53293 $auto$alumacc.cc:474:replace_alu$9596.C[31]
.sym 53295 o_sclk$SB_IO_OUT_$glb_clk
.sym 53297 cic_q0.int_stage[2][32]
.sym 53298 cic_q0.int_stage[2][33]
.sym 53299 cic_q0.int_stage[2][34]
.sym 53300 cic_q0.int_stage[2][35]
.sym 53301 cic_q0.int_stage[2][36]
.sym 53302 cic_q0.int_stage[2][37]
.sym 53303 cic_q0.int_stage[2][38]
.sym 53304 cic_q0.int_stage[2][39]
.sym 53308 q0[14]
.sym 53333 $auto$alumacc.cc:474:replace_alu$9596.C[32]
.sym 53339 cic_q0.int_stage[1][33]
.sym 53340 q0[15]
.sym 53343 cic_q0.int_stage[1][37]
.sym 53345 cic_q0.int_stage[1][39]
.sym 53346 cic_q0.int_stage[1][32]
.sym 53357 cic_q0.int_stage[1][35]
.sym 53364 cic_q0.int_stage[1][34]
.sym 53366 cic_q0.int_stage[1][36]
.sym 53368 cic_q0.int_stage[1][38]
.sym 53370 $auto$alumacc.cc:474:replace_alu$9596.C[33]
.sym 53372 cic_q0.int_stage[1][32]
.sym 53373 q0[15]
.sym 53374 $auto$alumacc.cc:474:replace_alu$9596.C[32]
.sym 53376 $auto$alumacc.cc:474:replace_alu$9596.C[34]
.sym 53378 q0[15]
.sym 53379 cic_q0.int_stage[1][33]
.sym 53380 $auto$alumacc.cc:474:replace_alu$9596.C[33]
.sym 53382 $auto$alumacc.cc:474:replace_alu$9596.C[35]
.sym 53384 cic_q0.int_stage[1][34]
.sym 53385 q0[15]
.sym 53386 $auto$alumacc.cc:474:replace_alu$9596.C[34]
.sym 53388 $auto$alumacc.cc:474:replace_alu$9596.C[36]
.sym 53390 q0[15]
.sym 53391 cic_q0.int_stage[1][35]
.sym 53392 $auto$alumacc.cc:474:replace_alu$9596.C[35]
.sym 53394 $auto$alumacc.cc:474:replace_alu$9596.C[37]
.sym 53396 cic_q0.int_stage[1][36]
.sym 53397 q0[15]
.sym 53398 $auto$alumacc.cc:474:replace_alu$9596.C[36]
.sym 53400 $auto$alumacc.cc:474:replace_alu$9596.C[38]
.sym 53402 q0[15]
.sym 53403 cic_q0.int_stage[1][37]
.sym 53404 $auto$alumacc.cc:474:replace_alu$9596.C[37]
.sym 53406 $auto$alumacc.cc:474:replace_alu$9596.C[39]
.sym 53408 cic_q0.int_stage[1][38]
.sym 53409 q0[15]
.sym 53410 $auto$alumacc.cc:474:replace_alu$9596.C[38]
.sym 53412 $auto$alumacc.cc:474:replace_alu$9596.C[40]
.sym 53414 q0[15]
.sym 53415 cic_q0.int_stage[1][39]
.sym 53416 $auto$alumacc.cc:474:replace_alu$9596.C[39]
.sym 53418 o_sclk$SB_IO_OUT_$glb_clk
.sym 53420 cic_q0.int_stage[2][40]
.sym 53421 cic_q0.int_stage[2][41]
.sym 53422 cic_q0.int_stage[2][42]
.sym 53423 cic_q0.int_stage[2][43]
.sym 53424 cic_q0.int_stage[2][44]
.sym 53425 cic_q0.int_stage[2][45]
.sym 53426 cic_q0.int_stage[2][46]
.sym 53427 cic_q0.int_stage[2][47]
.sym 53456 $auto$alumacc.cc:474:replace_alu$9596.C[40]
.sym 53466 cic_q0.int_stage[1][45]
.sym 53468 cic_q0.int_stage[1][47]
.sym 53471 cic_q0.int_stage[1][42]
.sym 53472 q0[15]
.sym 53475 cic_q0.int_stage[1][46]
.sym 53478 cic_q0.int_stage[1][41]
.sym 53480 cic_q0.int_stage[1][43]
.sym 53485 cic_q0.int_stage[1][40]
.sym 53489 cic_q0.int_stage[1][44]
.sym 53493 $auto$alumacc.cc:474:replace_alu$9596.C[41]
.sym 53495 cic_q0.int_stage[1][40]
.sym 53496 q0[15]
.sym 53497 $auto$alumacc.cc:474:replace_alu$9596.C[40]
.sym 53499 $auto$alumacc.cc:474:replace_alu$9596.C[42]
.sym 53501 q0[15]
.sym 53502 cic_q0.int_stage[1][41]
.sym 53503 $auto$alumacc.cc:474:replace_alu$9596.C[41]
.sym 53505 $auto$alumacc.cc:474:replace_alu$9596.C[43]
.sym 53507 cic_q0.int_stage[1][42]
.sym 53508 q0[15]
.sym 53509 $auto$alumacc.cc:474:replace_alu$9596.C[42]
.sym 53511 $auto$alumacc.cc:474:replace_alu$9596.C[44]
.sym 53513 q0[15]
.sym 53514 cic_q0.int_stage[1][43]
.sym 53515 $auto$alumacc.cc:474:replace_alu$9596.C[43]
.sym 53517 $auto$alumacc.cc:474:replace_alu$9596.C[45]
.sym 53519 cic_q0.int_stage[1][44]
.sym 53520 q0[15]
.sym 53521 $auto$alumacc.cc:474:replace_alu$9596.C[44]
.sym 53523 $auto$alumacc.cc:474:replace_alu$9596.C[46]
.sym 53525 q0[15]
.sym 53526 cic_q0.int_stage[1][45]
.sym 53527 $auto$alumacc.cc:474:replace_alu$9596.C[45]
.sym 53529 $auto$alumacc.cc:474:replace_alu$9596.C[47]
.sym 53531 cic_q0.int_stage[1][46]
.sym 53532 q0[15]
.sym 53533 $auto$alumacc.cc:474:replace_alu$9596.C[46]
.sym 53535 $auto$alumacc.cc:474:replace_alu$9596.C[48]
.sym 53537 q0[15]
.sym 53538 cic_q0.int_stage[1][47]
.sym 53539 $auto$alumacc.cc:474:replace_alu$9596.C[47]
.sym 53541 o_sclk$SB_IO_OUT_$glb_clk
.sym 53543 cic_q0.int_stage[2][48]
.sym 53544 cic_q0.int_stage[2][49]
.sym 53545 cic_q0.int_stage[2][50]
.sym 53546 cic_q0.int_stage[2][51]
.sym 53547 cic_q0.int_stage[2][52]
.sym 53548 cic_q0.int_stage[2][53]
.sym 53549 cic_q0.int_stage[2][54]
.sym 53550 cic_q0.int_stage[2][55]
.sym 53571 min.data[17]
.sym 53574 min.data[25]
.sym 53578 min.i_array[7][7]
.sym 53579 $auto$alumacc.cc:474:replace_alu$9596.C[48]
.sym 53584 cic_q0.int_stage[1][48]
.sym 53588 cic_q0.int_stage[1][52]
.sym 53590 cic_q0.int_stage[1][54]
.sym 53593 cic_q0.int_stage[1][49]
.sym 53597 cic_q0.int_stage[1][53]
.sym 53598 q0[15]
.sym 53602 cic_q0.int_stage[1][50]
.sym 53611 cic_q0.int_stage[1][51]
.sym 53615 cic_q0.int_stage[1][55]
.sym 53616 $auto$alumacc.cc:474:replace_alu$9596.C[49]
.sym 53618 q0[15]
.sym 53619 cic_q0.int_stage[1][48]
.sym 53620 $auto$alumacc.cc:474:replace_alu$9596.C[48]
.sym 53622 $auto$alumacc.cc:474:replace_alu$9596.C[50]
.sym 53624 cic_q0.int_stage[1][49]
.sym 53625 q0[15]
.sym 53626 $auto$alumacc.cc:474:replace_alu$9596.C[49]
.sym 53628 $auto$alumacc.cc:474:replace_alu$9596.C[51]
.sym 53630 q0[15]
.sym 53631 cic_q0.int_stage[1][50]
.sym 53632 $auto$alumacc.cc:474:replace_alu$9596.C[50]
.sym 53634 $auto$alumacc.cc:474:replace_alu$9596.C[52]
.sym 53636 cic_q0.int_stage[1][51]
.sym 53637 q0[15]
.sym 53638 $auto$alumacc.cc:474:replace_alu$9596.C[51]
.sym 53640 $auto$alumacc.cc:474:replace_alu$9596.C[53]
.sym 53642 q0[15]
.sym 53643 cic_q0.int_stage[1][52]
.sym 53644 $auto$alumacc.cc:474:replace_alu$9596.C[52]
.sym 53646 $auto$alumacc.cc:474:replace_alu$9596.C[54]
.sym 53648 cic_q0.int_stage[1][53]
.sym 53649 q0[15]
.sym 53650 $auto$alumacc.cc:474:replace_alu$9596.C[53]
.sym 53652 $auto$alumacc.cc:474:replace_alu$9596.C[55]
.sym 53654 q0[15]
.sym 53655 cic_q0.int_stage[1][54]
.sym 53656 $auto$alumacc.cc:474:replace_alu$9596.C[54]
.sym 53658 $auto$alumacc.cc:474:replace_alu$9596.C[56]
.sym 53660 cic_q0.int_stage[1][55]
.sym 53661 q0[15]
.sym 53662 $auto$alumacc.cc:474:replace_alu$9596.C[55]
.sym 53664 o_sclk$SB_IO_OUT_$glb_clk
.sym 53666 cic_q0.int_stage[2][56]
.sym 53667 cic_q0.int_stage[2][57]
.sym 53668 cic_q0.int_stage[2][58]
.sym 53669 cic_q0.int_stage[2][59]
.sym 53670 cic_q0.int_stage[2][60]
.sym 53671 cic_q0.int_stage[2][61]
.sym 53672 cic_q0.int_stage[2][62]
.sym 53673 cic_q0.int_stage[2][63]
.sym 53694 o_adcfb_p$SB_IO_OUT
.sym 53698 $PACKER_VCC_NET
.sym 53702 $auto$alumacc.cc:474:replace_alu$9596.C[56]
.sym 53707 q0[15]
.sym 53708 cic_q0.int_stage[1][57]
.sym 53710 cic_q0.int_stage[1][59]
.sym 53712 cic_q0.int_stage[1][61]
.sym 53714 cic_q0.int_stage[1][63]
.sym 53715 cic_q0.int_stage[1][56]
.sym 53717 cic_q0.int_stage[1][58]
.sym 53719 cic_q0.int_stage[1][60]
.sym 53721 cic_q0.int_stage[1][62]
.sym 53739 $auto$alumacc.cc:474:replace_alu$9596.C[57]
.sym 53741 cic_q0.int_stage[1][56]
.sym 53742 q0[15]
.sym 53743 $auto$alumacc.cc:474:replace_alu$9596.C[56]
.sym 53745 $auto$alumacc.cc:474:replace_alu$9596.C[58]
.sym 53747 q0[15]
.sym 53748 cic_q0.int_stage[1][57]
.sym 53749 $auto$alumacc.cc:474:replace_alu$9596.C[57]
.sym 53751 $auto$alumacc.cc:474:replace_alu$9596.C[59]
.sym 53753 cic_q0.int_stage[1][58]
.sym 53754 q0[15]
.sym 53755 $auto$alumacc.cc:474:replace_alu$9596.C[58]
.sym 53757 $auto$alumacc.cc:474:replace_alu$9596.C[60]
.sym 53759 q0[15]
.sym 53760 cic_q0.int_stage[1][59]
.sym 53761 $auto$alumacc.cc:474:replace_alu$9596.C[59]
.sym 53763 $auto$alumacc.cc:474:replace_alu$9596.C[61]
.sym 53765 cic_q0.int_stage[1][60]
.sym 53766 q0[15]
.sym 53767 $auto$alumacc.cc:474:replace_alu$9596.C[60]
.sym 53769 $auto$alumacc.cc:474:replace_alu$9596.C[62]
.sym 53771 q0[15]
.sym 53772 cic_q0.int_stage[1][61]
.sym 53773 $auto$alumacc.cc:474:replace_alu$9596.C[61]
.sym 53775 $auto$alumacc.cc:474:replace_alu$9596.C[63]
.sym 53777 cic_q0.int_stage[1][62]
.sym 53778 q0[15]
.sym 53779 $auto$alumacc.cc:474:replace_alu$9596.C[62]
.sym 53781 $auto$alumacc.cc:474:replace_alu$9596.C[64]
.sym 53783 q0[15]
.sym 53784 cic_q0.int_stage[1][63]
.sym 53785 $auto$alumacc.cc:474:replace_alu$9596.C[63]
.sym 53787 o_sclk$SB_IO_OUT_$glb_clk
.sym 53789 cic_q0.int_stage[2][64]
.sym 53790 cic_q0.int_stage[2][65]
.sym 53791 cic_q0.int_stage[2][66]
.sym 53792 cic_q0.int_stage[2][67]
.sym 53793 cic_q0.int_stage[2][68]
.sym 53794 cic_q0.int_stage[2][69]
.sym 53795 cic_q0.int_stage[2][70]
.sym 53796 cic_q0.int_stage[2][71]
.sym 53798 cic_q0.comb_stage[1][61]
.sym 53800 o_adcfb_p$SB_IO_OUT
.sym 53825 $auto$alumacc.cc:474:replace_alu$9596.C[64]
.sym 53835 q0[15]
.sym 53839 cic_q0.int_stage[1][65]
.sym 53841 cic_q0.int_stage[1][67]
.sym 53843 cic_q0.int_stage[1][69]
.sym 53846 cic_q0.int_stage[1][64]
.sym 53848 cic_q0.int_stage[1][66]
.sym 53850 cic_q0.int_stage[1][68]
.sym 53852 cic_q0.int_stage[1][70]
.sym 53861 cic_q0.int_stage[1][71]
.sym 53862 $auto$alumacc.cc:474:replace_alu$9596.C[65]
.sym 53864 q0[15]
.sym 53865 cic_q0.int_stage[1][64]
.sym 53866 $auto$alumacc.cc:474:replace_alu$9596.C[64]
.sym 53868 $auto$alumacc.cc:474:replace_alu$9596.C[66]
.sym 53870 cic_q0.int_stage[1][65]
.sym 53871 q0[15]
.sym 53872 $auto$alumacc.cc:474:replace_alu$9596.C[65]
.sym 53874 $auto$alumacc.cc:474:replace_alu$9596.C[67]
.sym 53876 q0[15]
.sym 53877 cic_q0.int_stage[1][66]
.sym 53878 $auto$alumacc.cc:474:replace_alu$9596.C[66]
.sym 53880 $auto$alumacc.cc:474:replace_alu$9596.C[68]
.sym 53882 cic_q0.int_stage[1][67]
.sym 53883 q0[15]
.sym 53884 $auto$alumacc.cc:474:replace_alu$9596.C[67]
.sym 53886 $auto$alumacc.cc:474:replace_alu$9596.C[69]
.sym 53888 q0[15]
.sym 53889 cic_q0.int_stage[1][68]
.sym 53890 $auto$alumacc.cc:474:replace_alu$9596.C[68]
.sym 53892 $auto$alumacc.cc:474:replace_alu$9596.C[70]
.sym 53894 cic_q0.int_stage[1][69]
.sym 53895 q0[15]
.sym 53896 $auto$alumacc.cc:474:replace_alu$9596.C[69]
.sym 53898 $auto$alumacc.cc:474:replace_alu$9596.C[71]
.sym 53900 q0[15]
.sym 53901 cic_q0.int_stage[1][70]
.sym 53902 $auto$alumacc.cc:474:replace_alu$9596.C[70]
.sym 53904 $auto$alumacc.cc:474:replace_alu$9596.C[72]
.sym 53906 cic_q0.int_stage[1][71]
.sym 53907 q0[15]
.sym 53908 $auto$alumacc.cc:474:replace_alu$9596.C[71]
.sym 53910 o_sclk$SB_IO_OUT_$glb_clk
.sym 53912 cic_q0.int_stage[2][72]
.sym 53913 cic_q0.int_stage[2][73]
.sym 53914 cic_q0.int_stage[2][74]
.sym 53915 cic_q0.int_stage[2][75]
.sym 53916 cic_q0.int_stage[2][76]
.sym 53917 cic_q0.int_stage[2][77]
.sym 53918 cic_q0.int_stage[2][78]
.sym 53919 cic_q0.int_stage[2][79]
.sym 53943 min.shift_crc
.sym 53948 $auto$alumacc.cc:474:replace_alu$9596.C[72]
.sym 53954 cic_q0.int_stage[1][73]
.sym 53956 cic_q0.int_stage[1][75]
.sym 53959 q0[15]
.sym 53960 cic_q0.int_stage[1][79]
.sym 53961 cic_q0.int_stage[1][72]
.sym 53974 cic_q0.int_stage[1][77]
.sym 53979 cic_q0.int_stage[1][74]
.sym 53981 cic_q0.int_stage[1][76]
.sym 53983 cic_q0.int_stage[1][78]
.sym 53985 $auto$alumacc.cc:474:replace_alu$9596.C[73]
.sym 53987 cic_q0.int_stage[1][72]
.sym 53988 q0[15]
.sym 53989 $auto$alumacc.cc:474:replace_alu$9596.C[72]
.sym 53991 $auto$alumacc.cc:474:replace_alu$9596.C[74]
.sym 53993 q0[15]
.sym 53994 cic_q0.int_stage[1][73]
.sym 53995 $auto$alumacc.cc:474:replace_alu$9596.C[73]
.sym 53997 $auto$alumacc.cc:474:replace_alu$9596.C[75]
.sym 53999 cic_q0.int_stage[1][74]
.sym 54000 q0[15]
.sym 54001 $auto$alumacc.cc:474:replace_alu$9596.C[74]
.sym 54003 $auto$alumacc.cc:474:replace_alu$9596.C[76]
.sym 54005 q0[15]
.sym 54006 cic_q0.int_stage[1][75]
.sym 54007 $auto$alumacc.cc:474:replace_alu$9596.C[75]
.sym 54009 $auto$alumacc.cc:474:replace_alu$9596.C[77]
.sym 54011 cic_q0.int_stage[1][76]
.sym 54012 q0[15]
.sym 54013 $auto$alumacc.cc:474:replace_alu$9596.C[76]
.sym 54015 $auto$alumacc.cc:474:replace_alu$9596.C[78]
.sym 54017 q0[15]
.sym 54018 cic_q0.int_stage[1][77]
.sym 54019 $auto$alumacc.cc:474:replace_alu$9596.C[77]
.sym 54021 $auto$alumacc.cc:474:replace_alu$9596.C[79]
.sym 54023 cic_q0.int_stage[1][78]
.sym 54024 q0[15]
.sym 54025 $auto$alumacc.cc:474:replace_alu$9596.C[78]
.sym 54027 $auto$alumacc.cc:474:replace_alu$9596.C[80]
.sym 54029 q0[15]
.sym 54030 cic_q0.int_stage[1][79]
.sym 54031 $auto$alumacc.cc:474:replace_alu$9596.C[79]
.sym 54033 o_sclk$SB_IO_OUT_$glb_clk
.sym 54035 cic_q0.int_stage[2][80]
.sym 54036 cic_q0.int_stage[2][81]
.sym 54037 cic_q0.int_stage[2][82]
.sym 54038 cic_q0.int_stage[2][83]
.sym 54039 cic_q0.int_stage[2][84]
.sym 54040 cic_q0.int_stage[2][85]
.sym 54041 cic_q0.int_stage[2][86]
.sym 54042 cic_q0.int_stage[2][87]
.sym 54059 min.i_array[7][7]
.sym 54062 min.data[25]
.sym 54068 min.data[17]
.sym 54071 $auto$alumacc.cc:474:replace_alu$9596.C[80]
.sym 54085 cic_q0.int_stage[1][81]
.sym 54092 cic_q0.int_stage[1][80]
.sym 54093 q0[15]
.sym 54094 cic_q0.int_stage[1][82]
.sym 54096 cic_q0.int_stage[1][84]
.sym 54098 cic_q0.int_stage[1][86]
.sym 54103 cic_q0.int_stage[1][83]
.sym 54105 cic_q0.int_stage[1][85]
.sym 54107 cic_q0.int_stage[1][87]
.sym 54108 $auto$alumacc.cc:474:replace_alu$9596.C[81]
.sym 54110 q0[15]
.sym 54111 cic_q0.int_stage[1][80]
.sym 54112 $auto$alumacc.cc:474:replace_alu$9596.C[80]
.sym 54114 $auto$alumacc.cc:474:replace_alu$9596.C[82]
.sym 54116 cic_q0.int_stage[1][81]
.sym 54117 q0[15]
.sym 54118 $auto$alumacc.cc:474:replace_alu$9596.C[81]
.sym 54120 $auto$alumacc.cc:474:replace_alu$9596.C[83]
.sym 54122 q0[15]
.sym 54123 cic_q0.int_stage[1][82]
.sym 54124 $auto$alumacc.cc:474:replace_alu$9596.C[82]
.sym 54126 $auto$alumacc.cc:474:replace_alu$9596.C[84]
.sym 54128 cic_q0.int_stage[1][83]
.sym 54129 q0[15]
.sym 54130 $auto$alumacc.cc:474:replace_alu$9596.C[83]
.sym 54132 $auto$alumacc.cc:474:replace_alu$9596.C[85]
.sym 54134 q0[15]
.sym 54135 cic_q0.int_stage[1][84]
.sym 54136 $auto$alumacc.cc:474:replace_alu$9596.C[84]
.sym 54138 $auto$alumacc.cc:474:replace_alu$9596.C[86]
.sym 54140 cic_q0.int_stage[1][85]
.sym 54141 q0[15]
.sym 54142 $auto$alumacc.cc:474:replace_alu$9596.C[85]
.sym 54144 $auto$alumacc.cc:474:replace_alu$9596.C[87]
.sym 54146 q0[15]
.sym 54147 cic_q0.int_stage[1][86]
.sym 54148 $auto$alumacc.cc:474:replace_alu$9596.C[86]
.sym 54150 $auto$alumacc.cc:474:replace_alu$9596.C[88]
.sym 54152 cic_q0.int_stage[1][87]
.sym 54153 q0[15]
.sym 54154 $auto$alumacc.cc:474:replace_alu$9596.C[87]
.sym 54156 o_sclk$SB_IO_OUT_$glb_clk
.sym 54158 cic_q0.int_stage[2][88]
.sym 54159 cic_q0.int_stage[2][89]
.sym 54160 cic_q0.int_stage[2][90]
.sym 54161 cic_q0.int_stage[2][91]
.sym 54162 cic_q0.int_stage[2][92]
.sym 54163 cic_q0.int_stage[2][93]
.sym 54164 cic_q0.int_stage[2][94]
.sym 54165 cic_q0.int_stage[2][95]
.sym 54183 $PACKER_VCC_NET
.sym 54186 o_adcfb_p$SB_IO_OUT
.sym 54190 $PACKER_VCC_NET
.sym 54192 packet_trigger
.sym 54194 $auto$alumacc.cc:474:replace_alu$9596.C[88]
.sym 54199 cic_q0.int_stage[1][88]
.sym 54203 cic_q0.int_stage[1][92]
.sym 54208 cic_q0.int_stage[1][89]
.sym 54210 cic_q0.int_stage[1][91]
.sym 54211 q0[15]
.sym 54212 cic_q0.int_stage[1][93]
.sym 54217 cic_q0.int_stage[1][90]
.sym 54221 cic_q0.int_stage[1][94]
.sym 54230 cic_q0.int_stage[1][95]
.sym 54231 $auto$alumacc.cc:474:replace_alu$9596.C[89]
.sym 54233 q0[15]
.sym 54234 cic_q0.int_stage[1][88]
.sym 54235 $auto$alumacc.cc:474:replace_alu$9596.C[88]
.sym 54237 $auto$alumacc.cc:474:replace_alu$9596.C[90]
.sym 54239 cic_q0.int_stage[1][89]
.sym 54240 q0[15]
.sym 54241 $auto$alumacc.cc:474:replace_alu$9596.C[89]
.sym 54243 $auto$alumacc.cc:474:replace_alu$9596.C[91]
.sym 54245 q0[15]
.sym 54246 cic_q0.int_stage[1][90]
.sym 54247 $auto$alumacc.cc:474:replace_alu$9596.C[90]
.sym 54249 $auto$alumacc.cc:474:replace_alu$9596.C[92]
.sym 54251 cic_q0.int_stage[1][91]
.sym 54252 q0[15]
.sym 54253 $auto$alumacc.cc:474:replace_alu$9596.C[91]
.sym 54255 $auto$alumacc.cc:474:replace_alu$9596.C[93]
.sym 54257 q0[15]
.sym 54258 cic_q0.int_stage[1][92]
.sym 54259 $auto$alumacc.cc:474:replace_alu$9596.C[92]
.sym 54261 $auto$alumacc.cc:474:replace_alu$9596.C[94]
.sym 54263 cic_q0.int_stage[1][93]
.sym 54264 q0[15]
.sym 54265 $auto$alumacc.cc:474:replace_alu$9596.C[93]
.sym 54267 $auto$alumacc.cc:474:replace_alu$9596.C[95]
.sym 54269 q0[15]
.sym 54270 cic_q0.int_stage[1][94]
.sym 54271 $auto$alumacc.cc:474:replace_alu$9596.C[94]
.sym 54273 $auto$alumacc.cc:474:replace_alu$9596.C[96]
.sym 54275 cic_q0.int_stage[1][95]
.sym 54276 q0[15]
.sym 54277 $auto$alumacc.cc:474:replace_alu$9596.C[95]
.sym 54279 o_sclk$SB_IO_OUT_$glb_clk
.sym 54281 cic_q0.int_stage[2][96]
.sym 54282 cic_q0.int_stage[2][97]
.sym 54283 cic_q0.int_stage[2][98]
.sym 54284 cic_q0.int_stage[2][99]
.sym 54285 cic_q0.int_stage[2][100]
.sym 54286 cic_q0.int_stage[2][101]
.sym 54287 cic_q0.int_stage[2][102]
.sym 54288 cic_q0.int_stage[2][103]
.sym 54297 cic_q0.int_stage[1][0]
.sym 54310 cic_q0.int_stage[2][102]
.sym 54314 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 54317 $auto$alumacc.cc:474:replace_alu$9596.C[96]
.sym 54324 q0[15]
.sym 54327 cic_q0.int_stage[1][101]
.sym 54330 cic_q0.int_stage[1][96]
.sym 54332 cic_q0.int_stage[1][98]
.sym 54336 cic_q0.int_stage[1][102]
.sym 54339 cic_q0.int_stage[1][97]
.sym 54341 cic_q0.int_stage[1][99]
.sym 54345 cic_q0.int_stage[1][103]
.sym 54350 cic_q0.int_stage[1][100]
.sym 54354 $auto$alumacc.cc:474:replace_alu$9596.C[97]
.sym 54356 cic_q0.int_stage[1][96]
.sym 54357 q0[15]
.sym 54358 $auto$alumacc.cc:474:replace_alu$9596.C[96]
.sym 54360 $auto$alumacc.cc:474:replace_alu$9596.C[98]
.sym 54362 q0[15]
.sym 54363 cic_q0.int_stage[1][97]
.sym 54364 $auto$alumacc.cc:474:replace_alu$9596.C[97]
.sym 54366 $auto$alumacc.cc:474:replace_alu$9596.C[99]
.sym 54368 cic_q0.int_stage[1][98]
.sym 54369 q0[15]
.sym 54370 $auto$alumacc.cc:474:replace_alu$9596.C[98]
.sym 54372 $auto$alumacc.cc:474:replace_alu$9596.C[100]
.sym 54374 q0[15]
.sym 54375 cic_q0.int_stage[1][99]
.sym 54376 $auto$alumacc.cc:474:replace_alu$9596.C[99]
.sym 54378 $auto$alumacc.cc:474:replace_alu$9596.C[101]
.sym 54380 cic_q0.int_stage[1][100]
.sym 54381 q0[15]
.sym 54382 $auto$alumacc.cc:474:replace_alu$9596.C[100]
.sym 54384 $auto$alumacc.cc:474:replace_alu$9596.C[102]
.sym 54386 q0[15]
.sym 54387 cic_q0.int_stage[1][101]
.sym 54388 $auto$alumacc.cc:474:replace_alu$9596.C[101]
.sym 54390 $auto$alumacc.cc:474:replace_alu$9596.C[103]
.sym 54392 cic_q0.int_stage[1][102]
.sym 54393 q0[15]
.sym 54394 $auto$alumacc.cc:474:replace_alu$9596.C[102]
.sym 54396 $auto$alumacc.cc:474:replace_alu$9596.C[104]
.sym 54398 q0[15]
.sym 54399 cic_q0.int_stage[1][103]
.sym 54400 $auto$alumacc.cc:474:replace_alu$9596.C[103]
.sym 54402 o_sclk$SB_IO_OUT_$glb_clk
.sym 54404 cic_q0.int_stage[2][104]
.sym 54405 cic_q0.int_stage[2][105]
.sym 54406 $abc$29715$new_n2656_
.sym 54407 $abc$29715$new_n2683_
.sym 54408 $abc$29715$new_n2658_
.sym 54409 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13637[1]_new_inv_
.sym 54410 $abc$29715$new_n2621_
.sym 54411 $abc$29715$new_n2666_
.sym 54417 min.i_array[8][2]
.sym 54422 min.i_array[10][0]
.sym 54430 min.shift_crc
.sym 54431 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 54434 cic_i0.comb_stage[0][7]
.sym 54436 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 54437 min.body_cnt[0]
.sym 54440 $auto$alumacc.cc:474:replace_alu$9596.C[104]
.sym 54446 cic_q0.int_stage[1][105]
.sym 54448 min.body_cnt[0]
.sym 54450 min.data[31]
.sym 54451 dclk
.sym 54452 dclk_delay
.sym 54454 q0[15]
.sym 54455 min.i_array[7][2]
.sym 54458 o_adcfb_p$SB_IO_OUT
.sym 54459 cos[14]
.sym 54460 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 54461 min.data[26]
.sym 54465 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 54469 cic_q0.int_stage[1][104]
.sym 54473 min.i_array[7][7]
.sym 54474 min.body_cnt[2]
.sym 54475 cos_delay[14]
.sym 54477 $auto$alumacc.cc:474:replace_alu$9596.C[105]
.sym 54479 cic_q0.int_stage[1][104]
.sym 54480 q0[15]
.sym 54481 $auto$alumacc.cc:474:replace_alu$9596.C[104]
.sym 54485 q0[15]
.sym 54486 cic_q0.int_stage[1][105]
.sym 54487 $auto$alumacc.cc:474:replace_alu$9596.C[105]
.sym 54490 o_adcfb_p$SB_IO_OUT
.sym 54491 cos_delay[14]
.sym 54496 min.i_array[7][2]
.sym 54497 min.data[26]
.sym 54498 min.body_cnt[0]
.sym 54499 min.body_cnt[2]
.sym 54502 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 54503 min.data[31]
.sym 54504 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 54505 min.i_array[7][7]
.sym 54508 dclk_delay
.sym 54509 dclk
.sym 54517 cos[14]
.sym 54523 dclk
.sym 54525 o_sclk$SB_IO_OUT_$glb_clk
.sym 54527 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25936
.sym 54528 min_data[0]
.sym 54529 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 54530 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 54531 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 54532 min.body_counter_rst
.sym 54533 min.body_cnt[1]
.sym 54534 min.shift_crc
.sym 54541 min.i_array[10][6]
.sym 54543 min.i_array[7][2]
.sym 54546 min.i_array[7][0]
.sym 54549 $abc$29715$new_n2785_
.sym 54551 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 54552 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 54553 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 54554 min_data[4]
.sym 54557 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 54559 min.i_array[7][7]
.sym 54560 min.data[17]
.sym 54561 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25964
.sym 54562 min.data[25]
.sym 54572 cic_i0.comb_stage[0][4]
.sym 54575 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 54577 min.body_cnt[1]
.sym 54578 min.data[18]
.sym 54579 $abc$29715$new_n4003_
.sym 54580 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 54585 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 54588 $abc$29715$new_n4002_
.sym 54590 min.body_cnt[3]
.sym 54591 min.i_array[8][2]
.sym 54594 cic_i0.comb_stage[0][7]
.sym 54595 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 54596 min.body_cnt[0]
.sym 54598 min.body_cnt[1]
.sym 54599 min.body_cnt[2]
.sym 54601 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 54608 cic_i0.comb_stage[0][4]
.sym 54613 $abc$29715$new_n4003_
.sym 54614 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 54615 $abc$29715$new_n4002_
.sym 54616 min.data[18]
.sym 54621 cic_i0.comb_stage[0][7]
.sym 54625 min.body_cnt[3]
.sym 54626 min.i_array[8][2]
.sym 54627 min.body_cnt[1]
.sym 54628 min.body_cnt[0]
.sym 54633 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 54638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 54643 min.body_cnt[1]
.sym 54644 min.body_cnt[2]
.sym 54645 min.body_cnt[0]
.sym 54646 min.body_cnt[3]
.sym 54648 dclk_$glb_clk
.sym 54652 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[2]
.sym 54653 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[3]
.sym 54654 min.body_cnt[0]
.sym 54655 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 54656 min.body_cnt[3]
.sym 54657 min.body_cnt[2]
.sym 54663 min.body_cnt[1]
.sym 54667 min.shift_crc
.sym 54671 min.i_array[10][6]
.sym 54673 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 54675 $abc$29715$new_n4004_
.sym 54676 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 54677 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 54678 $PACKER_VCC_NET
.sym 54681 min.body_cnt[2]
.sym 54682 min_data[6]
.sym 54683 $PACKER_VCC_NET
.sym 54684 packet_trigger
.sym 54685 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 54692 cic_i0.comb_stage[1][34]
.sym 54695 cic_i0.comb_stage[1][30]
.sym 54700 cic_i0.comb_stage[0][15]
.sym 54705 min.body_cnt[1]
.sym 54707 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 54709 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 54712 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 54713 min.body_cnt[3]
.sym 54715 cic_i0.comb_stage[0][11]
.sym 54719 min.body_cnt[0]
.sym 54722 min.body_cnt[2]
.sym 54725 cic_i0.comb_stage[0][11]
.sym 54733 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 54737 cic_i0.comb_stage[1][34]
.sym 54743 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 54748 min.body_cnt[2]
.sym 54749 min.body_cnt[0]
.sym 54750 min.body_cnt[3]
.sym 54751 min.body_cnt[1]
.sym 54755 cic_i0.comb_stage[0][15]
.sym 54763 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 54769 cic_i0.comb_stage[1][30]
.sym 54771 dclk_$glb_clk
.sym 54773 $abc$29715$new_n2649_
.sym 54774 min_data[4]
.sym 54775 min_data[6]
.sym 54776 $abc$29715$new_n2635_
.sym 54777 min_data[5]
.sym 54778 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17944[3]_new_inv_
.sym 54779 tx_wait
.sym 54780 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[0]
.sym 54785 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 54795 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 54798 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 54799 min.data[9]
.sym 54803 min.body_counter_en
.sym 54814 cic_i0.comb_stage[0][17]
.sym 54816 cic_i0.comb_stage[0][21]
.sym 54823 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 54826 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 54828 cic_i0.comb_stage[0][23]
.sym 54829 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 54843 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 54845 cic_i0.comb_stage[1][45]
.sym 54847 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 54854 cic_i0.comb_stage[0][21]
.sym 54860 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 54868 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 54872 cic_i0.comb_stage[0][23]
.sym 54878 cic_i0.comb_stage[0][17]
.sym 54885 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 54890 cic_i0.comb_stage[1][45]
.sym 54894 dclk_$glb_clk
.sym 54896 min_data[7]
.sym 54897 min.body_counter_en
.sym 54898 min.latch_inputs
.sym 54899 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 54900 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 54901 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 54902 $abc$29715$new_n4005_
.sym 54903 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 54906 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 54916 min.i_array[10][3]
.sym 54917 min_data[4]
.sym 54919 min_data[6]
.sym 54926 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 54938 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 54939 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 54940 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 54946 $0\tx_wait[0:0]
.sym 54947 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 54948 $0\tx_wait[0:0]
.sym 54951 tx_wait
.sym 54956 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 54961 $0\pull_byte[0:0]
.sym 54968 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 54971 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 54973 tx_wait
.sym 54978 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 54985 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 54990 $0\pull_byte[0:0]
.sym 54997 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 55003 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 55007 $0\pull_byte[0:0]
.sym 55008 $0\tx_wait[0:0]
.sym 55015 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 55016 $0\tx_wait[0:0]
.sym 55017 o_sclk$SB_IO_OUT_$glb_clk
.sym 55019 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 55020 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 55022 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[37]
.sym 55023 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 55024 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 55025 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[35]
.sym 55026 cic_i0.comb_stage[0][31]
.sym 55032 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 55033 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 55036 $0\tx_wait[0:0]
.sym 55039 pull_byte
.sym 55042 $0\tx_wait[0:0]
.sym 55043 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17635[2]_new_inv_
.sym 55046 min.data[10]
.sym 55047 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 55049 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 55052 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25964
.sym 55061 cic_i0.comb_stage[0][36]
.sym 55064 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 55065 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 55066 cic_i0.comb_stage[0][25]
.sym 55072 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 55074 cic_i0.comb_stage[0][38]
.sym 55086 cic_i0.comb_stage[0][30]
.sym 55089 cic_i0.int_stage[5][24]
.sym 55093 cic_i0.int_stage[5][24]
.sym 55102 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 55106 cic_i0.comb_stage[0][30]
.sym 55112 cic_i0.comb_stage[0][25]
.sym 55118 cic_i0.comb_stage[0][36]
.sym 55123 cic_i0.comb_stage[0][38]
.sym 55132 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 55135 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 55140 dclk_$glb_clk
.sym 55142 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 55145 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 55147 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[6]_new_
.sym 55148 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17635[2]_new_inv_
.sym 55149 cic_i0.comb_stage[0][37]
.sym 55158 cic_i0.int_stage[5][31]
.sym 55175 $PACKER_VCC_NET
.sym 55176 cic_i0.comb_stage[0][31]
.sym 55184 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 55186 cic_i0.int_stage[5][38]
.sym 55187 cic_i0.comb_stage[0][40]
.sym 55201 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 55202 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 55203 cic_i0.comb_stage[0][32]
.sym 55205 cic_i0.comb_stage[0][39]
.sym 55206 cic_i0.comb_stage[1][68]
.sym 55216 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 55224 cic_i0.comb_stage[1][68]
.sym 55228 cic_i0.comb_stage[0][40]
.sym 55237 cic_i0.comb_stage[0][39]
.sym 55240 cic_i0.comb_stage[0][32]
.sym 55246 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 55255 cic_i0.int_stage[5][38]
.sym 55260 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 55263 dclk_$glb_clk
.sym 55265 min.data[1]
.sym 55266 min.data[10]
.sym 55267 min.data[2]
.sym 55269 min.data[9]
.sym 55270 min.data[6]
.sym 55271 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55273 o_adcfb_p$SB_IO_OUT
.sym 55278 fifo_data[2]
.sym 55289 q0_long[92]
.sym 55290 min.data[9]
.sym 55292 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55298 cic_i0.comb_stage[0][38]
.sym 55299 q0_long[91]
.sym 55306 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 55325 cic_i0.comb_stage[0][51]
.sym 55326 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 55328 cic_i0.comb_stage[0][59]
.sym 55332 cic_i0.comb_stage[0][61]
.sym 55334 cic_i0.comb_stage[1][78]
.sym 55335 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 55336 cic_i0.comb_stage[0][46]
.sym 55340 cic_i0.comb_stage[0][46]
.sym 55347 cic_i0.comb_stage[0][61]
.sym 55351 cic_i0.comb_stage[0][59]
.sym 55358 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 55366 cic_i0.comb_stage[0][51]
.sym 55369 cic_i0.comb_stage[1][78]
.sym 55375 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 55382 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 55386 dclk_$glb_clk
.sym 55390 transmit_fifo.addr_rd[2]
.sym 55391 transmit_fifo.addr_rd[3]
.sym 55392 transmit_fifo.addr_rd[4]
.sym 55393 transmit_fifo.addr_rd[5]
.sym 55394 transmit_fifo.addr_rd[6]
.sym 55395 transmit_fifo.addr_rd[1]
.sym 55414 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25711
.sym 55415 q0_long[100]
.sym 55416 cic_i0.comb_stage[1][72]
.sym 55418 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55419 q0_long[96]
.sym 55420 cic_i0.comb_stage[1][73]
.sym 55430 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 55431 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 55433 $0\tx_wait[0:0]
.sym 55437 pull_byte
.sym 55441 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 55445 pull_byte_delay
.sym 55449 transmit_fifo.o_fill[6]
.sym 55450 $abc$29715$new_n2801_
.sym 55457 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 55463 pull_byte
.sym 55468 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 55475 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 55480 $abc$29715$new_n2801_
.sym 55481 transmit_fifo.o_fill[6]
.sym 55482 pull_byte
.sym 55486 transmit_fifo.o_fill[6]
.sym 55487 $abc$29715$new_n2801_
.sym 55495 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 55499 pull_byte
.sym 55501 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 55505 $0\tx_wait[0:0]
.sym 55507 pull_byte_delay
.sym 55509 o_sclk$SB_IO_OUT_$glb_clk
.sym 55511 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[3]
.sym 55512 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[1]
.sym 55513 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[5]
.sym 55514 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[6]
.sym 55515 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[4]
.sym 55516 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[2]
.sym 55517 transmit_fifo.addr_rd[0]
.sym 55518 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25711
.sym 55523 pull_byte_delay
.sym 55527 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 55529 $0\tx_wait[0:0]
.sym 55535 transmit_fifo.o_fill[6]
.sym 55536 $abc$29715$new_n2801_
.sym 55537 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 55541 cic_i0.comb_stage[0][77]
.sym 55546 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55557 cic_i0.comb_stage[0][71]
.sym 55562 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 55567 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 55570 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 55576 cic_i0.comb_stage[1][72]
.sym 55580 cic_i0.comb_stage[1][73]
.sym 55586 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 55600 cic_i0.comb_stage[1][72]
.sym 55606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 55610 cic_i0.comb_stage[1][73]
.sym 55618 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 55627 cic_i0.comb_stage[0][71]
.sym 55632 dclk_$glb_clk
.sym 55635 transmit_fifo.o_fill[1]
.sym 55636 transmit_fifo.o_fill[2]
.sym 55637 transmit_fifo.o_fill[3]
.sym 55638 transmit_fifo.o_fill[4]
.sym 55639 transmit_fifo.o_fill[5]
.sym 55640 transmit_fifo.o_fill[6]
.sym 55641 transmit_fifo.addr_wr[1]
.sym 55647 transmit_fifo.addr_rd[0]
.sym 55660 transmit_fifo.addr_wr[0]
.sym 55663 $PACKER_VCC_NET
.sym 55665 cic_q0.comb_stage[4][87]
.sym 55679 $PACKER_VCC_NET
.sym 55682 cic_i0.int_stage[5][71]
.sym 55685 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 55687 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 55689 transmit_fifo.addr_rd[0]
.sym 55692 transmit_fifo.o_fill[1]
.sym 55693 transmit_fifo.o_fill[2]
.sym 55696 transmit_fifo.o_fill[5]
.sym 55698 transmit_fifo.addr_wr[0]
.sym 55699 $abc$29715$new_n2802_
.sym 55701 cic_i0.comb_stage[0][77]
.sym 55702 transmit_fifo.o_fill[3]
.sym 55703 transmit_fifo.o_fill[4]
.sym 55706 transmit_fifo.o_fill[0]
.sym 55708 transmit_fifo.o_fill[3]
.sym 55709 transmit_fifo.o_fill[4]
.sym 55710 transmit_fifo.o_fill[2]
.sym 55711 transmit_fifo.o_fill[5]
.sym 55721 cic_i0.comb_stage[0][77]
.sym 55726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 55733 transmit_fifo.addr_rd[0]
.sym 55738 cic_i0.int_stage[5][71]
.sym 55744 transmit_fifo.o_fill[0]
.sym 55745 $abc$29715$new_n2802_
.sym 55747 transmit_fifo.o_fill[1]
.sym 55750 transmit_fifo.addr_wr[0]
.sym 55752 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 55753 $PACKER_VCC_NET
.sym 55755 dclk_$glb_clk
.sym 55759 transmit_fifo.addr_wr[2]
.sym 55760 transmit_fifo.addr_wr[3]
.sym 55761 transmit_fifo.addr_wr[4]
.sym 55762 transmit_fifo.addr_wr[5]
.sym 55763 transmit_fifo.addr_wr[6]
.sym 55764 transmit_fifo.addr_wr[0]
.sym 55765 cic_q0.comb_stage[4][66]
.sym 55766 cic_q0.comb_stage[3][69]
.sym 55774 transmit_fifo.addr_wr[1]
.sym 55782 transmit_fifo.addr_wr[4]
.sym 55783 uart.tx_countdown[5]
.sym 55784 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55788 cic_i0.comb_stage[0][71]
.sym 55825 cic_q0.comb_stage[4][87]
.sym 55831 cic_q0.comb_stage[4][87]
.sym 55878 cic_q0.dec[17]_$glb_clk
.sym 55882 $abc$29715$auto$wreduce.cc:455:run$9519[2]
.sym 55883 $abc$29715$auto$wreduce.cc:455:run$9519[3]
.sym 55884 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 55885 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 55886 $abc$29715$new_n2744_
.sym 55887 uart.tx_countdown[5]
.sym 55895 transmit_fifo.addr_wr[3]
.sym 55900 istx
.sym 55907 uart.tx_countdown[0]
.sym 55909 uart.tx_countdown[2]
.sym 55910 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 55911 uart.tx_countdown[1]
.sym 55915 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55921 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 55925 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 55926 uart.tx_countdown[3]
.sym 55928 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 55932 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 55933 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 55935 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 55936 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 55940 $abc$29715$auto$wreduce.cc:455:run$9519[3]
.sym 55941 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 55943 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55945 uart.tx_countdown[4]
.sym 55946 $abc$29715$techmap\uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 55949 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 55951 $abc$29715$new_n2744_
.sym 55954 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55955 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 55956 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 55957 uart.tx_countdown[4]
.sym 55960 $abc$29715$auto$wreduce.cc:455:run$9519[3]
.sym 55962 uart.tx_countdown[3]
.sym 55963 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 55966 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 55968 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55973 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 55975 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55979 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 55980 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55984 $abc$29715$new_n2744_
.sym 55985 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 55986 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 55987 $abc$29715$techmap\uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 55992 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 55996 uart.tx_countdown[4]
.sym 55997 $abc$29715$techmap\uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 55998 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 55999 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 56001 o_sclk$SB_IO_OUT_$glb_clk
.sym 56003 $abc$29715$techmap\uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 56004 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 56006 uart.tx_clk_divider[5]
.sym 56007 $abc$29715$new_n2731_
.sym 56008 uart.tx_clk_divider[2]
.sym 56009 $abc$29715$new_n2728_
.sym 56010 cic_i0.dec[1]
.sym 56034 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56038 $abc$29715$new_n2729_
.sym 56046 uart.tx_clk_divider[4]
.sym 56049 uart.tx_clk_divider[7]
.sym 56055 uart.tx_clk_divider[3]
.sym 56056 uart.tx_clk_divider[6]
.sym 56060 uart.tx_clk_divider[0]
.sym 56065 uart.tx_clk_divider[2]
.sym 56068 uart.tx_clk_divider[1]
.sym 56069 $PACKER_VCC_NET
.sym 56070 $PACKER_VCC_NET
.sym 56071 uart.tx_clk_divider[5]
.sym 56076 $nextpnr_ICESTORM_LC_11$O
.sym 56079 uart.tx_clk_divider[0]
.sym 56082 $auto$alumacc.cc:474:replace_alu$9668.C[2]
.sym 56084 $PACKER_VCC_NET
.sym 56085 uart.tx_clk_divider[1]
.sym 56088 $auto$alumacc.cc:474:replace_alu$9668.C[3]
.sym 56090 uart.tx_clk_divider[2]
.sym 56091 $PACKER_VCC_NET
.sym 56092 $auto$alumacc.cc:474:replace_alu$9668.C[2]
.sym 56094 $auto$alumacc.cc:474:replace_alu$9668.C[4]
.sym 56096 uart.tx_clk_divider[3]
.sym 56097 $PACKER_VCC_NET
.sym 56098 $auto$alumacc.cc:474:replace_alu$9668.C[3]
.sym 56100 $auto$alumacc.cc:474:replace_alu$9668.C[5]
.sym 56102 $PACKER_VCC_NET
.sym 56103 uart.tx_clk_divider[4]
.sym 56104 $auto$alumacc.cc:474:replace_alu$9668.C[4]
.sym 56106 $auto$alumacc.cc:474:replace_alu$9668.C[6]
.sym 56108 uart.tx_clk_divider[5]
.sym 56109 $PACKER_VCC_NET
.sym 56110 $auto$alumacc.cc:474:replace_alu$9668.C[5]
.sym 56112 $auto$alumacc.cc:474:replace_alu$9668.C[7]
.sym 56114 uart.tx_clk_divider[6]
.sym 56115 $PACKER_VCC_NET
.sym 56116 $auto$alumacc.cc:474:replace_alu$9668.C[6]
.sym 56118 $auto$alumacc.cc:474:replace_alu$9668.C[8]
.sym 56120 $PACKER_VCC_NET
.sym 56121 uart.tx_clk_divider[7]
.sym 56122 $auto$alumacc.cc:474:replace_alu$9668.C[7]
.sym 56126 uart.tx_clk_divider[1]
.sym 56127 uart.tx_countdown[0]
.sym 56128 uart.tx_countdown[2]
.sym 56129 uart.tx_countdown[1]
.sym 56130 $abc$29715$new_n2733_
.sym 56131 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 56132 $abc$29715$auto$ice40_ffinit.cc:141:execute$29691
.sym 56133 $abc$29715$auto$ice40_ffinit.cc:141:execute$29703
.sym 56139 $abc$29715$new_n2728_
.sym 56155 $PACKER_VCC_NET
.sym 56156 $PACKER_VCC_NET
.sym 56161 uart.tx_countdown[0]
.sym 56162 $auto$alumacc.cc:474:replace_alu$9668.C[8]
.sym 56168 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 56169 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 56171 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 56172 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 56174 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 56175 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 56176 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 56178 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 56180 uart.tx_clk_divider[10]
.sym 56181 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 56182 uart.tx_clk_divider[9]
.sym 56185 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 56187 $abc$29715$new_n2722_
.sym 56188 $abc$29715$new_n2721_
.sym 56189 $PACKER_VCC_NET
.sym 56191 $abc$29715$auto$wreduce.cc:455:run$9518[8]
.sym 56193 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56195 $PACKER_VCC_NET
.sym 56197 uart.tx_clk_divider[8]
.sym 56198 $abc$29715$new_n2720_
.sym 56199 $auto$alumacc.cc:474:replace_alu$9668.C[9]
.sym 56201 uart.tx_clk_divider[8]
.sym 56202 $PACKER_VCC_NET
.sym 56203 $auto$alumacc.cc:474:replace_alu$9668.C[8]
.sym 56205 $auto$alumacc.cc:474:replace_alu$9668.C[10]
.sym 56207 uart.tx_clk_divider[9]
.sym 56208 $PACKER_VCC_NET
.sym 56209 $auto$alumacc.cc:474:replace_alu$9668.C[9]
.sym 56212 uart.tx_clk_divider[10]
.sym 56213 $PACKER_VCC_NET
.sym 56215 $auto$alumacc.cc:474:replace_alu$9668.C[10]
.sym 56218 $abc$29715$new_n2721_
.sym 56219 $abc$29715$new_n2722_
.sym 56220 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 56221 $abc$29715$new_n2720_
.sym 56224 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 56225 $abc$29715$auto$wreduce.cc:455:run$9518[8]
.sym 56226 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 56227 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 56230 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 56231 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 56232 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 56233 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 56237 $abc$29715$auto$wreduce.cc:455:run$9518[8]
.sym 56239 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56242 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 56245 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 56247 o_sclk$SB_IO_OUT_$glb_clk
.sym 56250 $abc$29715$auto$wreduce.cc:455:run$9519[0]
.sym 56251 $abc$29715$techmap\uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 56262 o_test[3]$SB_IO_OUT
.sym 56291 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 56292 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 56293 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 56296 $PACKER_VCC_NET
.sym 56301 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 56302 uart.tx_clk_divider[0]
.sym 56312 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 56314 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 56315 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56323 $PACKER_VCC_NET
.sym 56324 uart.tx_clk_divider[0]
.sym 56342 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56343 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 56344 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 56349 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56350 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 56354 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 56356 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56359 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 56362 uart.tx_clk_divider[0]
.sym 56367 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 56368 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 56370 o_sclk$SB_IO_OUT_$glb_clk
.sym 56473 cic_q0.int_stage[3][0]
.sym 56601 cic_q0.int_stage[3][1]
.sym 56602 cic_q0.int_stage[3][2]
.sym 56603 cic_q0.int_stage[3][3]
.sym 56604 cic_q0.int_stage[3][4]
.sym 56605 cic_q0.int_stage[3][5]
.sym 56606 cic_q0.int_stage[3][6]
.sym 56607 cic_q0.int_stage[3][7]
.sym 56649 cic_q0.int_stage[1][0]
.sym 56655 cic_q0.int_stage[2][0]
.sym 56656 cic_q0.int_stage[2][1]
.sym 56659 cic_q0.int_stage[2][2]
.sym 56661 cic_q0.int_stage[2][3]
.sym 56663 cic_q0.int_stage[2][4]
.sym 56665 cic_q0.int_stage[2][5]
.sym 56759 cic_q0.int_stage[3][8]
.sym 56760 cic_q0.int_stage[3][9]
.sym 56761 cic_q0.int_stage[3][10]
.sym 56762 cic_q0.int_stage[3][11]
.sym 56763 cic_q0.int_stage[3][12]
.sym 56764 cic_q0.int_stage[3][13]
.sym 56765 cic_q0.int_stage[3][14]
.sym 56766 cic_q0.int_stage[3][15]
.sym 56783 cic_q0.int_stage[2][8]
.sym 56784 cic_q0.int_stage[2][6]
.sym 56785 cic_q0.int_stage[2][9]
.sym 56786 cic_q0.int_stage[2][7]
.sym 56787 cic_q0.int_stage[2][10]
.sym 56789 cic_q0.int_stage[2][11]
.sym 56791 cic_q0.int_stage[2][12]
.sym 56793 cic_q0.int_stage[2][13]
.sym 56794 $PACKER_GND_NET
.sym 56806 cic_q0.int_stage[2][0]
.sym 56815 cic_q0.int_stage[1][0]
.sym 56869 cic_q0.int_stage[2][0]
.sym 56871 cic_q0.int_stage[1][0]
.sym 56880 o_sclk$SB_IO_OUT_$glb_clk
.sym 56882 cic_q0.int_stage[3][16]
.sym 56883 cic_q0.int_stage[3][17]
.sym 56884 cic_q0.int_stage[3][18]
.sym 56885 cic_q0.int_stage[3][19]
.sym 56886 cic_q0.int_stage[3][20]
.sym 56887 cic_q0.int_stage[3][21]
.sym 56888 cic_q0.int_stage[3][22]
.sym 56889 cic_q0.int_stage[3][23]
.sym 56906 cic_q0.int_stage[2][16]
.sym 56907 cic_q0.int_stage[2][14]
.sym 56908 cic_q0.int_stage[2][17]
.sym 56909 cic_q0.int_stage[2][15]
.sym 56910 cic_q0.int_stage[2][18]
.sym 56912 cic_q0.int_stage[2][19]
.sym 56914 cic_q0.int_stage[2][20]
.sym 56916 cic_q0.int_stage[2][21]
.sym 56925 cic_q0.int_stage[1][2]
.sym 56926 cic_q0.int_stage[1][3]
.sym 56927 cic_q0.int_stage[2][4]
.sym 56928 cic_q0.int_stage[1][5]
.sym 56929 cic_q0.int_stage[1][6]
.sym 56930 cic_q0.int_stage[1][7]
.sym 56932 cic_q0.int_stage[1][1]
.sym 56933 cic_q0.int_stage[2][2]
.sym 56935 cic_q0.int_stage[1][4]
.sym 56937 cic_q0.int_stage[2][0]
.sym 56938 cic_q0.int_stage[2][7]
.sym 56940 cic_q0.int_stage[2][1]
.sym 56948 cic_q0.int_stage[1][0]
.sym 56950 cic_q0.int_stage[2][3]
.sym 56952 cic_q0.int_stage[2][5]
.sym 56953 cic_q0.int_stage[2][6]
.sym 56955 $auto$alumacc.cc:474:replace_alu$9599.C[1]
.sym 56957 cic_q0.int_stage[2][0]
.sym 56958 cic_q0.int_stage[1][0]
.sym 56961 $auto$alumacc.cc:474:replace_alu$9599.C[2]
.sym 56963 cic_q0.int_stage[1][1]
.sym 56964 cic_q0.int_stage[2][1]
.sym 56965 $auto$alumacc.cc:474:replace_alu$9599.C[1]
.sym 56967 $auto$alumacc.cc:474:replace_alu$9599.C[3]
.sym 56969 cic_q0.int_stage[2][2]
.sym 56970 cic_q0.int_stage[1][2]
.sym 56971 $auto$alumacc.cc:474:replace_alu$9599.C[2]
.sym 56973 $auto$alumacc.cc:474:replace_alu$9599.C[4]
.sym 56975 cic_q0.int_stage[2][3]
.sym 56976 cic_q0.int_stage[1][3]
.sym 56977 $auto$alumacc.cc:474:replace_alu$9599.C[3]
.sym 56979 $auto$alumacc.cc:474:replace_alu$9599.C[5]
.sym 56981 cic_q0.int_stage[1][4]
.sym 56982 cic_q0.int_stage[2][4]
.sym 56983 $auto$alumacc.cc:474:replace_alu$9599.C[4]
.sym 56985 $auto$alumacc.cc:474:replace_alu$9599.C[6]
.sym 56987 cic_q0.int_stage[2][5]
.sym 56988 cic_q0.int_stage[1][5]
.sym 56989 $auto$alumacc.cc:474:replace_alu$9599.C[5]
.sym 56991 $auto$alumacc.cc:474:replace_alu$9599.C[7]
.sym 56993 cic_q0.int_stage[2][6]
.sym 56994 cic_q0.int_stage[1][6]
.sym 56995 $auto$alumacc.cc:474:replace_alu$9599.C[6]
.sym 56997 $auto$alumacc.cc:474:replace_alu$9599.C[8]
.sym 56999 cic_q0.int_stage[2][7]
.sym 57000 cic_q0.int_stage[1][7]
.sym 57001 $auto$alumacc.cc:474:replace_alu$9599.C[7]
.sym 57003 o_sclk$SB_IO_OUT_$glb_clk
.sym 57005 cic_q0.int_stage[3][24]
.sym 57006 cic_q0.int_stage[3][25]
.sym 57007 cic_q0.int_stage[3][26]
.sym 57008 cic_q0.int_stage[3][27]
.sym 57009 cic_q0.int_stage[3][28]
.sym 57010 cic_q0.int_stage[3][29]
.sym 57011 cic_q0.int_stage[3][30]
.sym 57012 cic_q0.int_stage[3][31]
.sym 57029 cic_q0.int_stage[2][24]
.sym 57030 cic_q0.int_stage[2][22]
.sym 57031 cic_q0.int_stage[2][25]
.sym 57032 cic_q0.int_stage[2][23]
.sym 57033 cic_q0.int_stage[2][26]
.sym 57034 cic_q0.int_stage[1][0]
.sym 57035 cic_q0.int_stage[2][27]
.sym 57037 cic_q0.int_stage[2][28]
.sym 57039 cic_q0.int_stage[2][29]
.sym 57041 $auto$alumacc.cc:474:replace_alu$9599.C[8]
.sym 57046 cic_q0.int_stage[2][8]
.sym 57047 cic_q0.int_stage[1][9]
.sym 57048 cic_q0.int_stage[1][10]
.sym 57052 cic_q0.int_stage[1][14]
.sym 57053 cic_q0.int_stage[2][15]
.sym 57054 cic_q0.int_stage[1][8]
.sym 57055 cic_q0.int_stage[2][9]
.sym 57057 cic_q0.int_stage[1][11]
.sym 57058 cic_q0.int_stage[1][12]
.sym 57059 cic_q0.int_stage[1][13]
.sym 57060 cic_q0.int_stage[2][14]
.sym 57061 cic_q0.int_stage[1][15]
.sym 57065 cic_q0.int_stage[2][11]
.sym 57066 cic_q0.int_stage[2][12]
.sym 57067 cic_q0.int_stage[2][13]
.sym 57072 cic_q0.int_stage[2][10]
.sym 57078 $auto$alumacc.cc:474:replace_alu$9599.C[9]
.sym 57080 cic_q0.int_stage[1][8]
.sym 57081 cic_q0.int_stage[2][8]
.sym 57082 $auto$alumacc.cc:474:replace_alu$9599.C[8]
.sym 57084 $auto$alumacc.cc:474:replace_alu$9599.C[10]
.sym 57086 cic_q0.int_stage[2][9]
.sym 57087 cic_q0.int_stage[1][9]
.sym 57088 $auto$alumacc.cc:474:replace_alu$9599.C[9]
.sym 57090 $auto$alumacc.cc:474:replace_alu$9599.C[11]
.sym 57092 cic_q0.int_stage[2][10]
.sym 57093 cic_q0.int_stage[1][10]
.sym 57094 $auto$alumacc.cc:474:replace_alu$9599.C[10]
.sym 57096 $auto$alumacc.cc:474:replace_alu$9599.C[12]
.sym 57098 cic_q0.int_stage[1][11]
.sym 57099 cic_q0.int_stage[2][11]
.sym 57100 $auto$alumacc.cc:474:replace_alu$9599.C[11]
.sym 57102 $auto$alumacc.cc:474:replace_alu$9599.C[13]
.sym 57104 cic_q0.int_stage[1][12]
.sym 57105 cic_q0.int_stage[2][12]
.sym 57106 $auto$alumacc.cc:474:replace_alu$9599.C[12]
.sym 57108 $auto$alumacc.cc:474:replace_alu$9599.C[14]
.sym 57110 cic_q0.int_stage[1][13]
.sym 57111 cic_q0.int_stage[2][13]
.sym 57112 $auto$alumacc.cc:474:replace_alu$9599.C[13]
.sym 57114 $auto$alumacc.cc:474:replace_alu$9599.C[15]
.sym 57116 cic_q0.int_stage[2][14]
.sym 57117 cic_q0.int_stage[1][14]
.sym 57118 $auto$alumacc.cc:474:replace_alu$9599.C[14]
.sym 57120 $auto$alumacc.cc:474:replace_alu$9599.C[16]
.sym 57122 cic_q0.int_stage[1][15]
.sym 57123 cic_q0.int_stage[2][15]
.sym 57124 $auto$alumacc.cc:474:replace_alu$9599.C[15]
.sym 57126 o_sclk$SB_IO_OUT_$glb_clk
.sym 57128 cic_q0.int_stage[3][32]
.sym 57129 cic_q0.int_stage[3][33]
.sym 57130 cic_q0.int_stage[3][34]
.sym 57131 cic_q0.int_stage[3][35]
.sym 57132 cic_q0.int_stage[3][36]
.sym 57133 cic_q0.int_stage[3][37]
.sym 57134 cic_q0.int_stage[3][38]
.sym 57135 cic_q0.int_stage[3][39]
.sym 57147 o_adcfb_p$SB_IO_OUT
.sym 57152 cic_q0.int_stage[2][32]
.sym 57153 cic_q0.int_stage[2][30]
.sym 57154 cic_q0.int_stage[2][33]
.sym 57155 cic_q0.int_stage[2][31]
.sym 57156 cic_q0.int_stage[2][34]
.sym 57158 cic_q0.int_stage[2][35]
.sym 57160 cic_q0.int_stage[2][36]
.sym 57162 cic_q0.int_stage[2][37]
.sym 57164 $auto$alumacc.cc:474:replace_alu$9599.C[16]
.sym 57169 cic_q0.int_stage[2][16]
.sym 57170 cic_q0.int_stage[2][17]
.sym 57171 cic_q0.int_stage[2][18]
.sym 57172 cic_q0.int_stage[2][19]
.sym 57173 cic_q0.int_stage[1][20]
.sym 57175 cic_q0.int_stage[1][22]
.sym 57176 cic_q0.int_stage[1][23]
.sym 57177 cic_q0.int_stage[1][16]
.sym 57178 cic_q0.int_stage[1][17]
.sym 57179 cic_q0.int_stage[1][18]
.sym 57180 cic_q0.int_stage[1][19]
.sym 57181 cic_q0.int_stage[2][20]
.sym 57182 cic_q0.int_stage[1][21]
.sym 57190 cic_q0.int_stage[2][21]
.sym 57199 cic_q0.int_stage[2][22]
.sym 57200 cic_q0.int_stage[2][23]
.sym 57201 $auto$alumacc.cc:474:replace_alu$9599.C[17]
.sym 57203 cic_q0.int_stage[1][16]
.sym 57204 cic_q0.int_stage[2][16]
.sym 57205 $auto$alumacc.cc:474:replace_alu$9599.C[16]
.sym 57207 $auto$alumacc.cc:474:replace_alu$9599.C[18]
.sym 57209 cic_q0.int_stage[1][17]
.sym 57210 cic_q0.int_stage[2][17]
.sym 57211 $auto$alumacc.cc:474:replace_alu$9599.C[17]
.sym 57213 $auto$alumacc.cc:474:replace_alu$9599.C[19]
.sym 57215 cic_q0.int_stage[1][18]
.sym 57216 cic_q0.int_stage[2][18]
.sym 57217 $auto$alumacc.cc:474:replace_alu$9599.C[18]
.sym 57219 $auto$alumacc.cc:474:replace_alu$9599.C[20]
.sym 57221 cic_q0.int_stage[1][19]
.sym 57222 cic_q0.int_stage[2][19]
.sym 57223 $auto$alumacc.cc:474:replace_alu$9599.C[19]
.sym 57225 $auto$alumacc.cc:474:replace_alu$9599.C[21]
.sym 57227 cic_q0.int_stage[2][20]
.sym 57228 cic_q0.int_stage[1][20]
.sym 57229 $auto$alumacc.cc:474:replace_alu$9599.C[20]
.sym 57231 $auto$alumacc.cc:474:replace_alu$9599.C[22]
.sym 57233 cic_q0.int_stage[1][21]
.sym 57234 cic_q0.int_stage[2][21]
.sym 57235 $auto$alumacc.cc:474:replace_alu$9599.C[21]
.sym 57237 $auto$alumacc.cc:474:replace_alu$9599.C[23]
.sym 57239 cic_q0.int_stage[2][22]
.sym 57240 cic_q0.int_stage[1][22]
.sym 57241 $auto$alumacc.cc:474:replace_alu$9599.C[22]
.sym 57243 $auto$alumacc.cc:474:replace_alu$9599.C[24]
.sym 57245 cic_q0.int_stage[2][23]
.sym 57246 cic_q0.int_stage[1][23]
.sym 57247 $auto$alumacc.cc:474:replace_alu$9599.C[23]
.sym 57249 o_sclk$SB_IO_OUT_$glb_clk
.sym 57251 cic_q0.int_stage[3][40]
.sym 57252 cic_q0.int_stage[3][41]
.sym 57253 cic_q0.int_stage[3][42]
.sym 57254 cic_q0.int_stage[3][43]
.sym 57255 cic_q0.int_stage[3][44]
.sym 57256 cic_q0.int_stage[3][45]
.sym 57257 cic_q0.int_stage[3][46]
.sym 57258 cic_q0.int_stage[3][47]
.sym 57275 cic_q0.int_stage[2][40]
.sym 57276 cic_q0.int_stage[2][38]
.sym 57277 cic_q0.int_stage[2][41]
.sym 57278 cic_q0.int_stage[2][39]
.sym 57279 cic_q0.int_stage[2][42]
.sym 57281 cic_q0.int_stage[2][43]
.sym 57283 cic_q0.int_stage[2][44]
.sym 57285 cic_q0.int_stage[2][45]
.sym 57287 $auto$alumacc.cc:474:replace_alu$9599.C[24]
.sym 57293 cic_q0.int_stage[2][25]
.sym 57294 cic_q0.int_stage[1][26]
.sym 57295 cic_q0.int_stage[2][27]
.sym 57298 cic_q0.int_stage[1][30]
.sym 57299 cic_q0.int_stage[1][31]
.sym 57300 cic_q0.int_stage[1][24]
.sym 57301 cic_q0.int_stage[1][25]
.sym 57303 cic_q0.int_stage[1][27]
.sym 57304 cic_q0.int_stage[1][28]
.sym 57305 cic_q0.int_stage[1][29]
.sym 57306 cic_q0.int_stage[2][30]
.sym 57308 cic_q0.int_stage[2][24]
.sym 57312 cic_q0.int_stage[2][28]
.sym 57313 cic_q0.int_stage[2][29]
.sym 57318 cic_q0.int_stage[2][26]
.sym 57323 cic_q0.int_stage[2][31]
.sym 57324 $auto$alumacc.cc:474:replace_alu$9599.C[25]
.sym 57326 cic_q0.int_stage[1][24]
.sym 57327 cic_q0.int_stage[2][24]
.sym 57328 $auto$alumacc.cc:474:replace_alu$9599.C[24]
.sym 57330 $auto$alumacc.cc:474:replace_alu$9599.C[26]
.sym 57332 cic_q0.int_stage[1][25]
.sym 57333 cic_q0.int_stage[2][25]
.sym 57334 $auto$alumacc.cc:474:replace_alu$9599.C[25]
.sym 57336 $auto$alumacc.cc:474:replace_alu$9599.C[27]
.sym 57338 cic_q0.int_stage[2][26]
.sym 57339 cic_q0.int_stage[1][26]
.sym 57340 $auto$alumacc.cc:474:replace_alu$9599.C[26]
.sym 57342 $auto$alumacc.cc:474:replace_alu$9599.C[28]
.sym 57344 cic_q0.int_stage[1][27]
.sym 57345 cic_q0.int_stage[2][27]
.sym 57346 $auto$alumacc.cc:474:replace_alu$9599.C[27]
.sym 57348 $auto$alumacc.cc:474:replace_alu$9599.C[29]
.sym 57350 cic_q0.int_stage[1][28]
.sym 57351 cic_q0.int_stage[2][28]
.sym 57352 $auto$alumacc.cc:474:replace_alu$9599.C[28]
.sym 57354 $auto$alumacc.cc:474:replace_alu$9599.C[30]
.sym 57356 cic_q0.int_stage[1][29]
.sym 57357 cic_q0.int_stage[2][29]
.sym 57358 $auto$alumacc.cc:474:replace_alu$9599.C[29]
.sym 57360 $auto$alumacc.cc:474:replace_alu$9599.C[31]
.sym 57362 cic_q0.int_stage[2][30]
.sym 57363 cic_q0.int_stage[1][30]
.sym 57364 $auto$alumacc.cc:474:replace_alu$9599.C[30]
.sym 57366 $auto$alumacc.cc:474:replace_alu$9599.C[32]
.sym 57368 cic_q0.int_stage[2][31]
.sym 57369 cic_q0.int_stage[1][31]
.sym 57370 $auto$alumacc.cc:474:replace_alu$9599.C[31]
.sym 57372 o_sclk$SB_IO_OUT_$glb_clk
.sym 57374 cic_q0.int_stage[3][48]
.sym 57375 cic_q0.int_stage[3][49]
.sym 57376 cic_q0.int_stage[3][50]
.sym 57377 cic_q0.int_stage[3][51]
.sym 57378 cic_q0.int_stage[3][52]
.sym 57379 cic_q0.int_stage[3][53]
.sym 57380 cic_q0.int_stage[3][54]
.sym 57381 cic_q0.int_stage[3][55]
.sym 57398 cic_q0.int_stage[2][48]
.sym 57399 cic_q0.int_stage[2][46]
.sym 57400 cic_q0.int_stage[2][49]
.sym 57401 cic_q0.int_stage[2][47]
.sym 57402 cic_q0.int_stage[2][50]
.sym 57404 cic_q0.int_stage[2][51]
.sym 57406 cic_q0.int_stage[2][52]
.sym 57408 cic_q0.int_stage[2][53]
.sym 57410 $auto$alumacc.cc:474:replace_alu$9599.C[32]
.sym 57415 cic_q0.int_stage[1][32]
.sym 57416 cic_q0.int_stage[2][33]
.sym 57418 cic_q0.int_stage[1][35]
.sym 57419 cic_q0.int_stage[1][36]
.sym 57420 cic_q0.int_stage[1][37]
.sym 57422 cic_q0.int_stage[1][39]
.sym 57424 cic_q0.int_stage[1][33]
.sym 57425 cic_q0.int_stage[1][34]
.sym 57426 cic_q0.int_stage[2][35]
.sym 57427 cic_q0.int_stage[2][36]
.sym 57429 cic_q0.int_stage[1][38]
.sym 57430 cic_q0.int_stage[2][39]
.sym 57433 cic_q0.int_stage[2][34]
.sym 57437 cic_q0.int_stage[2][38]
.sym 57439 cic_q0.int_stage[2][32]
.sym 57444 cic_q0.int_stage[2][37]
.sym 57447 $auto$alumacc.cc:474:replace_alu$9599.C[33]
.sym 57449 cic_q0.int_stage[2][32]
.sym 57450 cic_q0.int_stage[1][32]
.sym 57451 $auto$alumacc.cc:474:replace_alu$9599.C[32]
.sym 57453 $auto$alumacc.cc:474:replace_alu$9599.C[34]
.sym 57455 cic_q0.int_stage[1][33]
.sym 57456 cic_q0.int_stage[2][33]
.sym 57457 $auto$alumacc.cc:474:replace_alu$9599.C[33]
.sym 57459 $auto$alumacc.cc:474:replace_alu$9599.C[35]
.sym 57461 cic_q0.int_stage[1][34]
.sym 57462 cic_q0.int_stage[2][34]
.sym 57463 $auto$alumacc.cc:474:replace_alu$9599.C[34]
.sym 57465 $auto$alumacc.cc:474:replace_alu$9599.C[36]
.sym 57467 cic_q0.int_stage[2][35]
.sym 57468 cic_q0.int_stage[1][35]
.sym 57469 $auto$alumacc.cc:474:replace_alu$9599.C[35]
.sym 57471 $auto$alumacc.cc:474:replace_alu$9599.C[37]
.sym 57473 cic_q0.int_stage[2][36]
.sym 57474 cic_q0.int_stage[1][36]
.sym 57475 $auto$alumacc.cc:474:replace_alu$9599.C[36]
.sym 57477 $auto$alumacc.cc:474:replace_alu$9599.C[38]
.sym 57479 cic_q0.int_stage[2][37]
.sym 57480 cic_q0.int_stage[1][37]
.sym 57481 $auto$alumacc.cc:474:replace_alu$9599.C[37]
.sym 57483 $auto$alumacc.cc:474:replace_alu$9599.C[39]
.sym 57485 cic_q0.int_stage[1][38]
.sym 57486 cic_q0.int_stage[2][38]
.sym 57487 $auto$alumacc.cc:474:replace_alu$9599.C[38]
.sym 57489 $auto$alumacc.cc:474:replace_alu$9599.C[40]
.sym 57491 cic_q0.int_stage[2][39]
.sym 57492 cic_q0.int_stage[1][39]
.sym 57493 $auto$alumacc.cc:474:replace_alu$9599.C[39]
.sym 57495 o_sclk$SB_IO_OUT_$glb_clk
.sym 57497 cic_q0.int_stage[3][56]
.sym 57498 cic_q0.int_stage[3][57]
.sym 57499 cic_q0.int_stage[3][58]
.sym 57500 cic_q0.int_stage[3][59]
.sym 57501 cic_q0.int_stage[3][60]
.sym 57502 cic_q0.int_stage[3][61]
.sym 57503 cic_q0.int_stage[3][62]
.sym 57504 cic_q0.int_stage[3][63]
.sym 57521 cic_q0.int_stage[1][0]
.sym 57522 cic_q0.int_stage[2][54]
.sym 57523 cic_q0.int_stage[2][57]
.sym 57524 cic_q0.int_stage[2][55]
.sym 57525 cic_q0.int_stage[2][58]
.sym 57527 cic_q0.int_stage[2][59]
.sym 57529 cic_q0.int_stage[2][60]
.sym 57531 cic_q0.int_stage[2][61]
.sym 57533 $auto$alumacc.cc:474:replace_alu$9599.C[40]
.sym 57538 cic_q0.int_stage[2][40]
.sym 57539 cic_q0.int_stage[2][41]
.sym 57540 cic_q0.int_stage[2][42]
.sym 57541 cic_q0.int_stage[2][43]
.sym 57542 cic_q0.int_stage[1][44]
.sym 57545 cic_q0.int_stage[2][47]
.sym 57546 cic_q0.int_stage[1][40]
.sym 57547 cic_q0.int_stage[1][41]
.sym 57548 cic_q0.int_stage[1][42]
.sym 57549 cic_q0.int_stage[1][43]
.sym 57551 cic_q0.int_stage[1][45]
.sym 57552 cic_q0.int_stage[1][46]
.sym 57553 cic_q0.int_stage[1][47]
.sym 57559 cic_q0.int_stage[2][45]
.sym 57560 cic_q0.int_stage[2][46]
.sym 57566 cic_q0.int_stage[2][44]
.sym 57570 $auto$alumacc.cc:474:replace_alu$9599.C[41]
.sym 57572 cic_q0.int_stage[1][40]
.sym 57573 cic_q0.int_stage[2][40]
.sym 57574 $auto$alumacc.cc:474:replace_alu$9599.C[40]
.sym 57576 $auto$alumacc.cc:474:replace_alu$9599.C[42]
.sym 57578 cic_q0.int_stage[1][41]
.sym 57579 cic_q0.int_stage[2][41]
.sym 57580 $auto$alumacc.cc:474:replace_alu$9599.C[41]
.sym 57582 $auto$alumacc.cc:474:replace_alu$9599.C[43]
.sym 57584 cic_q0.int_stage[1][42]
.sym 57585 cic_q0.int_stage[2][42]
.sym 57586 $auto$alumacc.cc:474:replace_alu$9599.C[42]
.sym 57588 $auto$alumacc.cc:474:replace_alu$9599.C[44]
.sym 57590 cic_q0.int_stage[1][43]
.sym 57591 cic_q0.int_stage[2][43]
.sym 57592 $auto$alumacc.cc:474:replace_alu$9599.C[43]
.sym 57594 $auto$alumacc.cc:474:replace_alu$9599.C[45]
.sym 57596 cic_q0.int_stage[2][44]
.sym 57597 cic_q0.int_stage[1][44]
.sym 57598 $auto$alumacc.cc:474:replace_alu$9599.C[44]
.sym 57600 $auto$alumacc.cc:474:replace_alu$9599.C[46]
.sym 57602 cic_q0.int_stage[1][45]
.sym 57603 cic_q0.int_stage[2][45]
.sym 57604 $auto$alumacc.cc:474:replace_alu$9599.C[45]
.sym 57606 $auto$alumacc.cc:474:replace_alu$9599.C[47]
.sym 57608 cic_q0.int_stage[1][46]
.sym 57609 cic_q0.int_stage[2][46]
.sym 57610 $auto$alumacc.cc:474:replace_alu$9599.C[46]
.sym 57612 $auto$alumacc.cc:474:replace_alu$9599.C[48]
.sym 57614 cic_q0.int_stage[1][47]
.sym 57615 cic_q0.int_stage[2][47]
.sym 57616 $auto$alumacc.cc:474:replace_alu$9599.C[47]
.sym 57618 o_sclk$SB_IO_OUT_$glb_clk
.sym 57620 cic_q0.int_stage[3][64]
.sym 57621 cic_q0.int_stage[3][65]
.sym 57622 cic_q0.int_stage[3][66]
.sym 57623 cic_q0.int_stage[3][67]
.sym 57624 cic_q0.int_stage[3][68]
.sym 57625 cic_q0.int_stage[3][69]
.sym 57626 cic_q0.int_stage[3][70]
.sym 57627 cic_q0.int_stage[3][71]
.sym 57644 cic_q0.int_stage[2][64]
.sym 57646 cic_q0.int_stage[2][65]
.sym 57647 cic_q0.int_stage[2][63]
.sym 57648 cic_q0.int_stage[2][66]
.sym 57649 cic_q0.int_stage[2][56]
.sym 57650 cic_q0.int_stage[2][67]
.sym 57651 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 57652 cic_q0.int_stage[2][68]
.sym 57654 cic_q0.int_stage[2][69]
.sym 57656 $auto$alumacc.cc:474:replace_alu$9599.C[48]
.sym 57661 cic_q0.int_stage[2][48]
.sym 57662 cic_q0.int_stage[2][49]
.sym 57663 cic_q0.int_stage[1][50]
.sym 57664 cic_q0.int_stage[1][51]
.sym 57665 cic_q0.int_stage[1][52]
.sym 57666 cic_q0.int_stage[1][53]
.sym 57667 cic_q0.int_stage[2][54]
.sym 57668 cic_q0.int_stage[1][55]
.sym 57669 cic_q0.int_stage[1][48]
.sym 57670 cic_q0.int_stage[1][49]
.sym 57671 cic_q0.int_stage[2][50]
.sym 57674 cic_q0.int_stage[2][53]
.sym 57675 cic_q0.int_stage[1][54]
.sym 57688 cic_q0.int_stage[2][51]
.sym 57689 cic_q0.int_stage[2][52]
.sym 57692 cic_q0.int_stage[2][55]
.sym 57693 $auto$alumacc.cc:474:replace_alu$9599.C[49]
.sym 57695 cic_q0.int_stage[1][48]
.sym 57696 cic_q0.int_stage[2][48]
.sym 57697 $auto$alumacc.cc:474:replace_alu$9599.C[48]
.sym 57699 $auto$alumacc.cc:474:replace_alu$9599.C[50]
.sym 57701 cic_q0.int_stage[1][49]
.sym 57702 cic_q0.int_stage[2][49]
.sym 57703 $auto$alumacc.cc:474:replace_alu$9599.C[49]
.sym 57705 $auto$alumacc.cc:474:replace_alu$9599.C[51]
.sym 57707 cic_q0.int_stage[2][50]
.sym 57708 cic_q0.int_stage[1][50]
.sym 57709 $auto$alumacc.cc:474:replace_alu$9599.C[50]
.sym 57711 $auto$alumacc.cc:474:replace_alu$9599.C[52]
.sym 57713 cic_q0.int_stage[2][51]
.sym 57714 cic_q0.int_stage[1][51]
.sym 57715 $auto$alumacc.cc:474:replace_alu$9599.C[51]
.sym 57717 $auto$alumacc.cc:474:replace_alu$9599.C[53]
.sym 57719 cic_q0.int_stage[2][52]
.sym 57720 cic_q0.int_stage[1][52]
.sym 57721 $auto$alumacc.cc:474:replace_alu$9599.C[52]
.sym 57723 $auto$alumacc.cc:474:replace_alu$9599.C[54]
.sym 57725 cic_q0.int_stage[2][53]
.sym 57726 cic_q0.int_stage[1][53]
.sym 57727 $auto$alumacc.cc:474:replace_alu$9599.C[53]
.sym 57729 $auto$alumacc.cc:474:replace_alu$9599.C[55]
.sym 57731 cic_q0.int_stage[1][54]
.sym 57732 cic_q0.int_stage[2][54]
.sym 57733 $auto$alumacc.cc:474:replace_alu$9599.C[54]
.sym 57735 $auto$alumacc.cc:474:replace_alu$9599.C[56]
.sym 57737 cic_q0.int_stage[2][55]
.sym 57738 cic_q0.int_stage[1][55]
.sym 57739 $auto$alumacc.cc:474:replace_alu$9599.C[55]
.sym 57741 o_sclk$SB_IO_OUT_$glb_clk
.sym 57743 cic_q0.int_stage[3][72]
.sym 57744 cic_q0.int_stage[3][73]
.sym 57745 cic_q0.int_stage[3][74]
.sym 57746 cic_q0.int_stage[3][75]
.sym 57747 cic_q0.int_stage[3][76]
.sym 57748 cic_q0.int_stage[3][77]
.sym 57749 cic_q0.int_stage[3][78]
.sym 57750 cic_q0.int_stage[3][79]
.sym 57767 cic_q0.int_stage[2][72]
.sym 57768 cic_q0.int_stage[2][70]
.sym 57769 cic_q0.int_stage[2][73]
.sym 57770 cic_q0.int_stage[2][71]
.sym 57771 cic_q0.int_stage[2][62]
.sym 57773 cic_q0.int_stage[2][75]
.sym 57775 cic_q0.int_stage[2][76]
.sym 57776 min.data[29]
.sym 57777 cic_q0.int_stage[2][77]
.sym 57778 min.data[21]
.sym 57779 $auto$alumacc.cc:474:replace_alu$9599.C[56]
.sym 57784 cic_q0.int_stage[1][56]
.sym 57785 cic_q0.int_stage[2][57]
.sym 57786 cic_q0.int_stage[2][58]
.sym 57787 cic_q0.int_stage[2][59]
.sym 57788 cic_q0.int_stage[1][60]
.sym 57789 cic_q0.int_stage[1][61]
.sym 57790 cic_q0.int_stage[1][62]
.sym 57791 cic_q0.int_stage[2][63]
.sym 57793 cic_q0.int_stage[1][57]
.sym 57794 cic_q0.int_stage[1][58]
.sym 57795 cic_q0.int_stage[1][59]
.sym 57798 cic_q0.int_stage[2][62]
.sym 57799 cic_q0.int_stage[1][63]
.sym 57808 cic_q0.int_stage[2][56]
.sym 57812 cic_q0.int_stage[2][60]
.sym 57813 cic_q0.int_stage[2][61]
.sym 57816 $auto$alumacc.cc:474:replace_alu$9599.C[57]
.sym 57818 cic_q0.int_stage[2][56]
.sym 57819 cic_q0.int_stage[1][56]
.sym 57820 $auto$alumacc.cc:474:replace_alu$9599.C[56]
.sym 57822 $auto$alumacc.cc:474:replace_alu$9599.C[58]
.sym 57824 cic_q0.int_stage[1][57]
.sym 57825 cic_q0.int_stage[2][57]
.sym 57826 $auto$alumacc.cc:474:replace_alu$9599.C[57]
.sym 57828 $auto$alumacc.cc:474:replace_alu$9599.C[59]
.sym 57830 cic_q0.int_stage[1][58]
.sym 57831 cic_q0.int_stage[2][58]
.sym 57832 $auto$alumacc.cc:474:replace_alu$9599.C[58]
.sym 57834 $auto$alumacc.cc:474:replace_alu$9599.C[60]
.sym 57836 cic_q0.int_stage[1][59]
.sym 57837 cic_q0.int_stage[2][59]
.sym 57838 $auto$alumacc.cc:474:replace_alu$9599.C[59]
.sym 57840 $auto$alumacc.cc:474:replace_alu$9599.C[61]
.sym 57842 cic_q0.int_stage[2][60]
.sym 57843 cic_q0.int_stage[1][60]
.sym 57844 $auto$alumacc.cc:474:replace_alu$9599.C[60]
.sym 57846 $auto$alumacc.cc:474:replace_alu$9599.C[62]
.sym 57848 cic_q0.int_stage[2][61]
.sym 57849 cic_q0.int_stage[1][61]
.sym 57850 $auto$alumacc.cc:474:replace_alu$9599.C[61]
.sym 57852 $auto$alumacc.cc:474:replace_alu$9599.C[63]
.sym 57854 cic_q0.int_stage[2][62]
.sym 57855 cic_q0.int_stage[1][62]
.sym 57856 $auto$alumacc.cc:474:replace_alu$9599.C[62]
.sym 57858 $auto$alumacc.cc:474:replace_alu$9599.C[64]
.sym 57860 cic_q0.int_stage[1][63]
.sym 57861 cic_q0.int_stage[2][63]
.sym 57862 $auto$alumacc.cc:474:replace_alu$9599.C[63]
.sym 57864 o_sclk$SB_IO_OUT_$glb_clk
.sym 57866 cic_q0.int_stage[3][80]
.sym 57867 cic_q0.int_stage[3][81]
.sym 57868 cic_q0.int_stage[3][82]
.sym 57869 cic_q0.int_stage[3][83]
.sym 57870 cic_q0.int_stage[3][84]
.sym 57871 cic_q0.int_stage[3][85]
.sym 57872 cic_q0.int_stage[3][86]
.sym 57873 cic_q0.int_stage[3][87]
.sym 57890 cic_q0.int_stage[2][80]
.sym 57891 cic_q0.int_stage[2][78]
.sym 57892 cic_q0.int_stage[2][81]
.sym 57893 cic_q0.int_stage[2][79]
.sym 57894 min.i_array[8][4]
.sym 57896 cic_q0.int_stage[2][83]
.sym 57898 cic_q0.int_stage[2][84]
.sym 57899 cic_q0.int_stage[2][74]
.sym 57900 cic_q0.int_stage[2][85]
.sym 57902 $auto$alumacc.cc:474:replace_alu$9599.C[64]
.sym 57908 cic_q0.int_stage[1][65]
.sym 57910 cic_q0.int_stage[1][67]
.sym 57911 cic_q0.int_stage[2][68]
.sym 57912 cic_q0.int_stage[1][69]
.sym 57913 cic_q0.int_stage[1][70]
.sym 57914 cic_q0.int_stage[1][71]
.sym 57915 cic_q0.int_stage[1][64]
.sym 57916 cic_q0.int_stage[2][65]
.sym 57917 cic_q0.int_stage[1][66]
.sym 57919 cic_q0.int_stage[1][68]
.sym 57920 cic_q0.int_stage[2][69]
.sym 57921 cic_q0.int_stage[2][70]
.sym 57923 cic_q0.int_stage[2][64]
.sym 57925 cic_q0.int_stage[2][66]
.sym 57934 cic_q0.int_stage[2][67]
.sym 57938 cic_q0.int_stage[2][71]
.sym 57939 $auto$alumacc.cc:474:replace_alu$9599.C[65]
.sym 57941 cic_q0.int_stage[1][64]
.sym 57942 cic_q0.int_stage[2][64]
.sym 57943 $auto$alumacc.cc:474:replace_alu$9599.C[64]
.sym 57945 $auto$alumacc.cc:474:replace_alu$9599.C[66]
.sym 57947 cic_q0.int_stage[2][65]
.sym 57948 cic_q0.int_stage[1][65]
.sym 57949 $auto$alumacc.cc:474:replace_alu$9599.C[65]
.sym 57951 $auto$alumacc.cc:474:replace_alu$9599.C[67]
.sym 57953 cic_q0.int_stage[1][66]
.sym 57954 cic_q0.int_stage[2][66]
.sym 57955 $auto$alumacc.cc:474:replace_alu$9599.C[66]
.sym 57957 $auto$alumacc.cc:474:replace_alu$9599.C[68]
.sym 57959 cic_q0.int_stage[2][67]
.sym 57960 cic_q0.int_stage[1][67]
.sym 57961 $auto$alumacc.cc:474:replace_alu$9599.C[67]
.sym 57963 $auto$alumacc.cc:474:replace_alu$9599.C[69]
.sym 57965 cic_q0.int_stage[1][68]
.sym 57966 cic_q0.int_stage[2][68]
.sym 57967 $auto$alumacc.cc:474:replace_alu$9599.C[68]
.sym 57969 $auto$alumacc.cc:474:replace_alu$9599.C[70]
.sym 57971 cic_q0.int_stage[2][69]
.sym 57972 cic_q0.int_stage[1][69]
.sym 57973 $auto$alumacc.cc:474:replace_alu$9599.C[69]
.sym 57975 $auto$alumacc.cc:474:replace_alu$9599.C[71]
.sym 57977 cic_q0.int_stage[2][70]
.sym 57978 cic_q0.int_stage[1][70]
.sym 57979 $auto$alumacc.cc:474:replace_alu$9599.C[70]
.sym 57981 $auto$alumacc.cc:474:replace_alu$9599.C[72]
.sym 57983 cic_q0.int_stage[2][71]
.sym 57984 cic_q0.int_stage[1][71]
.sym 57985 $auto$alumacc.cc:474:replace_alu$9599.C[71]
.sym 57987 o_sclk$SB_IO_OUT_$glb_clk
.sym 57989 cic_q0.int_stage[3][88]
.sym 57990 cic_q0.int_stage[3][89]
.sym 57991 cic_q0.int_stage[3][90]
.sym 57992 cic_q0.int_stage[3][91]
.sym 57993 cic_q0.int_stage[3][92]
.sym 57994 cic_q0.int_stage[3][93]
.sym 57995 cic_q0.int_stage[3][94]
.sym 57996 cic_q0.int_stage[3][95]
.sym 58000 min.data[1]
.sym 58013 cic_q0.int_stage[2][88]
.sym 58014 cic_q0.int_stage[2][86]
.sym 58015 cic_q0.int_stage[2][89]
.sym 58016 cic_q0.int_stage[2][87]
.sym 58017 cic_q0.int_stage[2][90]
.sym 58018 $abc$29715$new_n2673_
.sym 58019 cic_q0.int_stage[2][91]
.sym 58021 cic_q0.int_stage[2][92]
.sym 58022 cic_q0.int_stage[2][82]
.sym 58023 cic_q0.int_stage[2][93]
.sym 58024 cic_q0.int_stage[1][0]
.sym 58025 $auto$alumacc.cc:474:replace_alu$9599.C[72]
.sym 58030 cic_q0.int_stage[1][72]
.sym 58031 cic_q0.int_stage[2][73]
.sym 58034 cic_q0.int_stage[1][76]
.sym 58035 cic_q0.int_stage[1][77]
.sym 58037 cic_q0.int_stage[2][79]
.sym 58038 cic_q0.int_stage[2][72]
.sym 58039 cic_q0.int_stage[1][73]
.sym 58040 cic_q0.int_stage[1][74]
.sym 58041 cic_q0.int_stage[1][75]
.sym 58042 cic_q0.int_stage[2][76]
.sym 58044 cic_q0.int_stage[1][78]
.sym 58045 cic_q0.int_stage[1][79]
.sym 58048 cic_q0.int_stage[2][74]
.sym 58049 cic_q0.int_stage[2][75]
.sym 58052 cic_q0.int_stage[2][78]
.sym 58059 cic_q0.int_stage[2][77]
.sym 58062 $auto$alumacc.cc:474:replace_alu$9599.C[73]
.sym 58064 cic_q0.int_stage[2][72]
.sym 58065 cic_q0.int_stage[1][72]
.sym 58066 $auto$alumacc.cc:474:replace_alu$9599.C[72]
.sym 58068 $auto$alumacc.cc:474:replace_alu$9599.C[74]
.sym 58070 cic_q0.int_stage[1][73]
.sym 58071 cic_q0.int_stage[2][73]
.sym 58072 $auto$alumacc.cc:474:replace_alu$9599.C[73]
.sym 58074 $auto$alumacc.cc:474:replace_alu$9599.C[75]
.sym 58076 cic_q0.int_stage[1][74]
.sym 58077 cic_q0.int_stage[2][74]
.sym 58078 $auto$alumacc.cc:474:replace_alu$9599.C[74]
.sym 58080 $auto$alumacc.cc:474:replace_alu$9599.C[76]
.sym 58082 cic_q0.int_stage[1][75]
.sym 58083 cic_q0.int_stage[2][75]
.sym 58084 $auto$alumacc.cc:474:replace_alu$9599.C[75]
.sym 58086 $auto$alumacc.cc:474:replace_alu$9599.C[77]
.sym 58088 cic_q0.int_stage[2][76]
.sym 58089 cic_q0.int_stage[1][76]
.sym 58090 $auto$alumacc.cc:474:replace_alu$9599.C[76]
.sym 58092 $auto$alumacc.cc:474:replace_alu$9599.C[78]
.sym 58094 cic_q0.int_stage[2][77]
.sym 58095 cic_q0.int_stage[1][77]
.sym 58096 $auto$alumacc.cc:474:replace_alu$9599.C[77]
.sym 58098 $auto$alumacc.cc:474:replace_alu$9599.C[79]
.sym 58100 cic_q0.int_stage[1][78]
.sym 58101 cic_q0.int_stage[2][78]
.sym 58102 $auto$alumacc.cc:474:replace_alu$9599.C[78]
.sym 58104 $auto$alumacc.cc:474:replace_alu$9599.C[80]
.sym 58106 cic_q0.int_stage[1][79]
.sym 58107 cic_q0.int_stage[2][79]
.sym 58108 $auto$alumacc.cc:474:replace_alu$9599.C[79]
.sym 58110 o_sclk$SB_IO_OUT_$glb_clk
.sym 58112 cic_q0.int_stage[3][96]
.sym 58113 cic_q0.int_stage[3][97]
.sym 58114 cic_q0.int_stage[3][98]
.sym 58115 cic_q0.int_stage[3][99]
.sym 58116 cic_q0.int_stage[3][100]
.sym 58117 cic_q0.int_stage[3][101]
.sym 58118 cic_q0.int_stage[3][102]
.sym 58119 cic_q0.int_stage[3][103]
.sym 58136 cic_q0.int_stage[2][96]
.sym 58137 cic_q0.int_stage[2][94]
.sym 58138 cic_q0.int_stage[2][97]
.sym 58139 cic_q0.int_stage[2][95]
.sym 58140 cic_q0.int_stage[2][98]
.sym 58142 cic_q0.int_stage[2][99]
.sym 58143 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 58144 cic_q0.int_stage[2][100]
.sym 58146 cic_q0.int_stage[2][101]
.sym 58148 $auto$alumacc.cc:474:replace_alu$9599.C[80]
.sym 58153 cic_q0.int_stage[2][80]
.sym 58160 cic_q0.int_stage[2][87]
.sym 58161 cic_q0.int_stage[1][80]
.sym 58162 cic_q0.int_stage[1][81]
.sym 58163 cic_q0.int_stage[1][82]
.sym 58164 cic_q0.int_stage[1][83]
.sym 58165 cic_q0.int_stage[1][84]
.sym 58166 cic_q0.int_stage[1][85]
.sym 58167 cic_q0.int_stage[1][86]
.sym 58168 cic_q0.int_stage[1][87]
.sym 58170 cic_q0.int_stage[2][81]
.sym 58171 cic_q0.int_stage[2][82]
.sym 58172 cic_q0.int_stage[2][83]
.sym 58173 cic_q0.int_stage[2][84]
.sym 58174 cic_q0.int_stage[2][85]
.sym 58175 cic_q0.int_stage[2][86]
.sym 58185 $auto$alumacc.cc:474:replace_alu$9599.C[81]
.sym 58187 cic_q0.int_stage[1][80]
.sym 58188 cic_q0.int_stage[2][80]
.sym 58189 $auto$alumacc.cc:474:replace_alu$9599.C[80]
.sym 58191 $auto$alumacc.cc:474:replace_alu$9599.C[82]
.sym 58193 cic_q0.int_stage[1][81]
.sym 58194 cic_q0.int_stage[2][81]
.sym 58195 $auto$alumacc.cc:474:replace_alu$9599.C[81]
.sym 58197 $auto$alumacc.cc:474:replace_alu$9599.C[83]
.sym 58199 cic_q0.int_stage[1][82]
.sym 58200 cic_q0.int_stage[2][82]
.sym 58201 $auto$alumacc.cc:474:replace_alu$9599.C[82]
.sym 58203 $auto$alumacc.cc:474:replace_alu$9599.C[84]
.sym 58205 cic_q0.int_stage[1][83]
.sym 58206 cic_q0.int_stage[2][83]
.sym 58207 $auto$alumacc.cc:474:replace_alu$9599.C[83]
.sym 58209 $auto$alumacc.cc:474:replace_alu$9599.C[85]
.sym 58211 cic_q0.int_stage[1][84]
.sym 58212 cic_q0.int_stage[2][84]
.sym 58213 $auto$alumacc.cc:474:replace_alu$9599.C[84]
.sym 58215 $auto$alumacc.cc:474:replace_alu$9599.C[86]
.sym 58217 cic_q0.int_stage[1][85]
.sym 58218 cic_q0.int_stage[2][85]
.sym 58219 $auto$alumacc.cc:474:replace_alu$9599.C[85]
.sym 58221 $auto$alumacc.cc:474:replace_alu$9599.C[87]
.sym 58223 cic_q0.int_stage[1][86]
.sym 58224 cic_q0.int_stage[2][86]
.sym 58225 $auto$alumacc.cc:474:replace_alu$9599.C[86]
.sym 58227 $auto$alumacc.cc:474:replace_alu$9599.C[88]
.sym 58229 cic_q0.int_stage[1][87]
.sym 58230 cic_q0.int_stage[2][87]
.sym 58231 $auto$alumacc.cc:474:replace_alu$9599.C[87]
.sym 58233 o_sclk$SB_IO_OUT_$glb_clk
.sym 58235 cic_q0.int_stage[3][104]
.sym 58236 cic_q0.int_stage[3][105]
.sym 58237 $abc$29715$new_n2673_
.sym 58239 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[3]_new_
.sym 58240 cic_q0.int_stage[1][0]
.sym 58241 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 58242 $abc$29715$new_n2610_
.sym 58245 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58258 cic_q0.int_stage[2][102]
.sym 58259 cic_q0.int_stage[2][104]
.sym 58260 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 58261 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 58262 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58264 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 58267 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58269 min.data[29]
.sym 58270 min.data[21]
.sym 58271 $auto$alumacc.cc:474:replace_alu$9599.C[88]
.sym 58276 cic_q0.int_stage[1][88]
.sym 58277 cic_q0.int_stage[2][89]
.sym 58278 cic_q0.int_stage[2][90]
.sym 58279 cic_q0.int_stage[1][91]
.sym 58280 cic_q0.int_stage[1][92]
.sym 58282 cic_q0.int_stage[2][94]
.sym 58283 cic_q0.int_stage[1][95]
.sym 58284 cic_q0.int_stage[2][88]
.sym 58285 cic_q0.int_stage[1][89]
.sym 58286 cic_q0.int_stage[1][90]
.sym 58288 cic_q0.int_stage[2][92]
.sym 58289 cic_q0.int_stage[1][93]
.sym 58290 cic_q0.int_stage[1][94]
.sym 58291 cic_q0.int_stage[2][95]
.sym 58297 cic_q0.int_stage[2][93]
.sym 58303 cic_q0.int_stage[2][91]
.sym 58308 $auto$alumacc.cc:474:replace_alu$9599.C[89]
.sym 58310 cic_q0.int_stage[2][88]
.sym 58311 cic_q0.int_stage[1][88]
.sym 58312 $auto$alumacc.cc:474:replace_alu$9599.C[88]
.sym 58314 $auto$alumacc.cc:474:replace_alu$9599.C[90]
.sym 58316 cic_q0.int_stage[1][89]
.sym 58317 cic_q0.int_stage[2][89]
.sym 58318 $auto$alumacc.cc:474:replace_alu$9599.C[89]
.sym 58320 $auto$alumacc.cc:474:replace_alu$9599.C[91]
.sym 58322 cic_q0.int_stage[1][90]
.sym 58323 cic_q0.int_stage[2][90]
.sym 58324 $auto$alumacc.cc:474:replace_alu$9599.C[90]
.sym 58326 $auto$alumacc.cc:474:replace_alu$9599.C[92]
.sym 58328 cic_q0.int_stage[2][91]
.sym 58329 cic_q0.int_stage[1][91]
.sym 58330 $auto$alumacc.cc:474:replace_alu$9599.C[91]
.sym 58332 $auto$alumacc.cc:474:replace_alu$9599.C[93]
.sym 58334 cic_q0.int_stage[2][92]
.sym 58335 cic_q0.int_stage[1][92]
.sym 58336 $auto$alumacc.cc:474:replace_alu$9599.C[92]
.sym 58338 $auto$alumacc.cc:474:replace_alu$9599.C[94]
.sym 58340 cic_q0.int_stage[1][93]
.sym 58341 cic_q0.int_stage[2][93]
.sym 58342 $auto$alumacc.cc:474:replace_alu$9599.C[93]
.sym 58344 $auto$alumacc.cc:474:replace_alu$9599.C[95]
.sym 58346 cic_q0.int_stage[1][94]
.sym 58347 cic_q0.int_stage[2][94]
.sym 58348 $auto$alumacc.cc:474:replace_alu$9599.C[94]
.sym 58350 $auto$alumacc.cc:474:replace_alu$9599.C[96]
.sym 58352 cic_q0.int_stage[2][95]
.sym 58353 cic_q0.int_stage[1][95]
.sym 58354 $auto$alumacc.cc:474:replace_alu$9599.C[95]
.sym 58356 o_sclk$SB_IO_OUT_$glb_clk
.sym 58358 min.state_reg[2]
.sym 58359 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13682[1]_new_
.sym 58360 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 58361 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 58362 $abc$29715$new_n2648_
.sym 58363 $abc$29715$new_n2688_
.sym 58364 min.state_reg[1]
.sym 58365 $abc$29715$new_n2647_
.sym 58374 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 58376 cic_q0.int_stage[4][0]
.sym 58379 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 58382 min.data[27]
.sym 58385 min.i_array[8][4]
.sym 58386 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58387 min.state_reg[1]
.sym 58388 cic_q0.int_stage[2][103]
.sym 58389 cic_q0.int_stage[2][105]
.sym 58390 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58391 min.state_reg[2]
.sym 58393 min.i_array[7][7]
.sym 58394 $auto$alumacc.cc:474:replace_alu$9599.C[96]
.sym 58399 cic_q0.int_stage[1][96]
.sym 58400 cic_q0.int_stage[1][97]
.sym 58402 cic_q0.int_stage[1][99]
.sym 58403 cic_q0.int_stage[1][100]
.sym 58404 cic_q0.int_stage[2][101]
.sym 58405 cic_q0.int_stage[1][102]
.sym 58406 cic_q0.int_stage[1][103]
.sym 58407 cic_q0.int_stage[2][96]
.sym 58409 cic_q0.int_stage[1][98]
.sym 58411 cic_q0.int_stage[2][100]
.sym 58412 cic_q0.int_stage[1][101]
.sym 58417 cic_q0.int_stage[2][98]
.sym 58424 cic_q0.int_stage[2][97]
.sym 58426 cic_q0.int_stage[2][99]
.sym 58429 cic_q0.int_stage[2][102]
.sym 58430 cic_q0.int_stage[2][103]
.sym 58431 $auto$alumacc.cc:474:replace_alu$9599.C[97]
.sym 58433 cic_q0.int_stage[2][96]
.sym 58434 cic_q0.int_stage[1][96]
.sym 58435 $auto$alumacc.cc:474:replace_alu$9599.C[96]
.sym 58437 $auto$alumacc.cc:474:replace_alu$9599.C[98]
.sym 58439 cic_q0.int_stage[2][97]
.sym 58440 cic_q0.int_stage[1][97]
.sym 58441 $auto$alumacc.cc:474:replace_alu$9599.C[97]
.sym 58443 $auto$alumacc.cc:474:replace_alu$9599.C[99]
.sym 58445 cic_q0.int_stage[1][98]
.sym 58446 cic_q0.int_stage[2][98]
.sym 58447 $auto$alumacc.cc:474:replace_alu$9599.C[98]
.sym 58449 $auto$alumacc.cc:474:replace_alu$9599.C[100]
.sym 58451 cic_q0.int_stage[2][99]
.sym 58452 cic_q0.int_stage[1][99]
.sym 58453 $auto$alumacc.cc:474:replace_alu$9599.C[99]
.sym 58455 $auto$alumacc.cc:474:replace_alu$9599.C[101]
.sym 58457 cic_q0.int_stage[2][100]
.sym 58458 cic_q0.int_stage[1][100]
.sym 58459 $auto$alumacc.cc:474:replace_alu$9599.C[100]
.sym 58461 $auto$alumacc.cc:474:replace_alu$9599.C[102]
.sym 58463 cic_q0.int_stage[1][101]
.sym 58464 cic_q0.int_stage[2][101]
.sym 58465 $auto$alumacc.cc:474:replace_alu$9599.C[101]
.sym 58467 $auto$alumacc.cc:474:replace_alu$9599.C[103]
.sym 58469 cic_q0.int_stage[2][102]
.sym 58470 cic_q0.int_stage[1][102]
.sym 58471 $auto$alumacc.cc:474:replace_alu$9599.C[102]
.sym 58473 $auto$alumacc.cc:474:replace_alu$9599.C[104]
.sym 58475 cic_q0.int_stage[2][103]
.sym 58476 cic_q0.int_stage[1][103]
.sym 58477 $auto$alumacc.cc:474:replace_alu$9599.C[103]
.sym 58479 o_sclk$SB_IO_OUT_$glb_clk
.sym 58481 min.i_array[7][4]
.sym 58482 $abc$29715$new_n2653_
.sym 58483 min.i_array[10][4]
.sym 58484 min.i_array[7][6]
.sym 58485 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13772[1]_new_inv_
.sym 58486 min.i_array[7][2]
.sym 58487 $abc$29715$new_n2710_
.sym 58488 min.i_array[7][5]
.sym 58499 min.i_array[10][5]
.sym 58500 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58501 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 58502 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 58504 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 58505 $abc$29715$new_n2611_
.sym 58506 min.i_array[9][4]
.sym 58508 min.shift_crc
.sym 58509 $abc$29715$new_n2621_
.sym 58510 min.i_array[10][0]
.sym 58512 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 58513 min.state_reg[1]
.sym 58514 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58515 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[6]_new_
.sym 58516 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 58517 $auto$alumacc.cc:474:replace_alu$9599.C[104]
.sym 58522 min.i_array[7][0]
.sym 58523 cic_q0.int_stage[1][105]
.sym 58525 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 58526 min.i_array[10][0]
.sym 58527 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 58529 min.i_array[10][6]
.sym 58530 cic_q0.int_stage[1][104]
.sym 58531 cic_q0.int_stage[2][105]
.sym 58532 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58533 min.i_array[10][5]
.sym 58534 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58538 cic_q0.int_stage[2][104]
.sym 58539 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 58540 min.data[24]
.sym 58542 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 58543 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13637[1]_new_inv_
.sym 58545 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 58550 $abc$29715$new_n2658_
.sym 58553 min_data[4]
.sym 58554 $auto$alumacc.cc:474:replace_alu$9599.C[105]
.sym 58556 cic_q0.int_stage[1][104]
.sym 58557 cic_q0.int_stage[2][104]
.sym 58558 $auto$alumacc.cc:474:replace_alu$9599.C[104]
.sym 58561 cic_q0.int_stage[1][105]
.sym 58562 cic_q0.int_stage[2][105]
.sym 58564 $auto$alumacc.cc:474:replace_alu$9599.C[105]
.sym 58567 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 58568 $abc$29715$new_n2658_
.sym 58573 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 58574 min.i_array[7][0]
.sym 58575 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 58576 min_data[4]
.sym 58580 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58582 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 58586 min.i_array[10][5]
.sym 58587 min.i_array[10][6]
.sym 58588 min.i_array[10][0]
.sym 58591 min.i_array[7][0]
.sym 58592 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 58593 min.data[24]
.sym 58594 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58597 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13637[1]_new_inv_
.sym 58599 $abc$29715$new_n2658_
.sym 58602 o_sclk$SB_IO_OUT_$glb_clk
.sym 58604 $abc$29715$new_n2599_
.sym 58605 min.i_array[8][4]
.sym 58606 $abc$29715$new_n2696_
.sym 58607 min.i_array[8][0]
.sym 58608 min.i_array[10][7]
.sym 58609 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13907[1]_new_inv_
.sym 58610 $abc$29715$new_n2611_
.sym 58611 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[1]_new_inv_
.sym 58619 min.i_array[10][5]
.sym 58620 min_data[6]
.sym 58621 min.i_array[7][5]
.sym 58627 min.i_array[10][4]
.sym 58628 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 58629 min.i_array[10][7]
.sym 58630 min.body_counter_rst
.sym 58632 min_data[6]
.sym 58634 min.shift_crc
.sym 58635 min.data[3]
.sym 58636 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25936
.sym 58637 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[3]_new_inv_
.sym 58639 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 58645 min.body_counter_en
.sym 58647 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25936
.sym 58649 $abc$29715$new_n2658_
.sym 58651 min.body_cnt[3]
.sym 58652 min.body_cnt[2]
.sym 58653 min.body_counter_en
.sym 58657 min.state_reg[1]
.sym 58658 min.body_cnt[0]
.sym 58659 min.body_cnt[3]
.sym 58661 min.state_reg[2]
.sym 58665 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58666 min.body_counter_rst
.sym 58671 min.state_reg[0]
.sym 58674 min.body_counter_rst
.sym 58675 min.body_cnt[1]
.sym 58678 min.body_cnt[0]
.sym 58679 min.body_counter_rst
.sym 58680 min.body_counter_en
.sym 58685 $abc$29715$new_n2658_
.sym 58686 min.body_counter_en
.sym 58690 min.body_cnt[0]
.sym 58691 min.body_cnt[2]
.sym 58692 min.body_cnt[3]
.sym 58693 min.body_cnt[1]
.sym 58696 min.body_cnt[1]
.sym 58697 min.body_cnt[0]
.sym 58698 min.body_cnt[2]
.sym 58699 min.body_cnt[3]
.sym 58702 min.body_cnt[0]
.sym 58703 min.body_cnt[1]
.sym 58704 min.body_cnt[3]
.sym 58705 min.body_cnt[2]
.sym 58708 min.state_reg[1]
.sym 58709 min.state_reg[2]
.sym 58710 min.state_reg[0]
.sym 58715 min.body_cnt[1]
.sym 58720 min.state_reg[0]
.sym 58721 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58722 min.body_cnt[3]
.sym 58723 min.state_reg[2]
.sym 58724 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25936
.sym 58725 o_sclk$SB_IO_OUT_$glb_clk
.sym 58726 min.body_counter_rst
.sym 58727 $abc$29715$new_n4008_
.sym 58728 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[4]_new_
.sym 58729 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 58730 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 58731 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 58732 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 58733 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 58734 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17517_new_inv_
.sym 58739 min.body_counter_en
.sym 58740 min.i_array[10][3]
.sym 58747 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 58748 min.i_array[8][4]
.sym 58749 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58751 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58752 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58753 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 58754 min_data[2]
.sym 58755 min.latch_inputs
.sym 58756 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 58757 min.state_reg[0]
.sym 58758 min_data[4]
.sym 58759 min_data[3]
.sym 58760 $abc$29715$new_n2654_
.sym 58761 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58762 min.shift_crc
.sym 58770 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58772 min.body_cnt[0]
.sym 58774 min.body_cnt[1]
.sym 58775 min.body_cnt[2]
.sym 58781 min.body_counter_rst
.sym 58783 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[0]
.sym 58786 min.body_counter_en
.sym 58787 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[3]
.sym 58794 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[2]
.sym 58798 min.body_cnt[3]
.sym 58800 $nextpnr_ICESTORM_LC_7$O
.sym 58803 min.body_cnt[0]
.sym 58806 $auto$alumacc.cc:474:replace_alu$9653.C[2]
.sym 58808 min.body_cnt[1]
.sym 58812 $auto$alumacc.cc:474:replace_alu$9653.C[3]
.sym 58814 min.body_cnt[2]
.sym 58816 $auto$alumacc.cc:474:replace_alu$9653.C[2]
.sym 58819 min.body_cnt[3]
.sym 58822 $auto$alumacc.cc:474:replace_alu$9653.C[3]
.sym 58825 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[0]
.sym 58827 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58831 min.body_cnt[3]
.sym 58832 min.body_cnt[0]
.sym 58833 min.body_cnt[2]
.sym 58834 min.body_cnt[1]
.sym 58837 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58840 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[3]
.sym 58844 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 58845 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[2]
.sym 58847 min.body_counter_en
.sym 58848 o_sclk$SB_IO_OUT_$glb_clk
.sym 58849 min.body_counter_rst
.sym 58850 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17631_new_inv_
.sym 58851 $abc$29715$new_n2780_
.sym 58852 min_data[3]
.sym 58853 min_data[1]
.sym 58854 $abc$29715$new_n2639_
.sym 58855 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[7]_new_inv_
.sym 58856 $abc$29715$new_n2613_
.sym 58857 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 58873 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 58874 uart.tx_state[0]
.sym 58875 $abc$29715$new_n4005_
.sym 58878 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 58879 min.state_reg[1]
.sym 58881 $abc$29715$new_n2599_
.sym 58882 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58883 min.latch_inputs
.sym 58884 min.state_reg[2]
.sym 58891 $PACKER_VCC_NET
.sym 58892 min.body_counter_en
.sym 58893 min.i_array[10][5]
.sym 58894 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 58895 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 58896 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 58897 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 58898 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 58899 min.data[17]
.sym 58900 min.body_counter_en
.sym 58901 min.data[25]
.sym 58902 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25964
.sym 58903 min.body_cnt[0]
.sym 58904 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58905 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 58906 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 58907 min.data[1]
.sym 58909 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 58915 $abc$29715$new_n2649_
.sym 58917 $0\tx_wait[0:0]
.sym 58918 min.data[9]
.sym 58919 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 58924 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 58926 min.i_array[10][5]
.sym 58927 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 58931 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58932 min.body_counter_en
.sym 58933 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 58936 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58938 min.body_counter_en
.sym 58939 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 58942 min.data[25]
.sym 58943 min.data[1]
.sym 58944 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 58945 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 58948 min.body_counter_en
.sym 58949 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 58950 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 58951 $abc$29715$new_n2649_
.sym 58954 min.data[17]
.sym 58955 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 58956 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 58957 min.data[9]
.sym 58961 $0\tx_wait[0:0]
.sym 58966 min.body_cnt[0]
.sym 58967 $PACKER_VCC_NET
.sym 58970 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25964
.sym 58971 o_sclk$SB_IO_OUT_$glb_clk
.sym 58973 uart.tx_state[1]
.sym 58974 min_data[2]
.sym 58975 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 58976 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25880
.sym 58977 $abc$29715$new_n2654_
.sym 58978 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[2]_new_inv_
.sym 58979 uart.tx_state[0]
.sym 58980 $abc$29715$new_n2786_
.sym 58987 min.i_array[10][5]
.sym 58993 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 58995 min_data[5]
.sym 58996 min_data[3]
.sym 58997 $abc$29715$new_n2621_
.sym 58998 cic_i0.comb_stage[0][35]
.sym 58999 $abc$29715$new_n2728_
.sym 59001 q0_long[102]
.sym 59002 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 59003 $0\tx_wait[0:0]
.sym 59004 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 59006 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 59007 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[6]_new_
.sym 59008 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 59017 packet_trigger
.sym 59021 cic_i0.comb_stage[0][31]
.sym 59022 $abc$29715$new_n4004_
.sym 59027 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[7]_new_inv_
.sym 59029 min.state_reg[0]
.sym 59031 min.body_counter_en
.sym 59034 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17635[2]_new_inv_
.sym 59038 cic_i0.comb_stage[0][24]
.sym 59039 min.state_reg[1]
.sym 59043 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59044 min.state_reg[2]
.sym 59047 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59048 min.body_counter_en
.sym 59049 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[7]_new_inv_
.sym 59054 min.state_reg[0]
.sym 59055 min.state_reg[2]
.sym 59056 min.state_reg[1]
.sym 59060 packet_trigger
.sym 59061 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59067 cic_i0.comb_stage[0][24]
.sym 59073 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59074 packet_trigger
.sym 59077 min.state_reg[2]
.sym 59078 min.state_reg[1]
.sym 59080 min.state_reg[0]
.sym 59083 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17635[2]_new_inv_
.sym 59084 $abc$29715$new_n4004_
.sym 59091 cic_i0.comb_stage[0][31]
.sym 59094 dclk_$glb_clk
.sym 59096 $abc$29715$new_n2627_
.sym 59097 $abc$29715$new_n4006_
.sym 59098 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[2]_new_inv_
.sym 59099 min.data[16]
.sym 59100 $abc$29715$new_n2619_
.sym 59101 $abc$29715$new_n2628_
.sym 59102 min.data[12]
.sym 59103 min.data[3]
.sym 59110 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59123 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 59125 min.data[4]
.sym 59126 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 59127 min.data[3]
.sym 59128 uart.tx_state[0]
.sym 59141 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 59144 cic_i0.comb_stage[0][37]
.sym 59152 cic_i0.int_stage[5][31]
.sym 59158 cic_i0.comb_stage[0][35]
.sym 59161 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 59166 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 59167 cic_i0.comb_stage[1][53]
.sym 59171 cic_i0.comb_stage[0][35]
.sym 59177 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 59191 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 59195 cic_i0.comb_stage[0][37]
.sym 59202 cic_i0.comb_stage[1][53]
.sym 59207 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 59215 cic_i0.int_stage[5][31]
.sym 59217 dclk_$glb_clk
.sym 59219 $abc$29715$new_n2755_
.sym 59220 uart.tx_data[2]
.sym 59221 uart.tx_data[7]
.sym 59222 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17674[2]_new_inv_
.sym 59223 uart.tx_data[1]
.sym 59224 $abc$29715$new_n2752_
.sym 59225 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[6]_new_
.sym 59226 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[2]_new_inv_
.sym 59231 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 59239 q0_long[93]
.sym 59244 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 59246 min_data[4]
.sym 59248 min.state_reg[0]
.sym 59250 uart.tx_state[1]
.sym 59251 $abc$29715$new_n2744_
.sym 59254 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 59260 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 59262 cic_i0.int_stage[5][37]
.sym 59265 min.data[6]
.sym 59267 min.data[10]
.sym 59270 min.data[2]
.sym 59276 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 59278 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 59289 cic_i0.comb_stage[0][34]
.sym 59295 cic_i0.comb_stage[0][34]
.sym 59312 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 59323 min.data[6]
.sym 59326 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 59329 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 59330 min.data[2]
.sym 59331 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 59332 min.data[10]
.sym 59338 cic_i0.int_stage[5][37]
.sym 59340 dclk_$glb_clk
.sym 59342 min.data[13]
.sym 59343 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[2]_new_
.sym 59344 min.data[4]
.sym 59345 min.data[11]
.sym 59346 min.data[8]
.sym 59347 min.data[5]
.sym 59348 min.data[0]
.sym 59349 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[1]_new_
.sym 59354 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 59363 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 59366 uart.tx_data[7]
.sym 59369 $abc$29715$new_n4006_
.sym 59370 uart.tx_data[1]
.sym 59371 q0_long[95]
.sym 59372 $abc$29715$new_n2739_
.sym 59374 uart.tx_state[0]
.sym 59377 q0_long[94]
.sym 59388 q0_long[99]
.sym 59402 q0_long[91]
.sym 59406 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 59408 q0_long[92]
.sym 59410 q0_long[96]
.sym 59414 q0_long[100]
.sym 59419 q0_long[91]
.sym 59423 q0_long[100]
.sym 59428 q0_long[92]
.sym 59441 q0_long[99]
.sym 59449 q0_long[96]
.sym 59455 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 59462 min.latch_inputs_$glb_ce
.sym 59463 o_sclk$SB_IO_OUT_$glb_clk
.sym 59465 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[54]
.sym 59466 $abc$29715$new_n2739_
.sym 59467 min.state_reg[0]
.sym 59470 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10923_Y[7]_new_inv_
.sym 59471 $0\tx_wait[0:0]
.sym 59477 q0_long[98]
.sym 59482 q0_long[103]
.sym 59484 q0_long[99]
.sym 59489 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 59490 $abc$29715$new_n2728_
.sym 59491 q0_long[101]
.sym 59492 q0_long[102]
.sym 59494 $0\tx_wait[0:0]
.sym 59495 q0_long[90]
.sym 59513 transmit_fifo.addr_rd[1]
.sym 59517 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25745
.sym 59518 transmit_fifo.addr_rd[4]
.sym 59520 transmit_fifo.addr_rd[0]
.sym 59528 transmit_fifo.addr_rd[6]
.sym 59532 transmit_fifo.addr_rd[2]
.sym 59533 transmit_fifo.addr_rd[3]
.sym 59535 transmit_fifo.addr_rd[5]
.sym 59538 $nextpnr_ICESTORM_LC_9$O
.sym 59540 transmit_fifo.addr_rd[0]
.sym 59544 $auto$alumacc.cc:474:replace_alu$9659.C[2]
.sym 59547 transmit_fifo.addr_rd[1]
.sym 59550 $auto$alumacc.cc:474:replace_alu$9659.C[3]
.sym 59552 transmit_fifo.addr_rd[2]
.sym 59554 $auto$alumacc.cc:474:replace_alu$9659.C[2]
.sym 59556 $auto$alumacc.cc:474:replace_alu$9659.C[4]
.sym 59558 transmit_fifo.addr_rd[3]
.sym 59560 $auto$alumacc.cc:474:replace_alu$9659.C[3]
.sym 59562 $auto$alumacc.cc:474:replace_alu$9659.C[5]
.sym 59564 transmit_fifo.addr_rd[4]
.sym 59566 $auto$alumacc.cc:474:replace_alu$9659.C[4]
.sym 59568 $auto$alumacc.cc:474:replace_alu$9659.C[6]
.sym 59570 transmit_fifo.addr_rd[5]
.sym 59572 $auto$alumacc.cc:474:replace_alu$9659.C[5]
.sym 59575 transmit_fifo.addr_rd[6]
.sym 59578 $auto$alumacc.cc:474:replace_alu$9659.C[6]
.sym 59581 transmit_fifo.addr_rd[1]
.sym 59583 transmit_fifo.addr_rd[0]
.sym 59585 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25745
.sym 59586 o_sclk$SB_IO_OUT_$glb_clk
.sym 59588 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 59589 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 59590 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[62]
.sym 59591 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[63]
.sym 59592 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[60]
.sym 59593 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 59594 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[61]
.sym 59595 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 59600 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[28]
.sym 59610 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59612 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[4]
.sym 59613 uart.tx_state[0]
.sym 59618 transmit_fifo.addr_wr[3]
.sym 59619 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 59622 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 59623 cic_q0.comb_stage[4][60]
.sym 59631 transmit_fifo.addr_rd[2]
.sym 59633 transmit_fifo.addr_rd[4]
.sym 59635 transmit_fifo.addr_rd[0]
.sym 59636 transmit_fifo.addr_rd[1]
.sym 59640 transmit_fifo.addr_rd[3]
.sym 59642 transmit_fifo.addr_rd[5]
.sym 59643 transmit_fifo.addr_rd[6]
.sym 59646 $PACKER_VCC_NET
.sym 59651 transmit_fifo.addr_wr[0]
.sym 59654 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59656 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25745
.sym 59662 transmit_fifo.addr_rd[3]
.sym 59670 transmit_fifo.addr_rd[1]
.sym 59676 transmit_fifo.addr_rd[5]
.sym 59682 transmit_fifo.addr_rd[6]
.sym 59688 transmit_fifo.addr_rd[4]
.sym 59695 transmit_fifo.addr_rd[2]
.sym 59699 $PACKER_VCC_NET
.sym 59700 transmit_fifo.addr_rd[0]
.sym 59705 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59707 transmit_fifo.addr_wr[0]
.sym 59708 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25745
.sym 59709 o_sclk$SB_IO_OUT_$glb_clk
.sym 59711 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[69]
.sym 59712 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 59713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 59714 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 59715 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 59716 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[66]
.sym 59717 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[69]
.sym 59718 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 59724 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[61]
.sym 59726 cic_q0.comb_stage[4][63]
.sym 59727 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[55]
.sym 59729 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[51]
.sym 59731 q0_long[91]
.sym 59733 q0_long[92]
.sym 59743 $abc$29715$new_n2744_
.sym 59752 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[3]
.sym 59754 transmit_fifo.addr_wr[2]
.sym 59755 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[6]
.sym 59756 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 59757 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[2]
.sym 59758 transmit_fifo.addr_wr[6]
.sym 59759 transmit_fifo.addr_wr[0]
.sym 59761 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[1]
.sym 59762 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[5]
.sym 59763 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25711
.sym 59764 transmit_fifo.addr_wr[4]
.sym 59765 transmit_fifo.addr_wr[5]
.sym 59772 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[4]
.sym 59775 transmit_fifo.addr_wr[1]
.sym 59778 transmit_fifo.addr_wr[3]
.sym 59784 $auto$alumacc.cc:474:replace_alu$9662.C[1]
.sym 59786 transmit_fifo.addr_wr[0]
.sym 59787 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 59790 $auto$alumacc.cc:474:replace_alu$9662.C[2]
.sym 59792 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[1]
.sym 59793 transmit_fifo.addr_wr[1]
.sym 59794 $auto$alumacc.cc:474:replace_alu$9662.C[1]
.sym 59796 $auto$alumacc.cc:474:replace_alu$9662.C[3]
.sym 59798 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[2]
.sym 59799 transmit_fifo.addr_wr[2]
.sym 59800 $auto$alumacc.cc:474:replace_alu$9662.C[2]
.sym 59802 $auto$alumacc.cc:474:replace_alu$9662.C[4]
.sym 59804 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[3]
.sym 59805 transmit_fifo.addr_wr[3]
.sym 59806 $auto$alumacc.cc:474:replace_alu$9662.C[3]
.sym 59808 $auto$alumacc.cc:474:replace_alu$9662.C[5]
.sym 59810 transmit_fifo.addr_wr[4]
.sym 59811 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[4]
.sym 59812 $auto$alumacc.cc:474:replace_alu$9662.C[4]
.sym 59814 $auto$alumacc.cc:474:replace_alu$9662.C[6]
.sym 59816 transmit_fifo.addr_wr[5]
.sym 59817 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[5]
.sym 59818 $auto$alumacc.cc:474:replace_alu$9662.C[5]
.sym 59821 transmit_fifo.addr_wr[6]
.sym 59822 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[6]
.sym 59824 $auto$alumacc.cc:474:replace_alu$9662.C[6]
.sym 59829 transmit_fifo.addr_wr[1]
.sym 59831 $abc$29715$auto$dff2dffe.cc:175:make_patterns_logic$25711
.sym 59832 o_sclk$SB_IO_OUT_$glb_clk
.sym 59834 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 59836 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 59837 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[79]
.sym 59838 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 59839 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[78]
.sym 59841 istx
.sym 59847 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[69]
.sym 59850 q0_long[100]
.sym 59854 q0_long[96]
.sym 59858 uart.tx_data[1]
.sym 59859 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 59860 transmit_fifo.addr_wr[5]
.sym 59861 q0_long[94]
.sym 59863 q0_long[95]
.sym 59864 transmit_fifo.addr_wr[0]
.sym 59865 istx
.sym 59866 uart.tx_state[0]
.sym 59868 fifo_data[0]
.sym 59881 transmit_fifo.addr_wr[6]
.sym 59882 transmit_fifo.addr_wr[0]
.sym 59884 $PACKER_VCC_NET
.sym 59885 transmit_fifo.addr_wr[2]
.sym 59886 istx
.sym 59887 transmit_fifo.addr_wr[4]
.sym 59890 transmit_fifo.addr_wr[1]
.sym 59894 transmit_fifo.addr_wr[3]
.sym 59896 transmit_fifo.addr_wr[5]
.sym 59907 $nextpnr_ICESTORM_LC_8$O
.sym 59909 transmit_fifo.addr_wr[0]
.sym 59913 $auto$alumacc.cc:474:replace_alu$9656.C[2]
.sym 59915 transmit_fifo.addr_wr[1]
.sym 59919 $auto$alumacc.cc:474:replace_alu$9656.C[3]
.sym 59921 transmit_fifo.addr_wr[2]
.sym 59923 $auto$alumacc.cc:474:replace_alu$9656.C[2]
.sym 59925 $auto$alumacc.cc:474:replace_alu$9656.C[4]
.sym 59928 transmit_fifo.addr_wr[3]
.sym 59929 $auto$alumacc.cc:474:replace_alu$9656.C[3]
.sym 59931 $auto$alumacc.cc:474:replace_alu$9656.C[5]
.sym 59933 transmit_fifo.addr_wr[4]
.sym 59935 $auto$alumacc.cc:474:replace_alu$9656.C[4]
.sym 59937 $auto$alumacc.cc:474:replace_alu$9656.C[6]
.sym 59940 transmit_fifo.addr_wr[5]
.sym 59941 $auto$alumacc.cc:474:replace_alu$9656.C[5]
.sym 59944 transmit_fifo.addr_wr[6]
.sym 59947 $auto$alumacc.cc:474:replace_alu$9656.C[6]
.sym 59950 transmit_fifo.addr_wr[0]
.sym 59953 $PACKER_VCC_NET
.sym 59954 istx
.sym 59955 o_sclk$SB_IO_OUT_$glb_clk
.sym 59958 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[86]
.sym 59959 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 59962 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 59963 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[85]
.sym 59964 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 59972 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[79]
.sym 59974 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 59977 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 59982 $abc$29715$new_n2728_
.sym 59984 q0_long[102]
.sym 59985 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 59987 q0_long[101]
.sym 59988 cic_i0.dec[0]
.sym 60002 $PACKER_VCC_NET
.sym 60003 uart.tx_countdown[3]
.sym 60005 uart.tx_countdown[5]
.sym 60006 uart.tx_countdown[4]
.sym 60007 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 60013 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60016 uart.tx_countdown[0]
.sym 60019 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 60020 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 60026 uart.tx_countdown[2]
.sym 60028 uart.tx_countdown[1]
.sym 60029 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60030 $nextpnr_ICESTORM_LC_12$O
.sym 60033 uart.tx_countdown[0]
.sym 60036 $auto$alumacc.cc:474:replace_alu$9671.C[2]
.sym 60038 $PACKER_VCC_NET
.sym 60039 uart.tx_countdown[1]
.sym 60042 $auto$alumacc.cc:474:replace_alu$9671.C[3]
.sym 60044 uart.tx_countdown[2]
.sym 60045 $PACKER_VCC_NET
.sym 60046 $auto$alumacc.cc:474:replace_alu$9671.C[2]
.sym 60048 $auto$alumacc.cc:474:replace_alu$9671.C[4]
.sym 60050 $PACKER_VCC_NET
.sym 60051 uart.tx_countdown[3]
.sym 60052 $auto$alumacc.cc:474:replace_alu$9671.C[3]
.sym 60054 $auto$alumacc.cc:474:replace_alu$9671.C[5]
.sym 60056 uart.tx_countdown[4]
.sym 60057 $PACKER_VCC_NET
.sym 60058 $auto$alumacc.cc:474:replace_alu$9671.C[4]
.sym 60061 uart.tx_countdown[5]
.sym 60062 $PACKER_VCC_NET
.sym 60064 $auto$alumacc.cc:474:replace_alu$9671.C[5]
.sym 60067 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 60069 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 60073 uart.tx_countdown[5]
.sym 60074 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60075 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 60076 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60078 o_sclk$SB_IO_OUT_$glb_clk
.sym 60080 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 60081 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[4]_new_
.sym 60083 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[0]_new_
.sym 60084 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 60085 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[3]_new_
.sym 60086 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 60087 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[91]
.sym 60093 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[85]
.sym 60100 cic_q0.comb_stage[4][87]
.sym 60104 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 60105 uart.tx_state[0]
.sym 60106 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 60113 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 60114 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 60123 $abc$29715$auto$wreduce.cc:455:run$9519[2]
.sym 60125 $abc$29715$new_n2733_
.sym 60126 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 60128 cic_i0.dec[1]
.sym 60131 uart.tx_countdown[2]
.sym 60132 uart.tx_countdown[5]
.sym 60133 $abc$29715$new_n2733_
.sym 60134 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 60135 $abc$29715$auto$ice40_ffinit.cc:141:execute$29691
.sym 60136 $abc$29715$auto$ice40_ffinit.cc:141:execute$29703
.sym 60140 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60141 $abc$29715$new_n2731_
.sym 60144 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 60147 $abc$29715$new_n2729_
.sym 60148 cic_i0.dec[0]
.sym 60152 $abc$29715$new_n2729_
.sym 60155 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60156 $abc$29715$auto$wreduce.cc:455:run$9519[2]
.sym 60157 uart.tx_countdown[2]
.sym 60160 $abc$29715$new_n2729_
.sym 60161 $abc$29715$new_n2733_
.sym 60163 $abc$29715$new_n2731_
.sym 60172 $abc$29715$auto$ice40_ffinit.cc:141:execute$29691
.sym 60178 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 60179 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 60180 uart.tx_countdown[5]
.sym 60181 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60187 $abc$29715$auto$ice40_ffinit.cc:141:execute$29703
.sym 60190 $abc$29715$new_n2729_
.sym 60191 $abc$29715$new_n2733_
.sym 60192 $abc$29715$new_n2731_
.sym 60193 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 60196 cic_i0.dec[1]
.sym 60200 cic_i0.dec[0]
.sym 60201 o_sclk$SB_IO_OUT_$glb_clk
.sym 60203 uart.tx_bits_remaining[1]
.sym 60204 $abc$29715$new_n2772_
.sym 60205 $abc$29715$new_n2761_
.sym 60206 $abc$29715$new_n2777_
.sym 60207 $abc$29715$new_n2771_
.sym 60208 uart.tx_data[4]
.sym 60209 $abc$29715$techmap\uart.$3\tx_bits_remaining[3:0][1]_new_inv_
.sym 60210 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 60219 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 60220 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[91]
.sym 60225 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60247 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60252 $abc$29715$techmap\uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 60253 uart.tx_countdown[0]
.sym 60254 $abc$29715$techmap\uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 60255 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60262 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 60263 uart.tx_countdown[1]
.sym 60264 $abc$29715$new_n2771_
.sym 60265 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 60271 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 60273 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 60277 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 60283 $abc$29715$techmap\uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 60285 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60290 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60291 $abc$29715$new_n2771_
.sym 60292 $abc$29715$techmap\uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 60295 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60298 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 60302 $abc$29715$techmap\uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 60304 $abc$29715$techmap\uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 60308 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60309 uart.tx_countdown[1]
.sym 60310 uart.tx_countdown[0]
.sym 60313 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60314 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60316 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 60319 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60320 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60322 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 60324 o_sclk$SB_IO_OUT_$glb_clk
.sym 60328 $abc$29715$auto$wreduce.cc:455:run$9517[2]
.sym 60329 $abc$29715$auto$wreduce.cc:455:run$9517[3]
.sym 60330 uart.tx_bits_remaining[0]
.sym 60331 $abc$29715$auto$wreduce.cc:455:run$9517[0]
.sym 60332 uart.tx_bits_remaining[2]
.sym 60333 uart.tx_bits_remaining[3]
.sym 60340 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60357 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 60368 uart.tx_countdown[0]
.sym 60376 $PACKER_VCC_NET
.sym 60382 uart.tx_countdown[0]
.sym 60384 $abc$29715$auto$wreduce.cc:455:run$9519[0]
.sym 60394 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60406 uart.tx_countdown[0]
.sym 60409 $PACKER_VCC_NET
.sym 60412 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 60413 $abc$29715$auto$wreduce.cc:455:run$9519[0]
.sym 60414 uart.tx_countdown[0]
.sym 60465 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 60600 cic_q0.int_stage[3][0]
.sym 60612 cic_q0.int_stage[2][0]
.sym 60631 cic_q0.int_stage[3][0]
.sym 60632 cic_q0.int_stage[2][0]
.sym 60671 o_sclk$SB_IO_OUT_$glb_clk
.sym 60675 clk25
.sym 60678 cic_q0.int_stage[4][1]
.sym 60679 cic_q0.int_stage[4][2]
.sym 60680 cic_q0.int_stage[4][3]
.sym 60681 cic_q0.int_stage[4][4]
.sym 60682 cic_q0.int_stage[4][5]
.sym 60683 cic_q0.int_stage[4][6]
.sym 60684 cic_q0.int_stage[4][7]
.sym 60691 $PACKER_GND_NET
.sym 60712 $PACKER_GND_NET
.sym 60730 cic_q0.int_stage[3][0]
.sym 60755 cic_q0.int_stage[3][0]
.sym 60759 cic_q0.int_stage[3][5]
.sym 60761 cic_q0.int_stage[3][7]
.sym 60763 cic_q0.int_stage[3][1]
.sym 60765 cic_q0.int_stage[3][3]
.sym 60771 cic_q0.int_stage[2][4]
.sym 60772 cic_q0.int_stage[3][2]
.sym 60773 cic_q0.int_stage[2][1]
.sym 60774 cic_q0.int_stage[3][4]
.sym 60775 cic_q0.int_stage[2][2]
.sym 60776 cic_q0.int_stage[2][0]
.sym 60777 cic_q0.int_stage[2][3]
.sym 60781 cic_q0.int_stage[2][5]
.sym 60783 cic_q0.int_stage[2][6]
.sym 60784 cic_q0.int_stage[3][6]
.sym 60785 cic_q0.int_stage[2][7]
.sym 60786 $auto$alumacc.cc:474:replace_alu$9602.C[1]
.sym 60788 cic_q0.int_stage[3][0]
.sym 60789 cic_q0.int_stage[2][0]
.sym 60792 $auto$alumacc.cc:474:replace_alu$9602.C[2]
.sym 60794 cic_q0.int_stage[3][1]
.sym 60795 cic_q0.int_stage[2][1]
.sym 60796 $auto$alumacc.cc:474:replace_alu$9602.C[1]
.sym 60798 $auto$alumacc.cc:474:replace_alu$9602.C[3]
.sym 60800 cic_q0.int_stage[2][2]
.sym 60801 cic_q0.int_stage[3][2]
.sym 60802 $auto$alumacc.cc:474:replace_alu$9602.C[2]
.sym 60804 $auto$alumacc.cc:474:replace_alu$9602.C[4]
.sym 60806 cic_q0.int_stage[3][3]
.sym 60807 cic_q0.int_stage[2][3]
.sym 60808 $auto$alumacc.cc:474:replace_alu$9602.C[3]
.sym 60810 $auto$alumacc.cc:474:replace_alu$9602.C[5]
.sym 60812 cic_q0.int_stage[2][4]
.sym 60813 cic_q0.int_stage[3][4]
.sym 60814 $auto$alumacc.cc:474:replace_alu$9602.C[4]
.sym 60816 $auto$alumacc.cc:474:replace_alu$9602.C[6]
.sym 60818 cic_q0.int_stage[2][5]
.sym 60819 cic_q0.int_stage[3][5]
.sym 60820 $auto$alumacc.cc:474:replace_alu$9602.C[5]
.sym 60822 $auto$alumacc.cc:474:replace_alu$9602.C[7]
.sym 60824 cic_q0.int_stage[3][6]
.sym 60825 cic_q0.int_stage[2][6]
.sym 60826 $auto$alumacc.cc:474:replace_alu$9602.C[6]
.sym 60828 $auto$alumacc.cc:474:replace_alu$9602.C[8]
.sym 60830 cic_q0.int_stage[2][7]
.sym 60831 cic_q0.int_stage[3][7]
.sym 60832 $auto$alumacc.cc:474:replace_alu$9602.C[7]
.sym 60834 o_sclk$SB_IO_OUT_$glb_clk
.sym 60836 cic_q0.int_stage[4][8]
.sym 60837 cic_q0.int_stage[4][9]
.sym 60838 cic_q0.int_stage[4][10]
.sym 60839 cic_q0.int_stage[4][11]
.sym 60840 cic_q0.int_stage[4][12]
.sym 60841 cic_q0.int_stage[4][13]
.sym 60842 cic_q0.int_stage[4][14]
.sym 60843 cic_q0.int_stage[4][15]
.sym 60856 $PACKER_VCC_NET
.sym 60872 $auto$alumacc.cc:474:replace_alu$9602.C[8]
.sym 60878 cic_q0.int_stage[3][9]
.sym 60884 cic_q0.int_stage[3][15]
.sym 60888 cic_q0.int_stage[3][11]
.sym 60890 cic_q0.int_stage[3][13]
.sym 60891 cic_q0.int_stage[3][14]
.sym 60893 cic_q0.int_stage[3][8]
.sym 60894 cic_q0.int_stage[2][8]
.sym 60895 cic_q0.int_stage[3][10]
.sym 60896 cic_q0.int_stage[2][13]
.sym 60898 cic_q0.int_stage[2][10]
.sym 60900 cic_q0.int_stage[2][11]
.sym 60902 cic_q0.int_stage[2][12]
.sym 60904 cic_q0.int_stage[2][9]
.sym 60905 cic_q0.int_stage[3][12]
.sym 60906 cic_q0.int_stage[2][14]
.sym 60908 cic_q0.int_stage[2][15]
.sym 60909 $auto$alumacc.cc:474:replace_alu$9602.C[9]
.sym 60911 cic_q0.int_stage[2][8]
.sym 60912 cic_q0.int_stage[3][8]
.sym 60913 $auto$alumacc.cc:474:replace_alu$9602.C[8]
.sym 60915 $auto$alumacc.cc:474:replace_alu$9602.C[10]
.sym 60917 cic_q0.int_stage[2][9]
.sym 60918 cic_q0.int_stage[3][9]
.sym 60919 $auto$alumacc.cc:474:replace_alu$9602.C[9]
.sym 60921 $auto$alumacc.cc:474:replace_alu$9602.C[11]
.sym 60923 cic_q0.int_stage[2][10]
.sym 60924 cic_q0.int_stage[3][10]
.sym 60925 $auto$alumacc.cc:474:replace_alu$9602.C[10]
.sym 60927 $auto$alumacc.cc:474:replace_alu$9602.C[12]
.sym 60929 cic_q0.int_stage[3][11]
.sym 60930 cic_q0.int_stage[2][11]
.sym 60931 $auto$alumacc.cc:474:replace_alu$9602.C[11]
.sym 60933 $auto$alumacc.cc:474:replace_alu$9602.C[13]
.sym 60935 cic_q0.int_stage[3][12]
.sym 60936 cic_q0.int_stage[2][12]
.sym 60937 $auto$alumacc.cc:474:replace_alu$9602.C[12]
.sym 60939 $auto$alumacc.cc:474:replace_alu$9602.C[14]
.sym 60941 cic_q0.int_stage[3][13]
.sym 60942 cic_q0.int_stage[2][13]
.sym 60943 $auto$alumacc.cc:474:replace_alu$9602.C[13]
.sym 60945 $auto$alumacc.cc:474:replace_alu$9602.C[15]
.sym 60947 cic_q0.int_stage[3][14]
.sym 60948 cic_q0.int_stage[2][14]
.sym 60949 $auto$alumacc.cc:474:replace_alu$9602.C[14]
.sym 60951 $auto$alumacc.cc:474:replace_alu$9602.C[16]
.sym 60953 cic_q0.int_stage[2][15]
.sym 60954 cic_q0.int_stage[3][15]
.sym 60955 $auto$alumacc.cc:474:replace_alu$9602.C[15]
.sym 60957 o_sclk$SB_IO_OUT_$glb_clk
.sym 60959 cic_q0.int_stage[4][16]
.sym 60960 cic_q0.int_stage[4][17]
.sym 60961 cic_q0.int_stage[4][18]
.sym 60962 cic_q0.int_stage[4][19]
.sym 60963 cic_q0.int_stage[4][20]
.sym 60964 cic_q0.int_stage[4][21]
.sym 60965 cic_q0.int_stage[4][22]
.sym 60966 cic_q0.int_stage[4][23]
.sym 60995 $auto$alumacc.cc:474:replace_alu$9602.C[16]
.sym 61003 cic_q0.int_stage[3][19]
.sym 61005 cic_q0.int_stage[3][21]
.sym 61009 cic_q0.int_stage[3][17]
.sym 61012 cic_q0.int_stage[3][20]
.sym 61015 cic_q0.int_stage[3][23]
.sym 61016 cic_q0.int_stage[3][16]
.sym 61017 cic_q0.int_stage[2][16]
.sym 61018 cic_q0.int_stage[3][18]
.sym 61019 cic_q0.int_stage[2][17]
.sym 61021 cic_q0.int_stage[2][18]
.sym 61023 cic_q0.int_stage[2][23]
.sym 61025 cic_q0.int_stage[2][20]
.sym 61027 cic_q0.int_stage[2][21]
.sym 61029 cic_q0.int_stage[2][22]
.sym 61030 cic_q0.int_stage[3][22]
.sym 61031 cic_q0.int_stage[2][19]
.sym 61032 $auto$alumacc.cc:474:replace_alu$9602.C[17]
.sym 61034 cic_q0.int_stage[2][16]
.sym 61035 cic_q0.int_stage[3][16]
.sym 61036 $auto$alumacc.cc:474:replace_alu$9602.C[16]
.sym 61038 $auto$alumacc.cc:474:replace_alu$9602.C[18]
.sym 61040 cic_q0.int_stage[3][17]
.sym 61041 cic_q0.int_stage[2][17]
.sym 61042 $auto$alumacc.cc:474:replace_alu$9602.C[17]
.sym 61044 $auto$alumacc.cc:474:replace_alu$9602.C[19]
.sym 61046 cic_q0.int_stage[2][18]
.sym 61047 cic_q0.int_stage[3][18]
.sym 61048 $auto$alumacc.cc:474:replace_alu$9602.C[18]
.sym 61050 $auto$alumacc.cc:474:replace_alu$9602.C[20]
.sym 61052 cic_q0.int_stage[2][19]
.sym 61053 cic_q0.int_stage[3][19]
.sym 61054 $auto$alumacc.cc:474:replace_alu$9602.C[19]
.sym 61056 $auto$alumacc.cc:474:replace_alu$9602.C[21]
.sym 61058 cic_q0.int_stage[3][20]
.sym 61059 cic_q0.int_stage[2][20]
.sym 61060 $auto$alumacc.cc:474:replace_alu$9602.C[20]
.sym 61062 $auto$alumacc.cc:474:replace_alu$9602.C[22]
.sym 61064 cic_q0.int_stage[2][21]
.sym 61065 cic_q0.int_stage[3][21]
.sym 61066 $auto$alumacc.cc:474:replace_alu$9602.C[21]
.sym 61068 $auto$alumacc.cc:474:replace_alu$9602.C[23]
.sym 61070 cic_q0.int_stage[3][22]
.sym 61071 cic_q0.int_stage[2][22]
.sym 61072 $auto$alumacc.cc:474:replace_alu$9602.C[22]
.sym 61074 $auto$alumacc.cc:474:replace_alu$9602.C[24]
.sym 61076 cic_q0.int_stage[3][23]
.sym 61077 cic_q0.int_stage[2][23]
.sym 61078 $auto$alumacc.cc:474:replace_alu$9602.C[23]
.sym 61080 o_sclk$SB_IO_OUT_$glb_clk
.sym 61082 cic_q0.int_stage[4][24]
.sym 61083 cic_q0.int_stage[4][25]
.sym 61084 cic_q0.int_stage[4][26]
.sym 61085 cic_q0.int_stage[4][27]
.sym 61086 cic_q0.int_stage[4][28]
.sym 61087 cic_q0.int_stage[4][29]
.sym 61088 cic_q0.int_stage[4][30]
.sym 61089 cic_q0.int_stage[4][31]
.sym 61094 cic_q0.int_stage[5][20]
.sym 61116 cic_q0.int_stage[3][0]
.sym 61118 $auto$alumacc.cc:474:replace_alu$9602.C[24]
.sym 61124 cic_q0.int_stage[3][25]
.sym 61129 cic_q0.int_stage[3][30]
.sym 61130 cic_q0.int_stage[3][31]
.sym 61134 cic_q0.int_stage[3][27]
.sym 61136 cic_q0.int_stage[3][29]
.sym 61139 cic_q0.int_stage[3][24]
.sym 61140 cic_q0.int_stage[2][24]
.sym 61142 cic_q0.int_stage[2][29]
.sym 61144 cic_q0.int_stage[2][30]
.sym 61146 cic_q0.int_stage[2][27]
.sym 61148 cic_q0.int_stage[2][28]
.sym 61149 cic_q0.int_stage[3][26]
.sym 61150 cic_q0.int_stage[2][25]
.sym 61151 cic_q0.int_stage[3][28]
.sym 61152 cic_q0.int_stage[2][26]
.sym 61154 cic_q0.int_stage[2][31]
.sym 61155 $auto$alumacc.cc:474:replace_alu$9602.C[25]
.sym 61157 cic_q0.int_stage[2][24]
.sym 61158 cic_q0.int_stage[3][24]
.sym 61159 $auto$alumacc.cc:474:replace_alu$9602.C[24]
.sym 61161 $auto$alumacc.cc:474:replace_alu$9602.C[26]
.sym 61163 cic_q0.int_stage[2][25]
.sym 61164 cic_q0.int_stage[3][25]
.sym 61165 $auto$alumacc.cc:474:replace_alu$9602.C[25]
.sym 61167 $auto$alumacc.cc:474:replace_alu$9602.C[27]
.sym 61169 cic_q0.int_stage[3][26]
.sym 61170 cic_q0.int_stage[2][26]
.sym 61171 $auto$alumacc.cc:474:replace_alu$9602.C[26]
.sym 61173 $auto$alumacc.cc:474:replace_alu$9602.C[28]
.sym 61175 cic_q0.int_stage[3][27]
.sym 61176 cic_q0.int_stage[2][27]
.sym 61177 $auto$alumacc.cc:474:replace_alu$9602.C[27]
.sym 61179 $auto$alumacc.cc:474:replace_alu$9602.C[29]
.sym 61181 cic_q0.int_stage[3][28]
.sym 61182 cic_q0.int_stage[2][28]
.sym 61183 $auto$alumacc.cc:474:replace_alu$9602.C[28]
.sym 61185 $auto$alumacc.cc:474:replace_alu$9602.C[30]
.sym 61187 cic_q0.int_stage[3][29]
.sym 61188 cic_q0.int_stage[2][29]
.sym 61189 $auto$alumacc.cc:474:replace_alu$9602.C[29]
.sym 61191 $auto$alumacc.cc:474:replace_alu$9602.C[31]
.sym 61193 cic_q0.int_stage[2][30]
.sym 61194 cic_q0.int_stage[3][30]
.sym 61195 $auto$alumacc.cc:474:replace_alu$9602.C[30]
.sym 61197 $auto$alumacc.cc:474:replace_alu$9602.C[32]
.sym 61199 cic_q0.int_stage[2][31]
.sym 61200 cic_q0.int_stage[3][31]
.sym 61201 $auto$alumacc.cc:474:replace_alu$9602.C[31]
.sym 61203 o_sclk$SB_IO_OUT_$glb_clk
.sym 61205 cic_q0.int_stage[4][32]
.sym 61206 cic_q0.int_stage[4][33]
.sym 61207 cic_q0.int_stage[4][34]
.sym 61208 cic_q0.int_stage[4][35]
.sym 61209 cic_q0.int_stage[4][36]
.sym 61210 cic_q0.int_stage[4][37]
.sym 61211 cic_q0.int_stage[4][38]
.sym 61212 cic_q0.int_stage[4][39]
.sym 61213 o_adcfb_n$SB_IO_OUT
.sym 61234 q0[0]
.sym 61241 $auto$alumacc.cc:474:replace_alu$9602.C[32]
.sym 61248 cic_q0.int_stage[3][34]
.sym 61249 cic_q0.int_stage[3][35]
.sym 61251 cic_q0.int_stage[3][37]
.sym 61255 cic_q0.int_stage[3][33]
.sym 61258 cic_q0.int_stage[3][36]
.sym 61260 cic_q0.int_stage[3][38]
.sym 61261 cic_q0.int_stage[3][39]
.sym 61262 cic_q0.int_stage[3][32]
.sym 61263 cic_q0.int_stage[2][32]
.sym 61265 cic_q0.int_stage[2][33]
.sym 61267 cic_q0.int_stage[2][34]
.sym 61269 cic_q0.int_stage[2][39]
.sym 61271 cic_q0.int_stage[2][36]
.sym 61273 cic_q0.int_stage[2][37]
.sym 61275 cic_q0.int_stage[2][38]
.sym 61277 cic_q0.int_stage[2][35]
.sym 61278 $auto$alumacc.cc:474:replace_alu$9602.C[33]
.sym 61280 cic_q0.int_stage[2][32]
.sym 61281 cic_q0.int_stage[3][32]
.sym 61282 $auto$alumacc.cc:474:replace_alu$9602.C[32]
.sym 61284 $auto$alumacc.cc:474:replace_alu$9602.C[34]
.sym 61286 cic_q0.int_stage[3][33]
.sym 61287 cic_q0.int_stage[2][33]
.sym 61288 $auto$alumacc.cc:474:replace_alu$9602.C[33]
.sym 61290 $auto$alumacc.cc:474:replace_alu$9602.C[35]
.sym 61292 cic_q0.int_stage[2][34]
.sym 61293 cic_q0.int_stage[3][34]
.sym 61294 $auto$alumacc.cc:474:replace_alu$9602.C[34]
.sym 61296 $auto$alumacc.cc:474:replace_alu$9602.C[36]
.sym 61298 cic_q0.int_stage[2][35]
.sym 61299 cic_q0.int_stage[3][35]
.sym 61300 $auto$alumacc.cc:474:replace_alu$9602.C[35]
.sym 61302 $auto$alumacc.cc:474:replace_alu$9602.C[37]
.sym 61304 cic_q0.int_stage[3][36]
.sym 61305 cic_q0.int_stage[2][36]
.sym 61306 $auto$alumacc.cc:474:replace_alu$9602.C[36]
.sym 61308 $auto$alumacc.cc:474:replace_alu$9602.C[38]
.sym 61310 cic_q0.int_stage[2][37]
.sym 61311 cic_q0.int_stage[3][37]
.sym 61312 $auto$alumacc.cc:474:replace_alu$9602.C[37]
.sym 61314 $auto$alumacc.cc:474:replace_alu$9602.C[39]
.sym 61316 cic_q0.int_stage[3][38]
.sym 61317 cic_q0.int_stage[2][38]
.sym 61318 $auto$alumacc.cc:474:replace_alu$9602.C[38]
.sym 61320 $auto$alumacc.cc:474:replace_alu$9602.C[40]
.sym 61322 cic_q0.int_stage[3][39]
.sym 61323 cic_q0.int_stage[2][39]
.sym 61324 $auto$alumacc.cc:474:replace_alu$9602.C[39]
.sym 61326 o_sclk$SB_IO_OUT_$glb_clk
.sym 61328 cic_q0.int_stage[4][40]
.sym 61329 cic_q0.int_stage[4][41]
.sym 61330 cic_q0.int_stage[4][42]
.sym 61331 cic_q0.int_stage[4][43]
.sym 61332 cic_q0.int_stage[4][44]
.sym 61333 cic_q0.int_stage[4][45]
.sym 61334 cic_q0.int_stage[4][46]
.sym 61335 cic_q0.int_stage[4][47]
.sym 61364 $auto$alumacc.cc:474:replace_alu$9602.C[40]
.sym 61371 cic_q0.int_stage[3][42]
.sym 61372 cic_q0.int_stage[3][43]
.sym 61373 cic_q0.int_stage[3][44]
.sym 61374 cic_q0.int_stage[3][45]
.sym 61378 cic_q0.int_stage[3][41]
.sym 61384 cic_q0.int_stage[3][47]
.sym 61386 cic_q0.int_stage[2][44]
.sym 61388 cic_q0.int_stage[2][41]
.sym 61390 cic_q0.int_stage[2][42]
.sym 61392 cic_q0.int_stage[2][47]
.sym 61393 cic_q0.int_stage[3][40]
.sym 61394 cic_q0.int_stage[2][40]
.sym 61396 cic_q0.int_stage[2][45]
.sym 61398 cic_q0.int_stage[2][46]
.sym 61399 cic_q0.int_stage[3][46]
.sym 61400 cic_q0.int_stage[2][43]
.sym 61401 $auto$alumacc.cc:474:replace_alu$9602.C[41]
.sym 61403 cic_q0.int_stage[3][40]
.sym 61404 cic_q0.int_stage[2][40]
.sym 61405 $auto$alumacc.cc:474:replace_alu$9602.C[40]
.sym 61407 $auto$alumacc.cc:474:replace_alu$9602.C[42]
.sym 61409 cic_q0.int_stage[3][41]
.sym 61410 cic_q0.int_stage[2][41]
.sym 61411 $auto$alumacc.cc:474:replace_alu$9602.C[41]
.sym 61413 $auto$alumacc.cc:474:replace_alu$9602.C[43]
.sym 61415 cic_q0.int_stage[2][42]
.sym 61416 cic_q0.int_stage[3][42]
.sym 61417 $auto$alumacc.cc:474:replace_alu$9602.C[42]
.sym 61419 $auto$alumacc.cc:474:replace_alu$9602.C[44]
.sym 61421 cic_q0.int_stage[2][43]
.sym 61422 cic_q0.int_stage[3][43]
.sym 61423 $auto$alumacc.cc:474:replace_alu$9602.C[43]
.sym 61425 $auto$alumacc.cc:474:replace_alu$9602.C[45]
.sym 61427 cic_q0.int_stage[2][44]
.sym 61428 cic_q0.int_stage[3][44]
.sym 61429 $auto$alumacc.cc:474:replace_alu$9602.C[44]
.sym 61431 $auto$alumacc.cc:474:replace_alu$9602.C[46]
.sym 61433 cic_q0.int_stage[2][45]
.sym 61434 cic_q0.int_stage[3][45]
.sym 61435 $auto$alumacc.cc:474:replace_alu$9602.C[45]
.sym 61437 $auto$alumacc.cc:474:replace_alu$9602.C[47]
.sym 61439 cic_q0.int_stage[3][46]
.sym 61440 cic_q0.int_stage[2][46]
.sym 61441 $auto$alumacc.cc:474:replace_alu$9602.C[46]
.sym 61443 $auto$alumacc.cc:474:replace_alu$9602.C[48]
.sym 61445 cic_q0.int_stage[3][47]
.sym 61446 cic_q0.int_stage[2][47]
.sym 61447 $auto$alumacc.cc:474:replace_alu$9602.C[47]
.sym 61449 o_sclk$SB_IO_OUT_$glb_clk
.sym 61451 cic_q0.int_stage[4][48]
.sym 61452 cic_q0.int_stage[4][49]
.sym 61453 cic_q0.int_stage[4][50]
.sym 61454 cic_q0.int_stage[4][51]
.sym 61455 cic_q0.int_stage[4][52]
.sym 61456 cic_q0.int_stage[4][53]
.sym 61457 cic_q0.int_stage[4][54]
.sym 61458 cic_q0.int_stage[4][55]
.sym 61462 $abc$29715$new_n4008_
.sym 61487 $auto$alumacc.cc:474:replace_alu$9602.C[48]
.sym 61493 cic_q0.int_stage[3][49]
.sym 61499 cic_q0.int_stage[3][55]
.sym 61503 cic_q0.int_stage[3][51]
.sym 61505 cic_q0.int_stage[3][53]
.sym 61506 cic_q0.int_stage[3][54]
.sym 61509 cic_q0.int_stage[2][52]
.sym 61510 cic_q0.int_stage[3][50]
.sym 61511 cic_q0.int_stage[2][53]
.sym 61512 cic_q0.int_stage[3][52]
.sym 61513 cic_q0.int_stage[2][50]
.sym 61515 cic_q0.int_stage[2][51]
.sym 61516 cic_q0.int_stage[3][48]
.sym 61517 cic_q0.int_stage[2][48]
.sym 61519 cic_q0.int_stage[2][49]
.sym 61521 cic_q0.int_stage[2][54]
.sym 61523 cic_q0.int_stage[2][55]
.sym 61524 $auto$alumacc.cc:474:replace_alu$9602.C[49]
.sym 61526 cic_q0.int_stage[3][48]
.sym 61527 cic_q0.int_stage[2][48]
.sym 61528 $auto$alumacc.cc:474:replace_alu$9602.C[48]
.sym 61530 $auto$alumacc.cc:474:replace_alu$9602.C[50]
.sym 61532 cic_q0.int_stage[2][49]
.sym 61533 cic_q0.int_stage[3][49]
.sym 61534 $auto$alumacc.cc:474:replace_alu$9602.C[49]
.sym 61536 $auto$alumacc.cc:474:replace_alu$9602.C[51]
.sym 61538 cic_q0.int_stage[2][50]
.sym 61539 cic_q0.int_stage[3][50]
.sym 61540 $auto$alumacc.cc:474:replace_alu$9602.C[50]
.sym 61542 $auto$alumacc.cc:474:replace_alu$9602.C[52]
.sym 61544 cic_q0.int_stage[3][51]
.sym 61545 cic_q0.int_stage[2][51]
.sym 61546 $auto$alumacc.cc:474:replace_alu$9602.C[51]
.sym 61548 $auto$alumacc.cc:474:replace_alu$9602.C[53]
.sym 61550 cic_q0.int_stage[2][52]
.sym 61551 cic_q0.int_stage[3][52]
.sym 61552 $auto$alumacc.cc:474:replace_alu$9602.C[52]
.sym 61554 $auto$alumacc.cc:474:replace_alu$9602.C[54]
.sym 61556 cic_q0.int_stage[3][53]
.sym 61557 cic_q0.int_stage[2][53]
.sym 61558 $auto$alumacc.cc:474:replace_alu$9602.C[53]
.sym 61560 $auto$alumacc.cc:474:replace_alu$9602.C[55]
.sym 61562 cic_q0.int_stage[3][54]
.sym 61563 cic_q0.int_stage[2][54]
.sym 61564 $auto$alumacc.cc:474:replace_alu$9602.C[54]
.sym 61566 $auto$alumacc.cc:474:replace_alu$9602.C[56]
.sym 61568 cic_q0.int_stage[2][55]
.sym 61569 cic_q0.int_stage[3][55]
.sym 61570 $auto$alumacc.cc:474:replace_alu$9602.C[55]
.sym 61572 o_sclk$SB_IO_OUT_$glb_clk
.sym 61574 cic_q0.int_stage[4][56]
.sym 61575 cic_q0.int_stage[4][57]
.sym 61576 cic_q0.int_stage[4][58]
.sym 61577 cic_q0.int_stage[4][59]
.sym 61578 cic_q0.int_stage[4][60]
.sym 61579 cic_q0.int_stage[4][61]
.sym 61580 cic_q0.int_stage[4][62]
.sym 61581 cic_q0.int_stage[4][63]
.sym 61590 cic_q0.int_stage[5][53]
.sym 61601 cic_q0.int_stage[3][0]
.sym 61610 $auto$alumacc.cc:474:replace_alu$9602.C[56]
.sym 61615 cic_q0.int_stage[3][56]
.sym 61620 cic_q0.int_stage[3][61]
.sym 61621 cic_q0.int_stage[3][62]
.sym 61622 cic_q0.int_stage[3][63]
.sym 61624 cic_q0.int_stage[3][57]
.sym 61625 cic_q0.int_stage[2][62]
.sym 61626 cic_q0.int_stage[3][59]
.sym 61627 cic_q0.int_stage[3][60]
.sym 61632 cic_q0.int_stage[2][56]
.sym 61633 cic_q0.int_stage[3][58]
.sym 61634 cic_q0.int_stage[2][57]
.sym 61636 cic_q0.int_stage[2][58]
.sym 61638 cic_q0.int_stage[2][59]
.sym 61640 cic_q0.int_stage[2][60]
.sym 61642 cic_q0.int_stage[2][61]
.sym 61646 cic_q0.int_stage[2][63]
.sym 61647 $auto$alumacc.cc:474:replace_alu$9602.C[57]
.sym 61649 cic_q0.int_stage[2][56]
.sym 61650 cic_q0.int_stage[3][56]
.sym 61651 $auto$alumacc.cc:474:replace_alu$9602.C[56]
.sym 61653 $auto$alumacc.cc:474:replace_alu$9602.C[58]
.sym 61655 cic_q0.int_stage[3][57]
.sym 61656 cic_q0.int_stage[2][57]
.sym 61657 $auto$alumacc.cc:474:replace_alu$9602.C[57]
.sym 61659 $auto$alumacc.cc:474:replace_alu$9602.C[59]
.sym 61661 cic_q0.int_stage[2][58]
.sym 61662 cic_q0.int_stage[3][58]
.sym 61663 $auto$alumacc.cc:474:replace_alu$9602.C[58]
.sym 61665 $auto$alumacc.cc:474:replace_alu$9602.C[60]
.sym 61667 cic_q0.int_stage[3][59]
.sym 61668 cic_q0.int_stage[2][59]
.sym 61669 $auto$alumacc.cc:474:replace_alu$9602.C[59]
.sym 61671 $auto$alumacc.cc:474:replace_alu$9602.C[61]
.sym 61673 cic_q0.int_stage[3][60]
.sym 61674 cic_q0.int_stage[2][60]
.sym 61675 $auto$alumacc.cc:474:replace_alu$9602.C[60]
.sym 61677 $auto$alumacc.cc:474:replace_alu$9602.C[62]
.sym 61679 cic_q0.int_stage[2][61]
.sym 61680 cic_q0.int_stage[3][61]
.sym 61681 $auto$alumacc.cc:474:replace_alu$9602.C[61]
.sym 61683 $auto$alumacc.cc:474:replace_alu$9602.C[63]
.sym 61685 cic_q0.int_stage[2][62]
.sym 61686 cic_q0.int_stage[3][62]
.sym 61687 $auto$alumacc.cc:474:replace_alu$9602.C[62]
.sym 61689 $auto$alumacc.cc:474:replace_alu$9602.C[64]
.sym 61691 cic_q0.int_stage[2][63]
.sym 61692 cic_q0.int_stage[3][63]
.sym 61693 $auto$alumacc.cc:474:replace_alu$9602.C[63]
.sym 61695 o_sclk$SB_IO_OUT_$glb_clk
.sym 61697 cic_q0.int_stage[4][64]
.sym 61698 cic_q0.int_stage[4][65]
.sym 61699 cic_q0.int_stage[4][66]
.sym 61700 cic_q0.int_stage[4][67]
.sym 61701 cic_q0.int_stage[4][68]
.sym 61702 cic_q0.int_stage[4][69]
.sym 61703 cic_q0.int_stage[4][70]
.sym 61704 cic_q0.int_stage[4][71]
.sym 61708 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 61711 cic_q0.int_stage[2][62]
.sym 61727 q0[0]
.sym 61733 $auto$alumacc.cc:474:replace_alu$9602.C[64]
.sym 61738 cic_q0.int_stage[3][64]
.sym 61739 cic_q0.int_stage[3][65]
.sym 61744 cic_q0.int_stage[3][70]
.sym 61745 cic_q0.int_stage[3][71]
.sym 61749 cic_q0.int_stage[3][67]
.sym 61751 cic_q0.int_stage[3][69]
.sym 61755 cic_q0.int_stage[2][64]
.sym 61757 cic_q0.int_stage[2][69]
.sym 61759 cic_q0.int_stage[2][70]
.sym 61761 cic_q0.int_stage[2][67]
.sym 61763 cic_q0.int_stage[2][68]
.sym 61764 cic_q0.int_stage[3][66]
.sym 61765 cic_q0.int_stage[2][65]
.sym 61766 cic_q0.int_stage[3][68]
.sym 61767 cic_q0.int_stage[2][66]
.sym 61769 cic_q0.int_stage[2][71]
.sym 61770 $auto$alumacc.cc:474:replace_alu$9602.C[65]
.sym 61772 cic_q0.int_stage[2][64]
.sym 61773 cic_q0.int_stage[3][64]
.sym 61774 $auto$alumacc.cc:474:replace_alu$9602.C[64]
.sym 61776 $auto$alumacc.cc:474:replace_alu$9602.C[66]
.sym 61778 cic_q0.int_stage[2][65]
.sym 61779 cic_q0.int_stage[3][65]
.sym 61780 $auto$alumacc.cc:474:replace_alu$9602.C[65]
.sym 61782 $auto$alumacc.cc:474:replace_alu$9602.C[67]
.sym 61784 cic_q0.int_stage[3][66]
.sym 61785 cic_q0.int_stage[2][66]
.sym 61786 $auto$alumacc.cc:474:replace_alu$9602.C[66]
.sym 61788 $auto$alumacc.cc:474:replace_alu$9602.C[68]
.sym 61790 cic_q0.int_stage[3][67]
.sym 61791 cic_q0.int_stage[2][67]
.sym 61792 $auto$alumacc.cc:474:replace_alu$9602.C[67]
.sym 61794 $auto$alumacc.cc:474:replace_alu$9602.C[69]
.sym 61796 cic_q0.int_stage[3][68]
.sym 61797 cic_q0.int_stage[2][68]
.sym 61798 $auto$alumacc.cc:474:replace_alu$9602.C[68]
.sym 61800 $auto$alumacc.cc:474:replace_alu$9602.C[70]
.sym 61802 cic_q0.int_stage[3][69]
.sym 61803 cic_q0.int_stage[2][69]
.sym 61804 $auto$alumacc.cc:474:replace_alu$9602.C[69]
.sym 61806 $auto$alumacc.cc:474:replace_alu$9602.C[71]
.sym 61808 cic_q0.int_stage[2][70]
.sym 61809 cic_q0.int_stage[3][70]
.sym 61810 $auto$alumacc.cc:474:replace_alu$9602.C[70]
.sym 61812 $auto$alumacc.cc:474:replace_alu$9602.C[72]
.sym 61814 cic_q0.int_stage[2][71]
.sym 61815 cic_q0.int_stage[3][71]
.sym 61816 $auto$alumacc.cc:474:replace_alu$9602.C[71]
.sym 61818 o_sclk$SB_IO_OUT_$glb_clk
.sym 61820 cic_q0.int_stage[4][72]
.sym 61821 cic_q0.int_stage[4][73]
.sym 61822 cic_q0.int_stage[4][74]
.sym 61823 cic_q0.int_stage[4][75]
.sym 61824 cic_q0.int_stage[4][76]
.sym 61825 cic_q0.int_stage[4][77]
.sym 61826 cic_q0.int_stage[4][78]
.sym 61827 cic_q0.int_stage[4][79]
.sym 61831 min.state_reg[1]
.sym 61856 $auto$alumacc.cc:474:replace_alu$9602.C[72]
.sym 61863 cic_q0.int_stage[3][74]
.sym 61866 cic_q0.int_stage[3][77]
.sym 61868 cic_q0.int_stage[3][79]
.sym 61870 cic_q0.int_stage[3][73]
.sym 61872 cic_q0.int_stage[3][75]
.sym 61875 cic_q0.int_stage[3][78]
.sym 61877 cic_q0.int_stage[3][72]
.sym 61878 cic_q0.int_stage[2][72]
.sym 61880 cic_q0.int_stage[2][73]
.sym 61882 cic_q0.int_stage[2][74]
.sym 61884 cic_q0.int_stage[2][75]
.sym 61886 cic_q0.int_stage[2][76]
.sym 61888 cic_q0.int_stage[2][77]
.sym 61889 cic_q0.int_stage[3][76]
.sym 61890 cic_q0.int_stage[2][78]
.sym 61892 cic_q0.int_stage[2][79]
.sym 61893 $auto$alumacc.cc:474:replace_alu$9602.C[73]
.sym 61895 cic_q0.int_stage[2][72]
.sym 61896 cic_q0.int_stage[3][72]
.sym 61897 $auto$alumacc.cc:474:replace_alu$9602.C[72]
.sym 61899 $auto$alumacc.cc:474:replace_alu$9602.C[74]
.sym 61901 cic_q0.int_stage[3][73]
.sym 61902 cic_q0.int_stage[2][73]
.sym 61903 $auto$alumacc.cc:474:replace_alu$9602.C[73]
.sym 61905 $auto$alumacc.cc:474:replace_alu$9602.C[75]
.sym 61907 cic_q0.int_stage[2][74]
.sym 61908 cic_q0.int_stage[3][74]
.sym 61909 $auto$alumacc.cc:474:replace_alu$9602.C[74]
.sym 61911 $auto$alumacc.cc:474:replace_alu$9602.C[76]
.sym 61913 cic_q0.int_stage[3][75]
.sym 61914 cic_q0.int_stage[2][75]
.sym 61915 $auto$alumacc.cc:474:replace_alu$9602.C[75]
.sym 61917 $auto$alumacc.cc:474:replace_alu$9602.C[77]
.sym 61919 cic_q0.int_stage[3][76]
.sym 61920 cic_q0.int_stage[2][76]
.sym 61921 $auto$alumacc.cc:474:replace_alu$9602.C[76]
.sym 61923 $auto$alumacc.cc:474:replace_alu$9602.C[78]
.sym 61925 cic_q0.int_stage[2][77]
.sym 61926 cic_q0.int_stage[3][77]
.sym 61927 $auto$alumacc.cc:474:replace_alu$9602.C[77]
.sym 61929 $auto$alumacc.cc:474:replace_alu$9602.C[79]
.sym 61931 cic_q0.int_stage[3][78]
.sym 61932 cic_q0.int_stage[2][78]
.sym 61933 $auto$alumacc.cc:474:replace_alu$9602.C[78]
.sym 61935 $auto$alumacc.cc:474:replace_alu$9602.C[80]
.sym 61937 cic_q0.int_stage[2][79]
.sym 61938 cic_q0.int_stage[3][79]
.sym 61939 $auto$alumacc.cc:474:replace_alu$9602.C[79]
.sym 61941 o_sclk$SB_IO_OUT_$glb_clk
.sym 61943 cic_q0.int_stage[4][80]
.sym 61944 cic_q0.int_stage[4][81]
.sym 61945 cic_q0.int_stage[4][82]
.sym 61946 cic_q0.int_stage[4][83]
.sym 61947 cic_q0.int_stage[4][84]
.sym 61948 cic_q0.int_stage[4][85]
.sym 61949 cic_q0.int_stage[4][86]
.sym 61950 cic_q0.int_stage[4][87]
.sym 61954 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 61967 min.data[23]
.sym 61979 $auto$alumacc.cc:474:replace_alu$9602.C[80]
.sym 61984 cic_q0.int_stage[3][80]
.sym 61987 cic_q0.int_stage[3][83]
.sym 61989 cic_q0.int_stage[3][85]
.sym 61990 cic_q0.int_stage[3][86]
.sym 61993 cic_q0.int_stage[3][81]
.sym 61994 cic_q0.int_stage[3][82]
.sym 61999 cic_q0.int_stage[3][87]
.sym 62001 cic_q0.int_stage[2][80]
.sym 62003 cic_q0.int_stage[2][81]
.sym 62005 cic_q0.int_stage[2][86]
.sym 62007 cic_q0.int_stage[2][87]
.sym 62009 cic_q0.int_stage[2][84]
.sym 62011 cic_q0.int_stage[2][85]
.sym 62012 cic_q0.int_stage[3][84]
.sym 62013 cic_q0.int_stage[2][82]
.sym 62015 cic_q0.int_stage[2][83]
.sym 62016 $auto$alumacc.cc:474:replace_alu$9602.C[81]
.sym 62018 cic_q0.int_stage[2][80]
.sym 62019 cic_q0.int_stage[3][80]
.sym 62020 $auto$alumacc.cc:474:replace_alu$9602.C[80]
.sym 62022 $auto$alumacc.cc:474:replace_alu$9602.C[82]
.sym 62024 cic_q0.int_stage[3][81]
.sym 62025 cic_q0.int_stage[2][81]
.sym 62026 $auto$alumacc.cc:474:replace_alu$9602.C[81]
.sym 62028 $auto$alumacc.cc:474:replace_alu$9602.C[83]
.sym 62030 cic_q0.int_stage[3][82]
.sym 62031 cic_q0.int_stage[2][82]
.sym 62032 $auto$alumacc.cc:474:replace_alu$9602.C[82]
.sym 62034 $auto$alumacc.cc:474:replace_alu$9602.C[84]
.sym 62036 cic_q0.int_stage[2][83]
.sym 62037 cic_q0.int_stage[3][83]
.sym 62038 $auto$alumacc.cc:474:replace_alu$9602.C[83]
.sym 62040 $auto$alumacc.cc:474:replace_alu$9602.C[85]
.sym 62042 cic_q0.int_stage[3][84]
.sym 62043 cic_q0.int_stage[2][84]
.sym 62044 $auto$alumacc.cc:474:replace_alu$9602.C[84]
.sym 62046 $auto$alumacc.cc:474:replace_alu$9602.C[86]
.sym 62048 cic_q0.int_stage[2][85]
.sym 62049 cic_q0.int_stage[3][85]
.sym 62050 $auto$alumacc.cc:474:replace_alu$9602.C[85]
.sym 62052 $auto$alumacc.cc:474:replace_alu$9602.C[87]
.sym 62054 cic_q0.int_stage[2][86]
.sym 62055 cic_q0.int_stage[3][86]
.sym 62056 $auto$alumacc.cc:474:replace_alu$9602.C[86]
.sym 62058 $auto$alumacc.cc:474:replace_alu$9602.C[88]
.sym 62060 cic_q0.int_stage[3][87]
.sym 62061 cic_q0.int_stage[2][87]
.sym 62062 $auto$alumacc.cc:474:replace_alu$9602.C[87]
.sym 62064 o_sclk$SB_IO_OUT_$glb_clk
.sym 62066 cic_q0.int_stage[4][88]
.sym 62067 cic_q0.int_stage[4][89]
.sym 62068 cic_q0.int_stage[4][90]
.sym 62069 cic_q0.int_stage[4][91]
.sym 62070 cic_q0.int_stage[4][92]
.sym 62071 cic_q0.int_stage[4][93]
.sym 62072 cic_q0.int_stage[4][94]
.sym 62073 cic_q0.int_stage[4][95]
.sym 62077 min.state_reg[2]
.sym 62094 cic_q0.int_stage[3][0]
.sym 62097 $abc$29715$new_n2612_
.sym 62099 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 62102 $auto$alumacc.cc:474:replace_alu$9602.C[88]
.sym 62109 cic_q0.int_stage[3][90]
.sym 62112 cic_q0.int_stage[3][93]
.sym 62114 cic_q0.int_stage[3][95]
.sym 62116 cic_q0.int_stage[3][89]
.sym 62118 cic_q0.int_stage[3][91]
.sym 62121 cic_q0.int_stage[3][94]
.sym 62123 cic_q0.int_stage[3][88]
.sym 62124 cic_q0.int_stage[2][88]
.sym 62126 cic_q0.int_stage[2][89]
.sym 62128 cic_q0.int_stage[2][90]
.sym 62130 cic_q0.int_stage[2][91]
.sym 62132 cic_q0.int_stage[2][92]
.sym 62134 cic_q0.int_stage[2][93]
.sym 62135 cic_q0.int_stage[3][92]
.sym 62136 cic_q0.int_stage[2][94]
.sym 62138 cic_q0.int_stage[2][95]
.sym 62139 $auto$alumacc.cc:474:replace_alu$9602.C[89]
.sym 62141 cic_q0.int_stage[2][88]
.sym 62142 cic_q0.int_stage[3][88]
.sym 62143 $auto$alumacc.cc:474:replace_alu$9602.C[88]
.sym 62145 $auto$alumacc.cc:474:replace_alu$9602.C[90]
.sym 62147 cic_q0.int_stage[3][89]
.sym 62148 cic_q0.int_stage[2][89]
.sym 62149 $auto$alumacc.cc:474:replace_alu$9602.C[89]
.sym 62151 $auto$alumacc.cc:474:replace_alu$9602.C[91]
.sym 62153 cic_q0.int_stage[2][90]
.sym 62154 cic_q0.int_stage[3][90]
.sym 62155 $auto$alumacc.cc:474:replace_alu$9602.C[90]
.sym 62157 $auto$alumacc.cc:474:replace_alu$9602.C[92]
.sym 62159 cic_q0.int_stage[3][91]
.sym 62160 cic_q0.int_stage[2][91]
.sym 62161 $auto$alumacc.cc:474:replace_alu$9602.C[91]
.sym 62163 $auto$alumacc.cc:474:replace_alu$9602.C[93]
.sym 62165 cic_q0.int_stage[3][92]
.sym 62166 cic_q0.int_stage[2][92]
.sym 62167 $auto$alumacc.cc:474:replace_alu$9602.C[92]
.sym 62169 $auto$alumacc.cc:474:replace_alu$9602.C[94]
.sym 62171 cic_q0.int_stage[2][93]
.sym 62172 cic_q0.int_stage[3][93]
.sym 62173 $auto$alumacc.cc:474:replace_alu$9602.C[93]
.sym 62175 $auto$alumacc.cc:474:replace_alu$9602.C[95]
.sym 62177 cic_q0.int_stage[3][94]
.sym 62178 cic_q0.int_stage[2][94]
.sym 62179 $auto$alumacc.cc:474:replace_alu$9602.C[94]
.sym 62181 $auto$alumacc.cc:474:replace_alu$9602.C[96]
.sym 62183 cic_q0.int_stage[2][95]
.sym 62184 cic_q0.int_stage[3][95]
.sym 62185 $auto$alumacc.cc:474:replace_alu$9602.C[95]
.sym 62187 o_sclk$SB_IO_OUT_$glb_clk
.sym 62189 cic_q0.int_stage[4][96]
.sym 62190 cic_q0.int_stage[4][97]
.sym 62191 cic_q0.int_stage[4][98]
.sym 62192 cic_q0.int_stage[4][99]
.sym 62193 cic_q0.int_stage[4][100]
.sym 62194 cic_q0.int_stage[4][101]
.sym 62195 cic_q0.int_stage[4][102]
.sym 62196 cic_q0.int_stage[4][103]
.sym 62199 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[1]_new_inv_
.sym 62200 min.i_array[7][4]
.sym 62213 min.state_reg[2]
.sym 62215 q0[0]
.sym 62221 min_data[5]
.sym 62225 $auto$alumacc.cc:474:replace_alu$9602.C[96]
.sym 62230 cic_q0.int_stage[2][103]
.sym 62231 cic_q0.int_stage[3][97]
.sym 62236 cic_q0.int_stage[3][102]
.sym 62237 cic_q0.int_stage[3][103]
.sym 62241 cic_q0.int_stage[3][99]
.sym 62242 cic_q0.int_stage[2][102]
.sym 62246 cic_q0.int_stage[3][96]
.sym 62247 cic_q0.int_stage[2][96]
.sym 62248 cic_q0.int_stage[3][98]
.sym 62249 cic_q0.int_stage[2][101]
.sym 62251 cic_q0.int_stage[2][98]
.sym 62253 cic_q0.int_stage[2][99]
.sym 62255 cic_q0.int_stage[2][100]
.sym 62257 cic_q0.int_stage[2][97]
.sym 62258 cic_q0.int_stage[3][100]
.sym 62259 cic_q0.int_stage[3][101]
.sym 62262 $auto$alumacc.cc:474:replace_alu$9602.C[97]
.sym 62264 cic_q0.int_stage[2][96]
.sym 62265 cic_q0.int_stage[3][96]
.sym 62266 $auto$alumacc.cc:474:replace_alu$9602.C[96]
.sym 62268 $auto$alumacc.cc:474:replace_alu$9602.C[98]
.sym 62270 cic_q0.int_stage[2][97]
.sym 62271 cic_q0.int_stage[3][97]
.sym 62272 $auto$alumacc.cc:474:replace_alu$9602.C[97]
.sym 62274 $auto$alumacc.cc:474:replace_alu$9602.C[99]
.sym 62276 cic_q0.int_stage[2][98]
.sym 62277 cic_q0.int_stage[3][98]
.sym 62278 $auto$alumacc.cc:474:replace_alu$9602.C[98]
.sym 62280 $auto$alumacc.cc:474:replace_alu$9602.C[100]
.sym 62282 cic_q0.int_stage[3][99]
.sym 62283 cic_q0.int_stage[2][99]
.sym 62284 $auto$alumacc.cc:474:replace_alu$9602.C[99]
.sym 62286 $auto$alumacc.cc:474:replace_alu$9602.C[101]
.sym 62288 cic_q0.int_stage[3][100]
.sym 62289 cic_q0.int_stage[2][100]
.sym 62290 $auto$alumacc.cc:474:replace_alu$9602.C[100]
.sym 62292 $auto$alumacc.cc:474:replace_alu$9602.C[102]
.sym 62294 cic_q0.int_stage[3][101]
.sym 62295 cic_q0.int_stage[2][101]
.sym 62296 $auto$alumacc.cc:474:replace_alu$9602.C[101]
.sym 62298 $auto$alumacc.cc:474:replace_alu$9602.C[103]
.sym 62300 cic_q0.int_stage[2][102]
.sym 62301 cic_q0.int_stage[3][102]
.sym 62302 $auto$alumacc.cc:474:replace_alu$9602.C[102]
.sym 62304 $auto$alumacc.cc:474:replace_alu$9602.C[104]
.sym 62306 cic_q0.int_stage[2][103]
.sym 62307 cic_q0.int_stage[3][103]
.sym 62308 $auto$alumacc.cc:474:replace_alu$9602.C[103]
.sym 62310 o_sclk$SB_IO_OUT_$glb_clk
.sym 62312 cic_q0.int_stage[4][104]
.sym 62313 cic_q0.int_stage[4][105]
.sym 62318 cic_q0.int_stage[4][0]
.sym 62322 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17674[2]_new_inv_
.sym 62324 cic_q0.int_stage[2][103]
.sym 62337 min.i_array[10][6]
.sym 62338 min_data[2]
.sym 62340 $abc$29715$new_n2654_
.sym 62341 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 62342 min.i_array[10][6]
.sym 62343 min.i_array[8][3]
.sym 62348 $auto$alumacc.cc:474:replace_alu$9602.C[104]
.sym 62353 cic_q0.int_stage[3][104]
.sym 62354 cic_q0.int_stage[3][105]
.sym 62358 cic_q0.int_stage[1][0]
.sym 62359 min.i_array[8][3]
.sym 62360 $abc$29715$new_n2610_
.sym 62362 $abc$29715$new_n2611_
.sym 62363 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 62367 $abc$29715$new_n2612_
.sym 62368 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 62369 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 62370 cic_q0.int_stage[2][104]
.sym 62373 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[3]_new_
.sym 62375 q0[0]
.sym 62377 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62378 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 62380 cic_q0.int_stage[2][105]
.sym 62381 min.data[27]
.sym 62382 min.data[19]
.sym 62385 $auto$alumacc.cc:474:replace_alu$9602.C[105]
.sym 62387 cic_q0.int_stage[2][104]
.sym 62388 cic_q0.int_stage[3][104]
.sym 62389 $auto$alumacc.cc:474:replace_alu$9602.C[104]
.sym 62392 cic_q0.int_stage[3][105]
.sym 62393 cic_q0.int_stage[2][105]
.sym 62395 $auto$alumacc.cc:474:replace_alu$9602.C[105]
.sym 62400 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 62401 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62410 min.data[19]
.sym 62412 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 62416 cic_q0.int_stage[1][0]
.sym 62419 q0[0]
.sym 62422 $abc$29715$new_n2611_
.sym 62423 $abc$29715$new_n2610_
.sym 62424 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[3]_new_
.sym 62425 $abc$29715$new_n2612_
.sym 62428 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 62429 min.i_array[8][3]
.sym 62430 min.data[27]
.sym 62431 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 62433 o_sclk$SB_IO_OUT_$glb_clk
.sym 62435 $abc$29715$new_n2689_
.sym 62436 min.i_array[9][5]
.sym 62437 min.i_array[8][2]
.sym 62438 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[5]_new_
.sym 62439 $abc$29715$new_n2676_
.sym 62440 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13862[1]_new_
.sym 62441 min.i_array[7][0]
.sym 62442 $abc$29715$new_n2690_
.sym 62445 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 62446 uart.tx_state[0]
.sym 62448 $abc$29715$new_n2611_
.sym 62460 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 62463 min.state_reg[1]
.sym 62464 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 62467 min.data[23]
.sym 62468 min.i_array[10][4]
.sym 62476 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 62477 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62478 min.i_array[10][4]
.sym 62479 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 62480 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 62482 min.data[29]
.sym 62483 min.data[21]
.sym 62484 min.body_counter_rst
.sym 62485 min.i_array[10][5]
.sym 62486 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 62487 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 62488 $abc$29715$new_n2648_
.sym 62489 min_data[6]
.sym 62490 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 62491 min.i_array[7][5]
.sym 62493 min_data[5]
.sym 62495 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 62497 min.i_array[10][6]
.sym 62499 $abc$29715$new_n2647_
.sym 62500 min.state_reg[2]
.sym 62501 min.i_array[9][5]
.sym 62502 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62503 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[5]_new_
.sym 62504 min.i_array[10][0]
.sym 62505 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17674[2]_new_inv_
.sym 62507 $abc$29715$new_n4008_
.sym 62512 min.body_counter_rst
.sym 62515 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 62517 min.i_array[10][6]
.sym 62518 min.i_array[10][5]
.sym 62521 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17674[2]_new_inv_
.sym 62522 $abc$29715$new_n2648_
.sym 62523 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[5]_new_
.sym 62524 $abc$29715$new_n2647_
.sym 62527 min.i_array[10][0]
.sym 62528 min.i_array[10][4]
.sym 62533 min.data[29]
.sym 62534 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62535 min.i_array[9][5]
.sym 62536 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 62539 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62540 min_data[6]
.sym 62541 min_data[5]
.sym 62546 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 62547 $abc$29715$new_n4008_
.sym 62548 min.state_reg[2]
.sym 62551 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 62552 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 62553 min.data[21]
.sym 62554 min.i_array[7][5]
.sym 62555 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 62556 o_sclk$SB_IO_OUT_$glb_clk
.sym 62557 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 62558 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 62559 min.i_array[9][3]
.sym 62560 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 62561 min.i_array[8][3]
.sym 62562 min.i_array[8][6]
.sym 62563 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 62564 $abc$29715$new_n2693_
.sym 62565 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 62576 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 62577 min_data[6]
.sym 62579 min.shift_crc
.sym 62580 min.body_counter_rst
.sym 62582 min.i_array[8][2]
.sym 62583 min.i_array[8][6]
.sym 62584 $abc$29715$new_n2612_
.sym 62585 $abc$29715$new_n2668_
.sym 62586 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 62588 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62589 min.i_array[10][0]
.sym 62591 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 62601 $abc$29715$new_n2668_
.sym 62604 $abc$29715$new_n2688_
.sym 62605 min.i_array[10][0]
.sym 62606 $abc$29715$new_n2666_
.sym 62607 $abc$29715$new_n2654_
.sym 62608 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13682[1]_new_
.sym 62609 $abc$29715$new_n2656_
.sym 62611 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62612 $abc$29715$new_n2654_
.sym 62613 min.i_array[10][0]
.sym 62614 min.i_array[10][6]
.sym 62615 min.i_array[9][4]
.sym 62616 $abc$29715$new_n2653_
.sym 62617 min.i_array[10][4]
.sym 62619 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13772[1]_new_inv_
.sym 62621 $abc$29715$new_n2710_
.sym 62622 min.shift_crc
.sym 62624 min_data[0]
.sym 62625 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 62627 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 62630 min.shift_crc
.sym 62632 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13682[1]_new_
.sym 62633 min.shift_crc
.sym 62634 min_data[0]
.sym 62635 $abc$29715$new_n2688_
.sym 62638 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 62639 min.i_array[10][6]
.sym 62640 min.i_array[10][0]
.sym 62641 $abc$29715$new_n2654_
.sym 62644 min.i_array[9][4]
.sym 62645 $abc$29715$new_n2656_
.sym 62646 min.shift_crc
.sym 62647 $abc$29715$new_n2653_
.sym 62650 min.shift_crc
.sym 62651 min.i_array[10][6]
.sym 62652 $abc$29715$new_n2656_
.sym 62653 min.i_array[10][0]
.sym 62656 min.i_array[10][6]
.sym 62657 min.i_array[10][0]
.sym 62658 min.i_array[10][4]
.sym 62659 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 62662 min.shift_crc
.sym 62663 min_data[0]
.sym 62664 $abc$29715$new_n2654_
.sym 62665 $abc$29715$new_n2710_
.sym 62669 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 62670 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13772[1]_new_inv_
.sym 62671 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62674 $abc$29715$new_n2666_
.sym 62675 $abc$29715$new_n2668_
.sym 62677 min.shift_crc
.sym 62678 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 62679 o_sclk$SB_IO_OUT_$glb_clk
.sym 62681 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 62682 min.i_array[8][7]
.sym 62683 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[0]_new_inv_
.sym 62684 min.i_array[9][7]
.sym 62685 min.i_array[9][2]
.sym 62686 min.i_array[7][3]
.sym 62687 $abc$29715$new_n2601_
.sym 62688 $abc$29715$new_n2612_
.sym 62692 uart.tx_state[1]
.sym 62695 min.latch_inputs
.sym 62697 min_data[2]
.sym 62699 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62701 min_data[4]
.sym 62703 $abc$29715$new_n2654_
.sym 62704 min_data[3]
.sym 62706 min.i_array[10][4]
.sym 62709 min.i_array[8][6]
.sym 62711 min_data[1]
.sym 62712 min_data[5]
.sym 62713 min.state_reg[2]
.sym 62714 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 62716 min.data[11]
.sym 62723 min.i_array[9][3]
.sym 62724 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 62725 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62728 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[6]_new_
.sym 62730 min.i_array[7][4]
.sym 62731 min_data[0]
.sym 62732 min.i_array[8][4]
.sym 62733 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 62734 min.i_array[10][3]
.sym 62735 min.i_array[9][4]
.sym 62736 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 62737 min.shift_crc
.sym 62738 min.i_array[10][4]
.sym 62739 $abc$29715$new_n2668_
.sym 62740 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[0]_new_inv_
.sym 62741 $abc$29715$new_n2683_
.sym 62742 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 62743 min.i_array[10][1]
.sym 62744 min.data[3]
.sym 62745 $abc$29715$new_n2666_
.sym 62746 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[3]_new_inv_
.sym 62747 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62748 $abc$29715$new_n2696_
.sym 62749 min.i_array[9][7]
.sym 62750 $abc$29715$new_n2654_
.sym 62751 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13907[1]_new_inv_
.sym 62752 $abc$29715$new_n2601_
.sym 62753 min.i_array[10][6]
.sym 62755 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[6]_new_
.sym 62756 $abc$29715$new_n2601_
.sym 62757 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[0]_new_inv_
.sym 62758 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[3]_new_inv_
.sym 62761 $abc$29715$new_n2696_
.sym 62762 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 62763 min.i_array[7][4]
.sym 62764 min.shift_crc
.sym 62767 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 62769 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13907[1]_new_inv_
.sym 62770 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 62773 $abc$29715$new_n2683_
.sym 62774 min_data[0]
.sym 62775 $abc$29715$new_n2654_
.sym 62776 min.shift_crc
.sym 62779 min.shift_crc
.sym 62780 $abc$29715$new_n2666_
.sym 62781 min.i_array[9][7]
.sym 62782 $abc$29715$new_n2668_
.sym 62785 min.i_array[10][1]
.sym 62786 min.i_array[10][4]
.sym 62787 min.i_array[10][3]
.sym 62788 min.i_array[10][6]
.sym 62791 min.data[3]
.sym 62792 min.i_array[9][3]
.sym 62793 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 62794 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62797 min.i_array[8][4]
.sym 62798 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 62799 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62800 min.i_array[9][4]
.sym 62801 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 62802 o_sclk$SB_IO_OUT_$glb_clk
.sym 62804 $abc$29715$new_n2604_
.sym 62805 $abc$29715$new_n2668_
.sym 62806 $abc$29715$new_n2617_
.sym 62807 min.i_array[10][0]
.sym 62808 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 62809 $abc$29715$new_n2686_
.sym 62810 min.i_array[9][0]
.sym 62811 $abc$29715$new_n2616_
.sym 62816 $abc$29715$new_n2599_
.sym 62819 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 62822 min.i_array[7][7]
.sym 62829 min.i_array[10][1]
.sym 62830 min_data[2]
.sym 62833 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 62834 min.i_array[10][6]
.sym 62836 $abc$29715$new_n2654_
.sym 62837 min.i_array[10][2]
.sym 62838 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 62845 $abc$29715$new_n2599_
.sym 62850 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 62851 min.body_cnt[3]
.sym 62852 min.body_cnt[2]
.sym 62854 min.state_reg[1]
.sym 62857 min.body_cnt[0]
.sym 62861 $abc$29715$new_n2604_
.sym 62867 min.body_cnt[1]
.sym 62873 min.state_reg[2]
.sym 62876 min.state_reg[0]
.sym 62878 min.state_reg[0]
.sym 62879 min.state_reg[2]
.sym 62880 min.state_reg[1]
.sym 62881 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 62884 min.body_cnt[2]
.sym 62885 min.body_cnt[3]
.sym 62886 min.body_cnt[0]
.sym 62887 min.body_cnt[1]
.sym 62890 min.body_cnt[3]
.sym 62891 min.body_cnt[2]
.sym 62892 min.body_cnt[1]
.sym 62893 min.body_cnt[0]
.sym 62896 min.body_cnt[0]
.sym 62897 min.body_cnt[1]
.sym 62898 min.body_cnt[2]
.sym 62899 min.body_cnt[3]
.sym 62902 min.body_cnt[3]
.sym 62903 min.body_cnt[2]
.sym 62904 min.body_cnt[1]
.sym 62905 min.body_cnt[0]
.sym 62908 min.body_cnt[0]
.sym 62909 min.body_cnt[3]
.sym 62910 min.body_cnt[2]
.sym 62911 min.body_cnt[1]
.sym 62914 $abc$29715$new_n2604_
.sym 62916 $abc$29715$new_n2599_
.sym 62920 min.body_cnt[0]
.sym 62921 min.body_cnt[3]
.sym 62922 min.body_cnt[2]
.sym 62923 min.body_cnt[1]
.sym 62927 $abc$29715$new_n2685_
.sym 62928 $abc$29715$new_n2788_
.sym 62929 $abc$29715$new_n2708_
.sym 62930 min.i_array[8][1]
.sym 62931 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[1]_new_
.sym 62932 min.i_array[9][1]
.sym 62933 $abc$29715$new_n2637_
.sym 62934 min.i_array[7][1]
.sym 62941 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 62942 min.i_array[10][0]
.sym 62943 min.shift_crc
.sym 62949 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 62951 min.state_reg[1]
.sym 62952 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 62953 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 62954 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 62957 min.data[16]
.sym 62958 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 62960 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 62961 min.i_array[10][4]
.sym 62962 min.data[28]
.sym 62968 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17631_new_inv_
.sym 62973 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17944[3]_new_inv_
.sym 62974 $abc$29715$new_n2613_
.sym 62975 $abc$29715$new_n2786_
.sym 62976 min.i_array[10][7]
.sym 62977 $abc$29715$new_n2780_
.sym 62978 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 62979 $abc$29715$new_n2635_
.sym 62980 $abc$29715$new_n2639_
.sym 62981 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 62982 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 62983 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17517_new_inv_
.sym 62984 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 62985 min.body_counter_en
.sym 62987 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 62989 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 62990 $abc$29715$new_n2637_
.sym 62992 min.i_array[10][1]
.sym 62993 min.body_counter_en
.sym 62995 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 62996 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[1]_new_
.sym 62997 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 62998 min.i_array[10][3]
.sym 63001 $abc$29715$new_n2635_
.sym 63002 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[1]_new_
.sym 63003 $abc$29715$new_n2637_
.sym 63004 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17944[3]_new_inv_
.sym 63007 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 63008 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17631_new_inv_
.sym 63009 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 63010 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 63013 $abc$29715$new_n2613_
.sym 63014 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63015 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 63016 min.body_counter_en
.sym 63019 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63020 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17631_new_inv_
.sym 63021 $abc$29715$new_n2639_
.sym 63022 min.body_counter_en
.sym 63025 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 63026 min.i_array[10][1]
.sym 63027 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63031 min.i_array[10][7]
.sym 63032 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 63033 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 63034 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63037 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 63039 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63040 min.i_array[10][3]
.sym 63044 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17517_new_inv_
.sym 63045 $abc$29715$new_n2786_
.sym 63046 $abc$29715$new_n2780_
.sym 63050 min.i_array[10][1]
.sym 63051 $abc$29715$new_n2588_
.sym 63052 $abc$29715$new_n2606_
.sym 63053 $abc$29715$new_n2623_
.sym 63054 min.i_array[10][2]
.sym 63055 $abc$29715$new_n2640_
.sym 63056 $abc$29715$new_n2787_
.sym 63057 $abc$29715$new_n2632_
.sym 63071 min.shift_crc
.sym 63074 cic_q0.comb_stage[4][20]
.sym 63075 min_data[3]
.sym 63077 min_data[1]
.sym 63078 cic_q0.comb_stage[4][10]
.sym 63082 uart.tx_state[1]
.sym 63084 min_data[2]
.sym 63085 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 63091 $abc$29715$new_n2627_
.sym 63093 $abc$29715$new_n2744_
.sym 63094 $abc$29715$new_n2599_
.sym 63096 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 63097 uart.tx_state[0]
.sym 63098 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63099 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 63100 min.body_counter_en
.sym 63101 min_data[3]
.sym 63102 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25880
.sym 63103 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63104 $abc$29715$new_n4005_
.sym 63105 $abc$29715$new_n4005_
.sym 63107 uart.tx_state[1]
.sym 63109 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 63112 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 63113 $abc$29715$new_n2787_
.sym 63114 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 63115 uart.tx_state[1]
.sym 63116 $abc$29715$new_n2588_
.sym 63118 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63120 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[2]_new_inv_
.sym 63121 min.i_array[10][4]
.sym 63124 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 63125 uart.tx_state[1]
.sym 63126 uart.tx_state[0]
.sym 63127 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 63130 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63131 min.body_counter_en
.sym 63133 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[2]_new_inv_
.sym 63136 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63137 min.i_array[10][4]
.sym 63138 $abc$29715$new_n2627_
.sym 63139 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 63143 uart.tx_state[0]
.sym 63145 uart.tx_state[1]
.sym 63148 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[2]_new_inv_
.sym 63149 min_data[3]
.sym 63155 $abc$29715$new_n2588_
.sym 63156 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 63157 $abc$29715$new_n4005_
.sym 63160 $abc$29715$new_n2744_
.sym 63161 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63163 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 63166 $abc$29715$new_n2599_
.sym 63167 $abc$29715$new_n2627_
.sym 63168 $abc$29715$new_n4005_
.sym 63169 $abc$29715$new_n2787_
.sym 63170 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25880
.sym 63171 o_sclk$SB_IO_OUT_$glb_clk
.sym 63173 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 63174 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 63175 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 63176 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 63177 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 63178 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17930[0]_new_inv_
.sym 63179 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 63180 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 63185 uart.tx_state[1]
.sym 63187 min.shift_crc
.sym 63189 $abc$29715$new_n2744_
.sym 63192 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 63193 min_data[4]
.sym 63199 cic_q0.comb_stage[4][11]
.sym 63203 min.data[11]
.sym 63214 q0_long[102]
.sym 63215 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 63216 i0_long[90]
.sym 63217 q0_long[93]
.sym 63219 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 63221 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 63223 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 63224 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[2]_new_inv_
.sym 63225 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 63226 $abc$29715$new_n2621_
.sym 63227 $abc$29715$new_n2628_
.sym 63228 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63229 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[2]_new_inv_
.sym 63230 min.state_reg[1]
.sym 63232 min.data[28]
.sym 63234 min.data[4]
.sym 63236 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[1]_new_inv_
.sym 63237 min.i_array[7][4]
.sym 63242 min.state_reg[2]
.sym 63244 min.data[12]
.sym 63247 $abc$29715$new_n2628_
.sym 63248 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 63249 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[1]_new_inv_
.sym 63250 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[2]_new_inv_
.sym 63253 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 63255 min.state_reg[2]
.sym 63256 min.state_reg[1]
.sym 63259 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 63260 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 63261 min.data[4]
.sym 63262 min.i_array[7][4]
.sym 63266 i0_long[90]
.sym 63272 $abc$29715$new_n2621_
.sym 63273 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[2]_new_inv_
.sym 63277 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 63278 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 63279 min.data[12]
.sym 63280 min.data[28]
.sym 63283 q0_long[102]
.sym 63289 q0_long[93]
.sym 63293 min.latch_inputs_$glb_ce
.sym 63294 o_sclk$SB_IO_OUT_$glb_clk
.sym 63296 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[5]_new_
.sym 63297 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[23]
.sym 63298 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[18]
.sym 63299 $abc$29715$new_n2767_
.sym 63300 $abc$29715$new_n2764_
.sym 63301 uart.tx_data[5]
.sym 63302 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[16]
.sym 63303 uart.tx_data[6]
.sym 63306 $abc$29715$new_n2739_
.sym 63310 i0_long[90]
.sym 63312 $abc$29715$new_n4006_
.sym 63317 cic_q0.comb_stage[4][13]
.sym 63318 min.latch_inputs
.sym 63320 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63322 $abc$29715$new_n2739_
.sym 63323 fifo_data[6]
.sym 63324 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63325 fifo_data[5]
.sym 63326 cic_q0.comb_stage[4][18]
.sym 63328 cic_q0.comb_stage[4][22]
.sym 63330 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10923_Y[7]_new_inv_
.sym 63331 cic_q0.comb_stage[4][26]
.sym 63337 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10923_Y[7]_new_inv_
.sym 63340 $abc$29715$new_n2739_
.sym 63341 min.data[8]
.sym 63342 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63343 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 63345 min.data[13]
.sym 63346 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[2]_new_
.sym 63347 uart.tx_data[7]
.sym 63348 $abc$29715$new_n2728_
.sym 63350 min.data[5]
.sym 63351 min.data[0]
.sym 63352 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[1]_new_
.sym 63353 $abc$29715$new_n2755_
.sym 63354 fifo_data[2]
.sym 63355 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 63357 uart.tx_data[1]
.sym 63358 fifo_data[1]
.sym 63361 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 63362 uart.tx_data[2]
.sym 63363 $abc$29715$new_n2739_
.sym 63366 $abc$29715$new_n2752_
.sym 63367 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 63368 uart.tx_data[6]
.sym 63370 uart.tx_data[2]
.sym 63373 $abc$29715$new_n2739_
.sym 63376 fifo_data[2]
.sym 63377 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[2]_new_
.sym 63378 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 63379 $abc$29715$new_n2755_
.sym 63382 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10923_Y[7]_new_inv_
.sym 63383 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63384 $abc$29715$new_n2728_
.sym 63385 uart.tx_data[7]
.sym 63388 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 63389 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 63390 min.data[13]
.sym 63391 min.data[5]
.sym 63394 $abc$29715$new_n2752_
.sym 63395 fifo_data[1]
.sym 63396 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[1]_new_
.sym 63397 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 63400 $abc$29715$new_n2739_
.sym 63403 uart.tx_data[1]
.sym 63406 $abc$29715$new_n2728_
.sym 63407 uart.tx_data[7]
.sym 63408 uart.tx_data[6]
.sym 63409 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63412 min.data[0]
.sym 63413 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 63414 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 63415 min.data[8]
.sym 63416 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 63417 o_sclk$SB_IO_OUT_$glb_clk
.sym 63419 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 63420 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 63421 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 63422 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 63423 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 63424 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 63425 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 63426 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 63433 cic_q0.comb_stage[4][17]
.sym 63438 $abc$29715$new_n2728_
.sym 63439 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 63442 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[18]
.sym 63443 min.state_reg[1]
.sym 63444 fifo_data[1]
.sym 63445 cic_q0.comb_stage[4][27]
.sym 63446 cic_q0.comb_stage[4][35]
.sym 63447 cic_q0.comb_stage[4][28]
.sym 63449 uart.tx_data[5]
.sym 63451 cic_q0.comb_stage[4][62]
.sym 63452 uart.tx_data[3]
.sym 63464 uart.tx_data[1]
.sym 63465 q0_long[98]
.sym 63466 q0_long[103]
.sym 63469 uart.tx_data[2]
.sym 63476 uart.tx_data[3]
.sym 63478 q0_long[90]
.sym 63480 q0_long[95]
.sym 63481 $abc$29715$new_n2728_
.sym 63484 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63486 q0_long[94]
.sym 63490 q0_long[101]
.sym 63493 q0_long[103]
.sym 63499 $abc$29715$new_n2728_
.sym 63500 uart.tx_data[3]
.sym 63501 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63502 uart.tx_data[2]
.sym 63508 q0_long[94]
.sym 63511 q0_long[101]
.sym 63518 q0_long[98]
.sym 63524 q0_long[95]
.sym 63531 q0_long[90]
.sym 63535 $abc$29715$new_n2728_
.sym 63536 uart.tx_data[2]
.sym 63537 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63538 uart.tx_data[1]
.sym 63539 min.latch_inputs_$glb_ce
.sym 63540 o_sclk$SB_IO_OUT_$glb_clk
.sym 63542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 63543 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 63544 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 63545 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 63546 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[28]
.sym 63547 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 63548 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 63549 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 63557 cic_q0.comb_stage[4][23]
.sym 63562 cic_q0.comb_stage[4][31]
.sym 63566 cic_q0.comb_stage[4][37]
.sym 63572 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 63573 cic_q0.comb_stage[4][52]
.sym 63574 uart.tx_state[1]
.sym 63576 $abc$29715$new_n2739_
.sym 63585 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 63587 uart.tx_data[7]
.sym 63588 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 63589 uart.tx_state[1]
.sym 63596 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63597 $0\tx_wait[0:0]
.sym 63598 $abc$29715$new_n4006_
.sym 63599 fifo_data[7]
.sym 63603 min.state_reg[1]
.sym 63604 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 63607 pull_byte_delay
.sym 63609 min.state_reg[0]
.sym 63611 uart.tx_state[0]
.sym 63619 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 63622 $0\tx_wait[0:0]
.sym 63624 pull_byte_delay
.sym 63628 min.state_reg[1]
.sym 63629 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 63630 $abc$29715$new_n4006_
.sym 63631 min.state_reg[0]
.sym 63646 $0\tx_wait[0:0]
.sym 63647 fifo_data[7]
.sym 63648 pull_byte_delay
.sym 63649 uart.tx_data[7]
.sym 63652 uart.tx_state[1]
.sym 63655 uart.tx_state[0]
.sym 63662 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25663
.sym 63663 o_sclk$SB_IO_OUT_$glb_clk
.sym 63664 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63665 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[52]
.sym 63666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 63667 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[54]
.sym 63668 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 63669 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 63670 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[55]
.sym 63671 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[51]
.sym 63672 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 63677 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[54]
.sym 63680 cic_q0.comb_stage[4][43]
.sym 63684 cic_q0.comb_stage[4][36]
.sym 63687 cic_q0.comb_stage[4][32]
.sym 63688 cic_q0.comb_stage[4][42]
.sym 63692 cic_q0.comb_stage[4][78]
.sym 63695 cic_q0.comb_stage[4][77]
.sym 63699 cic_q0.comb_stage[4][79]
.sym 63708 cic_q0.comb_stage[4][61]
.sym 63712 cic_q0.comb_stage[4][63]
.sym 63713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 63714 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 63717 cic_q0.comb_stage[3][54]
.sym 63721 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 63723 cic_q0.comb_stage[4][62]
.sym 63731 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 63741 cic_q0.comb_stage[4][61]
.sym 63745 cic_q0.comb_stage[4][62]
.sym 63753 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 63760 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 63766 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 63772 cic_q0.comb_stage[3][54]
.sym 63778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 63784 cic_q0.comb_stage[4][63]
.sym 63786 cic_q0.dec[17]_$glb_clk
.sym 63788 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[65]
.sym 63789 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 63790 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 63791 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[59]
.sym 63792 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[67]
.sym 63793 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[64]
.sym 63794 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 63795 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 63801 cic_q0.comb_stage[4][54]
.sym 63802 cic_q0.comb_stage[4][61]
.sym 63803 cic_q0.comb_stage[4][51]
.sym 63805 cic_q0.comb_stage[3][54]
.sym 63806 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[62]
.sym 63807 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[52]
.sym 63808 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[63]
.sym 63810 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[60]
.sym 63811 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[54]
.sym 63816 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 63818 cic_q0.comb_stage[4][85]
.sym 63820 cic_q0.comb_stage[4][86]
.sym 63822 cic_q0.comb_stage[4][55]
.sym 63829 cic_q0.comb_stage[4][64]
.sym 63831 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 63833 cic_q0.comb_stage[4][66]
.sym 63840 cic_q0.comb_stage[4][69]
.sym 63841 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 63842 cic_q0.comb_stage[3][69]
.sym 63844 cic_q0.comb_stage[4][60]
.sym 63846 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 63862 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 63869 cic_q0.comb_stage[4][66]
.sym 63876 cic_q0.comb_stage[4][69]
.sym 63881 cic_q0.comb_stage[4][64]
.sym 63886 cic_q0.comb_stage[3][69]
.sym 63894 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 63899 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 63905 cic_q0.comb_stage[4][60]
.sym 63909 cic_q0.dec[17]_$glb_clk
.sym 63911 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[74]
.sym 63912 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[68]
.sym 63913 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 63914 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 63915 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[77]
.sym 63916 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[73]
.sym 63917 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 63918 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 63919 cic_q0.comb_stage[4][64]
.sym 63920 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[64]
.sym 63923 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[69]
.sym 63925 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[66]
.sym 63926 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[59]
.sym 63927 q0_long[90]
.sym 63928 cic_q0.comb_stage[4][69]
.sym 63929 cic_q0.comb_stage[4][47]
.sym 63932 cic_q0.comb_stage[4][53]
.sym 63936 cic_q0.comb_stage[4][93]
.sym 63937 cic_q0.comb_stage[4][91]
.sym 63943 cic_q0.comb_stage[4][59]
.sym 63944 uart.tx_data[3]
.sym 63946 uart.tx_data[5]
.sym 63958 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 63962 cic_q0.comb_stage[4][78]
.sym 63967 cic_q0.comb_stage[4][77]
.sym 63968 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 63971 cic_q0.comb_stage[4][79]
.sym 63980 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 63986 cic_q0.comb_stage[4][78]
.sym 63999 cic_q0.comb_stage[4][77]
.sym 64005 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 64012 cic_q0.comb_stage[4][79]
.sym 64018 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 64030 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 64032 cic_q0.dec[17]_$glb_clk
.sym 64034 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[75]
.sym 64035 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 64036 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 64037 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[82]
.sym 64038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 64039 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 64040 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[80]
.sym 64041 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 64043 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[73]
.sym 64047 cic_q0.comb_stage[4][70]
.sym 64048 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[78]
.sym 64053 cic_q0.comb_stage[4][60]
.sym 64055 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[68]
.sym 64062 uart.tx_state[1]
.sym 64063 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64064 $abc$29715$new_n2739_
.sym 64066 uart.tx_state[1]
.sym 64068 cic_q0.comb_stage[4][68]
.sym 64079 uart.tx_state[0]
.sym 64080 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 64090 cic_q0.comb_stage[4][85]
.sym 64092 cic_q0.comb_stage[4][86]
.sym 64098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 64099 uart.tx_state[1]
.sym 64114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 64120 uart.tx_state[0]
.sym 64121 uart.tx_state[1]
.sym 64138 cic_q0.comb_stage[4][86]
.sym 64147 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 64153 cic_q0.comb_stage[4][85]
.sym 64155 cic_q0.dec[17]_$glb_clk
.sym 64157 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[93]
.sym 64158 $abc$29715$new_n2727_
.sym 64159 $abc$29715$new_n2758_
.sym 64160 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 64161 uart.tx_data[3]
.sym 64162 $abc$29715$new_n2749_
.sym 64163 uart.tx_data[0]
.sym 64164 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 64165 cic_q0.comb_stage[4][80]
.sym 64169 cic_q0.comb_stage[4][73]
.sym 64170 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[80]
.sym 64173 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[86]
.sym 64176 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[75]
.sym 64178 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[87]
.sym 64182 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64184 fifo_data[4]
.sym 64206 cic_q0.comb_stage[4][93]
.sym 64207 uart.tx_data[1]
.sym 64208 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64209 cic_q0.comb_stage[4][91]
.sym 64211 uart.tx_data[4]
.sym 64212 $abc$29715$new_n2728_
.sym 64216 uart.tx_data[5]
.sym 64218 uart.tx_data[3]
.sym 64220 uart.tx_data[0]
.sym 64222 uart.tx_state[1]
.sym 64226 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 64234 uart.tx_state[1]
.sym 64237 $abc$29715$new_n2728_
.sym 64238 uart.tx_data[4]
.sym 64239 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64240 uart.tx_data[5]
.sym 64249 $abc$29715$new_n2728_
.sym 64250 uart.tx_data[0]
.sym 64251 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64252 uart.tx_data[1]
.sym 64255 cic_q0.comb_stage[4][91]
.sym 64261 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64262 uart.tx_data[4]
.sym 64263 $abc$29715$new_n2728_
.sym 64264 uart.tx_data[3]
.sym 64270 cic_q0.comb_stage[4][93]
.sym 64273 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 64278 cic_q0.dec[17]_$glb_clk
.sym 64280 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 64281 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 64282 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[103]
.sym 64283 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[95]
.sym 64284 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[92]
.sym 64285 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[90]
.sym 64286 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 64287 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 64292 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64294 fifo_data[3]
.sym 64295 q0_long[95]
.sym 64299 fifo_data[0]
.sym 64300 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64303 q0_long[94]
.sym 64325 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64326 uart.tx_data[4]
.sym 64327 uart.tx_bits_remaining[2]
.sym 64328 uart.tx_bits_remaining[3]
.sym 64329 uart.tx_bits_remaining[1]
.sym 64330 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[4]_new_
.sym 64333 uart.tx_bits_remaining[0]
.sym 64334 uart.tx_state[0]
.sym 64335 $abc$29715$techmap\uart.$3\tx_bits_remaining[3:0][1]_new_inv_
.sym 64336 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 64337 uart.tx_bits_remaining[1]
.sym 64338 uart.tx_state[1]
.sym 64342 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64343 $abc$29715$new_n2739_
.sym 64344 fifo_data[4]
.sym 64346 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 64347 $abc$29715$new_n2761_
.sym 64348 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64351 $abc$29715$new_n2728_
.sym 64354 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64355 $abc$29715$techmap\uart.$3\tx_bits_remaining[3:0][1]_new_inv_
.sym 64356 $abc$29715$new_n2739_
.sym 64357 uart.tx_bits_remaining[1]
.sym 64360 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64361 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 64363 $abc$29715$new_n2739_
.sym 64368 $abc$29715$new_n2739_
.sym 64369 uart.tx_data[4]
.sym 64372 uart.tx_bits_remaining[3]
.sym 64373 uart.tx_state[0]
.sym 64374 uart.tx_state[1]
.sym 64375 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 64380 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 64381 $abc$29715$new_n2728_
.sym 64384 fifo_data[4]
.sym 64385 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[4]_new_
.sym 64386 $abc$29715$new_n2761_
.sym 64387 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 64391 $abc$29715$new_n2728_
.sym 64392 uart.tx_bits_remaining[1]
.sym 64393 uart.tx_bits_remaining[0]
.sym 64396 uart.tx_bits_remaining[3]
.sym 64397 uart.tx_bits_remaining[1]
.sym 64398 uart.tx_bits_remaining[0]
.sym 64399 uart.tx_bits_remaining[2]
.sym 64400 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64401 o_sclk$SB_IO_OUT_$glb_clk
.sym 64404 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 64405 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[88]
.sym 64408 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[101]
.sym 64409 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 64419 cic_q0.comb_stage[4][90]
.sym 64424 q0_long[101]
.sym 64425 cic_q0.comb_stage[4][95]
.sym 64426 q0_long[102]
.sym 64429 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[95]
.sym 64437 cic_q0.comb_stage[4][92]
.sym 64444 uart.tx_bits_remaining[1]
.sym 64445 $abc$29715$new_n2772_
.sym 64446 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64447 $abc$29715$new_n2777_
.sym 64448 uart.tx_bits_remaining[0]
.sym 64454 $PACKER_VCC_NET
.sym 64455 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 64456 $abc$29715$new_n2771_
.sym 64459 uart.tx_bits_remaining[3]
.sym 64462 $abc$29715$auto$wreduce.cc:455:run$9517[2]
.sym 64466 uart.tx_bits_remaining[2]
.sym 64471 $abc$29715$auto$wreduce.cc:455:run$9517[3]
.sym 64473 $abc$29715$auto$wreduce.cc:455:run$9517[0]
.sym 64476 $nextpnr_ICESTORM_LC_10$O
.sym 64479 uart.tx_bits_remaining[0]
.sym 64482 $auto$alumacc.cc:474:replace_alu$9665.C[2]
.sym 64484 uart.tx_bits_remaining[1]
.sym 64485 $PACKER_VCC_NET
.sym 64488 $auto$alumacc.cc:474:replace_alu$9665.C[3]
.sym 64490 $PACKER_VCC_NET
.sym 64491 uart.tx_bits_remaining[2]
.sym 64492 $auto$alumacc.cc:474:replace_alu$9665.C[2]
.sym 64495 $PACKER_VCC_NET
.sym 64496 uart.tx_bits_remaining[3]
.sym 64498 $auto$alumacc.cc:474:replace_alu$9665.C[3]
.sym 64501 $abc$29715$auto$wreduce.cc:455:run$9517[0]
.sym 64502 $abc$29715$new_n2772_
.sym 64503 uart.tx_bits_remaining[0]
.sym 64504 $abc$29715$new_n2771_
.sym 64507 $PACKER_VCC_NET
.sym 64508 uart.tx_bits_remaining[0]
.sym 64513 uart.tx_bits_remaining[2]
.sym 64514 $abc$29715$new_n2772_
.sym 64515 $abc$29715$auto$wreduce.cc:455:run$9517[2]
.sym 64516 $abc$29715$new_n2771_
.sym 64519 $abc$29715$new_n2777_
.sym 64520 $abc$29715$auto$wreduce.cc:455:run$9517[3]
.sym 64521 $abc$29715$new_n2771_
.sym 64522 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 64523 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64524 o_sclk$SB_IO_OUT_$glb_clk
.sym 64538 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 64545 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[88]
.sym 64552 cic_q0.comb_stage[4][101]
.sym 64596 dclk
.sym 64599 $PACKER_GND_NET
.sym 64612 $PACKER_GND_NET
.sym 64659 clk25
.sym 64754 cic_q0.int_stage[5][1]
.sym 64755 cic_q0.int_stage[5][2]
.sym 64756 cic_q0.int_stage[5][3]
.sym 64757 cic_q0.int_stage[5][4]
.sym 64758 cic_q0.int_stage[5][5]
.sym 64759 cic_q0.int_stage[5][6]
.sym 64760 cic_q0.int_stage[5][7]
.sym 64775 $PACKER_VCC_NET
.sym 64809 cic_q0.int_stage[4][0]
.sym 64831 cic_q0.int_stage[3][1]
.sym 64832 cic_q0.int_stage[3][2]
.sym 64833 cic_q0.int_stage[4][0]
.sym 64835 cic_q0.int_stage[3][5]
.sym 64836 cic_q0.int_stage[3][6]
.sym 64837 cic_q0.int_stage[4][7]
.sym 64839 cic_q0.int_stage[4][1]
.sym 64841 cic_q0.int_stage[3][3]
.sym 64842 cic_q0.int_stage[3][4]
.sym 64843 cic_q0.int_stage[4][5]
.sym 64845 cic_q0.int_stage[3][7]
.sym 64849 cic_q0.int_stage[4][3]
.sym 64850 cic_q0.int_stage[4][4]
.sym 64855 cic_q0.int_stage[3][0]
.sym 64856 cic_q0.int_stage[4][2]
.sym 64860 cic_q0.int_stage[4][6]
.sym 64862 $auto$alumacc.cc:474:replace_alu$9605.C[1]
.sym 64864 cic_q0.int_stage[4][0]
.sym 64865 cic_q0.int_stage[3][0]
.sym 64868 $auto$alumacc.cc:474:replace_alu$9605.C[2]
.sym 64870 cic_q0.int_stage[4][1]
.sym 64871 cic_q0.int_stage[3][1]
.sym 64872 $auto$alumacc.cc:474:replace_alu$9605.C[1]
.sym 64874 $auto$alumacc.cc:474:replace_alu$9605.C[3]
.sym 64876 cic_q0.int_stage[4][2]
.sym 64877 cic_q0.int_stage[3][2]
.sym 64878 $auto$alumacc.cc:474:replace_alu$9605.C[2]
.sym 64880 $auto$alumacc.cc:474:replace_alu$9605.C[4]
.sym 64882 cic_q0.int_stage[3][3]
.sym 64883 cic_q0.int_stage[4][3]
.sym 64884 $auto$alumacc.cc:474:replace_alu$9605.C[3]
.sym 64886 $auto$alumacc.cc:474:replace_alu$9605.C[5]
.sym 64888 cic_q0.int_stage[3][4]
.sym 64889 cic_q0.int_stage[4][4]
.sym 64890 $auto$alumacc.cc:474:replace_alu$9605.C[4]
.sym 64892 $auto$alumacc.cc:474:replace_alu$9605.C[6]
.sym 64894 cic_q0.int_stage[4][5]
.sym 64895 cic_q0.int_stage[3][5]
.sym 64896 $auto$alumacc.cc:474:replace_alu$9605.C[5]
.sym 64898 $auto$alumacc.cc:474:replace_alu$9605.C[7]
.sym 64900 cic_q0.int_stage[4][6]
.sym 64901 cic_q0.int_stage[3][6]
.sym 64902 $auto$alumacc.cc:474:replace_alu$9605.C[6]
.sym 64904 $auto$alumacc.cc:474:replace_alu$9605.C[8]
.sym 64906 cic_q0.int_stage[3][7]
.sym 64907 cic_q0.int_stage[4][7]
.sym 64908 $auto$alumacc.cc:474:replace_alu$9605.C[7]
.sym 64910 o_sclk$SB_IO_OUT_$glb_clk
.sym 64912 cic_q0.int_stage[5][8]
.sym 64913 cic_q0.int_stage[5][9]
.sym 64914 cic_q0.int_stage[5][10]
.sym 64915 cic_q0.int_stage[5][11]
.sym 64916 cic_q0.int_stage[5][12]
.sym 64917 cic_q0.int_stage[5][13]
.sym 64918 cic_q0.int_stage[5][14]
.sym 64919 cic_q0.int_stage[5][15]
.sym 64925 cic_q0.int_stage[5][6]
.sym 64944 cic_q0.int_stage[5][18]
.sym 64948 $auto$alumacc.cc:474:replace_alu$9605.C[8]
.sym 64953 cic_q0.int_stage[3][8]
.sym 64955 cic_q0.int_stage[3][10]
.sym 64956 cic_q0.int_stage[3][11]
.sym 64957 cic_q0.int_stage[3][12]
.sym 64958 cic_q0.int_stage[3][13]
.sym 64959 cic_q0.int_stage[3][14]
.sym 64960 cic_q0.int_stage[4][15]
.sym 64962 cic_q0.int_stage[3][9]
.sym 64964 cic_q0.int_stage[4][11]
.sym 64966 cic_q0.int_stage[4][13]
.sym 64968 cic_q0.int_stage[3][15]
.sym 64970 cic_q0.int_stage[4][9]
.sym 64977 cic_q0.int_stage[4][8]
.sym 64979 cic_q0.int_stage[4][10]
.sym 64981 cic_q0.int_stage[4][12]
.sym 64983 cic_q0.int_stage[4][14]
.sym 64985 $auto$alumacc.cc:474:replace_alu$9605.C[9]
.sym 64987 cic_q0.int_stage[4][8]
.sym 64988 cic_q0.int_stage[3][8]
.sym 64989 $auto$alumacc.cc:474:replace_alu$9605.C[8]
.sym 64991 $auto$alumacc.cc:474:replace_alu$9605.C[10]
.sym 64993 cic_q0.int_stage[3][9]
.sym 64994 cic_q0.int_stage[4][9]
.sym 64995 $auto$alumacc.cc:474:replace_alu$9605.C[9]
.sym 64997 $auto$alumacc.cc:474:replace_alu$9605.C[11]
.sym 64999 cic_q0.int_stage[4][10]
.sym 65000 cic_q0.int_stage[3][10]
.sym 65001 $auto$alumacc.cc:474:replace_alu$9605.C[10]
.sym 65003 $auto$alumacc.cc:474:replace_alu$9605.C[12]
.sym 65005 cic_q0.int_stage[4][11]
.sym 65006 cic_q0.int_stage[3][11]
.sym 65007 $auto$alumacc.cc:474:replace_alu$9605.C[11]
.sym 65009 $auto$alumacc.cc:474:replace_alu$9605.C[13]
.sym 65011 cic_q0.int_stage[4][12]
.sym 65012 cic_q0.int_stage[3][12]
.sym 65013 $auto$alumacc.cc:474:replace_alu$9605.C[12]
.sym 65015 $auto$alumacc.cc:474:replace_alu$9605.C[14]
.sym 65017 cic_q0.int_stage[4][13]
.sym 65018 cic_q0.int_stage[3][13]
.sym 65019 $auto$alumacc.cc:474:replace_alu$9605.C[13]
.sym 65021 $auto$alumacc.cc:474:replace_alu$9605.C[15]
.sym 65023 cic_q0.int_stage[4][14]
.sym 65024 cic_q0.int_stage[3][14]
.sym 65025 $auto$alumacc.cc:474:replace_alu$9605.C[14]
.sym 65027 $auto$alumacc.cc:474:replace_alu$9605.C[16]
.sym 65029 cic_q0.int_stage[3][15]
.sym 65030 cic_q0.int_stage[4][15]
.sym 65031 $auto$alumacc.cc:474:replace_alu$9605.C[15]
.sym 65033 o_sclk$SB_IO_OUT_$glb_clk
.sym 65035 cic_q0.int_stage[5][16]
.sym 65036 cic_q0.int_stage[5][17]
.sym 65037 cic_q0.int_stage[5][18]
.sym 65038 cic_q0.int_stage[5][19]
.sym 65039 cic_q0.int_stage[5][20]
.sym 65040 cic_q0.int_stage[5][21]
.sym 65041 cic_q0.int_stage[5][22]
.sym 65042 cic_q0.int_stage[5][23]
.sym 65048 cic_q0.int_stage[5][14]
.sym 65054 cic_q0.int_stage[5][8]
.sym 65056 cic_q0.int_stage[5][9]
.sym 65071 $auto$alumacc.cc:474:replace_alu$9605.C[16]
.sym 65076 cic_q0.int_stage[3][16]
.sym 65077 cic_q0.int_stage[4][17]
.sym 65078 cic_q0.int_stage[4][18]
.sym 65079 cic_q0.int_stage[4][19]
.sym 65080 cic_q0.int_stage[4][20]
.sym 65082 cic_q0.int_stage[4][22]
.sym 65083 cic_q0.int_stage[4][23]
.sym 65084 cic_q0.int_stage[4][16]
.sym 65085 cic_q0.int_stage[3][17]
.sym 65086 cic_q0.int_stage[3][18]
.sym 65087 cic_q0.int_stage[3][19]
.sym 65088 cic_q0.int_stage[3][20]
.sym 65089 cic_q0.int_stage[3][21]
.sym 65090 cic_q0.int_stage[3][22]
.sym 65091 cic_q0.int_stage[3][23]
.sym 65097 cic_q0.int_stage[4][21]
.sym 65108 $auto$alumacc.cc:474:replace_alu$9605.C[17]
.sym 65110 cic_q0.int_stage[4][16]
.sym 65111 cic_q0.int_stage[3][16]
.sym 65112 $auto$alumacc.cc:474:replace_alu$9605.C[16]
.sym 65114 $auto$alumacc.cc:474:replace_alu$9605.C[18]
.sym 65116 cic_q0.int_stage[3][17]
.sym 65117 cic_q0.int_stage[4][17]
.sym 65118 $auto$alumacc.cc:474:replace_alu$9605.C[17]
.sym 65120 $auto$alumacc.cc:474:replace_alu$9605.C[19]
.sym 65122 cic_q0.int_stage[3][18]
.sym 65123 cic_q0.int_stage[4][18]
.sym 65124 $auto$alumacc.cc:474:replace_alu$9605.C[18]
.sym 65126 $auto$alumacc.cc:474:replace_alu$9605.C[20]
.sym 65128 cic_q0.int_stage[3][19]
.sym 65129 cic_q0.int_stage[4][19]
.sym 65130 $auto$alumacc.cc:474:replace_alu$9605.C[19]
.sym 65132 $auto$alumacc.cc:474:replace_alu$9605.C[21]
.sym 65134 cic_q0.int_stage[3][20]
.sym 65135 cic_q0.int_stage[4][20]
.sym 65136 $auto$alumacc.cc:474:replace_alu$9605.C[20]
.sym 65138 $auto$alumacc.cc:474:replace_alu$9605.C[22]
.sym 65140 cic_q0.int_stage[3][21]
.sym 65141 cic_q0.int_stage[4][21]
.sym 65142 $auto$alumacc.cc:474:replace_alu$9605.C[21]
.sym 65144 $auto$alumacc.cc:474:replace_alu$9605.C[23]
.sym 65146 cic_q0.int_stage[3][22]
.sym 65147 cic_q0.int_stage[4][22]
.sym 65148 $auto$alumacc.cc:474:replace_alu$9605.C[22]
.sym 65150 $auto$alumacc.cc:474:replace_alu$9605.C[24]
.sym 65152 cic_q0.int_stage[3][23]
.sym 65153 cic_q0.int_stage[4][23]
.sym 65154 $auto$alumacc.cc:474:replace_alu$9605.C[23]
.sym 65156 o_sclk$SB_IO_OUT_$glb_clk
.sym 65158 cic_q0.int_stage[5][24]
.sym 65159 cic_q0.int_stage[5][25]
.sym 65160 cic_q0.int_stage[5][26]
.sym 65161 cic_q0.int_stage[5][27]
.sym 65162 cic_q0.int_stage[5][28]
.sym 65163 cic_q0.int_stage[5][29]
.sym 65164 cic_q0.int_stage[5][30]
.sym 65165 cic_q0.int_stage[5][31]
.sym 65171 cic_q0.int_stage[5][22]
.sym 65194 $auto$alumacc.cc:474:replace_alu$9605.C[24]
.sym 65199 cic_q0.int_stage[3][24]
.sym 65200 cic_q0.int_stage[3][25]
.sym 65201 cic_q0.int_stage[3][26]
.sym 65203 cic_q0.int_stage[3][28]
.sym 65204 cic_q0.int_stage[3][29]
.sym 65205 cic_q0.int_stage[4][30]
.sym 65206 cic_q0.int_stage[3][31]
.sym 65209 cic_q0.int_stage[4][26]
.sym 65210 cic_q0.int_stage[3][27]
.sym 65212 cic_q0.int_stage[4][29]
.sym 65213 cic_q0.int_stage[3][30]
.sym 65214 cic_q0.int_stage[4][31]
.sym 65218 cic_q0.int_stage[4][27]
.sym 65223 cic_q0.int_stage[4][24]
.sym 65224 cic_q0.int_stage[4][25]
.sym 65227 cic_q0.int_stage[4][28]
.sym 65231 $auto$alumacc.cc:474:replace_alu$9605.C[25]
.sym 65233 cic_q0.int_stage[4][24]
.sym 65234 cic_q0.int_stage[3][24]
.sym 65235 $auto$alumacc.cc:474:replace_alu$9605.C[24]
.sym 65237 $auto$alumacc.cc:474:replace_alu$9605.C[26]
.sym 65239 cic_q0.int_stage[4][25]
.sym 65240 cic_q0.int_stage[3][25]
.sym 65241 $auto$alumacc.cc:474:replace_alu$9605.C[25]
.sym 65243 $auto$alumacc.cc:474:replace_alu$9605.C[27]
.sym 65245 cic_q0.int_stage[4][26]
.sym 65246 cic_q0.int_stage[3][26]
.sym 65247 $auto$alumacc.cc:474:replace_alu$9605.C[26]
.sym 65249 $auto$alumacc.cc:474:replace_alu$9605.C[28]
.sym 65251 cic_q0.int_stage[3][27]
.sym 65252 cic_q0.int_stage[4][27]
.sym 65253 $auto$alumacc.cc:474:replace_alu$9605.C[27]
.sym 65255 $auto$alumacc.cc:474:replace_alu$9605.C[29]
.sym 65257 cic_q0.int_stage[4][28]
.sym 65258 cic_q0.int_stage[3][28]
.sym 65259 $auto$alumacc.cc:474:replace_alu$9605.C[28]
.sym 65261 $auto$alumacc.cc:474:replace_alu$9605.C[30]
.sym 65263 cic_q0.int_stage[4][29]
.sym 65264 cic_q0.int_stage[3][29]
.sym 65265 $auto$alumacc.cc:474:replace_alu$9605.C[29]
.sym 65267 $auto$alumacc.cc:474:replace_alu$9605.C[31]
.sym 65269 cic_q0.int_stage[3][30]
.sym 65270 cic_q0.int_stage[4][30]
.sym 65271 $auto$alumacc.cc:474:replace_alu$9605.C[30]
.sym 65273 $auto$alumacc.cc:474:replace_alu$9605.C[32]
.sym 65275 cic_q0.int_stage[4][31]
.sym 65276 cic_q0.int_stage[3][31]
.sym 65277 $auto$alumacc.cc:474:replace_alu$9605.C[31]
.sym 65279 o_sclk$SB_IO_OUT_$glb_clk
.sym 65281 cic_q0.int_stage[5][32]
.sym 65282 cic_q0.int_stage[5][33]
.sym 65283 cic_q0.int_stage[5][34]
.sym 65284 cic_q0.int_stage[5][35]
.sym 65285 cic_q0.int_stage[5][36]
.sym 65286 cic_q0.int_stage[5][37]
.sym 65287 cic_q0.int_stage[5][38]
.sym 65288 cic_q0.int_stage[5][39]
.sym 65304 cic_q0.int_stage[5][26]
.sym 65307 cic_q0.int_stage[4][0]
.sym 65317 $auto$alumacc.cc:474:replace_alu$9605.C[32]
.sym 65322 cic_q0.int_stage[4][32]
.sym 65323 cic_q0.int_stage[4][33]
.sym 65324 cic_q0.int_stage[3][34]
.sym 65325 cic_q0.int_stage[3][35]
.sym 65326 cic_q0.int_stage[3][36]
.sym 65327 cic_q0.int_stage[4][37]
.sym 65329 cic_q0.int_stage[3][39]
.sym 65330 cic_q0.int_stage[3][32]
.sym 65331 cic_q0.int_stage[3][33]
.sym 65333 cic_q0.int_stage[4][35]
.sym 65335 cic_q0.int_stage[3][37]
.sym 65336 cic_q0.int_stage[3][38]
.sym 65337 cic_q0.int_stage[4][39]
.sym 65344 cic_q0.int_stage[4][38]
.sym 65348 cic_q0.int_stage[4][34]
.sym 65350 cic_q0.int_stage[4][36]
.sym 65354 $auto$alumacc.cc:474:replace_alu$9605.C[33]
.sym 65356 cic_q0.int_stage[3][32]
.sym 65357 cic_q0.int_stage[4][32]
.sym 65358 $auto$alumacc.cc:474:replace_alu$9605.C[32]
.sym 65360 $auto$alumacc.cc:474:replace_alu$9605.C[34]
.sym 65362 cic_q0.int_stage[3][33]
.sym 65363 cic_q0.int_stage[4][33]
.sym 65364 $auto$alumacc.cc:474:replace_alu$9605.C[33]
.sym 65366 $auto$alumacc.cc:474:replace_alu$9605.C[35]
.sym 65368 cic_q0.int_stage[4][34]
.sym 65369 cic_q0.int_stage[3][34]
.sym 65370 $auto$alumacc.cc:474:replace_alu$9605.C[34]
.sym 65372 $auto$alumacc.cc:474:replace_alu$9605.C[36]
.sym 65374 cic_q0.int_stage[4][35]
.sym 65375 cic_q0.int_stage[3][35]
.sym 65376 $auto$alumacc.cc:474:replace_alu$9605.C[35]
.sym 65378 $auto$alumacc.cc:474:replace_alu$9605.C[37]
.sym 65380 cic_q0.int_stage[4][36]
.sym 65381 cic_q0.int_stage[3][36]
.sym 65382 $auto$alumacc.cc:474:replace_alu$9605.C[36]
.sym 65384 $auto$alumacc.cc:474:replace_alu$9605.C[38]
.sym 65386 cic_q0.int_stage[3][37]
.sym 65387 cic_q0.int_stage[4][37]
.sym 65388 $auto$alumacc.cc:474:replace_alu$9605.C[37]
.sym 65390 $auto$alumacc.cc:474:replace_alu$9605.C[39]
.sym 65392 cic_q0.int_stage[3][38]
.sym 65393 cic_q0.int_stage[4][38]
.sym 65394 $auto$alumacc.cc:474:replace_alu$9605.C[38]
.sym 65396 $auto$alumacc.cc:474:replace_alu$9605.C[40]
.sym 65398 cic_q0.int_stage[4][39]
.sym 65399 cic_q0.int_stage[3][39]
.sym 65400 $auto$alumacc.cc:474:replace_alu$9605.C[39]
.sym 65402 o_sclk$SB_IO_OUT_$glb_clk
.sym 65404 cic_q0.int_stage[5][40]
.sym 65405 cic_q0.int_stage[5][41]
.sym 65406 cic_q0.int_stage[5][42]
.sym 65407 cic_q0.int_stage[5][43]
.sym 65408 cic_q0.int_stage[5][44]
.sym 65409 cic_q0.int_stage[5][45]
.sym 65410 cic_q0.int_stage[5][46]
.sym 65411 cic_q0.int_stage[5][47]
.sym 65440 $auto$alumacc.cc:474:replace_alu$9605.C[40]
.sym 65446 cic_q0.int_stage[3][41]
.sym 65447 cic_q0.int_stage[4][42]
.sym 65449 cic_q0.int_stage[3][44]
.sym 65450 cic_q0.int_stage[3][45]
.sym 65452 cic_q0.int_stage[3][47]
.sym 65453 cic_q0.int_stage[3][40]
.sym 65454 cic_q0.int_stage[4][41]
.sym 65455 cic_q0.int_stage[3][42]
.sym 65456 cic_q0.int_stage[3][43]
.sym 65459 cic_q0.int_stage[3][46]
.sym 65461 cic_q0.int_stage[4][40]
.sym 65464 cic_q0.int_stage[4][43]
.sym 65467 cic_q0.int_stage[4][46]
.sym 65473 cic_q0.int_stage[4][44]
.sym 65474 cic_q0.int_stage[4][45]
.sym 65476 cic_q0.int_stage[4][47]
.sym 65477 $auto$alumacc.cc:474:replace_alu$9605.C[41]
.sym 65479 cic_q0.int_stage[3][40]
.sym 65480 cic_q0.int_stage[4][40]
.sym 65481 $auto$alumacc.cc:474:replace_alu$9605.C[40]
.sym 65483 $auto$alumacc.cc:474:replace_alu$9605.C[42]
.sym 65485 cic_q0.int_stage[4][41]
.sym 65486 cic_q0.int_stage[3][41]
.sym 65487 $auto$alumacc.cc:474:replace_alu$9605.C[41]
.sym 65489 $auto$alumacc.cc:474:replace_alu$9605.C[43]
.sym 65491 cic_q0.int_stage[3][42]
.sym 65492 cic_q0.int_stage[4][42]
.sym 65493 $auto$alumacc.cc:474:replace_alu$9605.C[42]
.sym 65495 $auto$alumacc.cc:474:replace_alu$9605.C[44]
.sym 65497 cic_q0.int_stage[3][43]
.sym 65498 cic_q0.int_stage[4][43]
.sym 65499 $auto$alumacc.cc:474:replace_alu$9605.C[43]
.sym 65501 $auto$alumacc.cc:474:replace_alu$9605.C[45]
.sym 65503 cic_q0.int_stage[4][44]
.sym 65504 cic_q0.int_stage[3][44]
.sym 65505 $auto$alumacc.cc:474:replace_alu$9605.C[44]
.sym 65507 $auto$alumacc.cc:474:replace_alu$9605.C[46]
.sym 65509 cic_q0.int_stage[4][45]
.sym 65510 cic_q0.int_stage[3][45]
.sym 65511 $auto$alumacc.cc:474:replace_alu$9605.C[45]
.sym 65513 $auto$alumacc.cc:474:replace_alu$9605.C[47]
.sym 65515 cic_q0.int_stage[3][46]
.sym 65516 cic_q0.int_stage[4][46]
.sym 65517 $auto$alumacc.cc:474:replace_alu$9605.C[46]
.sym 65519 $auto$alumacc.cc:474:replace_alu$9605.C[48]
.sym 65521 cic_q0.int_stage[4][47]
.sym 65522 cic_q0.int_stage[3][47]
.sym 65523 $auto$alumacc.cc:474:replace_alu$9605.C[47]
.sym 65525 o_sclk$SB_IO_OUT_$glb_clk
.sym 65527 cic_q0.int_stage[5][48]
.sym 65528 cic_q0.int_stage[5][49]
.sym 65529 cic_q0.int_stage[5][50]
.sym 65530 cic_q0.int_stage[5][51]
.sym 65531 cic_q0.int_stage[5][52]
.sym 65532 cic_q0.int_stage[5][53]
.sym 65533 cic_q0.int_stage[5][54]
.sym 65534 cic_q0.int_stage[5][55]
.sym 65544 cic_q0.int_stage[5][47]
.sym 65563 $auto$alumacc.cc:474:replace_alu$9605.C[48]
.sym 65569 cic_q0.int_stage[3][49]
.sym 65570 cic_q0.int_stage[4][50]
.sym 65571 cic_q0.int_stage[3][51]
.sym 65572 cic_q0.int_stage[4][52]
.sym 65573 cic_q0.int_stage[3][53]
.sym 65574 cic_q0.int_stage[3][54]
.sym 65575 cic_q0.int_stage[3][55]
.sym 65576 cic_q0.int_stage[3][48]
.sym 65577 cic_q0.int_stage[4][49]
.sym 65578 cic_q0.int_stage[3][50]
.sym 65580 cic_q0.int_stage[3][52]
.sym 65582 cic_q0.int_stage[4][54]
.sym 65583 cic_q0.int_stage[4][55]
.sym 65584 cic_q0.int_stage[4][48]
.sym 65595 cic_q0.int_stage[4][51]
.sym 65597 cic_q0.int_stage[4][53]
.sym 65600 $auto$alumacc.cc:474:replace_alu$9605.C[49]
.sym 65602 cic_q0.int_stage[3][48]
.sym 65603 cic_q0.int_stage[4][48]
.sym 65604 $auto$alumacc.cc:474:replace_alu$9605.C[48]
.sym 65606 $auto$alumacc.cc:474:replace_alu$9605.C[50]
.sym 65608 cic_q0.int_stage[4][49]
.sym 65609 cic_q0.int_stage[3][49]
.sym 65610 $auto$alumacc.cc:474:replace_alu$9605.C[49]
.sym 65612 $auto$alumacc.cc:474:replace_alu$9605.C[51]
.sym 65614 cic_q0.int_stage[3][50]
.sym 65615 cic_q0.int_stage[4][50]
.sym 65616 $auto$alumacc.cc:474:replace_alu$9605.C[50]
.sym 65618 $auto$alumacc.cc:474:replace_alu$9605.C[52]
.sym 65620 cic_q0.int_stage[4][51]
.sym 65621 cic_q0.int_stage[3][51]
.sym 65622 $auto$alumacc.cc:474:replace_alu$9605.C[51]
.sym 65624 $auto$alumacc.cc:474:replace_alu$9605.C[53]
.sym 65626 cic_q0.int_stage[3][52]
.sym 65627 cic_q0.int_stage[4][52]
.sym 65628 $auto$alumacc.cc:474:replace_alu$9605.C[52]
.sym 65630 $auto$alumacc.cc:474:replace_alu$9605.C[54]
.sym 65632 cic_q0.int_stage[4][53]
.sym 65633 cic_q0.int_stage[3][53]
.sym 65634 $auto$alumacc.cc:474:replace_alu$9605.C[53]
.sym 65636 $auto$alumacc.cc:474:replace_alu$9605.C[55]
.sym 65638 cic_q0.int_stage[4][54]
.sym 65639 cic_q0.int_stage[3][54]
.sym 65640 $auto$alumacc.cc:474:replace_alu$9605.C[54]
.sym 65642 $auto$alumacc.cc:474:replace_alu$9605.C[56]
.sym 65644 cic_q0.int_stage[4][55]
.sym 65645 cic_q0.int_stage[3][55]
.sym 65646 $auto$alumacc.cc:474:replace_alu$9605.C[55]
.sym 65648 o_sclk$SB_IO_OUT_$glb_clk
.sym 65650 cic_q0.int_stage[5][56]
.sym 65651 cic_q0.int_stage[5][57]
.sym 65652 cic_q0.int_stage[5][58]
.sym 65653 cic_q0.int_stage[5][59]
.sym 65654 cic_q0.int_stage[5][60]
.sym 65655 cic_q0.int_stage[5][61]
.sym 65656 cic_q0.int_stage[5][62]
.sym 65657 cic_q0.int_stage[5][63]
.sym 65686 $auto$alumacc.cc:474:replace_alu$9605.C[56]
.sym 65691 cic_q0.int_stage[3][56]
.sym 65692 cic_q0.int_stage[3][57]
.sym 65693 cic_q0.int_stage[3][58]
.sym 65694 cic_q0.int_stage[3][59]
.sym 65698 cic_q0.int_stage[3][63]
.sym 65700 cic_q0.int_stage[4][57]
.sym 65701 cic_q0.int_stage[4][58]
.sym 65703 cic_q0.int_stage[3][60]
.sym 65704 cic_q0.int_stage[3][61]
.sym 65705 cic_q0.int_stage[3][62]
.sym 65711 cic_q0.int_stage[4][60]
.sym 65712 cic_q0.int_stage[4][61]
.sym 65713 cic_q0.int_stage[4][62]
.sym 65715 cic_q0.int_stage[4][56]
.sym 65718 cic_q0.int_stage[4][59]
.sym 65722 cic_q0.int_stage[4][63]
.sym 65723 $auto$alumacc.cc:474:replace_alu$9605.C[57]
.sym 65725 cic_q0.int_stage[4][56]
.sym 65726 cic_q0.int_stage[3][56]
.sym 65727 $auto$alumacc.cc:474:replace_alu$9605.C[56]
.sym 65729 $auto$alumacc.cc:474:replace_alu$9605.C[58]
.sym 65731 cic_q0.int_stage[4][57]
.sym 65732 cic_q0.int_stage[3][57]
.sym 65733 $auto$alumacc.cc:474:replace_alu$9605.C[57]
.sym 65735 $auto$alumacc.cc:474:replace_alu$9605.C[59]
.sym 65737 cic_q0.int_stage[4][58]
.sym 65738 cic_q0.int_stage[3][58]
.sym 65739 $auto$alumacc.cc:474:replace_alu$9605.C[58]
.sym 65741 $auto$alumacc.cc:474:replace_alu$9605.C[60]
.sym 65743 cic_q0.int_stage[4][59]
.sym 65744 cic_q0.int_stage[3][59]
.sym 65745 $auto$alumacc.cc:474:replace_alu$9605.C[59]
.sym 65747 $auto$alumacc.cc:474:replace_alu$9605.C[61]
.sym 65749 cic_q0.int_stage[3][60]
.sym 65750 cic_q0.int_stage[4][60]
.sym 65751 $auto$alumacc.cc:474:replace_alu$9605.C[60]
.sym 65753 $auto$alumacc.cc:474:replace_alu$9605.C[62]
.sym 65755 cic_q0.int_stage[3][61]
.sym 65756 cic_q0.int_stage[4][61]
.sym 65757 $auto$alumacc.cc:474:replace_alu$9605.C[61]
.sym 65759 $auto$alumacc.cc:474:replace_alu$9605.C[63]
.sym 65761 cic_q0.int_stage[3][62]
.sym 65762 cic_q0.int_stage[4][62]
.sym 65763 $auto$alumacc.cc:474:replace_alu$9605.C[62]
.sym 65765 $auto$alumacc.cc:474:replace_alu$9605.C[64]
.sym 65767 cic_q0.int_stage[4][63]
.sym 65768 cic_q0.int_stage[3][63]
.sym 65769 $auto$alumacc.cc:474:replace_alu$9605.C[63]
.sym 65771 o_sclk$SB_IO_OUT_$glb_clk
.sym 65773 cic_q0.int_stage[5][64]
.sym 65774 cic_q0.int_stage[5][65]
.sym 65775 cic_q0.int_stage[5][66]
.sym 65776 cic_q0.int_stage[5][67]
.sym 65777 cic_q0.int_stage[5][68]
.sym 65778 cic_q0.int_stage[5][69]
.sym 65779 cic_q0.int_stage[5][70]
.sym 65780 cic_q0.int_stage[5][71]
.sym 65784 min.i_array[10][1]
.sym 65798 cic_q0.int_stage[4][0]
.sym 65803 cic_q0.int_stage[5][73]
.sym 65809 $auto$alumacc.cc:474:replace_alu$9605.C[64]
.sym 65814 cic_q0.int_stage[3][64]
.sym 65816 cic_q0.int_stage[4][66]
.sym 65817 cic_q0.int_stage[4][67]
.sym 65819 cic_q0.int_stage[4][69]
.sym 65820 cic_q0.int_stage[3][70]
.sym 65821 cic_q0.int_stage[3][71]
.sym 65823 cic_q0.int_stage[3][65]
.sym 65824 cic_q0.int_stage[3][66]
.sym 65825 cic_q0.int_stage[3][67]
.sym 65826 cic_q0.int_stage[3][68]
.sym 65827 cic_q0.int_stage[3][69]
.sym 65828 cic_q0.int_stage[4][70]
.sym 65831 cic_q0.int_stage[4][65]
.sym 65834 cic_q0.int_stage[4][68]
.sym 65838 cic_q0.int_stage[4][64]
.sym 65845 cic_q0.int_stage[4][71]
.sym 65846 $auto$alumacc.cc:474:replace_alu$9605.C[65]
.sym 65848 cic_q0.int_stage[4][64]
.sym 65849 cic_q0.int_stage[3][64]
.sym 65850 $auto$alumacc.cc:474:replace_alu$9605.C[64]
.sym 65852 $auto$alumacc.cc:474:replace_alu$9605.C[66]
.sym 65854 cic_q0.int_stage[3][65]
.sym 65855 cic_q0.int_stage[4][65]
.sym 65856 $auto$alumacc.cc:474:replace_alu$9605.C[65]
.sym 65858 $auto$alumacc.cc:474:replace_alu$9605.C[67]
.sym 65860 cic_q0.int_stage[3][66]
.sym 65861 cic_q0.int_stage[4][66]
.sym 65862 $auto$alumacc.cc:474:replace_alu$9605.C[66]
.sym 65864 $auto$alumacc.cc:474:replace_alu$9605.C[68]
.sym 65866 cic_q0.int_stage[3][67]
.sym 65867 cic_q0.int_stage[4][67]
.sym 65868 $auto$alumacc.cc:474:replace_alu$9605.C[67]
.sym 65870 $auto$alumacc.cc:474:replace_alu$9605.C[69]
.sym 65872 cic_q0.int_stage[3][68]
.sym 65873 cic_q0.int_stage[4][68]
.sym 65874 $auto$alumacc.cc:474:replace_alu$9605.C[68]
.sym 65876 $auto$alumacc.cc:474:replace_alu$9605.C[70]
.sym 65878 cic_q0.int_stage[3][69]
.sym 65879 cic_q0.int_stage[4][69]
.sym 65880 $auto$alumacc.cc:474:replace_alu$9605.C[69]
.sym 65882 $auto$alumacc.cc:474:replace_alu$9605.C[71]
.sym 65884 cic_q0.int_stage[4][70]
.sym 65885 cic_q0.int_stage[3][70]
.sym 65886 $auto$alumacc.cc:474:replace_alu$9605.C[70]
.sym 65888 $auto$alumacc.cc:474:replace_alu$9605.C[72]
.sym 65890 cic_q0.int_stage[4][71]
.sym 65891 cic_q0.int_stage[3][71]
.sym 65892 $auto$alumacc.cc:474:replace_alu$9605.C[71]
.sym 65894 o_sclk$SB_IO_OUT_$glb_clk
.sym 65896 cic_q0.int_stage[5][72]
.sym 65897 cic_q0.int_stage[5][73]
.sym 65898 cic_q0.int_stage[5][74]
.sym 65899 cic_q0.int_stage[5][75]
.sym 65900 cic_q0.int_stage[5][76]
.sym 65901 cic_q0.int_stage[5][77]
.sym 65902 cic_q0.int_stage[5][78]
.sym 65903 cic_q0.int_stage[5][79]
.sym 65906 min.i_array[10][0]
.sym 65909 cic_q0.int_stage[5][70]
.sym 65932 $auto$alumacc.cc:474:replace_alu$9605.C[72]
.sym 65937 cic_q0.int_stage[3][72]
.sym 65938 cic_q0.int_stage[3][73]
.sym 65939 cic_q0.int_stage[3][74]
.sym 65940 cic_q0.int_stage[4][75]
.sym 65942 cic_q0.int_stage[3][77]
.sym 65943 cic_q0.int_stage[3][78]
.sym 65944 cic_q0.int_stage[3][79]
.sym 65945 cic_q0.int_stage[4][72]
.sym 65946 cic_q0.int_stage[4][73]
.sym 65947 cic_q0.int_stage[4][74]
.sym 65948 cic_q0.int_stage[3][75]
.sym 65949 cic_q0.int_stage[3][76]
.sym 65957 cic_q0.int_stage[4][76]
.sym 65966 cic_q0.int_stage[4][77]
.sym 65967 cic_q0.int_stage[4][78]
.sym 65968 cic_q0.int_stage[4][79]
.sym 65969 $auto$alumacc.cc:474:replace_alu$9605.C[73]
.sym 65971 cic_q0.int_stage[4][72]
.sym 65972 cic_q0.int_stage[3][72]
.sym 65973 $auto$alumacc.cc:474:replace_alu$9605.C[72]
.sym 65975 $auto$alumacc.cc:474:replace_alu$9605.C[74]
.sym 65977 cic_q0.int_stage[4][73]
.sym 65978 cic_q0.int_stage[3][73]
.sym 65979 $auto$alumacc.cc:474:replace_alu$9605.C[73]
.sym 65981 $auto$alumacc.cc:474:replace_alu$9605.C[75]
.sym 65983 cic_q0.int_stage[4][74]
.sym 65984 cic_q0.int_stage[3][74]
.sym 65985 $auto$alumacc.cc:474:replace_alu$9605.C[74]
.sym 65987 $auto$alumacc.cc:474:replace_alu$9605.C[76]
.sym 65989 cic_q0.int_stage[3][75]
.sym 65990 cic_q0.int_stage[4][75]
.sym 65991 $auto$alumacc.cc:474:replace_alu$9605.C[75]
.sym 65993 $auto$alumacc.cc:474:replace_alu$9605.C[77]
.sym 65995 cic_q0.int_stage[3][76]
.sym 65996 cic_q0.int_stage[4][76]
.sym 65997 $auto$alumacc.cc:474:replace_alu$9605.C[76]
.sym 65999 $auto$alumacc.cc:474:replace_alu$9605.C[78]
.sym 66001 cic_q0.int_stage[4][77]
.sym 66002 cic_q0.int_stage[3][77]
.sym 66003 $auto$alumacc.cc:474:replace_alu$9605.C[77]
.sym 66005 $auto$alumacc.cc:474:replace_alu$9605.C[79]
.sym 66007 cic_q0.int_stage[4][78]
.sym 66008 cic_q0.int_stage[3][78]
.sym 66009 $auto$alumacc.cc:474:replace_alu$9605.C[78]
.sym 66011 $auto$alumacc.cc:474:replace_alu$9605.C[80]
.sym 66013 cic_q0.int_stage[4][79]
.sym 66014 cic_q0.int_stage[3][79]
.sym 66015 $auto$alumacc.cc:474:replace_alu$9605.C[79]
.sym 66017 o_sclk$SB_IO_OUT_$glb_clk
.sym 66019 cic_q0.int_stage[5][80]
.sym 66020 cic_q0.int_stage[5][81]
.sym 66021 cic_q0.int_stage[5][82]
.sym 66022 cic_q0.int_stage[5][83]
.sym 66023 cic_q0.int_stage[5][84]
.sym 66024 cic_q0.int_stage[5][85]
.sym 66025 cic_q0.int_stage[5][86]
.sym 66026 cic_q0.int_stage[5][87]
.sym 66055 $auto$alumacc.cc:474:replace_alu$9605.C[80]
.sym 66060 cic_q0.int_stage[4][80]
.sym 66061 cic_q0.int_stage[3][81]
.sym 66065 cic_q0.int_stage[3][85]
.sym 66066 cic_q0.int_stage[3][86]
.sym 66067 cic_q0.int_stage[3][87]
.sym 66068 cic_q0.int_stage[3][80]
.sym 66069 cic_q0.int_stage[4][81]
.sym 66070 cic_q0.int_stage[3][82]
.sym 66071 cic_q0.int_stage[3][83]
.sym 66072 cic_q0.int_stage[3][84]
.sym 66073 cic_q0.int_stage[4][85]
.sym 66074 cic_q0.int_stage[4][86]
.sym 66078 cic_q0.int_stage[4][82]
.sym 66079 cic_q0.int_stage[4][83]
.sym 66080 cic_q0.int_stage[4][84]
.sym 66091 cic_q0.int_stage[4][87]
.sym 66092 $auto$alumacc.cc:474:replace_alu$9605.C[81]
.sym 66094 cic_q0.int_stage[3][80]
.sym 66095 cic_q0.int_stage[4][80]
.sym 66096 $auto$alumacc.cc:474:replace_alu$9605.C[80]
.sym 66098 $auto$alumacc.cc:474:replace_alu$9605.C[82]
.sym 66100 cic_q0.int_stage[4][81]
.sym 66101 cic_q0.int_stage[3][81]
.sym 66102 $auto$alumacc.cc:474:replace_alu$9605.C[81]
.sym 66104 $auto$alumacc.cc:474:replace_alu$9605.C[83]
.sym 66106 cic_q0.int_stage[3][82]
.sym 66107 cic_q0.int_stage[4][82]
.sym 66108 $auto$alumacc.cc:474:replace_alu$9605.C[82]
.sym 66110 $auto$alumacc.cc:474:replace_alu$9605.C[84]
.sym 66112 cic_q0.int_stage[3][83]
.sym 66113 cic_q0.int_stage[4][83]
.sym 66114 $auto$alumacc.cc:474:replace_alu$9605.C[83]
.sym 66116 $auto$alumacc.cc:474:replace_alu$9605.C[85]
.sym 66118 cic_q0.int_stage[3][84]
.sym 66119 cic_q0.int_stage[4][84]
.sym 66120 $auto$alumacc.cc:474:replace_alu$9605.C[84]
.sym 66122 $auto$alumacc.cc:474:replace_alu$9605.C[86]
.sym 66124 cic_q0.int_stage[4][85]
.sym 66125 cic_q0.int_stage[3][85]
.sym 66126 $auto$alumacc.cc:474:replace_alu$9605.C[85]
.sym 66128 $auto$alumacc.cc:474:replace_alu$9605.C[87]
.sym 66130 cic_q0.int_stage[4][86]
.sym 66131 cic_q0.int_stage[3][86]
.sym 66132 $auto$alumacc.cc:474:replace_alu$9605.C[86]
.sym 66134 $auto$alumacc.cc:474:replace_alu$9605.C[88]
.sym 66136 cic_q0.int_stage[4][87]
.sym 66137 cic_q0.int_stage[3][87]
.sym 66138 $auto$alumacc.cc:474:replace_alu$9605.C[87]
.sym 66140 o_sclk$SB_IO_OUT_$glb_clk
.sym 66142 cic_q0.int_stage[5][88]
.sym 66143 cic_q0.int_stage[5][89]
.sym 66144 cic_q0.int_stage[5][90]
.sym 66145 cic_q0.int_stage[5][91]
.sym 66146 cic_q0.int_stage[5][92]
.sym 66147 cic_q0.int_stage[5][93]
.sym 66148 cic_q0.int_stage[5][94]
.sym 66149 cic_q0.int_stage[5][95]
.sym 66155 cic_q0.int_stage[5][86]
.sym 66178 $auto$alumacc.cc:474:replace_alu$9605.C[88]
.sym 66183 cic_q0.int_stage[4][88]
.sym 66184 cic_q0.int_stage[3][89]
.sym 66185 cic_q0.int_stage[3][90]
.sym 66186 cic_q0.int_stage[3][91]
.sym 66187 cic_q0.int_stage[3][92]
.sym 66188 cic_q0.int_stage[4][93]
.sym 66189 cic_q0.int_stage[3][94]
.sym 66190 cic_q0.int_stage[3][95]
.sym 66191 cic_q0.int_stage[3][88]
.sym 66192 cic_q0.int_stage[4][89]
.sym 66193 cic_q0.int_stage[4][90]
.sym 66194 cic_q0.int_stage[4][91]
.sym 66196 cic_q0.int_stage[3][93]
.sym 66197 cic_q0.int_stage[4][94]
.sym 66198 cic_q0.int_stage[4][95]
.sym 66211 cic_q0.int_stage[4][92]
.sym 66215 $auto$alumacc.cc:474:replace_alu$9605.C[89]
.sym 66217 cic_q0.int_stage[3][88]
.sym 66218 cic_q0.int_stage[4][88]
.sym 66219 $auto$alumacc.cc:474:replace_alu$9605.C[88]
.sym 66221 $auto$alumacc.cc:474:replace_alu$9605.C[90]
.sym 66223 cic_q0.int_stage[4][89]
.sym 66224 cic_q0.int_stage[3][89]
.sym 66225 $auto$alumacc.cc:474:replace_alu$9605.C[89]
.sym 66227 $auto$alumacc.cc:474:replace_alu$9605.C[91]
.sym 66229 cic_q0.int_stage[4][90]
.sym 66230 cic_q0.int_stage[3][90]
.sym 66231 $auto$alumacc.cc:474:replace_alu$9605.C[90]
.sym 66233 $auto$alumacc.cc:474:replace_alu$9605.C[92]
.sym 66235 cic_q0.int_stage[4][91]
.sym 66236 cic_q0.int_stage[3][91]
.sym 66237 $auto$alumacc.cc:474:replace_alu$9605.C[91]
.sym 66239 $auto$alumacc.cc:474:replace_alu$9605.C[93]
.sym 66241 cic_q0.int_stage[4][92]
.sym 66242 cic_q0.int_stage[3][92]
.sym 66243 $auto$alumacc.cc:474:replace_alu$9605.C[92]
.sym 66245 $auto$alumacc.cc:474:replace_alu$9605.C[94]
.sym 66247 cic_q0.int_stage[3][93]
.sym 66248 cic_q0.int_stage[4][93]
.sym 66249 $auto$alumacc.cc:474:replace_alu$9605.C[93]
.sym 66251 $auto$alumacc.cc:474:replace_alu$9605.C[95]
.sym 66253 cic_q0.int_stage[4][94]
.sym 66254 cic_q0.int_stage[3][94]
.sym 66255 $auto$alumacc.cc:474:replace_alu$9605.C[94]
.sym 66257 $auto$alumacc.cc:474:replace_alu$9605.C[96]
.sym 66259 cic_q0.int_stage[4][95]
.sym 66260 cic_q0.int_stage[3][95]
.sym 66261 $auto$alumacc.cc:474:replace_alu$9605.C[95]
.sym 66263 o_sclk$SB_IO_OUT_$glb_clk
.sym 66265 cic_q0.int_stage[5][96]
.sym 66266 cic_q0.int_stage[5][97]
.sym 66267 cic_q0.int_stage[5][98]
.sym 66268 cic_q0.int_stage[5][99]
.sym 66269 cic_q0.int_stage[5][100]
.sym 66270 cic_q0.int_stage[5][101]
.sym 66271 cic_q0.int_stage[5][102]
.sym 66272 cic_q0.int_stage[5][103]
.sym 66289 min.i_array[10][0]
.sym 66290 cic_q0.int_stage[4][0]
.sym 66301 $auto$alumacc.cc:474:replace_alu$9605.C[96]
.sym 66306 cic_q0.int_stage[3][96]
.sym 66308 cic_q0.int_stage[4][98]
.sym 66309 cic_q0.int_stage[3][99]
.sym 66310 cic_q0.int_stage[3][100]
.sym 66311 cic_q0.int_stage[3][101]
.sym 66313 cic_q0.int_stage[4][103]
.sym 66315 cic_q0.int_stage[3][97]
.sym 66316 cic_q0.int_stage[3][98]
.sym 66320 cic_q0.int_stage[3][102]
.sym 66321 cic_q0.int_stage[3][103]
.sym 66323 cic_q0.int_stage[4][97]
.sym 66328 cic_q0.int_stage[4][102]
.sym 66330 cic_q0.int_stage[4][96]
.sym 66333 cic_q0.int_stage[4][99]
.sym 66334 cic_q0.int_stage[4][100]
.sym 66335 cic_q0.int_stage[4][101]
.sym 66338 $auto$alumacc.cc:474:replace_alu$9605.C[97]
.sym 66340 cic_q0.int_stage[4][96]
.sym 66341 cic_q0.int_stage[3][96]
.sym 66342 $auto$alumacc.cc:474:replace_alu$9605.C[96]
.sym 66344 $auto$alumacc.cc:474:replace_alu$9605.C[98]
.sym 66346 cic_q0.int_stage[3][97]
.sym 66347 cic_q0.int_stage[4][97]
.sym 66348 $auto$alumacc.cc:474:replace_alu$9605.C[97]
.sym 66350 $auto$alumacc.cc:474:replace_alu$9605.C[99]
.sym 66352 cic_q0.int_stage[3][98]
.sym 66353 cic_q0.int_stage[4][98]
.sym 66354 $auto$alumacc.cc:474:replace_alu$9605.C[98]
.sym 66356 $auto$alumacc.cc:474:replace_alu$9605.C[100]
.sym 66358 cic_q0.int_stage[4][99]
.sym 66359 cic_q0.int_stage[3][99]
.sym 66360 $auto$alumacc.cc:474:replace_alu$9605.C[99]
.sym 66362 $auto$alumacc.cc:474:replace_alu$9605.C[101]
.sym 66364 cic_q0.int_stage[4][100]
.sym 66365 cic_q0.int_stage[3][100]
.sym 66366 $auto$alumacc.cc:474:replace_alu$9605.C[100]
.sym 66368 $auto$alumacc.cc:474:replace_alu$9605.C[102]
.sym 66370 cic_q0.int_stage[4][101]
.sym 66371 cic_q0.int_stage[3][101]
.sym 66372 $auto$alumacc.cc:474:replace_alu$9605.C[101]
.sym 66374 $auto$alumacc.cc:474:replace_alu$9605.C[103]
.sym 66376 cic_q0.int_stage[3][102]
.sym 66377 cic_q0.int_stage[4][102]
.sym 66378 $auto$alumacc.cc:474:replace_alu$9605.C[102]
.sym 66380 $auto$alumacc.cc:474:replace_alu$9605.C[104]
.sym 66382 cic_q0.int_stage[3][103]
.sym 66383 cic_q0.int_stage[4][103]
.sym 66384 $auto$alumacc.cc:474:replace_alu$9605.C[103]
.sym 66386 o_sclk$SB_IO_OUT_$glb_clk
.sym 66388 cic_q0.int_stage[5][104]
.sym 66389 cic_q0.int_stage[5][105]
.sym 66404 cic_q0.comb_stage[0][91]
.sym 66413 min.i_array[7][0]
.sym 66417 min.i_array[10][3]
.sym 66424 $auto$alumacc.cc:474:replace_alu$9605.C[104]
.sym 66429 cic_q0.int_stage[4][104]
.sym 66437 cic_q0.int_stage[3][104]
.sym 66438 cic_q0.int_stage[3][105]
.sym 66442 cic_q0.int_stage[3][0]
.sym 66446 cic_q0.int_stage[4][105]
.sym 66459 cic_q0.int_stage[4][0]
.sym 66461 $auto$alumacc.cc:474:replace_alu$9605.C[105]
.sym 66463 cic_q0.int_stage[3][104]
.sym 66464 cic_q0.int_stage[4][104]
.sym 66465 $auto$alumacc.cc:474:replace_alu$9605.C[104]
.sym 66469 cic_q0.int_stage[3][105]
.sym 66470 cic_q0.int_stage[4][105]
.sym 66471 $auto$alumacc.cc:474:replace_alu$9605.C[105]
.sym 66499 cic_q0.int_stage[4][0]
.sym 66500 cic_q0.int_stage[3][0]
.sym 66509 o_sclk$SB_IO_OUT_$glb_clk
.sym 66514 $abc$29715$new_n2703_
.sym 66516 $abc$29715$new_n2661_
.sym 66517 min.i_array[8][5]
.sym 66538 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 66539 $abc$29715$new_n2632_
.sym 66541 min.i_array[10][6]
.sym 66542 $abc$29715$new_n2782_
.sym 66543 min.shift_crc
.sym 66557 $abc$29715$new_n2632_
.sym 66558 min_data[5]
.sym 66559 $abc$29715$new_n2690_
.sym 66561 min.i_array[10][0]
.sym 66562 min.shift_crc
.sym 66565 $abc$29715$new_n2688_
.sym 66566 min_data[2]
.sym 66567 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 66568 $abc$29715$new_n2689_
.sym 66569 min.i_array[10][6]
.sym 66571 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 66572 $abc$29715$new_n2676_
.sym 66573 min.i_array[7][2]
.sym 66575 min.i_array[10][5]
.sym 66576 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 66578 min.i_array[10][4]
.sym 66579 min.i_array[10][1]
.sym 66581 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13862[1]_new_
.sym 66582 min.i_array[8][5]
.sym 66586 min_data[2]
.sym 66588 $abc$29715$new_n2632_
.sym 66591 min.shift_crc
.sym 66592 $abc$29715$new_n2676_
.sym 66593 $abc$29715$new_n2632_
.sym 66594 min_data[5]
.sym 66597 $abc$29715$new_n2689_
.sym 66598 $abc$29715$new_n2690_
.sym 66599 $abc$29715$new_n2688_
.sym 66600 min.shift_crc
.sym 66603 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 66605 min.i_array[8][5]
.sym 66609 min.i_array[10][0]
.sym 66610 min.i_array[8][5]
.sym 66611 min.i_array[10][1]
.sym 66612 min.i_array[10][5]
.sym 66615 min.i_array[10][4]
.sym 66616 min.i_array[10][0]
.sym 66617 min.i_array[10][5]
.sym 66618 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 66621 $abc$29715$new_n2689_
.sym 66622 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 66623 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13862[1]_new_
.sym 66624 min.shift_crc
.sym 66627 min.i_array[7][2]
.sym 66628 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13862[1]_new_
.sym 66629 min.i_array[10][6]
.sym 66631 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 66632 o_sclk$SB_IO_OUT_$glb_clk
.sym 66634 $abc$29715$new_n2650_
.sym 66635 min.i_array[10][6]
.sym 66636 min.i_array[10][3]
.sym 66637 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 66638 min.i_array[9][6]
.sym 66639 $abc$29715$new_n2678_
.sym 66640 $abc$29715$new_n2664_
.sym 66641 min.i_array[10][5]
.sym 66654 min_data[5]
.sym 66660 $abc$29715$new_n2668_
.sym 66661 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 66665 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 66675 min.i_array[10][2]
.sym 66678 $abc$29715$new_n2668_
.sym 66680 min.i_array[10][1]
.sym 66684 $abc$29715$new_n2654_
.sym 66685 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 66686 min.i_array[7][6]
.sym 66687 min_data[3]
.sym 66688 min.i_array[7][3]
.sym 66689 $abc$29715$new_n2693_
.sym 66690 min_data[2]
.sym 66693 min.i_array[10][3]
.sym 66696 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 66700 min.i_array[10][6]
.sym 66701 min_data[1]
.sym 66702 min.i_array[8][3]
.sym 66703 min.shift_crc
.sym 66706 min.i_array[10][5]
.sym 66708 min_data[2]
.sym 66711 min_data[1]
.sym 66714 min.shift_crc
.sym 66715 min.i_array[10][3]
.sym 66716 min_data[3]
.sym 66717 min.i_array[8][3]
.sym 66720 min.i_array[10][2]
.sym 66722 min.i_array[10][3]
.sym 66726 $abc$29715$new_n2693_
.sym 66727 min.i_array[7][3]
.sym 66728 min.shift_crc
.sym 66732 min.i_array[7][6]
.sym 66733 $abc$29715$new_n2693_
.sym 66735 min.shift_crc
.sym 66739 min.i_array[10][5]
.sym 66740 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 66741 min.i_array[10][6]
.sym 66745 $abc$29715$new_n2668_
.sym 66746 $abc$29715$new_n2654_
.sym 66747 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 66750 min.i_array[10][1]
.sym 66751 min.i_array[10][2]
.sym 66754 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 66755 o_sclk$SB_IO_OUT_$glb_clk
.sym 66757 min.data[14]
.sym 66758 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$18028[3]_new_inv_
.sym 66759 min.data[15]
.sym 66760 $abc$29715$new_n2782_
.sym 66761 $abc$29715$new_n2680_
.sym 66762 min.data[7]
.sym 66763 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[7]_new_
.sym 66764 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14717[0]_new_inv_
.sym 66772 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 66776 min.i_array[10][1]
.sym 66778 min.i_array[10][6]
.sym 66779 min.i_array[10][2]
.sym 66780 $abc$29715$new_n2654_
.sym 66781 min.i_array[10][3]
.sym 66782 $abc$29715$new_n2680_
.sym 66787 min_data[4]
.sym 66788 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 66789 min_data[6]
.sym 66791 min.i_array[10][5]
.sym 66792 min.i_array[10][0]
.sym 66799 min.i_array[7][7]
.sym 66800 min.i_array[7][3]
.sym 66801 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 66802 min.i_array[8][2]
.sym 66803 $abc$29715$new_n2686_
.sym 66804 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 66806 $abc$29715$new_n2680_
.sym 66808 $abc$29715$new_n2696_
.sym 66809 min.i_array[9][7]
.sym 66810 min.i_array[9][6]
.sym 66811 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 66812 $abc$29715$new_n2782_
.sym 66814 min.data[14]
.sym 66816 min.data[11]
.sym 66817 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 66818 $abc$29715$new_n2654_
.sym 66819 min.i_array[10][2]
.sym 66820 min.shift_crc
.sym 66821 min_data[1]
.sym 66822 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 66825 min.i_array[7][6]
.sym 66826 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 66827 $abc$29715$new_n2785_
.sym 66828 min_data[2]
.sym 66831 $abc$29715$new_n2785_
.sym 66832 $abc$29715$new_n2782_
.sym 66833 min.i_array[9][7]
.sym 66834 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 66837 $abc$29715$new_n2696_
.sym 66838 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 66839 min.i_array[7][7]
.sym 66840 min.shift_crc
.sym 66843 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 66844 min.i_array[9][6]
.sym 66846 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 66849 min_data[1]
.sym 66850 min.shift_crc
.sym 66851 $abc$29715$new_n2680_
.sym 66852 $abc$29715$new_n2654_
.sym 66855 min.shift_crc
.sym 66856 min.i_array[10][2]
.sym 66857 min.i_array[8][2]
.sym 66858 min_data[2]
.sym 66861 $abc$29715$new_n2686_
.sym 66863 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 66864 min.shift_crc
.sym 66867 min.data[14]
.sym 66868 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 66869 min.i_array[7][6]
.sym 66870 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 66873 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 66874 min.i_array[7][3]
.sym 66875 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 66876 min.data[11]
.sym 66877 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 66878 o_sclk$SB_IO_OUT_$glb_clk
.sym 66880 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 66881 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[7]
.sym 66882 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[3]
.sym 66883 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 66884 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[1]
.sym 66885 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 66886 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 66887 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[5]
.sym 66894 min.i_array[7][3]
.sym 66897 min.data[23]
.sym 66905 min.i_array[10][3]
.sym 66909 min.i_array[9][2]
.sym 66913 $abc$29715$new_n2785_
.sym 66923 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 66924 min_data[5]
.sym 66925 min_data[2]
.sym 66926 min.i_array[10][4]
.sym 66927 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 66928 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 66929 min.i_array[8][6]
.sym 66930 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[4]_new_
.sym 66931 $abc$29715$new_n2617_
.sym 66932 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 66935 min.i_array[9][0]
.sym 66936 min.shift_crc
.sym 66939 min_data[3]
.sym 66940 min.i_array[8][0]
.sym 66941 min.i_array[10][3]
.sym 66945 min.i_array[10][2]
.sym 66947 min.data[16]
.sym 66948 min_data[1]
.sym 66949 min_data[6]
.sym 66950 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 66951 min.i_array[10][5]
.sym 66952 min.i_array[10][6]
.sym 66954 min.i_array[10][6]
.sym 66955 min.i_array[8][6]
.sym 66956 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 66957 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 66961 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 66962 min_data[5]
.sym 66966 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 66967 min.i_array[9][0]
.sym 66968 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 66969 min.data[16]
.sym 66972 min.i_array[9][0]
.sym 66973 min.shift_crc
.sym 66974 min.i_array[10][2]
.sym 66975 min_data[2]
.sym 66978 min_data[3]
.sym 66980 min_data[1]
.sym 66984 min.i_array[10][4]
.sym 66985 min.i_array[10][3]
.sym 66986 min.i_array[10][5]
.sym 66987 min_data[3]
.sym 66990 min.i_array[10][6]
.sym 66991 min.i_array[8][0]
.sym 66992 min.shift_crc
.sym 66993 min_data[6]
.sym 66996 min.i_array[8][0]
.sym 66997 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[4]_new_
.sym 66998 $abc$29715$new_n2617_
.sym 66999 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 67000 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 67001 o_sclk$SB_IO_OUT_$glb_clk
.sym 67003 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 67004 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 67005 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[9]
.sym 67006 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 67007 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[6]
.sym 67008 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 67009 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[2]
.sym 67010 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[0]
.sym 67020 cic_q0.comb_stage[4][3]
.sym 67021 min_data[2]
.sym 67030 $abc$29715$new_n2632_
.sym 67031 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 67035 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 67036 min.shift_crc
.sym 67038 $abc$29715$new_n2616_
.sym 67044 min.i_array[10][1]
.sym 67045 $abc$29715$new_n2668_
.sym 67046 $abc$29715$new_n2708_
.sym 67047 min_data[1]
.sym 67049 $abc$29715$new_n2686_
.sym 67050 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 67051 $abc$29715$new_n2632_
.sym 67052 min.i_array[10][1]
.sym 67054 min.shift_crc
.sym 67055 min.i_array[10][0]
.sym 67057 min.i_array[8][6]
.sym 67058 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 67059 min.i_array[7][1]
.sym 67060 $abc$29715$new_n2685_
.sym 67063 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 67064 $abc$29715$new_n2654_
.sym 67069 min.i_array[9][2]
.sym 67070 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 67071 min.i_array[8][1]
.sym 67073 min.i_array[9][1]
.sym 67074 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 67077 min.i_array[7][1]
.sym 67078 min.i_array[10][1]
.sym 67079 min.i_array[10][0]
.sym 67080 $abc$29715$new_n2632_
.sym 67083 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 67084 min.i_array[9][2]
.sym 67085 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 67086 min.i_array[8][6]
.sym 67089 min.i_array[10][1]
.sym 67090 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 67091 min.i_array[10][0]
.sym 67092 $abc$29715$new_n2632_
.sym 67095 $abc$29715$new_n2686_
.sym 67096 $abc$29715$new_n2685_
.sym 67097 min.shift_crc
.sym 67098 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 67101 min.i_array[8][1]
.sym 67104 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 67107 min.shift_crc
.sym 67108 min.i_array[10][1]
.sym 67109 min_data[1]
.sym 67110 min.i_array[8][1]
.sym 67113 min.i_array[9][1]
.sym 67114 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 67115 min.i_array[7][1]
.sym 67116 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 67119 $abc$29715$new_n2668_
.sym 67120 $abc$29715$new_n2708_
.sym 67121 min.shift_crc
.sym 67122 $abc$29715$new_n2654_
.sym 67123 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 67124 o_sclk$SB_IO_OUT_$glb_clk
.sym 67126 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[11]
.sym 67127 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[15]
.sym 67128 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[8]
.sym 67129 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 67130 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[12]
.sym 67131 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[13]
.sym 67132 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[10]
.sym 67133 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[14]
.sym 67139 cic_q0.comb_stage[4][2]
.sym 67143 cic_q0.comb_stage[4][11]
.sym 67161 cic_q0.comb_stage[4][6]
.sym 67170 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 67171 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 67172 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 67173 min.i_array[10][4]
.sym 67174 min.shift_crc
.sym 67175 min.i_array[10][3]
.sym 67176 $abc$29715$new_n2788_
.sym 67177 $abc$29715$new_n2606_
.sym 67178 min_data[4]
.sym 67179 min.i_array[9][2]
.sym 67180 min.i_array[9][1]
.sym 67182 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 67183 min.i_array[10][1]
.sym 67185 min_data[3]
.sym 67186 min_data[1]
.sym 67187 min.i_array[10][2]
.sym 67190 $abc$29715$new_n2632_
.sym 67193 min.i_array[10][0]
.sym 67194 $abc$29715$new_n2623_
.sym 67195 $abc$29715$new_n2619_
.sym 67196 $abc$29715$new_n2640_
.sym 67198 $abc$29715$new_n2616_
.sym 67201 $abc$29715$new_n2606_
.sym 67202 $abc$29715$new_n2623_
.sym 67203 min.shift_crc
.sym 67206 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 67207 min.i_array[10][2]
.sym 67208 min.i_array[9][2]
.sym 67209 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 67212 min_data[3]
.sym 67214 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 67218 min.i_array[10][3]
.sym 67219 min.i_array[9][1]
.sym 67220 min.i_array[10][0]
.sym 67224 $abc$29715$new_n2640_
.sym 67225 $abc$29715$new_n2632_
.sym 67226 min_data[4]
.sym 67227 min.shift_crc
.sym 67230 min.i_array[9][2]
.sym 67231 min.i_array[10][1]
.sym 67232 min.i_array[10][0]
.sym 67233 min.i_array[10][4]
.sym 67236 $abc$29715$new_n2616_
.sym 67237 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 67238 $abc$29715$new_n2788_
.sym 67239 $abc$29715$new_n2619_
.sym 67242 min_data[1]
.sym 67245 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 67246 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 67247 o_sclk$SB_IO_OUT_$glb_clk
.sym 67249 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 67250 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 67251 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[17]
.sym 67252 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[19]
.sym 67253 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 67254 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[20]
.sym 67255 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[22]
.sym 67256 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[21]
.sym 67262 cic_q0.comb_stage[4][18]
.sym 67265 cic_q0.comb_stage[3][23]
.sym 67267 cic_q0.comb_stage[4][8]
.sym 67272 cic_q0.comb_stage[4][22]
.sym 67281 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 67290 cic_q0.comb_stage[4][10]
.sym 67294 cic_q0.comb_stage[4][20]
.sym 67295 min.latch_inputs
.sym 67296 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 67300 cic_q0.comb_stage[4][13]
.sym 67302 $abc$29715$new_n2619_
.sym 67306 min.shift_crc
.sym 67307 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 67308 $abc$29715$new_n2616_
.sym 67311 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17930[0]_new_inv_
.sym 67315 min.i_array[10][0]
.sym 67317 cic_q0.comb_stage[4][11]
.sym 67318 cic_q0.comb_stage[4][22]
.sym 67324 min.latch_inputs
.sym 67325 min.shift_crc
.sym 67330 cic_q0.comb_stage[4][11]
.sym 67337 cic_q0.comb_stage[4][20]
.sym 67342 cic_q0.comb_stage[4][10]
.sym 67347 $abc$29715$new_n2616_
.sym 67348 $abc$29715$new_n2619_
.sym 67350 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17930[0]_new_inv_
.sym 67354 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 67355 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 67356 min.i_array[10][0]
.sym 67360 cic_q0.comb_stage[4][13]
.sym 67367 cic_q0.comb_stage[4][22]
.sym 67370 cic_q0.dec[17]_$glb_clk
.sym 67372 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[31]
.sym 67373 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[25]
.sym 67374 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 67375 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 67376 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[26]
.sym 67377 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 67378 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[27]
.sym 67379 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[24]
.sym 67384 cic_q0.comb_stage[4][15]
.sym 67385 cic_q0.comb_stage[4][12]
.sym 67386 cic_q0.comb_stage[4][14]
.sym 67389 cic_q0.comb_stage[4][27]
.sym 67391 cic_q0.comb_stage[4][28]
.sym 67400 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[16]
.sym 67405 cic_q0.comb_stage[4][16]
.sym 67406 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[23]
.sym 67413 $abc$29715$new_n2728_
.sym 67414 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 67416 $abc$29715$new_n2767_
.sym 67418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 67419 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[6]_new_
.sym 67420 uart.tx_data[6]
.sym 67423 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 67424 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 67425 $abc$29715$new_n2764_
.sym 67429 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[5]_new_
.sym 67431 fifo_data[6]
.sym 67432 $abc$29715$new_n2739_
.sym 67433 fifo_data[5]
.sym 67434 uart.tx_data[5]
.sym 67436 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 67437 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 67442 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 67444 uart.tx_data[6]
.sym 67446 $abc$29715$new_n2728_
.sym 67447 uart.tx_data[5]
.sym 67448 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 67449 uart.tx_data[6]
.sym 67454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 67459 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 67464 $abc$29715$new_n2739_
.sym 67465 uart.tx_data[6]
.sym 67471 $abc$29715$new_n2739_
.sym 67473 uart.tx_data[5]
.sym 67476 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 67477 fifo_data[5]
.sym 67478 $abc$29715$new_n2764_
.sym 67479 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[5]_new_
.sym 67485 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 67488 $abc$29715$new_n2767_
.sym 67489 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[6]_new_
.sym 67490 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 67491 fifo_data[6]
.sym 67492 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 67493 o_sclk$SB_IO_OUT_$glb_clk
.sym 67495 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[35]
.sym 67496 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[32]
.sym 67497 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[33]
.sym 67498 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[37]
.sym 67499 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[39]
.sym 67500 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[36]
.sym 67501 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[34]
.sym 67502 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 67507 cic_q0.comb_stage[4][10]
.sym 67508 cic_q0.comb_stage[4][20]
.sym 67516 cic_q0.comb_stage[4][37]
.sym 67517 cic_q0.comb_stage[4][21]
.sym 67530 cic_q0.comb_stage[4][30]
.sym 67538 cic_q0.comb_stage[4][18]
.sym 67542 cic_q0.comb_stage[4][23]
.sym 67543 cic_q0.comb_stage[4][26]
.sym 67547 cic_q0.comb_stage[4][31]
.sym 67548 cic_q0.comb_stage[4][25]
.sym 67563 cic_q0.comb_stage[4][27]
.sym 67564 cic_q0.comb_stage[4][37]
.sym 67565 cic_q0.comb_stage[4][16]
.sym 67572 cic_q0.comb_stage[4][37]
.sym 67578 cic_q0.comb_stage[4][23]
.sym 67583 cic_q0.comb_stage[4][18]
.sym 67590 cic_q0.comb_stage[4][27]
.sym 67593 cic_q0.comb_stage[4][31]
.sym 67600 cic_q0.comb_stage[4][16]
.sym 67608 cic_q0.comb_stage[4][25]
.sym 67611 cic_q0.comb_stage[4][26]
.sym 67616 cic_q0.dec[17]_$glb_clk
.sym 67618 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 67619 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 67620 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[43]
.sym 67621 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[44]
.sym 67622 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[45]
.sym 67623 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 67624 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[42]
.sym 67625 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 67634 cic_q0.comb_stage[4][24]
.sym 67636 cic_q0.comb_stage[4][25]
.sym 67645 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 67659 cic_q0.comb_stage[4][36]
.sym 67664 cic_q0.comb_stage[4][32]
.sym 67665 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 67666 cic_q0.comb_stage[4][35]
.sym 67667 cic_q0.comb_stage[4][28]
.sym 67671 cic_q0.comb_stage[4][42]
.sym 67673 cic_q0.comb_stage[4][43]
.sym 67686 cic_q0.comb_stage[4][44]
.sym 67693 cic_q0.comb_stage[4][42]
.sym 67700 cic_q0.comb_stage[4][32]
.sym 67707 cic_q0.comb_stage[4][43]
.sym 67712 cic_q0.comb_stage[4][35]
.sym 67718 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 67723 cic_q0.comb_stage[4][36]
.sym 67731 cic_q0.comb_stage[4][28]
.sym 67735 cic_q0.comb_stage[4][44]
.sym 67739 cic_q0.dec[17]_$glb_clk
.sym 67741 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 67742 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[48]
.sym 67743 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[46]
.sym 67744 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 67745 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[48]
.sym 67746 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 67747 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[30]
.sym 67748 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 67753 cic_q0.comb_stage[4][39]
.sym 67756 cic_q0.comb_stage[4][55]
.sym 67759 cic_q0.comb_stage[4][33]
.sym 67760 cic_q0.comb_stage[4][26]
.sym 67766 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 67768 cic_q0.comb_stage[4][45]
.sym 67770 cic_q0.comb_stage[4][41]
.sym 67772 cic_q0.comb_stage[4][44]
.sym 67774 cic_q0.comb_stage[4][40]
.sym 67785 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 67786 cic_q0.comb_stage[4][54]
.sym 67791 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 67793 cic_q0.comb_stage[4][52]
.sym 67794 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 67796 cic_q0.comb_stage[4][51]
.sym 67804 cic_q0.comb_stage[4][55]
.sym 67805 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 67815 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 67824 cic_q0.comb_stage[4][52]
.sym 67828 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 67836 cic_q0.comb_stage[4][55]
.sym 67840 cic_q0.comb_stage[4][51]
.sym 67847 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 67852 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 67858 cic_q0.comb_stage[4][54]
.sym 67862 cic_q0.dec[17]_$glb_clk
.sym 67864 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[40]
.sym 67865 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[56]
.sym 67866 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 67867 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 67868 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[47]
.sym 67869 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[57]
.sym 67870 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 67871 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[53]
.sym 67878 cic_q0.comb_stage[4][46]
.sym 67880 cic_q0.comb_stage[4][35]
.sym 67881 cic_q0.comb_stage[4][59]
.sym 67882 cic_q0.comb_stage[4][48]
.sym 67885 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[48]
.sym 67887 cic_q0.comb_stage[4][62]
.sym 67891 cic_q0.comb_stage[3][48]
.sym 67899 cic_q0.comb_stage[4][49]
.sym 67907 cic_q0.comb_stage[3][65]
.sym 67908 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 67915 cic_q0.comb_stage[4][53]
.sym 67916 cic_q0.comb_stage[4][67]
.sym 67923 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 67925 cic_q0.comb_stage[4][59]
.sym 67930 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 67935 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 67940 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 67945 cic_q0.comb_stage[4][59]
.sym 67950 cic_q0.comb_stage[3][65]
.sym 67959 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 67963 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 67968 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 67976 cic_q0.comb_stage[4][67]
.sym 67982 cic_q0.comb_stage[4][53]
.sym 67985 cic_q0.dec[17]_$glb_clk
.sym 67987 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 67988 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[71]
.sym 67989 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[29]
.sym 67990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 67991 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[38]
.sym 67992 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 67993 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 67994 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[70]
.sym 67999 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[65]
.sym 68000 cic_q0.comb_stage[4][52]
.sym 68001 cic_q0.comb_stage[3][65]
.sym 68002 cic_q0.comb_stage[4][57]
.sym 68004 cic_q0.comb_stage[4][67]
.sym 68006 cic_q0.comb_stage[4][68]
.sym 68008 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[56]
.sym 68009 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[67]
.sym 68011 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[93]
.sym 68014 cic_q0.comb_stage[4][56]
.sym 68017 cic_q0.comb_stage[3][33]
.sym 68032 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 68037 cic_q0.comb_stage[4][74]
.sym 68038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 68040 cic_q0.comb_stage[4][41]
.sym 68046 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 68047 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 68050 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 68058 cic_q0.comb_stage[4][68]
.sym 68062 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 68068 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 68076 cic_q0.comb_stage[4][41]
.sym 68082 cic_q0.comb_stage[4][74]
.sym 68088 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 68094 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 68098 cic_q0.comb_stage[4][68]
.sym 68104 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 68108 cic_q0.dec[17]_$glb_clk
.sym 68110 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[49]
.sym 68111 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 68112 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[50]
.sym 68113 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 68114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 68115 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 68116 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[56]
.sym 68117 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[58]
.sym 68118 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[77]
.sym 68122 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[74]
.sym 68123 cic_q0.comb_stage[4][74]
.sym 68125 cic_q0.comb_stage[4][79]
.sym 68126 cic_q0.comb_stage[4][71]
.sym 68129 cic_q0.comb_stage[4][38]
.sym 68131 cic_q0.comb_stage[4][77]
.sym 68132 cic_q0.comb_stage[4][29]
.sym 68133 cic_q0.comb_stage[4][78]
.sym 68137 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 68139 cic_q0.comb_stage[4][65]
.sym 68152 cic_q0.comb_stage[4][82]
.sym 68153 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 68154 cic_q0.comb_stage[4][80]
.sym 68156 cic_q0.comb_stage[4][73]
.sym 68158 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 68160 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 68162 cic_q0.comb_stage[4][75]
.sym 68177 cic_q0.comb_stage[3][33]
.sym 68184 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 68191 cic_q0.comb_stage[4][75]
.sym 68199 cic_q0.comb_stage[4][80]
.sym 68204 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 68209 cic_q0.comb_stage[4][73]
.sym 68214 cic_q0.comb_stage[3][33]
.sym 68222 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 68228 cic_q0.comb_stage[4][82]
.sym 68231 cic_q0.dec[17]_$glb_clk
.sym 68233 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 68234 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[65]
.sym 68235 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[89]
.sym 68236 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[76]
.sym 68237 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 68238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 68239 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 68240 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[72]
.sym 68246 cic_q0.comb_stage[4][82]
.sym 68250 cic_q0.comb_stage[4][75]
.sym 68252 cic_q0.comb_stage[4][58]
.sym 68253 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[82]
.sym 68254 cic_q0.comb_stage[4][85]
.sym 68256 cic_q0.comb_stage[4][86]
.sym 68259 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 68274 fifo_data[0]
.sym 68276 $abc$29715$new_n2758_
.sym 68277 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[0]_new_
.sym 68278 uart.tx_data[3]
.sym 68279 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 68280 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 68281 fifo_data[3]
.sym 68284 $abc$29715$new_n2739_
.sym 68285 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 68287 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[3]_new_
.sym 68292 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 68294 $abc$29715$new_n2728_
.sym 68296 uart.tx_data[0]
.sym 68298 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 68299 $abc$29715$new_n2727_
.sym 68300 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 68301 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 68303 $abc$29715$new_n2749_
.sym 68304 uart.tx_data[0]
.sym 68309 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 68313 uart.tx_data[0]
.sym 68314 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 68316 $abc$29715$new_n2728_
.sym 68319 uart.tx_data[3]
.sym 68322 $abc$29715$new_n2739_
.sym 68325 $abc$29715$new_n2739_
.sym 68326 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 68327 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 68328 $abc$29715$new_n2727_
.sym 68331 $abc$29715$new_n2758_
.sym 68332 fifo_data[3]
.sym 68333 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[3]_new_
.sym 68334 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 68338 uart.tx_data[0]
.sym 68339 $abc$29715$new_n2739_
.sym 68343 fifo_data[0]
.sym 68344 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 68345 $abc$29715$new_n2749_
.sym 68346 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[0]_new_
.sym 68351 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 68353 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25808
.sym 68354 o_sclk$SB_IO_OUT_$glb_clk
.sym 68356 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 68357 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[83]
.sym 68358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 68359 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 68360 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 68361 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[81]
.sym 68362 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[94]
.sym 68363 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[100]
.sym 68369 cic_q0.comb_stage[4][76]
.sym 68372 cic_q0.comb_stage[4][72]
.sym 68373 cic_q0.comb_stage[4][91]
.sym 68375 cic_q0.comb_stage[4][92]
.sym 68376 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 68377 cic_q0.comb_stage[4][93]
.sym 68378 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[95]
.sym 68387 cic_q0.comb_stage[4][84]
.sym 68391 cic_q0.comb_stage[4][81]
.sym 68397 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 68400 cic_q0.comb_stage[4][103]
.sym 68404 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 68406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 68410 cic_q0.comb_stage[4][95]
.sym 68412 cic_q0.comb_stage[4][90]
.sym 68419 cic_q0.comb_stage[4][92]
.sym 68427 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 68430 cic_q0.comb_stage[4][95]
.sym 68437 cic_q0.comb_stage[4][90]
.sym 68445 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 68449 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 68457 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 68463 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 68466 cic_q0.comb_stage[4][92]
.sym 68472 cic_q0.comb_stage[4][103]
.sym 68477 cic_q0.dec[17]_$glb_clk
.sym 68479 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[105]
.sym 68480 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 68481 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[97]
.sym 68482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 68483 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[99]
.sym 68484 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 68485 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 68486 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[84]
.sym 68494 cic_q0.comb_stage[4][103]
.sym 68497 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[103]
.sym 68498 cic_q0.comb_stage[4][94]
.sym 68500 cic_q0.comb_stage[4][101]
.sym 68506 cic_q0.comb_stage[4][88]
.sym 68508 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[92]
.sym 68510 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[90]
.sym 68522 cic_q0.comb_stage[4][88]
.sym 68534 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 68537 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 68546 cic_q0.comb_stage[4][101]
.sym 68559 cic_q0.comb_stage[4][101]
.sym 68568 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 68583 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 68591 cic_q0.comb_stage[4][88]
.sym 68600 cic_q0.dec[17]_$glb_clk
.sym 68629 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[101]
.sym 68633 cic_q0.comb_stage[4][97]
.sym 68646 dclk
.sym 68661 dclk
.sym 68676 clk25
.sym 68700 clk25
.sym 68831 cic_q0.comb_stage[0][4]
.sym 68873 cic_q0.int_stage[5][7]
.sym 68880 cic_q0.int_stage[5][2]
.sym 68887 cic_q0.int_stage[5][15]
.sym 68894 cic_q0.int_stage[5][10]
.sym 68909 cic_q0.int_stage[4][2]
.sym 68910 cic_q0.int_stage[5][3]
.sym 68911 cic_q0.int_stage[5][4]
.sym 68912 cic_q0.int_stage[4][5]
.sym 68916 cic_q0.int_stage[4][1]
.sym 68917 cic_q0.int_stage[5][2]
.sym 68918 cic_q0.int_stage[4][3]
.sym 68919 cic_q0.int_stage[4][4]
.sym 68920 cic_q0.int_stage[5][5]
.sym 68921 cic_q0.int_stage[4][6]
.sym 68922 cic_q0.int_stage[4][7]
.sym 68924 cic_q0.int_stage[5][1]
.sym 68926 cic_q0.int_stage[5][0]
.sym 68929 cic_q0.int_stage[5][6]
.sym 68930 cic_q0.int_stage[5][7]
.sym 68934 cic_q0.int_stage[4][0]
.sym 68939 $auto$alumacc.cc:474:replace_alu$9608.C[1]
.sym 68941 cic_q0.int_stage[5][0]
.sym 68942 cic_q0.int_stage[4][0]
.sym 68945 $auto$alumacc.cc:474:replace_alu$9608.C[2]
.sym 68947 cic_q0.int_stage[4][1]
.sym 68948 cic_q0.int_stage[5][1]
.sym 68949 $auto$alumacc.cc:474:replace_alu$9608.C[1]
.sym 68951 $auto$alumacc.cc:474:replace_alu$9608.C[3]
.sym 68953 cic_q0.int_stage[5][2]
.sym 68954 cic_q0.int_stage[4][2]
.sym 68955 $auto$alumacc.cc:474:replace_alu$9608.C[2]
.sym 68957 $auto$alumacc.cc:474:replace_alu$9608.C[4]
.sym 68959 cic_q0.int_stage[4][3]
.sym 68960 cic_q0.int_stage[5][3]
.sym 68961 $auto$alumacc.cc:474:replace_alu$9608.C[3]
.sym 68963 $auto$alumacc.cc:474:replace_alu$9608.C[5]
.sym 68965 cic_q0.int_stage[4][4]
.sym 68966 cic_q0.int_stage[5][4]
.sym 68967 $auto$alumacc.cc:474:replace_alu$9608.C[4]
.sym 68969 $auto$alumacc.cc:474:replace_alu$9608.C[6]
.sym 68971 cic_q0.int_stage[5][5]
.sym 68972 cic_q0.int_stage[4][5]
.sym 68973 $auto$alumacc.cc:474:replace_alu$9608.C[5]
.sym 68975 $auto$alumacc.cc:474:replace_alu$9608.C[7]
.sym 68977 cic_q0.int_stage[4][6]
.sym 68978 cic_q0.int_stage[5][6]
.sym 68979 $auto$alumacc.cc:474:replace_alu$9608.C[6]
.sym 68981 $auto$alumacc.cc:474:replace_alu$9608.C[8]
.sym 68983 cic_q0.int_stage[4][7]
.sym 68984 cic_q0.int_stage[5][7]
.sym 68985 $auto$alumacc.cc:474:replace_alu$9608.C[7]
.sym 68987 o_sclk$SB_IO_OUT_$glb_clk
.sym 68992 cic_q0.int_stage[5][0]
.sym 69003 cic_q0.int_stage[5][5]
.sym 69005 cic_q0.int_stage[5][1]
.sym 69009 cic_q0.int_stage[5][3]
.sym 69015 cic_q0.int_stage[5][13]
.sym 69025 $auto$alumacc.cc:474:replace_alu$9608.C[8]
.sym 69030 cic_q0.int_stage[5][8]
.sym 69031 cic_q0.int_stage[4][9]
.sym 69033 cic_q0.int_stage[4][11]
.sym 69034 cic_q0.int_stage[5][12]
.sym 69035 cic_q0.int_stage[5][13]
.sym 69037 cic_q0.int_stage[4][15]
.sym 69038 cic_q0.int_stage[4][8]
.sym 69039 cic_q0.int_stage[5][9]
.sym 69040 cic_q0.int_stage[4][10]
.sym 69042 cic_q0.int_stage[4][12]
.sym 69043 cic_q0.int_stage[4][13]
.sym 69044 cic_q0.int_stage[4][14]
.sym 69045 cic_q0.int_stage[5][15]
.sym 69048 cic_q0.int_stage[5][10]
.sym 69052 cic_q0.int_stage[5][14]
.sym 69057 cic_q0.int_stage[5][11]
.sym 69062 $auto$alumacc.cc:474:replace_alu$9608.C[9]
.sym 69064 cic_q0.int_stage[4][8]
.sym 69065 cic_q0.int_stage[5][8]
.sym 69066 $auto$alumacc.cc:474:replace_alu$9608.C[8]
.sym 69068 $auto$alumacc.cc:474:replace_alu$9608.C[10]
.sym 69070 cic_q0.int_stage[5][9]
.sym 69071 cic_q0.int_stage[4][9]
.sym 69072 $auto$alumacc.cc:474:replace_alu$9608.C[9]
.sym 69074 $auto$alumacc.cc:474:replace_alu$9608.C[11]
.sym 69076 cic_q0.int_stage[4][10]
.sym 69077 cic_q0.int_stage[5][10]
.sym 69078 $auto$alumacc.cc:474:replace_alu$9608.C[10]
.sym 69080 $auto$alumacc.cc:474:replace_alu$9608.C[12]
.sym 69082 cic_q0.int_stage[5][11]
.sym 69083 cic_q0.int_stage[4][11]
.sym 69084 $auto$alumacc.cc:474:replace_alu$9608.C[11]
.sym 69086 $auto$alumacc.cc:474:replace_alu$9608.C[13]
.sym 69088 cic_q0.int_stage[4][12]
.sym 69089 cic_q0.int_stage[5][12]
.sym 69090 $auto$alumacc.cc:474:replace_alu$9608.C[12]
.sym 69092 $auto$alumacc.cc:474:replace_alu$9608.C[14]
.sym 69094 cic_q0.int_stage[4][13]
.sym 69095 cic_q0.int_stage[5][13]
.sym 69096 $auto$alumacc.cc:474:replace_alu$9608.C[13]
.sym 69098 $auto$alumacc.cc:474:replace_alu$9608.C[15]
.sym 69100 cic_q0.int_stage[4][14]
.sym 69101 cic_q0.int_stage[5][14]
.sym 69102 $auto$alumacc.cc:474:replace_alu$9608.C[14]
.sym 69104 $auto$alumacc.cc:474:replace_alu$9608.C[16]
.sym 69106 cic_q0.int_stage[5][15]
.sym 69107 cic_q0.int_stage[4][15]
.sym 69108 $auto$alumacc.cc:474:replace_alu$9608.C[15]
.sym 69110 o_sclk$SB_IO_OUT_$glb_clk
.sym 69117 cic_q0.comb_stage[0][23]
.sym 69118 cic_q0.int_stage[5][11]
.sym 69134 cic_q0.int_stage[5][12]
.sym 69137 cic_q0.int_stage[5][30]
.sym 69138 cic_q0.int_stage[5][21]
.sym 69143 cic_q0.int_stage[5][25]
.sym 69144 cic_q0.int_stage[5][16]
.sym 69148 $auto$alumacc.cc:474:replace_alu$9608.C[16]
.sym 69153 cic_q0.int_stage[5][16]
.sym 69156 cic_q0.int_stage[5][19]
.sym 69157 cic_q0.int_stage[4][20]
.sym 69159 cic_q0.int_stage[5][22]
.sym 69160 cic_q0.int_stage[5][23]
.sym 69161 cic_q0.int_stage[4][16]
.sym 69162 cic_q0.int_stage[4][17]
.sym 69163 cic_q0.int_stage[4][18]
.sym 69164 cic_q0.int_stage[4][19]
.sym 69165 cic_q0.int_stage[5][20]
.sym 69166 cic_q0.int_stage[4][21]
.sym 69167 cic_q0.int_stage[4][22]
.sym 69168 cic_q0.int_stage[4][23]
.sym 69170 cic_q0.int_stage[5][17]
.sym 69171 cic_q0.int_stage[5][18]
.sym 69174 cic_q0.int_stage[5][21]
.sym 69185 $auto$alumacc.cc:474:replace_alu$9608.C[17]
.sym 69187 cic_q0.int_stage[4][16]
.sym 69188 cic_q0.int_stage[5][16]
.sym 69189 $auto$alumacc.cc:474:replace_alu$9608.C[16]
.sym 69191 $auto$alumacc.cc:474:replace_alu$9608.C[18]
.sym 69193 cic_q0.int_stage[4][17]
.sym 69194 cic_q0.int_stage[5][17]
.sym 69195 $auto$alumacc.cc:474:replace_alu$9608.C[17]
.sym 69197 $auto$alumacc.cc:474:replace_alu$9608.C[19]
.sym 69199 cic_q0.int_stage[4][18]
.sym 69200 cic_q0.int_stage[5][18]
.sym 69201 $auto$alumacc.cc:474:replace_alu$9608.C[18]
.sym 69203 $auto$alumacc.cc:474:replace_alu$9608.C[20]
.sym 69205 cic_q0.int_stage[4][19]
.sym 69206 cic_q0.int_stage[5][19]
.sym 69207 $auto$alumacc.cc:474:replace_alu$9608.C[19]
.sym 69209 $auto$alumacc.cc:474:replace_alu$9608.C[21]
.sym 69211 cic_q0.int_stage[5][20]
.sym 69212 cic_q0.int_stage[4][20]
.sym 69213 $auto$alumacc.cc:474:replace_alu$9608.C[20]
.sym 69215 $auto$alumacc.cc:474:replace_alu$9608.C[22]
.sym 69217 cic_q0.int_stage[4][21]
.sym 69218 cic_q0.int_stage[5][21]
.sym 69219 $auto$alumacc.cc:474:replace_alu$9608.C[21]
.sym 69221 $auto$alumacc.cc:474:replace_alu$9608.C[23]
.sym 69223 cic_q0.int_stage[4][22]
.sym 69224 cic_q0.int_stage[5][22]
.sym 69225 $auto$alumacc.cc:474:replace_alu$9608.C[22]
.sym 69227 $auto$alumacc.cc:474:replace_alu$9608.C[24]
.sym 69229 cic_q0.int_stage[4][23]
.sym 69230 cic_q0.int_stage[5][23]
.sym 69231 $auto$alumacc.cc:474:replace_alu$9608.C[23]
.sym 69233 o_sclk$SB_IO_OUT_$glb_clk
.sym 69235 cic_q0.comb_stage[0][28]
.sym 69236 cic_q0.comb_stage[0][17]
.sym 69241 cic_q0.int_stage[5][19]
.sym 69242 cic_q0.comb_stage[0][29]
.sym 69260 cic_q0.int_stage[4][0]
.sym 69270 cic_q0.int_stage[5][35]
.sym 69271 $auto$alumacc.cc:474:replace_alu$9608.C[24]
.sym 69277 cic_q0.int_stage[5][25]
.sym 69278 cic_q0.int_stage[4][26]
.sym 69280 cic_q0.int_stage[4][28]
.sym 69281 cic_q0.int_stage[4][29]
.sym 69282 cic_q0.int_stage[5][30]
.sym 69284 cic_q0.int_stage[4][24]
.sym 69285 cic_q0.int_stage[4][25]
.sym 69286 cic_q0.int_stage[5][26]
.sym 69287 cic_q0.int_stage[4][27]
.sym 69288 cic_q0.int_stage[5][28]
.sym 69290 cic_q0.int_stage[4][30]
.sym 69291 cic_q0.int_stage[4][31]
.sym 69292 cic_q0.int_stage[5][24]
.sym 69295 cic_q0.int_stage[5][27]
.sym 69299 cic_q0.int_stage[5][31]
.sym 69305 cic_q0.int_stage[5][29]
.sym 69308 $auto$alumacc.cc:474:replace_alu$9608.C[25]
.sym 69310 cic_q0.int_stage[4][24]
.sym 69311 cic_q0.int_stage[5][24]
.sym 69312 $auto$alumacc.cc:474:replace_alu$9608.C[24]
.sym 69314 $auto$alumacc.cc:474:replace_alu$9608.C[26]
.sym 69316 cic_q0.int_stage[4][25]
.sym 69317 cic_q0.int_stage[5][25]
.sym 69318 $auto$alumacc.cc:474:replace_alu$9608.C[25]
.sym 69320 $auto$alumacc.cc:474:replace_alu$9608.C[27]
.sym 69322 cic_q0.int_stage[5][26]
.sym 69323 cic_q0.int_stage[4][26]
.sym 69324 $auto$alumacc.cc:474:replace_alu$9608.C[26]
.sym 69326 $auto$alumacc.cc:474:replace_alu$9608.C[28]
.sym 69328 cic_q0.int_stage[4][27]
.sym 69329 cic_q0.int_stage[5][27]
.sym 69330 $auto$alumacc.cc:474:replace_alu$9608.C[27]
.sym 69332 $auto$alumacc.cc:474:replace_alu$9608.C[29]
.sym 69334 cic_q0.int_stage[5][28]
.sym 69335 cic_q0.int_stage[4][28]
.sym 69336 $auto$alumacc.cc:474:replace_alu$9608.C[28]
.sym 69338 $auto$alumacc.cc:474:replace_alu$9608.C[30]
.sym 69340 cic_q0.int_stage[5][29]
.sym 69341 cic_q0.int_stage[4][29]
.sym 69342 $auto$alumacc.cc:474:replace_alu$9608.C[29]
.sym 69344 $auto$alumacc.cc:474:replace_alu$9608.C[31]
.sym 69346 cic_q0.int_stage[4][30]
.sym 69347 cic_q0.int_stage[5][30]
.sym 69348 $auto$alumacc.cc:474:replace_alu$9608.C[30]
.sym 69350 $auto$alumacc.cc:474:replace_alu$9608.C[32]
.sym 69352 cic_q0.int_stage[4][31]
.sym 69353 cic_q0.int_stage[5][31]
.sym 69354 $auto$alumacc.cc:474:replace_alu$9608.C[31]
.sym 69356 o_sclk$SB_IO_OUT_$glb_clk
.sym 69358 cic_q0.comb_stage[0][27]
.sym 69362 cic_q0.comb_stage[0][16]
.sym 69363 cic_q0.comb_stage[0][24]
.sym 69364 cic_q0.comb_stage[0][31]
.sym 69367 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[9]
.sym 69375 cic_q0.int_stage[5][18]
.sym 69382 cic_q0.int_stage[5][36]
.sym 69385 cic_q0.comb_stage[0][24]
.sym 69388 cic_q0.int_stage[5][39]
.sym 69393 cic_q0.comb_stage[0][100]
.sym 69394 $auto$alumacc.cc:474:replace_alu$9608.C[32]
.sym 69400 cic_q0.int_stage[4][33]
.sym 69404 cic_q0.int_stage[5][37]
.sym 69407 cic_q0.int_stage[4][32]
.sym 69409 cic_q0.int_stage[4][34]
.sym 69410 cic_q0.int_stage[4][35]
.sym 69411 cic_q0.int_stage[4][36]
.sym 69412 cic_q0.int_stage[4][37]
.sym 69413 cic_q0.int_stage[4][38]
.sym 69414 cic_q0.int_stage[4][39]
.sym 69415 cic_q0.int_stage[5][32]
.sym 69417 cic_q0.int_stage[5][34]
.sym 69418 cic_q0.int_stage[5][35]
.sym 69419 cic_q0.int_stage[5][36]
.sym 69421 cic_q0.int_stage[5][38]
.sym 69422 cic_q0.int_stage[5][39]
.sym 69424 cic_q0.int_stage[5][33]
.sym 69431 $auto$alumacc.cc:474:replace_alu$9608.C[33]
.sym 69433 cic_q0.int_stage[4][32]
.sym 69434 cic_q0.int_stage[5][32]
.sym 69435 $auto$alumacc.cc:474:replace_alu$9608.C[32]
.sym 69437 $auto$alumacc.cc:474:replace_alu$9608.C[34]
.sym 69439 cic_q0.int_stage[5][33]
.sym 69440 cic_q0.int_stage[4][33]
.sym 69441 $auto$alumacc.cc:474:replace_alu$9608.C[33]
.sym 69443 $auto$alumacc.cc:474:replace_alu$9608.C[35]
.sym 69445 cic_q0.int_stage[4][34]
.sym 69446 cic_q0.int_stage[5][34]
.sym 69447 $auto$alumacc.cc:474:replace_alu$9608.C[34]
.sym 69449 $auto$alumacc.cc:474:replace_alu$9608.C[36]
.sym 69451 cic_q0.int_stage[4][35]
.sym 69452 cic_q0.int_stage[5][35]
.sym 69453 $auto$alumacc.cc:474:replace_alu$9608.C[35]
.sym 69455 $auto$alumacc.cc:474:replace_alu$9608.C[37]
.sym 69457 cic_q0.int_stage[4][36]
.sym 69458 cic_q0.int_stage[5][36]
.sym 69459 $auto$alumacc.cc:474:replace_alu$9608.C[36]
.sym 69461 $auto$alumacc.cc:474:replace_alu$9608.C[38]
.sym 69463 cic_q0.int_stage[4][37]
.sym 69464 cic_q0.int_stage[5][37]
.sym 69465 $auto$alumacc.cc:474:replace_alu$9608.C[37]
.sym 69467 $auto$alumacc.cc:474:replace_alu$9608.C[39]
.sym 69469 cic_q0.int_stage[4][38]
.sym 69470 cic_q0.int_stage[5][38]
.sym 69471 $auto$alumacc.cc:474:replace_alu$9608.C[38]
.sym 69473 $auto$alumacc.cc:474:replace_alu$9608.C[40]
.sym 69475 cic_q0.int_stage[4][39]
.sym 69476 cic_q0.int_stage[5][39]
.sym 69477 $auto$alumacc.cc:474:replace_alu$9608.C[39]
.sym 69479 o_sclk$SB_IO_OUT_$glb_clk
.sym 69481 cic_q0.comb_stage[0][45]
.sym 69482 cic_q0.comb_stage[0][32]
.sym 69485 cic_q0.comb_stage[0][33]
.sym 69486 cic_q0.int_stage[5][37]
.sym 69487 cic_q0.comb_stage[0][38]
.sym 69488 cic_q0.int_stage[5][34]
.sym 69498 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[20]
.sym 69505 cic_q0.int_stage[5][44]
.sym 69511 cic_q0.comb_stage[0][46]
.sym 69514 cic_q0.int_stage[5][50]
.sym 69517 $auto$alumacc.cc:474:replace_alu$9608.C[40]
.sym 69522 cic_q0.int_stage[5][40]
.sym 69523 cic_q0.int_stage[4][41]
.sym 69524 cic_q0.int_stage[4][42]
.sym 69525 cic_q0.int_stage[4][43]
.sym 69526 cic_q0.int_stage[5][44]
.sym 69527 cic_q0.int_stage[4][45]
.sym 69528 cic_q0.int_stage[4][46]
.sym 69529 cic_q0.int_stage[5][47]
.sym 69530 cic_q0.int_stage[4][40]
.sym 69533 cic_q0.int_stage[5][43]
.sym 69534 cic_q0.int_stage[4][44]
.sym 69535 cic_q0.int_stage[5][45]
.sym 69536 cic_q0.int_stage[5][46]
.sym 69537 cic_q0.int_stage[4][47]
.sym 69547 cic_q0.int_stage[5][41]
.sym 69548 cic_q0.int_stage[5][42]
.sym 69554 $auto$alumacc.cc:474:replace_alu$9608.C[41]
.sym 69556 cic_q0.int_stage[4][40]
.sym 69557 cic_q0.int_stage[5][40]
.sym 69558 $auto$alumacc.cc:474:replace_alu$9608.C[40]
.sym 69560 $auto$alumacc.cc:474:replace_alu$9608.C[42]
.sym 69562 cic_q0.int_stage[5][41]
.sym 69563 cic_q0.int_stage[4][41]
.sym 69564 $auto$alumacc.cc:474:replace_alu$9608.C[41]
.sym 69566 $auto$alumacc.cc:474:replace_alu$9608.C[43]
.sym 69568 cic_q0.int_stage[5][42]
.sym 69569 cic_q0.int_stage[4][42]
.sym 69570 $auto$alumacc.cc:474:replace_alu$9608.C[42]
.sym 69572 $auto$alumacc.cc:474:replace_alu$9608.C[44]
.sym 69574 cic_q0.int_stage[5][43]
.sym 69575 cic_q0.int_stage[4][43]
.sym 69576 $auto$alumacc.cc:474:replace_alu$9608.C[43]
.sym 69578 $auto$alumacc.cc:474:replace_alu$9608.C[45]
.sym 69580 cic_q0.int_stage[4][44]
.sym 69581 cic_q0.int_stage[5][44]
.sym 69582 $auto$alumacc.cc:474:replace_alu$9608.C[44]
.sym 69584 $auto$alumacc.cc:474:replace_alu$9608.C[46]
.sym 69586 cic_q0.int_stage[5][45]
.sym 69587 cic_q0.int_stage[4][45]
.sym 69588 $auto$alumacc.cc:474:replace_alu$9608.C[45]
.sym 69590 $auto$alumacc.cc:474:replace_alu$9608.C[47]
.sym 69592 cic_q0.int_stage[5][46]
.sym 69593 cic_q0.int_stage[4][46]
.sym 69594 $auto$alumacc.cc:474:replace_alu$9608.C[46]
.sym 69596 $auto$alumacc.cc:474:replace_alu$9608.C[48]
.sym 69598 cic_q0.int_stage[4][47]
.sym 69599 cic_q0.int_stage[5][47]
.sym 69600 $auto$alumacc.cc:474:replace_alu$9608.C[47]
.sym 69602 o_sclk$SB_IO_OUT_$glb_clk
.sym 69604 cic_q0.comb_stage[0][42]
.sym 69605 cic_q0.comb_stage[0][46]
.sym 69607 cic_q0.comb_stage[0][49]
.sym 69609 cic_q0.comb_stage[0][40]
.sym 69610 cic_q0.comb_stage[0][43]
.sym 69611 cic_q0.comb_stage[0][41]
.sym 69632 cic_q0.int_stage[5][54]
.sym 69634 cic_q0.int_stage[5][55]
.sym 69640 $auto$alumacc.cc:474:replace_alu$9608.C[48]
.sym 69645 cic_q0.int_stage[4][48]
.sym 69646 cic_q0.int_stage[4][49]
.sym 69647 cic_q0.int_stage[4][50]
.sym 69648 cic_q0.int_stage[5][51]
.sym 69649 cic_q0.int_stage[4][52]
.sym 69651 cic_q0.int_stage[5][54]
.sym 69652 cic_q0.int_stage[5][55]
.sym 69653 cic_q0.int_stage[5][48]
.sym 69654 cic_q0.int_stage[5][49]
.sym 69656 cic_q0.int_stage[4][51]
.sym 69657 cic_q0.int_stage[5][52]
.sym 69658 cic_q0.int_stage[4][53]
.sym 69659 cic_q0.int_stage[4][54]
.sym 69660 cic_q0.int_stage[4][55]
.sym 69666 cic_q0.int_stage[5][53]
.sym 69671 cic_q0.int_stage[5][50]
.sym 69677 $auto$alumacc.cc:474:replace_alu$9608.C[49]
.sym 69679 cic_q0.int_stage[5][48]
.sym 69680 cic_q0.int_stage[4][48]
.sym 69681 $auto$alumacc.cc:474:replace_alu$9608.C[48]
.sym 69683 $auto$alumacc.cc:474:replace_alu$9608.C[50]
.sym 69685 cic_q0.int_stage[5][49]
.sym 69686 cic_q0.int_stage[4][49]
.sym 69687 $auto$alumacc.cc:474:replace_alu$9608.C[49]
.sym 69689 $auto$alumacc.cc:474:replace_alu$9608.C[51]
.sym 69691 cic_q0.int_stage[5][50]
.sym 69692 cic_q0.int_stage[4][50]
.sym 69693 $auto$alumacc.cc:474:replace_alu$9608.C[50]
.sym 69695 $auto$alumacc.cc:474:replace_alu$9608.C[52]
.sym 69697 cic_q0.int_stage[4][51]
.sym 69698 cic_q0.int_stage[5][51]
.sym 69699 $auto$alumacc.cc:474:replace_alu$9608.C[51]
.sym 69701 $auto$alumacc.cc:474:replace_alu$9608.C[53]
.sym 69703 cic_q0.int_stage[5][52]
.sym 69704 cic_q0.int_stage[4][52]
.sym 69705 $auto$alumacc.cc:474:replace_alu$9608.C[52]
.sym 69707 $auto$alumacc.cc:474:replace_alu$9608.C[54]
.sym 69709 cic_q0.int_stage[4][53]
.sym 69710 cic_q0.int_stage[5][53]
.sym 69711 $auto$alumacc.cc:474:replace_alu$9608.C[53]
.sym 69713 $auto$alumacc.cc:474:replace_alu$9608.C[55]
.sym 69715 cic_q0.int_stage[4][54]
.sym 69716 cic_q0.int_stage[5][54]
.sym 69717 $auto$alumacc.cc:474:replace_alu$9608.C[54]
.sym 69719 $auto$alumacc.cc:474:replace_alu$9608.C[56]
.sym 69721 cic_q0.int_stage[4][55]
.sym 69722 cic_q0.int_stage[5][55]
.sym 69723 $auto$alumacc.cc:474:replace_alu$9608.C[55]
.sym 69725 o_sclk$SB_IO_OUT_$glb_clk
.sym 69728 cic_q0.comb_stage[0][48]
.sym 69729 cic_q0.comb_stage[0][60]
.sym 69730 cic_q0.comb_stage[0][52]
.sym 69731 cic_q0.comb_stage[0][62]
.sym 69732 cic_q0.int_stage[5][51]
.sym 69733 cic_q0.comb_stage[0][44]
.sym 69744 cic_q0.comb_stage[0][41]
.sym 69748 cic_q0.comb_stage[1][33]
.sym 69752 cic_q0.int_stage[4][0]
.sym 69754 $PACKER_VCC_NET
.sym 69757 cic_q0.int_stage[5][63]
.sym 69761 cic_q0.int_stage[5][57]
.sym 69762 cic_q0.int_stage[5][67]
.sym 69763 $auto$alumacc.cc:474:replace_alu$9608.C[56]
.sym 69768 cic_q0.int_stage[5][56]
.sym 69769 cic_q0.int_stage[4][57]
.sym 69770 cic_q0.int_stage[4][58]
.sym 69771 cic_q0.int_stage[4][59]
.sym 69772 cic_q0.int_stage[4][60]
.sym 69773 cic_q0.int_stage[4][61]
.sym 69774 cic_q0.int_stage[4][62]
.sym 69775 cic_q0.int_stage[5][63]
.sym 69776 cic_q0.int_stage[4][56]
.sym 69778 cic_q0.int_stage[5][58]
.sym 69779 cic_q0.int_stage[5][59]
.sym 69780 cic_q0.int_stage[5][60]
.sym 69783 cic_q0.int_stage[4][63]
.sym 69793 cic_q0.int_stage[5][57]
.sym 69797 cic_q0.int_stage[5][61]
.sym 69798 cic_q0.int_stage[5][62]
.sym 69800 $auto$alumacc.cc:474:replace_alu$9608.C[57]
.sym 69802 cic_q0.int_stage[4][56]
.sym 69803 cic_q0.int_stage[5][56]
.sym 69804 $auto$alumacc.cc:474:replace_alu$9608.C[56]
.sym 69806 $auto$alumacc.cc:474:replace_alu$9608.C[58]
.sym 69808 cic_q0.int_stage[5][57]
.sym 69809 cic_q0.int_stage[4][57]
.sym 69810 $auto$alumacc.cc:474:replace_alu$9608.C[57]
.sym 69812 $auto$alumacc.cc:474:replace_alu$9608.C[59]
.sym 69814 cic_q0.int_stage[5][58]
.sym 69815 cic_q0.int_stage[4][58]
.sym 69816 $auto$alumacc.cc:474:replace_alu$9608.C[58]
.sym 69818 $auto$alumacc.cc:474:replace_alu$9608.C[60]
.sym 69820 cic_q0.int_stage[5][59]
.sym 69821 cic_q0.int_stage[4][59]
.sym 69822 $auto$alumacc.cc:474:replace_alu$9608.C[59]
.sym 69824 $auto$alumacc.cc:474:replace_alu$9608.C[61]
.sym 69826 cic_q0.int_stage[5][60]
.sym 69827 cic_q0.int_stage[4][60]
.sym 69828 $auto$alumacc.cc:474:replace_alu$9608.C[60]
.sym 69830 $auto$alumacc.cc:474:replace_alu$9608.C[62]
.sym 69832 cic_q0.int_stage[5][61]
.sym 69833 cic_q0.int_stage[4][61]
.sym 69834 $auto$alumacc.cc:474:replace_alu$9608.C[61]
.sym 69836 $auto$alumacc.cc:474:replace_alu$9608.C[63]
.sym 69838 cic_q0.int_stage[5][62]
.sym 69839 cic_q0.int_stage[4][62]
.sym 69840 $auto$alumacc.cc:474:replace_alu$9608.C[62]
.sym 69842 $auto$alumacc.cc:474:replace_alu$9608.C[64]
.sym 69844 cic_q0.int_stage[4][63]
.sym 69845 cic_q0.int_stage[5][63]
.sym 69846 $auto$alumacc.cc:474:replace_alu$9608.C[63]
.sym 69848 o_sclk$SB_IO_OUT_$glb_clk
.sym 69850 cic_q0.comb_stage[0][71]
.sym 69852 cic_q0.comb_stage[0][69]
.sym 69854 cic_q0.comb_stage[0][55]
.sym 69855 cic_q0.int_stage[5][59]
.sym 69856 cic_q0.comb_stage[0][56]
.sym 69863 cic_q0.comb_stage[0][44]
.sym 69867 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[46]
.sym 69868 cic_q0.int_stage[5][58]
.sym 69877 cic_q0.int_stage[5][79]
.sym 69879 cic_q0.int_stage[5][72]
.sym 69881 cic_q0.int_stage[5][61]
.sym 69886 $auto$alumacc.cc:474:replace_alu$9608.C[64]
.sym 69891 cic_q0.int_stage[4][64]
.sym 69893 cic_q0.int_stage[5][66]
.sym 69895 cic_q0.int_stage[4][68]
.sym 69896 cic_q0.int_stage[5][69]
.sym 69898 cic_q0.int_stage[4][71]
.sym 69899 cic_q0.int_stage[5][64]
.sym 69900 cic_q0.int_stage[4][65]
.sym 69901 cic_q0.int_stage[4][66]
.sym 69902 cic_q0.int_stage[4][67]
.sym 69904 cic_q0.int_stage[4][69]
.sym 69905 cic_q0.int_stage[4][70]
.sym 69906 cic_q0.int_stage[5][71]
.sym 69908 cic_q0.int_stage[5][65]
.sym 69910 cic_q0.int_stage[5][67]
.sym 69913 cic_q0.int_stage[5][70]
.sym 69919 cic_q0.int_stage[5][68]
.sym 69923 $auto$alumacc.cc:474:replace_alu$9608.C[65]
.sym 69925 cic_q0.int_stage[5][64]
.sym 69926 cic_q0.int_stage[4][64]
.sym 69927 $auto$alumacc.cc:474:replace_alu$9608.C[64]
.sym 69929 $auto$alumacc.cc:474:replace_alu$9608.C[66]
.sym 69931 cic_q0.int_stage[4][65]
.sym 69932 cic_q0.int_stage[5][65]
.sym 69933 $auto$alumacc.cc:474:replace_alu$9608.C[65]
.sym 69935 $auto$alumacc.cc:474:replace_alu$9608.C[67]
.sym 69937 cic_q0.int_stage[4][66]
.sym 69938 cic_q0.int_stage[5][66]
.sym 69939 $auto$alumacc.cc:474:replace_alu$9608.C[66]
.sym 69941 $auto$alumacc.cc:474:replace_alu$9608.C[68]
.sym 69943 cic_q0.int_stage[4][67]
.sym 69944 cic_q0.int_stage[5][67]
.sym 69945 $auto$alumacc.cc:474:replace_alu$9608.C[67]
.sym 69947 $auto$alumacc.cc:474:replace_alu$9608.C[69]
.sym 69949 cic_q0.int_stage[5][68]
.sym 69950 cic_q0.int_stage[4][68]
.sym 69951 $auto$alumacc.cc:474:replace_alu$9608.C[68]
.sym 69953 $auto$alumacc.cc:474:replace_alu$9608.C[70]
.sym 69955 cic_q0.int_stage[4][69]
.sym 69956 cic_q0.int_stage[5][69]
.sym 69957 $auto$alumacc.cc:474:replace_alu$9608.C[69]
.sym 69959 $auto$alumacc.cc:474:replace_alu$9608.C[71]
.sym 69961 cic_q0.int_stage[4][70]
.sym 69962 cic_q0.int_stage[5][70]
.sym 69963 $auto$alumacc.cc:474:replace_alu$9608.C[70]
.sym 69965 $auto$alumacc.cc:474:replace_alu$9608.C[72]
.sym 69967 cic_q0.int_stage[5][71]
.sym 69968 cic_q0.int_stage[4][71]
.sym 69969 $auto$alumacc.cc:474:replace_alu$9608.C[71]
.sym 69971 o_sclk$SB_IO_OUT_$glb_clk
.sym 69975 cic_q0.comb_stage[0][68]
.sym 69976 cic_q0.comb_stage[0][64]
.sym 69977 cic_q0.comb_stage[0][65]
.sym 69978 cic_q0.comb_stage[0][61]
.sym 69979 cic_q0.comb_stage[0][57]
.sym 69998 cic_q0.int_stage[5][66]
.sym 69999 cic_q0.int_stage[5][77]
.sym 70002 cic_q0.int_stage[5][80]
.sym 70004 cic_q0.int_stage[5][81]
.sym 70007 cic_q0.comb_stage[0][76]
.sym 70009 $auto$alumacc.cc:474:replace_alu$9608.C[72]
.sym 70014 cic_q0.int_stage[5][72]
.sym 70015 cic_q0.int_stage[5][73]
.sym 70016 cic_q0.int_stage[4][74]
.sym 70017 cic_q0.int_stage[4][75]
.sym 70019 cic_q0.int_stage[5][77]
.sym 70020 cic_q0.int_stage[4][78]
.sym 70021 cic_q0.int_stage[4][79]
.sym 70022 cic_q0.int_stage[4][72]
.sym 70023 cic_q0.int_stage[4][73]
.sym 70024 cic_q0.int_stage[5][74]
.sym 70026 cic_q0.int_stage[4][76]
.sym 70027 cic_q0.int_stage[4][77]
.sym 70028 cic_q0.int_stage[5][78]
.sym 70034 cic_q0.int_stage[5][76]
.sym 70041 cic_q0.int_stage[5][75]
.sym 70045 cic_q0.int_stage[5][79]
.sym 70046 $auto$alumacc.cc:474:replace_alu$9608.C[73]
.sym 70048 cic_q0.int_stage[4][72]
.sym 70049 cic_q0.int_stage[5][72]
.sym 70050 $auto$alumacc.cc:474:replace_alu$9608.C[72]
.sym 70052 $auto$alumacc.cc:474:replace_alu$9608.C[74]
.sym 70054 cic_q0.int_stage[4][73]
.sym 70055 cic_q0.int_stage[5][73]
.sym 70056 $auto$alumacc.cc:474:replace_alu$9608.C[73]
.sym 70058 $auto$alumacc.cc:474:replace_alu$9608.C[75]
.sym 70060 cic_q0.int_stage[5][74]
.sym 70061 cic_q0.int_stage[4][74]
.sym 70062 $auto$alumacc.cc:474:replace_alu$9608.C[74]
.sym 70064 $auto$alumacc.cc:474:replace_alu$9608.C[76]
.sym 70066 cic_q0.int_stage[5][75]
.sym 70067 cic_q0.int_stage[4][75]
.sym 70068 $auto$alumacc.cc:474:replace_alu$9608.C[75]
.sym 70070 $auto$alumacc.cc:474:replace_alu$9608.C[77]
.sym 70072 cic_q0.int_stage[4][76]
.sym 70073 cic_q0.int_stage[5][76]
.sym 70074 $auto$alumacc.cc:474:replace_alu$9608.C[76]
.sym 70076 $auto$alumacc.cc:474:replace_alu$9608.C[78]
.sym 70078 cic_q0.int_stage[4][77]
.sym 70079 cic_q0.int_stage[5][77]
.sym 70080 $auto$alumacc.cc:474:replace_alu$9608.C[77]
.sym 70082 $auto$alumacc.cc:474:replace_alu$9608.C[79]
.sym 70084 cic_q0.int_stage[5][78]
.sym 70085 cic_q0.int_stage[4][78]
.sym 70086 $auto$alumacc.cc:474:replace_alu$9608.C[78]
.sym 70088 $auto$alumacc.cc:474:replace_alu$9608.C[80]
.sym 70090 cic_q0.int_stage[5][79]
.sym 70091 cic_q0.int_stage[4][79]
.sym 70092 $auto$alumacc.cc:474:replace_alu$9608.C[79]
.sym 70094 o_sclk$SB_IO_OUT_$glb_clk
.sym 70096 cic_q0.comb_stage[0][84]
.sym 70097 cic_q0.comb_stage[0][78]
.sym 70098 cic_q0.int_stage[5][85]
.sym 70099 cic_q0.comb_stage[0][76]
.sym 70101 cic_q0.int_stage[5][75]
.sym 70103 cic_q0.comb_stage[0][66]
.sym 70107 cic_i0.comb_stage[1][46]
.sym 70109 cic_q0.comb_stage[0][57]
.sym 70114 cic_q0.int_stage[5][74]
.sym 70130 cic_q0.comb_stage[0][83]
.sym 70132 $auto$alumacc.cc:474:replace_alu$9608.C[80]
.sym 70137 cic_q0.int_stage[5][80]
.sym 70140 cic_q0.int_stage[4][83]
.sym 70141 cic_q0.int_stage[4][84]
.sym 70142 cic_q0.int_stage[4][85]
.sym 70144 cic_q0.int_stage[5][87]
.sym 70145 cic_q0.int_stage[4][80]
.sym 70146 cic_q0.int_stage[4][81]
.sym 70147 cic_q0.int_stage[4][82]
.sym 70148 cic_q0.int_stage[5][83]
.sym 70149 cic_q0.int_stage[5][84]
.sym 70150 cic_q0.int_stage[5][85]
.sym 70151 cic_q0.int_stage[4][86]
.sym 70152 cic_q0.int_stage[4][87]
.sym 70154 cic_q0.int_stage[5][81]
.sym 70155 cic_q0.int_stage[5][82]
.sym 70159 cic_q0.int_stage[5][86]
.sym 70169 $auto$alumacc.cc:474:replace_alu$9608.C[81]
.sym 70171 cic_q0.int_stage[4][80]
.sym 70172 cic_q0.int_stage[5][80]
.sym 70173 $auto$alumacc.cc:474:replace_alu$9608.C[80]
.sym 70175 $auto$alumacc.cc:474:replace_alu$9608.C[82]
.sym 70177 cic_q0.int_stage[4][81]
.sym 70178 cic_q0.int_stage[5][81]
.sym 70179 $auto$alumacc.cc:474:replace_alu$9608.C[81]
.sym 70181 $auto$alumacc.cc:474:replace_alu$9608.C[83]
.sym 70183 cic_q0.int_stage[4][82]
.sym 70184 cic_q0.int_stage[5][82]
.sym 70185 $auto$alumacc.cc:474:replace_alu$9608.C[82]
.sym 70187 $auto$alumacc.cc:474:replace_alu$9608.C[84]
.sym 70189 cic_q0.int_stage[5][83]
.sym 70190 cic_q0.int_stage[4][83]
.sym 70191 $auto$alumacc.cc:474:replace_alu$9608.C[83]
.sym 70193 $auto$alumacc.cc:474:replace_alu$9608.C[85]
.sym 70195 cic_q0.int_stage[5][84]
.sym 70196 cic_q0.int_stage[4][84]
.sym 70197 $auto$alumacc.cc:474:replace_alu$9608.C[84]
.sym 70199 $auto$alumacc.cc:474:replace_alu$9608.C[86]
.sym 70201 cic_q0.int_stage[5][85]
.sym 70202 cic_q0.int_stage[4][85]
.sym 70203 $auto$alumacc.cc:474:replace_alu$9608.C[85]
.sym 70205 $auto$alumacc.cc:474:replace_alu$9608.C[87]
.sym 70207 cic_q0.int_stage[4][86]
.sym 70208 cic_q0.int_stage[5][86]
.sym 70209 $auto$alumacc.cc:474:replace_alu$9608.C[86]
.sym 70211 $auto$alumacc.cc:474:replace_alu$9608.C[88]
.sym 70213 cic_q0.int_stage[4][87]
.sym 70214 cic_q0.int_stage[5][87]
.sym 70215 $auto$alumacc.cc:474:replace_alu$9608.C[87]
.sym 70217 o_sclk$SB_IO_OUT_$glb_clk
.sym 70219 cic_q0.comb_stage[0][77]
.sym 70220 cic_q0.comb_stage[0][94]
.sym 70221 cic_q0.comb_stage[0][87]
.sym 70222 cic_q0.comb_stage[0][83]
.sym 70223 cic_q0.comb_stage[0][93]
.sym 70224 cic_q0.comb_stage[0][89]
.sym 70225 cic_q0.comb_stage[0][82]
.sym 70232 cic_q0.int_stage[5][73]
.sym 70236 cic_q0.comb_stage[0][66]
.sym 70243 cic_q0.comb_stage[0][95]
.sym 70245 cic_q0.comb_stage[0][90]
.sym 70246 $PACKER_VCC_NET
.sym 70248 cic_q0.int_stage[4][0]
.sym 70251 cic_q0.int_stage[5][88]
.sym 70255 $auto$alumacc.cc:474:replace_alu$9608.C[88]
.sym 70260 cic_q0.int_stage[5][88]
.sym 70261 cic_q0.int_stage[5][89]
.sym 70262 cic_q0.int_stage[4][90]
.sym 70263 cic_q0.int_stage[4][91]
.sym 70264 cic_q0.int_stage[5][92]
.sym 70265 cic_q0.int_stage[4][93]
.sym 70267 cic_q0.int_stage[5][95]
.sym 70268 cic_q0.int_stage[4][88]
.sym 70269 cic_q0.int_stage[4][89]
.sym 70270 cic_q0.int_stage[5][90]
.sym 70271 cic_q0.int_stage[5][91]
.sym 70272 cic_q0.int_stage[4][92]
.sym 70273 cic_q0.int_stage[5][93]
.sym 70274 cic_q0.int_stage[4][94]
.sym 70275 cic_q0.int_stage[4][95]
.sym 70282 cic_q0.int_stage[5][94]
.sym 70292 $auto$alumacc.cc:474:replace_alu$9608.C[89]
.sym 70294 cic_q0.int_stage[4][88]
.sym 70295 cic_q0.int_stage[5][88]
.sym 70296 $auto$alumacc.cc:474:replace_alu$9608.C[88]
.sym 70298 $auto$alumacc.cc:474:replace_alu$9608.C[90]
.sym 70300 cic_q0.int_stage[4][89]
.sym 70301 cic_q0.int_stage[5][89]
.sym 70302 $auto$alumacc.cc:474:replace_alu$9608.C[89]
.sym 70304 $auto$alumacc.cc:474:replace_alu$9608.C[91]
.sym 70306 cic_q0.int_stage[5][90]
.sym 70307 cic_q0.int_stage[4][90]
.sym 70308 $auto$alumacc.cc:474:replace_alu$9608.C[90]
.sym 70310 $auto$alumacc.cc:474:replace_alu$9608.C[92]
.sym 70312 cic_q0.int_stage[5][91]
.sym 70313 cic_q0.int_stage[4][91]
.sym 70314 $auto$alumacc.cc:474:replace_alu$9608.C[91]
.sym 70316 $auto$alumacc.cc:474:replace_alu$9608.C[93]
.sym 70318 cic_q0.int_stage[4][92]
.sym 70319 cic_q0.int_stage[5][92]
.sym 70320 $auto$alumacc.cc:474:replace_alu$9608.C[92]
.sym 70322 $auto$alumacc.cc:474:replace_alu$9608.C[94]
.sym 70324 cic_q0.int_stage[5][93]
.sym 70325 cic_q0.int_stage[4][93]
.sym 70326 $auto$alumacc.cc:474:replace_alu$9608.C[93]
.sym 70328 $auto$alumacc.cc:474:replace_alu$9608.C[95]
.sym 70330 cic_q0.int_stage[4][94]
.sym 70331 cic_q0.int_stage[5][94]
.sym 70332 $auto$alumacc.cc:474:replace_alu$9608.C[94]
.sym 70334 $auto$alumacc.cc:474:replace_alu$9608.C[96]
.sym 70336 cic_q0.int_stage[4][95]
.sym 70337 cic_q0.int_stage[5][95]
.sym 70338 $auto$alumacc.cc:474:replace_alu$9608.C[95]
.sym 70340 o_sclk$SB_IO_OUT_$glb_clk
.sym 70342 cic_q0.comb_stage[0][99]
.sym 70343 cic_q0.comb_stage[0][92]
.sym 70344 cic_q0.comb_stage[0][103]
.sym 70345 cic_q0.comb_stage[0][97]
.sym 70346 cic_q0.comb_stage[0][100]
.sym 70347 cic_q0.comb_stage[0][91]
.sym 70348 cic_q0.comb_stage[0][95]
.sym 70349 cic_q0.comb_stage[0][90]
.sym 70363 cic_q0.comb_stage[0][94]
.sym 70365 cic_q0.comb_stage[0][87]
.sym 70366 cic_q0.comb_stage[0][101]
.sym 70372 cic_q0.comb_stage[0][96]
.sym 70374 cic_q0.comb_stage[0][98]
.sym 70378 $auto$alumacc.cc:474:replace_alu$9608.C[96]
.sym 70383 cic_q0.int_stage[5][96]
.sym 70385 cic_q0.int_stage[4][98]
.sym 70387 cic_q0.int_stage[5][100]
.sym 70388 cic_q0.int_stage[4][101]
.sym 70390 cic_q0.int_stage[4][103]
.sym 70391 cic_q0.int_stage[4][96]
.sym 70392 cic_q0.int_stage[4][97]
.sym 70394 cic_q0.int_stage[4][99]
.sym 70395 cic_q0.int_stage[4][100]
.sym 70397 cic_q0.int_stage[4][102]
.sym 70400 cic_q0.int_stage[5][97]
.sym 70402 cic_q0.int_stage[5][99]
.sym 70405 cic_q0.int_stage[5][102]
.sym 70409 cic_q0.int_stage[5][98]
.sym 70412 cic_q0.int_stage[5][101]
.sym 70414 cic_q0.int_stage[5][103]
.sym 70415 $auto$alumacc.cc:474:replace_alu$9608.C[97]
.sym 70417 cic_q0.int_stage[4][96]
.sym 70418 cic_q0.int_stage[5][96]
.sym 70419 $auto$alumacc.cc:474:replace_alu$9608.C[96]
.sym 70421 $auto$alumacc.cc:474:replace_alu$9608.C[98]
.sym 70423 cic_q0.int_stage[4][97]
.sym 70424 cic_q0.int_stage[5][97]
.sym 70425 $auto$alumacc.cc:474:replace_alu$9608.C[97]
.sym 70427 $auto$alumacc.cc:474:replace_alu$9608.C[99]
.sym 70429 cic_q0.int_stage[5][98]
.sym 70430 cic_q0.int_stage[4][98]
.sym 70431 $auto$alumacc.cc:474:replace_alu$9608.C[98]
.sym 70433 $auto$alumacc.cc:474:replace_alu$9608.C[100]
.sym 70435 cic_q0.int_stage[4][99]
.sym 70436 cic_q0.int_stage[5][99]
.sym 70437 $auto$alumacc.cc:474:replace_alu$9608.C[99]
.sym 70439 $auto$alumacc.cc:474:replace_alu$9608.C[101]
.sym 70441 cic_q0.int_stage[4][100]
.sym 70442 cic_q0.int_stage[5][100]
.sym 70443 $auto$alumacc.cc:474:replace_alu$9608.C[100]
.sym 70445 $auto$alumacc.cc:474:replace_alu$9608.C[102]
.sym 70447 cic_q0.int_stage[5][101]
.sym 70448 cic_q0.int_stage[4][101]
.sym 70449 $auto$alumacc.cc:474:replace_alu$9608.C[101]
.sym 70451 $auto$alumacc.cc:474:replace_alu$9608.C[103]
.sym 70453 cic_q0.int_stage[4][102]
.sym 70454 cic_q0.int_stage[5][102]
.sym 70455 $auto$alumacc.cc:474:replace_alu$9608.C[102]
.sym 70457 $auto$alumacc.cc:474:replace_alu$9608.C[104]
.sym 70459 cic_q0.int_stage[5][103]
.sym 70460 cic_q0.int_stage[4][103]
.sym 70461 $auto$alumacc.cc:474:replace_alu$9608.C[103]
.sym 70463 o_sclk$SB_IO_OUT_$glb_clk
.sym 70465 cic_q0.comb_stage[0][105]
.sym 70466 cic_q0.comb_stage[0][96]
.sym 70467 cic_q0.comb_stage[0][98]
.sym 70468 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 70470 cic_q0.comb_stage[0][102]
.sym 70471 cic_q0.comb_stage[0][101]
.sym 70472 cic_q0.comb_stage[0][88]
.sym 70481 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 70482 cic_q0.comb_stage[0][90]
.sym 70491 min.i_array[7][5]
.sym 70497 min.i_array[10][4]
.sym 70501 $auto$alumacc.cc:474:replace_alu$9608.C[104]
.sym 70506 cic_q0.int_stage[4][104]
.sym 70507 cic_q0.int_stage[4][105]
.sym 70514 cic_q0.int_stage[5][104]
.sym 70523 cic_q0.int_stage[5][105]
.sym 70538 $auto$alumacc.cc:474:replace_alu$9608.C[105]
.sym 70540 cic_q0.int_stage[5][104]
.sym 70541 cic_q0.int_stage[4][104]
.sym 70542 $auto$alumacc.cc:474:replace_alu$9608.C[104]
.sym 70545 cic_q0.int_stage[4][105]
.sym 70547 cic_q0.int_stage[5][105]
.sym 70548 $auto$alumacc.cc:474:replace_alu$9608.C[105]
.sym 70586 o_sclk$SB_IO_OUT_$glb_clk
.sym 70588 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 70589 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 70590 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[13]
.sym 70591 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 70592 cic_q0.comb_stage[0][104]
.sym 70593 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 70594 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[99]
.sym 70595 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[102]
.sym 70603 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 70605 cic_q0.comb_stage[0][88]
.sym 70612 cic_q0.comb_stage[3][0]
.sym 70616 q0_long[105]
.sym 70621 min.i_array[10][3]
.sym 70623 q0_long[104]
.sym 70632 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 70636 min.i_array[10][5]
.sym 70638 min.i_array[9][5]
.sym 70639 min.i_array[10][3]
.sym 70645 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 70646 min.shift_crc
.sym 70651 min.i_array[7][5]
.sym 70656 $abc$29715$new_n2703_
.sym 70657 min.i_array[10][4]
.sym 70660 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70680 min.i_array[10][4]
.sym 70681 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70682 min.i_array[10][5]
.sym 70683 min.i_array[7][5]
.sym 70692 min.i_array[10][4]
.sym 70693 min.i_array[9][5]
.sym 70694 min.i_array[10][3]
.sym 70698 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 70699 min.shift_crc
.sym 70700 $abc$29715$new_n2703_
.sym 70701 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 70708 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 70709 o_sclk$SB_IO_OUT_$glb_clk
.sym 70711 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[105]
.sym 70712 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 70713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 70714 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 70715 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[26]
.sym 70716 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[21]
.sym 70717 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 70718 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[44]
.sym 70724 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[99]
.sym 70728 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[102]
.sym 70737 q0_long[97]
.sym 70743 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 70755 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 70756 min.shift_crc
.sym 70759 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14717[0]_new_inv_
.sym 70760 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 70761 min.i_array[9][3]
.sym 70764 min.i_array[8][6]
.sym 70765 $abc$29715$new_n2661_
.sym 70767 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70772 min.i_array[9][6]
.sym 70773 $abc$29715$new_n2678_
.sym 70774 min_data[4]
.sym 70775 min.i_array[10][5]
.sym 70776 $abc$29715$new_n2650_
.sym 70777 min.i_array[10][6]
.sym 70780 min.i_array[10][4]
.sym 70781 min_data[5]
.sym 70782 $abc$29715$new_n2664_
.sym 70783 min_data[6]
.sym 70785 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70786 min.i_array[10][5]
.sym 70787 min.i_array[9][3]
.sym 70791 $abc$29715$new_n2664_
.sym 70793 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 70794 min.shift_crc
.sym 70797 min_data[5]
.sym 70798 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 70799 min.shift_crc
.sym 70800 $abc$29715$new_n2650_
.sym 70804 min_data[4]
.sym 70806 min_data[5]
.sym 70809 min.shift_crc
.sym 70810 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 70811 min_data[6]
.sym 70812 $abc$29715$new_n2678_
.sym 70815 min.i_array[8][6]
.sym 70816 min.i_array[10][6]
.sym 70818 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70822 min.i_array[10][5]
.sym 70823 min.i_array[9][6]
.sym 70824 min.i_array[10][4]
.sym 70827 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14717[0]_new_inv_
.sym 70828 min.shift_crc
.sym 70830 $abc$29715$new_n2661_
.sym 70831 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183_$glb_ce
.sym 70832 o_sclk$SB_IO_OUT_$glb_clk
.sym 70834 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 70835 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 70836 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[4]
.sym 70837 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 70838 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[47]
.sym 70839 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[2]
.sym 70840 cic_q0.comb_stage[4][0]
.sym 70841 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 70850 min.i_array[10][6]
.sym 70863 cic_q0.comb_stage[4][0]
.sym 70866 min_data[3]
.sym 70867 min_data[5]
.sym 70869 min.i_array[10][5]
.sym 70880 min.data[7]
.sym 70884 min.i_array[8][7]
.sym 70885 min.i_array[10][3]
.sym 70886 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 70888 q0_long[105]
.sym 70889 min.data[23]
.sym 70890 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 70892 min_data[3]
.sym 70893 q0_long[104]
.sym 70894 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 70897 q0_long[97]
.sym 70898 min_data[4]
.sym 70900 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$18028[3]_new_inv_
.sym 70901 min.data[15]
.sym 70903 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 70905 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[7]_new_
.sym 70906 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70910 q0_long[104]
.sym 70914 min.data[15]
.sym 70915 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 70916 min.data[23]
.sym 70917 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 70922 q0_long[105]
.sym 70926 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[7]_new_
.sym 70927 min.i_array[8][7]
.sym 70928 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 70929 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$18028[3]_new_inv_
.sym 70932 min.i_array[8][7]
.sym 70933 min.i_array[10][3]
.sym 70934 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 70939 q0_long[97]
.sym 70945 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 70947 min.data[7]
.sym 70950 min_data[4]
.sym 70952 min_data[3]
.sym 70954 min.latch_inputs_$glb_ce
.sym 70955 o_sclk$SB_IO_OUT_$glb_clk
.sym 70983 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[15]
.sym 70985 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[8]
.sym 70990 cic_q0.comb_stage[3][47]
.sym 71000 cic_q0.comb_stage[4][1]
.sym 71001 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 71004 cic_q0.comb_stage[4][3]
.sym 71008 cic_q0.comb_stage[4][5]
.sym 71012 cic_q0.comb_stage[4][7]
.sym 71014 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 71019 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 71020 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 71034 cic_q0.comb_stage[4][5]
.sym 71037 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 71044 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 71050 cic_q0.comb_stage[4][3]
.sym 71055 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 71061 cic_q0.comb_stage[4][7]
.sym 71067 cic_q0.comb_stage[4][1]
.sym 71076 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 71078 cic_q0.dec[17]_$glb_clk
.sym 71094 cic_q0.comb_stage[4][1]
.sym 71096 cic_q0.comb_stage[4][5]
.sym 71098 cic_q0.comb_stage[4][6]
.sym 71100 cic_q0.comb_stage[4][7]
.sym 71114 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[20]
.sym 71115 q0_long[104]
.sym 71125 cic_q0.comb_stage[4][2]
.sym 71129 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 71130 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 71131 cic_q0.comb_stage[4][9]
.sym 71132 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 71133 cic_q0.comb_stage[4][0]
.sym 71134 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 71152 cic_q0.comb_stage[4][6]
.sym 71155 cic_q0.comb_stage[4][9]
.sym 71162 cic_q0.comb_stage[4][0]
.sym 71167 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 71173 cic_q0.comb_stage[4][6]
.sym 71178 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 71185 cic_q0.comb_stage[4][2]
.sym 71190 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 71197 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 71201 cic_q0.dec[17]_$glb_clk
.sym 71217 cic_q0.comb_stage[4][9]
.sym 71222 cic_q0.comb_stage[3][8]
.sym 71235 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[26]
.sym 71236 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[30]
.sym 71245 cic_q0.comb_stage[4][8]
.sym 71252 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 71253 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 71255 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 71256 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 71261 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 71263 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 71266 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 71280 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 71283 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 71289 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 71295 cic_q0.comb_stage[4][8]
.sym 71301 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 71310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 71316 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 71321 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 71324 cic_q0.dec[17]_$glb_clk
.sym 71340 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[16]
.sym 71341 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[23]
.sym 71342 cic_q0.comb_stage[3][19]
.sym 71348 cic_q0.comb_stage[4][16]
.sym 71350 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[29]
.sym 71354 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[33]
.sym 71358 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[38]
.sym 71369 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 71370 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 71372 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 71374 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 71377 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 71379 cic_q0.comb_stage[4][12]
.sym 71380 cic_q0.comb_stage[4][15]
.sym 71382 cic_q0.comb_stage[4][14]
.sym 71400 cic_q0.comb_stage[4][15]
.sym 71408 cic_q0.comb_stage[4][12]
.sym 71413 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 71420 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 71426 cic_q0.comb_stage[4][14]
.sym 71431 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 71437 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 71442 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 71447 cic_q0.dec[17]_$glb_clk
.sym 71462 cic_q0.comb_stage[3][30]
.sym 71464 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 71467 cic_q0.comb_stage[4][30]
.sym 71474 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[28]
.sym 71475 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 71477 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[43]
.sym 71481 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[45]
.sym 71483 cic_q0.comb_stage[4][19]
.sym 71503 cic_q0.comb_stage[4][21]
.sym 71505 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 71508 cic_q0.comb_stage[4][17]
.sym 71509 cic_q0.comb_stage[4][19]
.sym 71510 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 71512 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 71513 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 71517 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 71523 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 71530 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 71537 cic_q0.comb_stage[4][21]
.sym 71542 cic_q0.comb_stage[4][17]
.sym 71548 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 71553 cic_q0.comb_stage[4][19]
.sym 71561 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 71566 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 71570 cic_q0.dec[17]_$glb_clk
.sym 71581 cic_q0.comb_stage[3][33]
.sym 71582 cic_q0.comb_stage[3][33]
.sym 71593 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 71599 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[55]
.sym 71600 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[46]
.sym 71601 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[51]
.sym 71603 q0_long[93]
.sym 71613 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 71620 cic_q0.comb_stage[4][24]
.sym 71621 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 71622 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 71628 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 71638 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 71640 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 71642 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 71646 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 71653 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 71658 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 71666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 71672 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 71679 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 71684 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 71690 cic_q0.comb_stage[4][24]
.sym 71693 cic_q0.dec[17]_$glb_clk
.sym 71707 cic_q0.comb_stage[4][44]
.sym 71709 cic_q0.comb_stage[4][41]
.sym 71711 cic_q0.comb_stage[4][45]
.sym 71717 cic_q0.comb_stage[4][40]
.sym 71719 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[40]
.sym 71720 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[30]
.sym 71721 cic_q0.comb_stage[4][34]
.sym 71727 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[47]
.sym 71729 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[57]
.sym 71736 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 71738 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 71739 cic_q0.comb_stage[4][34]
.sym 71741 cic_q0.comb_stage[4][39]
.sym 71743 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 71745 cic_q0.comb_stage[4][33]
.sym 71759 cic_q0.comb_stage[4][45]
.sym 71765 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 71770 cic_q0.comb_stage[4][34]
.sym 71776 cic_q0.comb_stage[4][33]
.sym 71783 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 71789 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 71795 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 71799 cic_q0.comb_stage[4][45]
.sym 71807 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 71813 cic_q0.comb_stage[4][39]
.sym 71816 cic_q0.dec[17]_$glb_clk
.sym 71832 cic_q0.comb_stage[4][49]
.sym 71840 cic_q0.comb_stage[3][48]
.sym 71843 q0_long[98]
.sym 71844 q0_long[103]
.sym 71846 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[29]
.sym 71849 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 71850 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[38]
.sym 71852 q0_long[99]
.sym 71861 cic_q0.comb_stage[4][30]
.sym 71862 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 71866 cic_q0.comb_stage[4][46]
.sym 71868 cic_q0.comb_stage[4][48]
.sym 71875 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 71882 cic_q0.comb_stage[3][48]
.sym 71888 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 71890 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 71893 cic_q0.comb_stage[3][48]
.sym 71901 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 71907 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 71910 cic_q0.comb_stage[4][46]
.sym 71918 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 71925 cic_q0.comb_stage[4][48]
.sym 71930 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 71937 cic_q0.comb_stage[4][30]
.sym 71939 cic_q0.dec[17]_$glb_clk
.sym 71963 cic_q0.comb_stage[4][56]
.sym 71965 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[49]
.sym 71969 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[50]
.sym 71971 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[53]
.sym 71973 cic_q0.comb_stage[4][50]
.sym 71975 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[83]
.sym 71984 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 71985 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 71987 cic_q0.comb_stage[4][40]
.sym 71988 cic_q0.comb_stage[4][57]
.sym 71993 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 71997 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 72002 cic_q0.comb_stage[4][47]
.sym 72012 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 72015 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 72024 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 72030 cic_q0.comb_stage[4][40]
.sym 72036 cic_q0.comb_stage[4][47]
.sym 72042 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 72047 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 72053 cic_q0.comb_stage[4][57]
.sym 72060 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 72062 cic_q0.dec[17]_$glb_clk
.sym 72078 cic_q0.comb_stage[4][65]
.sym 72081 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 72082 cic_q0.comb_stage[3][70]
.sym 72089 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[56]
.sym 72091 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[58]
.sym 72094 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[76]
.sym 72095 q0_long[91]
.sym 72097 q0_long[92]
.sym 72099 q0_long[93]
.sym 72108 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 72110 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 72111 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 72113 cic_q0.comb_stage[4][38]
.sym 72118 cic_q0.comb_stage[4][29]
.sym 72120 cic_q0.comb_stage[4][71]
.sym 72121 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 72122 cic_q0.comb_stage[4][70]
.sym 72138 cic_q0.comb_stage[4][29]
.sym 72147 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 72152 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 72156 cic_q0.comb_stage[4][70]
.sym 72165 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 72168 cic_q0.comb_stage[4][38]
.sym 72176 cic_q0.comb_stage[4][71]
.sym 72180 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 72185 cic_q0.dec[17]_$glb_clk
.sym 72196 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[74]
.sym 72212 q0_long[96]
.sym 72218 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[65]
.sym 72220 q0_long[100]
.sym 72221 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[81]
.sym 72228 cic_q0.comb_stage[4][58]
.sym 72230 cic_q0.comb_stage[4][49]
.sym 72231 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 72232 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 72237 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 72243 cic_q0.comb_stage[4][56]
.sym 72245 cic_q0.comb_stage[4][50]
.sym 72257 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 72263 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 72267 cic_q0.comb_stage[4][50]
.sym 72273 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 72282 cic_q0.comb_stage[4][56]
.sym 72287 cic_q0.comb_stage[4][58]
.sym 72292 cic_q0.comb_stage[4][49]
.sym 72300 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 72306 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 72308 cic_q0.dec[17]_$glb_clk
.sym 72312 q0_long[90]
.sym 72313 q0_long[91]
.sym 72314 q0_long[92]
.sym 72315 q0_long[93]
.sym 72316 q0_long[94]
.sym 72317 q0_long[95]
.sym 72319 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[87]
.sym 72322 cic_q0.comb_stage[4][84]
.sym 72324 cic_q0.comb_stage[4][81]
.sym 72336 q0_long[103]
.sym 72340 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[72]
.sym 72342 q0_long[98]
.sym 72344 q0_long[99]
.sym 72352 cic_q0.comb_stage[4][65]
.sym 72355 cic_q0.comb_stage[4][76]
.sym 72357 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 72361 cic_q0.comb_stage[4][89]
.sym 72364 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 72366 cic_q0.comb_stage[4][72]
.sym 72367 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 72379 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 72384 cic_q0.comb_stage[4][76]
.sym 72391 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 72399 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 72405 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 72411 cic_q0.comb_stage[4][89]
.sym 72417 cic_q0.comb_stage[4][72]
.sym 72421 cic_q0.comb_stage[4][65]
.sym 72427 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 72431 cic_q0.dec[17]_$glb_clk
.sym 72433 q0_long[96]
.sym 72434 q0_long[97]
.sym 72435 q0_long[98]
.sym 72436 q0_long[99]
.sym 72437 q0_long[100]
.sym 72438 q0_long[101]
.sym 72439 q0_long[102]
.sym 72440 q0_long[103]
.sym 72442 cic_q0.comb_stage[3][89]
.sym 72446 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[93]
.sym 72447 cic_q0.comb_stage[4][89]
.sym 72451 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[92]
.sym 72453 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[90]
.sym 72455 cic_q0.comb_stage[4][88]
.sym 72460 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[84]
.sym 72461 cic_q0.comb_stage[4][83]
.sym 72467 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[83]
.sym 72474 cic_q0.comb_stage[4][100]
.sym 72479 cic_q0.comb_stage[4][83]
.sym 72482 cic_q0.comb_stage[4][94]
.sym 72485 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 72486 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 72492 cic_q0.comb_stage[4][81]
.sym 72498 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 72500 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 72507 cic_q0.comb_stage[4][81]
.sym 72515 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 72520 cic_q0.comb_stage[4][94]
.sym 72526 cic_q0.comb_stage[4][100]
.sym 72532 cic_q0.comb_stage[4][83]
.sym 72537 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 72546 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 72550 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 72554 cic_q0.dec[17]_$glb_clk
.sym 72556 q0_long[104]
.sym 72557 q0_long[105]
.sym 72558 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[104]
.sym 72559 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[96]
.sym 72560 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 72561 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 72562 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[98]
.sym 72563 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 72568 cic_q0.comb_stage[4][100]
.sym 72570 cic_q0.comb_stage[4][97]
.sym 72573 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[97]
.sym 72576 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[101]
.sym 72579 o_test[3]$SB_IO_OUT
.sym 72599 cic_q0.comb_stage[4][105]
.sym 72600 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 72606 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 72608 cic_q0.comb_stage[4][84]
.sym 72619 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 72620 cic_q0.comb_stage[4][97]
.sym 72626 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 72627 cic_q0.comb_stage[4][99]
.sym 72632 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 72639 cic_q0.comb_stage[4][105]
.sym 72644 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 72650 cic_q0.comb_stage[4][99]
.sym 72657 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 72661 cic_q0.comb_stage[4][84]
.sym 72669 cic_q0.comb_stage[4][97]
.sym 72673 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 72677 cic_q0.dec[17]_$glb_clk
.sym 72689 cic_q0.comb_stage[4][105]
.sym 72709 cic_q0.comb_stage[4][99]
.sym 72718 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 72723 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 72736 $abc$29715$auto$dff2dffe.cc:158:make_patterns_logic$25183
.sym 72917 $PACKER_VCC_NET
.sym 72964 $PACKER_GND_NET
.sym 72995 cic_q0.int_stage[5][4]
.sym 73024 cic_q0.int_stage[5][4]
.sym 73063 cic_q0.dec[17]_$glb_clk
.sym 73070 cic_q0.comb_stage[0][14]
.sym 73081 cic_q0.comb_stage[0][4]
.sym 73114 cic_q0.int_stage[4][0]
.sym 73133 cic_q0.int_stage[5][0]
.sym 73158 cic_q0.int_stage[5][0]
.sym 73159 cic_q0.int_stage[4][0]
.sym 73186 o_sclk$SB_IO_OUT_$glb_clk
.sym 73200 cic_q0.int_stage[4][0]
.sym 73204 cic_q0.int_stage[5][2]
.sym 73208 cic_q0.int_stage[5][0]
.sym 73210 cic_q0.int_stage[5][7]
.sym 73214 cic_q0.comb_stage[0][23]
.sym 73219 cic_q0.comb_stage[0][17]
.sym 73222 $PACKER_VCC_NET
.sym 73236 cic_q0.int_stage[5][23]
.sym 73248 cic_q0.int_stage[5][11]
.sym 73292 cic_q0.int_stage[5][23]
.sym 73299 cic_q0.int_stage[5][11]
.sym 73309 cic_q0.dec[17]_$glb_clk
.sym 73312 cic_q0.comb_stage[0][20]
.sym 73313 cic_q0.comb_stage[0][11]
.sym 73323 cic_q0.comb_stage[0][10]
.sym 73325 cic_q0.comb_stage[0][23]
.sym 73327 cic_q0.int_stage[5][10]
.sym 73328 cic_q0.comb_stage[0][100]
.sym 73333 cic_q0.int_stage[5][15]
.sym 73336 cic_q0.comb_stage[0][31]
.sym 73340 cic_q0.comb_stage[0][27]
.sym 73341 cic_q0.comb_stage[0][29]
.sym 73356 cic_q0.int_stage[5][28]
.sym 73357 cic_q0.int_stage[5][29]
.sym 73377 cic_q0.int_stage[5][17]
.sym 73379 cic_q0.int_stage[5][19]
.sym 73385 cic_q0.int_stage[5][28]
.sym 73394 cic_q0.int_stage[5][17]
.sym 73423 cic_q0.int_stage[5][19]
.sym 73429 cic_q0.int_stage[5][29]
.sym 73432 cic_q0.dec[17]_$glb_clk
.sym 73438 cic_q0.comb_stage[0][30]
.sym 73441 cic_q0.comb_stage[0][19]
.sym 73446 cic_q0.comb_stage[0][28]
.sym 73450 cic_q0.comb_stage[0][18]
.sym 73451 cic_q0.int_stage[5][13]
.sym 73455 cic_q0.comb_stage[0][20]
.sym 73456 o_adcfb_p$SB_IO_OUT
.sym 73459 cic_q0.comb_stage[0][38]
.sym 73462 cic_q0.int_stage[5][20]
.sym 73465 cic_q0.comb_stage[0][32]
.sym 73484 cic_q0.int_stage[5][16]
.sym 73491 cic_q0.int_stage[5][24]
.sym 73494 cic_q0.int_stage[5][27]
.sym 73506 cic_q0.int_stage[5][31]
.sym 73511 cic_q0.int_stage[5][27]
.sym 73534 cic_q0.int_stage[5][16]
.sym 73541 cic_q0.int_stage[5][24]
.sym 73546 cic_q0.int_stage[5][31]
.sym 73555 cic_q0.dec[17]_$glb_clk
.sym 73557 cic_q0.comb_stage[0][24]
.sym 73559 cic_q0.comb_stage[0][47]
.sym 73560 cic_q0.comb_stage[0][33]
.sym 73563 cic_q0.comb_stage[0][37]
.sym 73568 cic_q0.comb_stage[0][100]
.sym 73569 cic_q0.int_stage[5][30]
.sym 73574 cic_q0.comb_stage[0][19]
.sym 73577 cic_q0.int_stage[5][25]
.sym 73579 cic_q0.comb_stage[0][16]
.sym 73580 cic_q0.int_stage[5][21]
.sym 73582 cic_q0.comb_stage[0][43]
.sym 73584 cic_q0.comb_stage[0][41]
.sym 73585 cic_q0.comb_stage[0][30]
.sym 73586 cic_q0.comb_stage[0][42]
.sym 73589 cic_q0.comb_stage[0][45]
.sym 73603 cic_q0.int_stage[5][45]
.sym 73615 cic_q0.int_stage[5][33]
.sym 73616 cic_q0.int_stage[5][34]
.sym 73619 cic_q0.int_stage[5][37]
.sym 73622 cic_q0.int_stage[5][32]
.sym 73628 cic_q0.int_stage[5][38]
.sym 73634 cic_q0.int_stage[5][45]
.sym 73639 cic_q0.int_stage[5][32]
.sym 73658 cic_q0.int_stage[5][33]
.sym 73663 cic_q0.int_stage[5][37]
.sym 73670 cic_q0.int_stage[5][38]
.sym 73676 cic_q0.int_stage[5][34]
.sym 73678 cic_q0.dec[17]_$glb_clk
.sym 73681 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 73682 cic_q0.comb_stage[0][34]
.sym 73685 cic_q0.comb_stage[0][36]
.sym 73687 cic_q0.comb_stage[0][39]
.sym 73693 cic_q0.comb_stage[0][37]
.sym 73694 cic_q0.int_stage[5][35]
.sym 73702 cic_q0.comb_stage[0][33]
.sym 73704 cic_q0.comb_stage[0][47]
.sym 73711 cic_q0.comb_stage[0][48]
.sym 73714 $PACKER_VCC_NET
.sym 73715 cic_q0.comb_stage[0][52]
.sym 73722 cic_q0.int_stage[5][49]
.sym 73745 cic_q0.int_stage[5][40]
.sym 73746 cic_q0.int_stage[5][41]
.sym 73747 cic_q0.int_stage[5][42]
.sym 73748 cic_q0.int_stage[5][43]
.sym 73751 cic_q0.int_stage[5][46]
.sym 73755 cic_q0.int_stage[5][42]
.sym 73762 cic_q0.int_stage[5][46]
.sym 73772 cic_q0.int_stage[5][49]
.sym 73786 cic_q0.int_stage[5][40]
.sym 73790 cic_q0.int_stage[5][43]
.sym 73799 cic_q0.int_stage[5][41]
.sym 73801 cic_q0.dec[17]_$glb_clk
.sym 73804 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 73805 cic_q0.comb_stage[0][53]
.sym 73806 cic_q0.comb_stage[0][58]
.sym 73808 cic_q0.comb_stage[0][50]
.sym 73809 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 73813 q0_long[97]
.sym 73816 cic_q0.int_stage[5][36]
.sym 73817 cic_q0.comb_stage[0][40]
.sym 73819 cic_q0.comb_stage[0][24]
.sym 73820 cic_q0.comb_stage[0][39]
.sym 73823 cic_q0.comb_stage[0][49]
.sym 73824 cic_q0.int_stage[5][39]
.sym 73828 cic_q0.comb_stage[0][56]
.sym 73830 cic_q0.comb_stage[0][49]
.sym 73845 cic_q0.int_stage[5][44]
.sym 73856 cic_q0.int_stage[5][60]
.sym 73858 cic_q0.int_stage[5][62]
.sym 73860 cic_q0.int_stage[5][48]
.sym 73863 cic_q0.int_stage[5][51]
.sym 73872 cic_q0.int_stage[5][52]
.sym 73886 cic_q0.int_stage[5][48]
.sym 73892 cic_q0.int_stage[5][60]
.sym 73895 cic_q0.int_stage[5][52]
.sym 73904 cic_q0.int_stage[5][62]
.sym 73907 cic_q0.int_stage[5][51]
.sym 73914 cic_q0.int_stage[5][44]
.sym 73924 cic_q0.dec[17]_$glb_clk
.sym 73926 cic_q0.comb_stage[0][54]
.sym 73927 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 73929 cic_q0.comb_stage[0][70]
.sym 73930 cic_q0.comb_stage[0][51]
.sym 73932 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[52]
.sym 73934 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[43]
.sym 73936 q0_long[105]
.sym 73940 cic_q0.comb_stage[1][20]
.sym 73942 cic_q0.int_stage[5][50]
.sym 73944 cic_q0.comb_stage[0][60]
.sym 73947 cic_q0.comb_stage[0][46]
.sym 73948 cic_q0.comb_stage[0][62]
.sym 73953 cic_q0.int_stage[5][53]
.sym 73956 cic_q0.comb_stage[0][50]
.sym 73959 cic_q0.comb_stage[0][68]
.sym 73972 cic_q0.int_stage[5][69]
.sym 73974 cic_q0.int_stage[5][71]
.sym 73982 cic_q0.int_stage[5][55]
.sym 73991 cic_q0.int_stage[5][56]
.sym 73994 cic_q0.int_stage[5][59]
.sym 74003 cic_q0.int_stage[5][71]
.sym 74015 cic_q0.int_stage[5][69]
.sym 74026 cic_q0.int_stage[5][55]
.sym 74033 cic_q0.int_stage[5][59]
.sym 74039 cic_q0.int_stage[5][56]
.sym 74047 cic_q0.dec[17]_$glb_clk
.sym 74050 cic_q0.comb_stage[0][74]
.sym 74051 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 74052 cic_q0.comb_stage[0][59]
.sym 74053 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[61]
.sym 74054 cic_q0.comb_stage[0][67]
.sym 74056 cic_q0.comb_stage[0][63]
.sym 74061 cic_q0.comb_stage[0][71]
.sym 74062 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[52]
.sym 74064 cic_q0.int_stage[5][54]
.sym 74067 cic_q0.comb_stage[0][69]
.sym 74068 cic_q0.comb_stage[0][54]
.sym 74071 cic_q0.comb_stage[0][55]
.sym 74073 cic_q0.comb_stage[0][65]
.sym 74080 cic_q0.comb_stage[0][78]
.sym 74093 cic_q0.int_stage[5][57]
.sym 74101 cic_q0.int_stage[5][61]
.sym 74110 cic_q0.int_stage[5][68]
.sym 74114 cic_q0.int_stage[5][64]
.sym 74115 cic_q0.int_stage[5][65]
.sym 74137 cic_q0.int_stage[5][68]
.sym 74143 cic_q0.int_stage[5][64]
.sym 74149 cic_q0.int_stage[5][65]
.sym 74154 cic_q0.int_stage[5][61]
.sym 74160 cic_q0.int_stage[5][57]
.sym 74170 cic_q0.dec[17]_$glb_clk
.sym 74172 cic_q0.comb_stage[0][86]
.sym 74176 cic_q0.comb_stage[0][72]
.sym 74177 cic_q0.comb_stage[0][79]
.sym 74178 cic_q0.comb_stage[0][73]
.sym 74184 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[67]
.sym 74185 cic_q0.int_stage[5][63]
.sym 74186 cic_q0.comb_stage[0][61]
.sym 74189 cic_q0.comb_stage[0][63]
.sym 74190 cic_q0.int_stage[5][67]
.sym 74192 cic_q0.comb_stage[0][64]
.sym 74194 cic_q0.comb_stage[0][65]
.sym 74197 cic_q0.comb_stage[0][82]
.sym 74199 $PACKER_VCC_NET
.sym 74202 cic_q0.comb_stage[0][85]
.sym 74204 cic_q0.comb_stage[0][84]
.sym 74205 cic_q0.comb_stage[0][87]
.sym 74206 $PACKER_VCC_NET
.sym 74217 cic_q0.int_stage[5][84]
.sym 74218 cic_q0.int_stage[5][66]
.sym 74226 cic_q0.int_stage[5][85]
.sym 74235 cic_q0.int_stage[5][78]
.sym 74240 cic_q0.int_stage[5][75]
.sym 74241 cic_q0.int_stage[5][76]
.sym 74246 cic_q0.int_stage[5][84]
.sym 74255 cic_q0.int_stage[5][78]
.sym 74260 cic_q0.int_stage[5][85]
.sym 74266 cic_q0.int_stage[5][76]
.sym 74277 cic_q0.int_stage[5][75]
.sym 74290 cic_q0.int_stage[5][66]
.sym 74293 cic_q0.dec[17]_$glb_clk
.sym 74295 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[78]
.sym 74296 cic_q0.comb_stage[0][85]
.sym 74297 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 74299 cic_q0.comb_stage[0][80]
.sym 74300 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 74301 cic_q0.comb_stage[0][81]
.sym 74302 cic_q0.comb_stage[0][75]
.sym 74307 cic_q0.comb_stage[0][84]
.sym 74308 cic_q0.comb_stage[0][73]
.sym 74311 cic_q0.int_stage[5][79]
.sym 74313 cic_q0.int_stage[5][72]
.sym 74315 cic_q0.comb_stage[0][76]
.sym 74319 cic_q0.comb_stage[0][93]
.sym 74321 cic_q0.comb_stage[0][89]
.sym 74326 cic_q0.comb_stage[0][92]
.sym 74329 cic_q0.comb_stage[0][94]
.sym 74339 cic_q0.int_stage[5][77]
.sym 74345 cic_q0.int_stage[5][89]
.sym 74349 cic_q0.int_stage[5][93]
.sym 74350 cic_q0.int_stage[5][94]
.sym 74354 cic_q0.int_stage[5][82]
.sym 74363 cic_q0.int_stage[5][83]
.sym 74367 cic_q0.int_stage[5][87]
.sym 74370 cic_q0.int_stage[5][77]
.sym 74375 cic_q0.int_stage[5][94]
.sym 74381 cic_q0.int_stage[5][87]
.sym 74388 cic_q0.int_stage[5][83]
.sym 74393 cic_q0.int_stage[5][93]
.sym 74402 cic_q0.int_stage[5][89]
.sym 74407 cic_q0.int_stage[5][82]
.sym 74416 cic_q0.dec[17]_$glb_clk
.sym 74418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 74419 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[83]
.sym 74420 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[85]
.sym 74421 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 74422 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 74423 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 74424 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 74425 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[82]
.sym 74430 cic_q0.comb_stage[0][77]
.sym 74432 cic_q0.comb_stage[0][89]
.sym 74434 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[81]
.sym 74435 cic_q0.comb_stage[0][75]
.sym 74436 cic_q0.int_stage[5][80]
.sym 74437 cic_q0.comb_stage[0][76]
.sym 74438 cic_q0.int_stage[5][81]
.sym 74442 cic_q0.comb_stage[0][100]
.sym 74444 cic_q0.comb_stage[3][13]
.sym 74450 cic_q0.comb_stage[0][99]
.sym 74452 cic_q0.comb_stage[1][49]
.sym 74453 cic_q0.comb_stage[1][44]
.sym 74463 cic_q0.int_stage[5][100]
.sym 74468 cic_q0.int_stage[5][97]
.sym 74470 cic_q0.int_stage[5][99]
.sym 74474 cic_q0.int_stage[5][103]
.sym 74477 cic_q0.int_stage[5][90]
.sym 74479 cic_q0.int_stage[5][92]
.sym 74486 cic_q0.int_stage[5][91]
.sym 74490 cic_q0.int_stage[5][95]
.sym 74494 cic_q0.int_stage[5][99]
.sym 74501 cic_q0.int_stage[5][92]
.sym 74504 cic_q0.int_stage[5][103]
.sym 74511 cic_q0.int_stage[5][97]
.sym 74516 cic_q0.int_stage[5][100]
.sym 74525 cic_q0.int_stage[5][91]
.sym 74530 cic_q0.int_stage[5][95]
.sym 74535 cic_q0.int_stage[5][90]
.sym 74539 cic_q0.dec[17]_$glb_clk
.sym 74541 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[92]
.sym 74542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 74543 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[95]
.sym 74544 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[101]
.sym 74545 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 74546 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 74547 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 74548 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 74556 cic_q0.comb_stage[0][83]
.sym 74558 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[82]
.sym 74559 cic_q0.comb_stage[0][103]
.sym 74563 cic_q0.comb_stage[1][64]
.sym 74566 cic_q0.comb_stage[0][103]
.sym 74567 cic_q0.comb_stage[1][55]
.sym 74568 cic_q0.comb_stage[0][97]
.sym 74572 cic_q0.comb_stage[0][91]
.sym 74573 cic_q0.comb_stage[0][105]
.sym 74574 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[13]
.sym 74575 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[21]
.sym 74583 cic_q0.int_stage[5][88]
.sym 74591 cic_q0.int_stage[5][105]
.sym 74596 cic_q0.comb_stage[0][95]
.sym 74598 cic_q0.int_stage[5][96]
.sym 74603 cic_q0.int_stage[5][101]
.sym 74604 cic_q0.int_stage[5][102]
.sym 74608 cic_q0.int_stage[5][98]
.sym 74615 cic_q0.int_stage[5][105]
.sym 74622 cic_q0.int_stage[5][96]
.sym 74628 cic_q0.int_stage[5][98]
.sym 74633 cic_q0.comb_stage[0][95]
.sym 74648 cic_q0.int_stage[5][102]
.sym 74652 cic_q0.int_stage[5][101]
.sym 74657 cic_q0.int_stage[5][88]
.sym 74662 cic_q0.dec[17]_$glb_clk
.sym 74664 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 74665 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 74666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 74667 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 74668 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[96]
.sym 74669 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 74670 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[38]
.sym 74671 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[7]
.sym 74677 cic_q0.comb_stage[2][2]
.sym 74678 cic_q0.comb_stage[0][102]
.sym 74680 $PACKER_VCC_NET
.sym 74681 cic_q0.comb_stage[2][3]
.sym 74682 cic_q0.comb_stage[0][98]
.sym 74683 cic_q0.comb_stage[2][4]
.sym 74685 cic_q0.comb_stage[0][95]
.sym 74687 cic_q0.comb_stage[0][90]
.sym 74688 cic_q0.comb_stage[0][104]
.sym 74689 cic_q0.comb_stage[3][63]
.sym 74692 $PACKER_VCC_NET
.sym 74693 cic_q0.comb_stage[3][26]
.sym 74696 cic_q0.comb_stage[3][57]
.sym 74706 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 74708 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 74713 cic_q0.comb_stage[0][105]
.sym 74716 cic_q0.comb_stage[3][13]
.sym 74718 cic_q0.comb_stage[0][102]
.sym 74721 cic_q0.int_stage[5][104]
.sym 74722 cic_q0.comb_stage[0][99]
.sym 74734 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 74741 cic_q0.comb_stage[0][105]
.sym 74746 cic_q0.comb_stage[0][99]
.sym 74750 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 74757 cic_q0.comb_stage[0][102]
.sym 74764 cic_q0.int_stage[5][104]
.sym 74771 cic_q0.comb_stage[3][13]
.sym 74775 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 74782 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 74785 cic_q0.dec[17]_$glb_clk
.sym 74787 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 74788 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[57]
.sym 74789 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[6]
.sym 74790 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 74791 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 74792 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 74793 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 74794 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[29]
.sym 74800 cic_q0.comb_stage[0][96]
.sym 74804 cic_q0.comb_stage[2][11]
.sym 74806 cic_q0.comb_stage[2][12]
.sym 74808 cic_q0.comb_stage[0][101]
.sym 74810 cic_q0.comb_stage[0][98]
.sym 74811 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[26]
.sym 74813 cic_q0.comb_stage[3][3]
.sym 74814 cic_q0.comb_stage[3][38]
.sym 74816 cic_q0.comb_stage[3][7]
.sym 74818 cic_q0.comb_stage[3][2]
.sym 74819 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[38]
.sym 74820 cic_q0.comb_stage[3][36]
.sym 74821 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[24]
.sym 74829 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 74831 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 74832 cic_q0.comb_stage[3][0]
.sym 74834 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 74836 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 74840 cic_q0.comb_stage[3][21]
.sym 74852 cic_q0.comb_stage[3][44]
.sym 74853 cic_q0.comb_stage[3][26]
.sym 74864 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 74868 cic_q0.comb_stage[3][26]
.sym 74875 cic_q0.comb_stage[3][0]
.sym 74879 cic_q0.comb_stage[3][44]
.sym 74886 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 74892 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 74900 cic_q0.comb_stage[3][21]
.sym 74903 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 74908 cic_q0.dec[17]_$glb_clk
.sym 74910 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 74911 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[14]
.sym 74912 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 74913 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[24]
.sym 74914 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 74915 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[36]
.sym 74916 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 74917 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[3]
.sym 74922 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[105]
.sym 74923 cic_q0.comb_stage[2][18]
.sym 74927 cic_q0.comb_stage[2][19]
.sym 74928 cic_q0.comb_stage[3][21]
.sym 74934 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[47]
.sym 74938 cic_q0.comb_stage[3][44]
.sym 74940 cic_q0.comb_stage[3][13]
.sym 74942 cic_q0.comb_stage[3][14]
.sym 74945 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[44]
.sym 74951 cic_q0.comb_stage[3][0]
.sym 74958 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 74961 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 74964 $PACKER_VCC_NET
.sym 74967 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 74968 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 74970 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 74971 cic_q0.comb_stage[4][4]
.sym 74972 cic_q0.comb_stage[3][47]
.sym 74978 cic_q0.comb_stage[3][2]
.sym 74985 cic_q0.comb_stage[3][47]
.sym 74990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 74997 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 75003 cic_q0.comb_stage[3][2]
.sym 75010 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 75014 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 75020 $PACKER_VCC_NET
.sym 75022 cic_q0.comb_stage[3][0]
.sym 75023 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 75027 cic_q0.comb_stage[4][4]
.sym 75031 cic_q0.dec[17]_$glb_clk
.sym 75034 cic_q0.comb_stage[4][1]
.sym 75035 cic_q0.comb_stage[4][2]
.sym 75036 cic_q0.comb_stage[4][3]
.sym 75037 cic_q0.comb_stage[4][4]
.sym 75038 cic_q0.comb_stage[4][5]
.sym 75039 cic_q0.comb_stage[4][6]
.sym 75040 cic_q0.comb_stage[4][7]
.sym 75046 cic_q0.comb_stage[2][26]
.sym 75048 cic_q0.comb_stage[1][103]
.sym 75050 cic_q0.comb_stage[2][27]
.sym 75055 cic_q0.comb_stage[3][0]
.sym 75056 cic_q0.comb_stage[2][30]
.sym 75063 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[21]
.sym 75067 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[13]
.sym 75075 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[7]
.sym 75076 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[4]
.sym 75080 cic_q0.comb_stage[4][0]
.sym 75081 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[5]
.sym 75084 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[3]
.sym 75086 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[1]
.sym 75094 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[6]
.sym 75096 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[2]
.sym 75097 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[0]
.sym 75099 cic_q0.comb_stage[4][1]
.sym 75100 cic_q0.comb_stage[4][2]
.sym 75101 cic_q0.comb_stage[4][3]
.sym 75102 cic_q0.comb_stage[4][4]
.sym 75103 cic_q0.comb_stage[4][5]
.sym 75104 cic_q0.comb_stage[4][6]
.sym 75105 cic_q0.comb_stage[4][7]
.sym 75106 $auto$alumacc.cc:474:replace_alu$9623.C[1]
.sym 75108 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[0]
.sym 75109 cic_q0.comb_stage[4][0]
.sym 75112 $auto$alumacc.cc:474:replace_alu$9623.C[2]
.sym 75114 cic_q0.comb_stage[4][1]
.sym 75115 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[1]
.sym 75118 $auto$alumacc.cc:474:replace_alu$9623.C[3]
.sym 75120 cic_q0.comb_stage[4][2]
.sym 75121 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[2]
.sym 75124 $auto$alumacc.cc:474:replace_alu$9623.C[4]
.sym 75126 cic_q0.comb_stage[4][3]
.sym 75127 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[3]
.sym 75130 $auto$alumacc.cc:474:replace_alu$9623.C[5]
.sym 75132 cic_q0.comb_stage[4][4]
.sym 75133 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[4]
.sym 75136 $auto$alumacc.cc:474:replace_alu$9623.C[6]
.sym 75138 cic_q0.comb_stage[4][5]
.sym 75139 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[5]
.sym 75142 $auto$alumacc.cc:474:replace_alu$9623.C[7]
.sym 75144 cic_q0.comb_stage[4][6]
.sym 75145 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[6]
.sym 75148 $auto$alumacc.cc:474:replace_alu$9623.C[8]
.sym 75150 cic_q0.comb_stage[4][7]
.sym 75151 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[7]
.sym 75156 cic_q0.comb_stage[4][8]
.sym 75157 cic_q0.comb_stage[4][9]
.sym 75158 cic_q0.comb_stage[4][10]
.sym 75159 cic_q0.comb_stage[4][11]
.sym 75160 cic_q0.comb_stage[4][12]
.sym 75161 cic_q0.comb_stage[4][13]
.sym 75162 cic_q0.comb_stage[4][14]
.sym 75163 cic_q0.comb_stage[4][15]
.sym 75169 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[1]
.sym 75171 cic_q0.comb_stage[2][39]
.sym 75175 cic_q0.comb_stage[3][1]
.sym 75180 cic_q0.comb_stage[3][26]
.sym 75181 cic_q0.comb_stage[3][63]
.sym 75183 cic_q0.comb_stage[4][13]
.sym 75189 cic_q0.comb_stage[3][27]
.sym 75191 cic_q0.comb_stage[1][62]
.sym 75192 $auto$alumacc.cc:474:replace_alu$9623.C[8]
.sym 75197 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[8]
.sym 75203 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[15]
.sym 75207 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[9]
.sym 75213 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[11]
.sym 75216 cic_q0.comb_stage[4][11]
.sym 75217 cic_q0.comb_stage[4][12]
.sym 75218 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[13]
.sym 75219 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[10]
.sym 75220 cic_q0.comb_stage[4][15]
.sym 75221 cic_q0.comb_stage[4][8]
.sym 75222 cic_q0.comb_stage[4][9]
.sym 75223 cic_q0.comb_stage[4][10]
.sym 75225 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[12]
.sym 75226 cic_q0.comb_stage[4][13]
.sym 75227 cic_q0.comb_stage[4][14]
.sym 75228 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[14]
.sym 75229 $auto$alumacc.cc:474:replace_alu$9623.C[9]
.sym 75231 cic_q0.comb_stage[4][8]
.sym 75232 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[8]
.sym 75235 $auto$alumacc.cc:474:replace_alu$9623.C[10]
.sym 75237 cic_q0.comb_stage[4][9]
.sym 75238 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[9]
.sym 75241 $auto$alumacc.cc:474:replace_alu$9623.C[11]
.sym 75243 cic_q0.comb_stage[4][10]
.sym 75244 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[10]
.sym 75247 $auto$alumacc.cc:474:replace_alu$9623.C[12]
.sym 75249 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[11]
.sym 75250 cic_q0.comb_stage[4][11]
.sym 75253 $auto$alumacc.cc:474:replace_alu$9623.C[13]
.sym 75255 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[12]
.sym 75256 cic_q0.comb_stage[4][12]
.sym 75259 $auto$alumacc.cc:474:replace_alu$9623.C[14]
.sym 75261 cic_q0.comb_stage[4][13]
.sym 75262 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[13]
.sym 75265 $auto$alumacc.cc:474:replace_alu$9623.C[15]
.sym 75267 cic_q0.comb_stage[4][14]
.sym 75268 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[14]
.sym 75271 $auto$alumacc.cc:474:replace_alu$9623.C[16]
.sym 75273 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[15]
.sym 75274 cic_q0.comb_stage[4][15]
.sym 75279 cic_q0.comb_stage[4][16]
.sym 75280 cic_q0.comb_stage[4][17]
.sym 75281 cic_q0.comb_stage[4][18]
.sym 75282 cic_q0.comb_stage[4][19]
.sym 75283 cic_q0.comb_stage[4][20]
.sym 75284 cic_q0.comb_stage[4][21]
.sym 75285 cic_q0.comb_stage[4][22]
.sym 75286 cic_q0.comb_stage[4][23]
.sym 75289 q0_long[97]
.sym 75290 q0_long[104]
.sym 75291 cic_q0.comb_stage[3][10]
.sym 75294 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[9]
.sym 75305 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[18]
.sym 75306 cic_q0.comb_stage[3][38]
.sym 75307 cic_q0.comb_stage[3][36]
.sym 75308 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[26]
.sym 75311 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[38]
.sym 75312 cic_q0.comb_stage[3][35]
.sym 75313 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[24]
.sym 75314 cic_q0.comb_stage[4][17]
.sym 75315 $auto$alumacc.cc:474:replace_alu$9623.C[16]
.sym 75323 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[18]
.sym 75326 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[23]
.sym 75334 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[20]
.sym 75335 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[16]
.sym 75338 cic_q0.comb_stage[4][18]
.sym 75339 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[19]
.sym 75340 cic_q0.comb_stage[4][20]
.sym 75341 cic_q0.comb_stage[4][21]
.sym 75342 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[22]
.sym 75343 cic_q0.comb_stage[4][23]
.sym 75344 cic_q0.comb_stage[4][16]
.sym 75345 cic_q0.comb_stage[4][17]
.sym 75346 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[17]
.sym 75347 cic_q0.comb_stage[4][19]
.sym 75350 cic_q0.comb_stage[4][22]
.sym 75351 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[21]
.sym 75352 $auto$alumacc.cc:474:replace_alu$9623.C[17]
.sym 75354 cic_q0.comb_stage[4][16]
.sym 75355 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[16]
.sym 75358 $auto$alumacc.cc:474:replace_alu$9623.C[18]
.sym 75360 cic_q0.comb_stage[4][17]
.sym 75361 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[17]
.sym 75364 $auto$alumacc.cc:474:replace_alu$9623.C[19]
.sym 75366 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[18]
.sym 75367 cic_q0.comb_stage[4][18]
.sym 75370 $auto$alumacc.cc:474:replace_alu$9623.C[20]
.sym 75372 cic_q0.comb_stage[4][19]
.sym 75373 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[19]
.sym 75376 $auto$alumacc.cc:474:replace_alu$9623.C[21]
.sym 75378 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[20]
.sym 75379 cic_q0.comb_stage[4][20]
.sym 75382 $auto$alumacc.cc:474:replace_alu$9623.C[22]
.sym 75384 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[21]
.sym 75385 cic_q0.comb_stage[4][21]
.sym 75388 $auto$alumacc.cc:474:replace_alu$9623.C[23]
.sym 75390 cic_q0.comb_stage[4][22]
.sym 75391 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[22]
.sym 75394 $auto$alumacc.cc:474:replace_alu$9623.C[24]
.sym 75396 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[23]
.sym 75397 cic_q0.comb_stage[4][23]
.sym 75402 cic_q0.comb_stage[4][24]
.sym 75403 cic_q0.comb_stage[4][25]
.sym 75404 cic_q0.comb_stage[4][26]
.sym 75405 cic_q0.comb_stage[4][27]
.sym 75406 cic_q0.comb_stage[4][28]
.sym 75407 cic_q0.comb_stage[4][29]
.sym 75408 cic_q0.comb_stage[4][30]
.sym 75409 cic_q0.comb_stage[4][31]
.sym 75410 cic_q0.comb_stage[3][16]
.sym 75412 q0_long[105]
.sym 75415 cic_q0.comb_stage[2][50]
.sym 75417 cic_q0.comb_stage[4][19]
.sym 75418 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[25]
.sym 75419 cic_q0.comb_stage[3][47]
.sym 75421 cic_q0.comb_stage[3][17]
.sym 75422 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[16]
.sym 75423 cic_q0.comb_stage[2][53]
.sym 75424 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[20]
.sym 75430 cic_q0.comb_stage[3][44]
.sym 75431 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[47]
.sym 75433 cic_q0.comb_stage[4][31]
.sym 75436 cic_q0.comb_stage[4][23]
.sym 75437 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[44]
.sym 75438 $auto$alumacc.cc:474:replace_alu$9623.C[24]
.sym 75455 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[26]
.sym 75456 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[30]
.sym 75458 cic_q0.comb_stage[4][25]
.sym 75459 cic_q0.comb_stage[4][24]
.sym 75460 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[25]
.sym 75461 cic_q0.comb_stage[4][26]
.sym 75462 cic_q0.comb_stage[4][27]
.sym 75464 cic_q0.comb_stage[4][29]
.sym 75465 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[27]
.sym 75466 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[24]
.sym 75467 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[31]
.sym 75468 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[29]
.sym 75471 cic_q0.comb_stage[4][28]
.sym 75472 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[28]
.sym 75473 cic_q0.comb_stage[4][30]
.sym 75474 cic_q0.comb_stage[4][31]
.sym 75475 $auto$alumacc.cc:474:replace_alu$9623.C[25]
.sym 75477 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[24]
.sym 75478 cic_q0.comb_stage[4][24]
.sym 75481 $auto$alumacc.cc:474:replace_alu$9623.C[26]
.sym 75483 cic_q0.comb_stage[4][25]
.sym 75484 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[25]
.sym 75487 $auto$alumacc.cc:474:replace_alu$9623.C[27]
.sym 75489 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[26]
.sym 75490 cic_q0.comb_stage[4][26]
.sym 75493 $auto$alumacc.cc:474:replace_alu$9623.C[28]
.sym 75495 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[27]
.sym 75496 cic_q0.comb_stage[4][27]
.sym 75499 $auto$alumacc.cc:474:replace_alu$9623.C[29]
.sym 75501 cic_q0.comb_stage[4][28]
.sym 75502 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[28]
.sym 75505 $auto$alumacc.cc:474:replace_alu$9623.C[30]
.sym 75507 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[29]
.sym 75508 cic_q0.comb_stage[4][29]
.sym 75511 $auto$alumacc.cc:474:replace_alu$9623.C[31]
.sym 75513 cic_q0.comb_stage[4][30]
.sym 75514 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[30]
.sym 75517 $auto$alumacc.cc:474:replace_alu$9623.C[32]
.sym 75519 cic_q0.comb_stage[4][31]
.sym 75520 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[31]
.sym 75525 cic_q0.comb_stage[4][32]
.sym 75526 cic_q0.comb_stage[4][33]
.sym 75527 cic_q0.comb_stage[4][34]
.sym 75528 cic_q0.comb_stage[4][35]
.sym 75529 cic_q0.comb_stage[4][36]
.sym 75530 cic_q0.comb_stage[4][37]
.sym 75531 cic_q0.comb_stage[4][38]
.sym 75532 cic_q0.comb_stage[4][39]
.sym 75533 cic_q0.comb_stage[3][24]
.sym 75540 cic_q0.comb_stage[2][63]
.sym 75544 cic_q0.comb_stage[3][25]
.sym 75546 cic_q0.comb_stage[4][25]
.sym 75550 cic_q0.comb_stage[4][36]
.sym 75556 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[54]
.sym 75557 cic_q0.comb_stage[4][42]
.sym 75558 cic_q0.comb_stage[4][32]
.sym 75559 cic_q0.comb_stage[4][43]
.sym 75561 $auto$alumacc.cc:474:replace_alu$9623.C[32]
.sym 75566 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[33]
.sym 75578 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[38]
.sym 75582 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[35]
.sym 75583 cic_q0.comb_stage[4][33]
.sym 75584 cic_q0.comb_stage[4][34]
.sym 75585 cic_q0.comb_stage[4][35]
.sym 75586 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[39]
.sym 75587 cic_q0.comb_stage[4][37]
.sym 75588 cic_q0.comb_stage[4][38]
.sym 75589 cic_q0.comb_stage[4][39]
.sym 75590 cic_q0.comb_stage[4][32]
.sym 75591 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[32]
.sym 75593 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[37]
.sym 75594 cic_q0.comb_stage[4][36]
.sym 75595 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[36]
.sym 75596 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[34]
.sym 75598 $auto$alumacc.cc:474:replace_alu$9623.C[33]
.sym 75600 cic_q0.comb_stage[4][32]
.sym 75601 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[32]
.sym 75604 $auto$alumacc.cc:474:replace_alu$9623.C[34]
.sym 75606 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[33]
.sym 75607 cic_q0.comb_stage[4][33]
.sym 75610 $auto$alumacc.cc:474:replace_alu$9623.C[35]
.sym 75612 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[34]
.sym 75613 cic_q0.comb_stage[4][34]
.sym 75616 $auto$alumacc.cc:474:replace_alu$9623.C[36]
.sym 75618 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[35]
.sym 75619 cic_q0.comb_stage[4][35]
.sym 75622 $auto$alumacc.cc:474:replace_alu$9623.C[37]
.sym 75624 cic_q0.comb_stage[4][36]
.sym 75625 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[36]
.sym 75628 $auto$alumacc.cc:474:replace_alu$9623.C[38]
.sym 75630 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[37]
.sym 75631 cic_q0.comb_stage[4][37]
.sym 75634 $auto$alumacc.cc:474:replace_alu$9623.C[39]
.sym 75636 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[38]
.sym 75637 cic_q0.comb_stage[4][38]
.sym 75640 $auto$alumacc.cc:474:replace_alu$9623.C[40]
.sym 75642 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[39]
.sym 75643 cic_q0.comb_stage[4][39]
.sym 75648 cic_q0.comb_stage[4][40]
.sym 75649 cic_q0.comb_stage[4][41]
.sym 75650 cic_q0.comb_stage[4][42]
.sym 75651 cic_q0.comb_stage[4][43]
.sym 75652 cic_q0.comb_stage[4][44]
.sym 75653 cic_q0.comb_stage[4][45]
.sym 75654 cic_q0.comb_stage[4][46]
.sym 75655 cic_q0.comb_stage[4][47]
.sym 75656 cic_q0.comb_stage[3][32]
.sym 75660 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[39]
.sym 75662 cic_q0.comb_stage[3][33]
.sym 75669 cic_q0.comb_stage[3][34]
.sym 75671 cic_q0.comb_stage[4][34]
.sym 75672 cic_q0.comb_stage[4][54]
.sym 75674 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[54]
.sym 75676 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[52]
.sym 75677 cic_q0.comb_stage[3][63]
.sym 75682 cic_q0.comb_stage[4][51]
.sym 75684 $auto$alumacc.cc:474:replace_alu$9623.C[40]
.sym 75689 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[43]
.sym 75693 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[45]
.sym 75694 cic_q0.comb_stage[4][44]
.sym 75695 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 75706 cic_q0.comb_stage[4][41]
.sym 75708 cic_q0.comb_stage[4][43]
.sym 75709 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[40]
.sym 75710 cic_q0.comb_stage[4][45]
.sym 75711 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[42]
.sym 75713 cic_q0.comb_stage[4][40]
.sym 75715 cic_q0.comb_stage[4][42]
.sym 75716 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[44]
.sym 75717 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[47]
.sym 75718 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[46]
.sym 75719 cic_q0.comb_stage[4][46]
.sym 75720 cic_q0.comb_stage[4][47]
.sym 75721 $auto$alumacc.cc:474:replace_alu$9623.C[41]
.sym 75723 cic_q0.comb_stage[4][40]
.sym 75724 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[40]
.sym 75727 $auto$alumacc.cc:474:replace_alu$9623.C[42]
.sym 75729 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 75730 cic_q0.comb_stage[4][41]
.sym 75733 $auto$alumacc.cc:474:replace_alu$9623.C[43]
.sym 75735 cic_q0.comb_stage[4][42]
.sym 75736 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[42]
.sym 75739 $auto$alumacc.cc:474:replace_alu$9623.C[44]
.sym 75741 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[43]
.sym 75742 cic_q0.comb_stage[4][43]
.sym 75745 $auto$alumacc.cc:474:replace_alu$9623.C[45]
.sym 75747 cic_q0.comb_stage[4][44]
.sym 75748 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[44]
.sym 75751 $auto$alumacc.cc:474:replace_alu$9623.C[46]
.sym 75753 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[45]
.sym 75754 cic_q0.comb_stage[4][45]
.sym 75757 $auto$alumacc.cc:474:replace_alu$9623.C[47]
.sym 75759 cic_q0.comb_stage[4][46]
.sym 75760 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[46]
.sym 75763 $auto$alumacc.cc:474:replace_alu$9623.C[48]
.sym 75765 cic_q0.comb_stage[4][47]
.sym 75766 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[47]
.sym 75771 cic_q0.comb_stage[4][48]
.sym 75772 cic_q0.comb_stage[4][49]
.sym 75773 cic_q0.comb_stage[4][50]
.sym 75774 cic_q0.comb_stage[4][51]
.sym 75775 cic_q0.comb_stage[4][52]
.sym 75776 cic_q0.comb_stage[4][53]
.sym 75777 cic_q0.comb_stage[4][54]
.sym 75778 cic_q0.comb_stage[4][55]
.sym 75784 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[40]
.sym 75785 cic_q0.comb_stage[3][41]
.sym 75786 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[46]
.sym 75788 cic_q0.comb_stage[3][40]
.sym 75791 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 75798 cic_q0.comb_stage[4][53]
.sym 75799 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[59]
.sym 75805 cic_q0.comb_stage[4][47]
.sym 75806 cic_q0.comb_stage[4][69]
.sym 75807 $auto$alumacc.cc:474:replace_alu$9623.C[48]
.sym 75813 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[51]
.sym 75814 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[50]
.sym 75819 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[53]
.sym 75821 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[49]
.sym 75827 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[55]
.sym 75828 cic_q0.comb_stage[4][48]
.sym 75829 cic_q0.comb_stage[4][49]
.sym 75832 cic_q0.comb_stage[4][52]
.sym 75834 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[54]
.sym 75835 cic_q0.comb_stage[4][55]
.sym 75836 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[52]
.sym 75838 cic_q0.comb_stage[4][50]
.sym 75839 cic_q0.comb_stage[4][51]
.sym 75840 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[48]
.sym 75841 cic_q0.comb_stage[4][53]
.sym 75842 cic_q0.comb_stage[4][54]
.sym 75844 $auto$alumacc.cc:474:replace_alu$9623.C[49]
.sym 75846 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[48]
.sym 75847 cic_q0.comb_stage[4][48]
.sym 75850 $auto$alumacc.cc:474:replace_alu$9623.C[50]
.sym 75852 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[49]
.sym 75853 cic_q0.comb_stage[4][49]
.sym 75856 $auto$alumacc.cc:474:replace_alu$9623.C[51]
.sym 75858 cic_q0.comb_stage[4][50]
.sym 75859 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[50]
.sym 75862 $auto$alumacc.cc:474:replace_alu$9623.C[52]
.sym 75864 cic_q0.comb_stage[4][51]
.sym 75865 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[51]
.sym 75868 $auto$alumacc.cc:474:replace_alu$9623.C[53]
.sym 75870 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[52]
.sym 75871 cic_q0.comb_stage[4][52]
.sym 75874 $auto$alumacc.cc:474:replace_alu$9623.C[54]
.sym 75876 cic_q0.comb_stage[4][53]
.sym 75877 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[53]
.sym 75880 $auto$alumacc.cc:474:replace_alu$9623.C[55]
.sym 75882 cic_q0.comb_stage[4][54]
.sym 75883 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[54]
.sym 75886 $auto$alumacc.cc:474:replace_alu$9623.C[56]
.sym 75888 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[55]
.sym 75889 cic_q0.comb_stage[4][55]
.sym 75894 cic_q0.comb_stage[4][56]
.sym 75895 cic_q0.comb_stage[4][57]
.sym 75896 cic_q0.comb_stage[4][58]
.sym 75897 cic_q0.comb_stage[4][59]
.sym 75898 cic_q0.comb_stage[4][60]
.sym 75899 cic_q0.comb_stage[4][61]
.sym 75900 cic_q0.comb_stage[4][62]
.sym 75901 cic_q0.comb_stage[4][63]
.sym 75906 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[55]
.sym 75907 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[49]
.sym 75908 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[50]
.sym 75909 cic_q0.comb_stage[2][87]
.sym 75913 cic_q0.comb_stage[3][49]
.sym 75915 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[53]
.sym 75917 cic_q0.comb_stage[4][50]
.sym 75918 cic_q0.comb_stage[4][70]
.sym 75919 cic_q0.comb_stage[4][60]
.sym 75924 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[68]
.sym 75927 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[71]
.sym 75930 $auto$alumacc.cc:474:replace_alu$9623.C[56]
.sym 75936 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[61]
.sym 75940 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[56]
.sym 75945 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[58]
.sym 75949 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[57]
.sym 75951 cic_q0.comb_stage[4][56]
.sym 75952 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[62]
.sym 75953 cic_q0.comb_stage[4][58]
.sym 75954 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[63]
.sym 75955 cic_q0.comb_stage[4][60]
.sym 75956 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[60]
.sym 75957 cic_q0.comb_stage[4][62]
.sym 75959 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[59]
.sym 75960 cic_q0.comb_stage[4][57]
.sym 75962 cic_q0.comb_stage[4][59]
.sym 75964 cic_q0.comb_stage[4][61]
.sym 75966 cic_q0.comb_stage[4][63]
.sym 75967 $auto$alumacc.cc:474:replace_alu$9623.C[57]
.sym 75969 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[56]
.sym 75970 cic_q0.comb_stage[4][56]
.sym 75973 $auto$alumacc.cc:474:replace_alu$9623.C[58]
.sym 75975 cic_q0.comb_stage[4][57]
.sym 75976 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[57]
.sym 75979 $auto$alumacc.cc:474:replace_alu$9623.C[59]
.sym 75981 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[58]
.sym 75982 cic_q0.comb_stage[4][58]
.sym 75985 $auto$alumacc.cc:474:replace_alu$9623.C[60]
.sym 75987 cic_q0.comb_stage[4][59]
.sym 75988 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[59]
.sym 75991 $auto$alumacc.cc:474:replace_alu$9623.C[61]
.sym 75993 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[60]
.sym 75994 cic_q0.comb_stage[4][60]
.sym 75997 $auto$alumacc.cc:474:replace_alu$9623.C[62]
.sym 75999 cic_q0.comb_stage[4][61]
.sym 76000 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[61]
.sym 76003 $auto$alumacc.cc:474:replace_alu$9623.C[63]
.sym 76005 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[62]
.sym 76006 cic_q0.comb_stage[4][62]
.sym 76009 $auto$alumacc.cc:474:replace_alu$9623.C[64]
.sym 76011 cic_q0.comb_stage[4][63]
.sym 76012 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[63]
.sym 76017 cic_q0.comb_stage[4][64]
.sym 76018 cic_q0.comb_stage[4][65]
.sym 76019 cic_q0.comb_stage[4][66]
.sym 76020 cic_q0.comb_stage[4][67]
.sym 76021 cic_q0.comb_stage[4][68]
.sym 76022 cic_q0.comb_stage[4][69]
.sym 76023 cic_q0.comb_stage[4][70]
.sym 76024 cic_q0.comb_stage[4][71]
.sym 76025 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[94]
.sym 76026 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[59]
.sym 76030 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[61]
.sym 76033 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[58]
.sym 76034 cic_q0.comb_stage[4][63]
.sym 76036 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[56]
.sym 76038 cic_q0.comb_stage[2][93]
.sym 76047 cic_q0.comb_stage[4][73]
.sym 76051 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[75]
.sym 76053 $auto$alumacc.cc:474:replace_alu$9623.C[64]
.sym 76064 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[64]
.sym 76069 cic_q0.comb_stage[4][71]
.sym 76072 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[65]
.sym 76074 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[67]
.sym 76075 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[71]
.sym 76076 cic_q0.comb_stage[4][66]
.sym 76077 cic_q0.comb_stage[4][67]
.sym 76078 cic_q0.comb_stage[4][68]
.sym 76079 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[69]
.sym 76081 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[66]
.sym 76082 cic_q0.comb_stage[4][64]
.sym 76083 cic_q0.comb_stage[4][65]
.sym 76084 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[68]
.sym 76087 cic_q0.comb_stage[4][69]
.sym 76088 cic_q0.comb_stage[4][70]
.sym 76089 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[70]
.sym 76090 $auto$alumacc.cc:474:replace_alu$9623.C[65]
.sym 76092 cic_q0.comb_stage[4][64]
.sym 76093 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[64]
.sym 76096 $auto$alumacc.cc:474:replace_alu$9623.C[66]
.sym 76098 cic_q0.comb_stage[4][65]
.sym 76099 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[65]
.sym 76102 $auto$alumacc.cc:474:replace_alu$9623.C[67]
.sym 76104 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[66]
.sym 76105 cic_q0.comb_stage[4][66]
.sym 76108 $auto$alumacc.cc:474:replace_alu$9623.C[68]
.sym 76110 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[67]
.sym 76111 cic_q0.comb_stage[4][67]
.sym 76114 $auto$alumacc.cc:474:replace_alu$9623.C[69]
.sym 76116 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[68]
.sym 76117 cic_q0.comb_stage[4][68]
.sym 76120 $auto$alumacc.cc:474:replace_alu$9623.C[70]
.sym 76122 cic_q0.comb_stage[4][69]
.sym 76123 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[69]
.sym 76126 $auto$alumacc.cc:474:replace_alu$9623.C[71]
.sym 76128 cic_q0.comb_stage[4][70]
.sym 76129 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[70]
.sym 76132 $auto$alumacc.cc:474:replace_alu$9623.C[72]
.sym 76134 cic_q0.comb_stage[4][71]
.sym 76135 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[71]
.sym 76140 cic_q0.comb_stage[4][72]
.sym 76141 cic_q0.comb_stage[4][73]
.sym 76142 cic_q0.comb_stage[4][74]
.sym 76143 cic_q0.comb_stage[4][75]
.sym 76144 cic_q0.comb_stage[4][76]
.sym 76145 cic_q0.comb_stage[4][77]
.sym 76146 cic_q0.comb_stage[4][78]
.sym 76147 cic_q0.comb_stage[4][79]
.sym 76153 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 76157 cic_q0.comb_stage[4][71]
.sym 76159 cic_q0.comb_stage[3][64]
.sym 76160 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[65]
.sym 76163 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[69]
.sym 76176 $auto$alumacc.cc:474:replace_alu$9623.C[72]
.sym 76184 cic_q0.comb_stage[4][79]
.sym 76185 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[77]
.sym 76187 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[73]
.sym 76188 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[72]
.sym 76192 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[79]
.sym 76197 cic_q0.comb_stage[4][72]
.sym 76198 cic_q0.comb_stage[4][73]
.sym 76199 cic_q0.comb_stage[4][74]
.sym 76202 cic_q0.comb_stage[4][77]
.sym 76203 cic_q0.comb_stage[4][78]
.sym 76204 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[78]
.sym 76205 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[74]
.sym 76208 cic_q0.comb_stage[4][75]
.sym 76209 cic_q0.comb_stage[4][76]
.sym 76211 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[75]
.sym 76212 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[76]
.sym 76213 $auto$alumacc.cc:474:replace_alu$9623.C[73]
.sym 76215 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[72]
.sym 76216 cic_q0.comb_stage[4][72]
.sym 76219 $auto$alumacc.cc:474:replace_alu$9623.C[74]
.sym 76221 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[73]
.sym 76222 cic_q0.comb_stage[4][73]
.sym 76225 $auto$alumacc.cc:474:replace_alu$9623.C[75]
.sym 76227 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[74]
.sym 76228 cic_q0.comb_stage[4][74]
.sym 76231 $auto$alumacc.cc:474:replace_alu$9623.C[76]
.sym 76233 cic_q0.comb_stage[4][75]
.sym 76234 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[75]
.sym 76237 $auto$alumacc.cc:474:replace_alu$9623.C[77]
.sym 76239 cic_q0.comb_stage[4][76]
.sym 76240 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[76]
.sym 76243 $auto$alumacc.cc:474:replace_alu$9623.C[78]
.sym 76245 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[77]
.sym 76246 cic_q0.comb_stage[4][77]
.sym 76249 $auto$alumacc.cc:474:replace_alu$9623.C[79]
.sym 76251 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[78]
.sym 76252 cic_q0.comb_stage[4][78]
.sym 76255 $auto$alumacc.cc:474:replace_alu$9623.C[80]
.sym 76257 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[79]
.sym 76258 cic_q0.comb_stage[4][79]
.sym 76263 cic_q0.comb_stage[4][80]
.sym 76264 cic_q0.comb_stage[4][81]
.sym 76265 cic_q0.comb_stage[4][82]
.sym 76266 cic_q0.comb_stage[4][83]
.sym 76267 cic_q0.comb_stage[4][84]
.sym 76268 cic_q0.comb_stage[4][85]
.sym 76269 cic_q0.comb_stage[4][86]
.sym 76270 cic_q0.comb_stage[4][87]
.sym 76278 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[79]
.sym 76280 cic_q0.comb_stage[4][79]
.sym 76282 cic_q0.comb_stage[3][73]
.sym 76284 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[72]
.sym 76289 cic_q0.comb_stage[4][95]
.sym 76291 cic_q0.comb_stage[3][71]
.sym 76295 cic_q0.comb_stage[4][90]
.sym 76296 q0_long[90]
.sym 76299 $auto$alumacc.cc:474:replace_alu$9623.C[80]
.sym 76305 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[85]
.sym 76307 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[83]
.sym 76311 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[84]
.sym 76320 cic_q0.comb_stage[4][80]
.sym 76322 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[87]
.sym 76323 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[81]
.sym 76324 cic_q0.comb_stage[4][84]
.sym 76326 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[82]
.sym 76327 cic_q0.comb_stage[4][87]
.sym 76329 cic_q0.comb_stage[4][81]
.sym 76330 cic_q0.comb_stage[4][82]
.sym 76331 cic_q0.comb_stage[4][83]
.sym 76332 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[80]
.sym 76333 cic_q0.comb_stage[4][85]
.sym 76334 cic_q0.comb_stage[4][86]
.sym 76335 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[86]
.sym 76336 $auto$alumacc.cc:474:replace_alu$9623.C[81]
.sym 76338 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[80]
.sym 76339 cic_q0.comb_stage[4][80]
.sym 76342 $auto$alumacc.cc:474:replace_alu$9623.C[82]
.sym 76344 cic_q0.comb_stage[4][81]
.sym 76345 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[81]
.sym 76348 $auto$alumacc.cc:474:replace_alu$9623.C[83]
.sym 76350 cic_q0.comb_stage[4][82]
.sym 76351 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[82]
.sym 76354 $auto$alumacc.cc:474:replace_alu$9623.C[84]
.sym 76356 cic_q0.comb_stage[4][83]
.sym 76357 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[83]
.sym 76360 $auto$alumacc.cc:474:replace_alu$9623.C[85]
.sym 76362 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[84]
.sym 76363 cic_q0.comb_stage[4][84]
.sym 76366 $auto$alumacc.cc:474:replace_alu$9623.C[86]
.sym 76368 cic_q0.comb_stage[4][85]
.sym 76369 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[85]
.sym 76372 $auto$alumacc.cc:474:replace_alu$9623.C[87]
.sym 76374 cic_q0.comb_stage[4][86]
.sym 76375 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[86]
.sym 76378 $auto$alumacc.cc:474:replace_alu$9623.C[88]
.sym 76380 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[87]
.sym 76381 cic_q0.comb_stage[4][87]
.sym 76386 cic_q0.comb_stage[4][88]
.sym 76387 cic_q0.comb_stage[4][89]
.sym 76388 cic_q0.comb_stage[4][90]
.sym 76389 cic_q0.comb_stage[4][91]
.sym 76390 cic_q0.comb_stage[4][92]
.sym 76391 cic_q0.comb_stage[4][93]
.sym 76392 cic_q0.comb_stage[4][94]
.sym 76393 cic_q0.comb_stage[4][95]
.sym 76399 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[85]
.sym 76401 cic_q0.comb_stage[4][83]
.sym 76403 cic_q0.comb_stage[4][87]
.sym 76405 cic_q0.comb_stage[3][81]
.sym 76407 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[84]
.sym 76409 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[82]
.sym 76414 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[96]
.sym 76418 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[88]
.sym 76419 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[71]
.sym 76422 $auto$alumacc.cc:474:replace_alu$9623.C[88]
.sym 76429 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[88]
.sym 76431 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[93]
.sym 76433 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[91]
.sym 76436 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[92]
.sym 76437 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[89]
.sym 76438 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[90]
.sym 76443 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[95]
.sym 76446 cic_q0.comb_stage[4][91]
.sym 76448 cic_q0.comb_stage[4][93]
.sym 76449 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[94]
.sym 76450 cic_q0.comb_stage[4][95]
.sym 76451 cic_q0.comb_stage[4][88]
.sym 76452 cic_q0.comb_stage[4][89]
.sym 76453 cic_q0.comb_stage[4][90]
.sym 76455 cic_q0.comb_stage[4][92]
.sym 76457 cic_q0.comb_stage[4][94]
.sym 76459 $auto$alumacc.cc:474:replace_alu$9623.C[89]
.sym 76461 cic_q0.comb_stage[4][88]
.sym 76462 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[88]
.sym 76465 $auto$alumacc.cc:474:replace_alu$9623.C[90]
.sym 76467 cic_q0.comb_stage[4][89]
.sym 76468 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[89]
.sym 76471 $auto$alumacc.cc:474:replace_alu$9623.C[91]
.sym 76473 cic_q0.comb_stage[4][90]
.sym 76474 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[90]
.sym 76475 $auto$alumacc.cc:474:replace_alu$9623.C[90]
.sym 76477 $auto$alumacc.cc:474:replace_alu$9623.C[92]
.sym 76479 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[91]
.sym 76480 cic_q0.comb_stage[4][91]
.sym 76481 $auto$alumacc.cc:474:replace_alu$9623.C[91]
.sym 76483 $auto$alumacc.cc:474:replace_alu$9623.C[93]
.sym 76485 cic_q0.comb_stage[4][92]
.sym 76486 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[92]
.sym 76487 $auto$alumacc.cc:474:replace_alu$9623.C[92]
.sym 76489 $auto$alumacc.cc:474:replace_alu$9623.C[94]
.sym 76491 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[93]
.sym 76492 cic_q0.comb_stage[4][93]
.sym 76493 $auto$alumacc.cc:474:replace_alu$9623.C[93]
.sym 76495 $auto$alumacc.cc:474:replace_alu$9623.C[95]
.sym 76497 cic_q0.comb_stage[4][94]
.sym 76498 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[94]
.sym 76499 $auto$alumacc.cc:474:replace_alu$9623.C[94]
.sym 76501 $auto$alumacc.cc:474:replace_alu$9623.C[96]
.sym 76503 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[95]
.sym 76504 cic_q0.comb_stage[4][95]
.sym 76505 $auto$alumacc.cc:474:replace_alu$9623.C[95]
.sym 76507 cic_q0.dec[17]_$glb_clk
.sym 76509 cic_q0.comb_stage[4][96]
.sym 76510 cic_q0.comb_stage[4][97]
.sym 76511 cic_q0.comb_stage[4][98]
.sym 76512 cic_q0.comb_stage[4][99]
.sym 76513 cic_q0.comb_stage[4][100]
.sym 76514 cic_q0.comb_stage[4][101]
.sym 76515 cic_q0.comb_stage[4][102]
.sym 76516 cic_q0.comb_stage[4][103]
.sym 76526 cic_q0.comb_stage[3][88]
.sym 76529 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[91]
.sym 76545 $auto$alumacc.cc:474:replace_alu$9623.C[96]
.sym 76553 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[96]
.sym 76556 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[98]
.sym 76557 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[100]
.sym 76561 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[101]
.sym 76563 cic_q0.comb_stage[4][100]
.sym 76566 cic_q0.comb_stage[4][96]
.sym 76567 cic_q0.comb_stage[4][97]
.sym 76568 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[97]
.sym 76569 cic_q0.comb_stage[4][99]
.sym 76570 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[99]
.sym 76571 cic_q0.comb_stage[4][101]
.sym 76572 cic_q0.comb_stage[4][102]
.sym 76576 cic_q0.comb_stage[4][98]
.sym 76578 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[103]
.sym 76580 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[102]
.sym 76581 cic_q0.comb_stage[4][103]
.sym 76582 $auto$alumacc.cc:474:replace_alu$9623.C[97]
.sym 76584 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[96]
.sym 76585 cic_q0.comb_stage[4][96]
.sym 76586 $auto$alumacc.cc:474:replace_alu$9623.C[96]
.sym 76588 $auto$alumacc.cc:474:replace_alu$9623.C[98]
.sym 76590 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[97]
.sym 76591 cic_q0.comb_stage[4][97]
.sym 76592 $auto$alumacc.cc:474:replace_alu$9623.C[97]
.sym 76594 $auto$alumacc.cc:474:replace_alu$9623.C[99]
.sym 76596 cic_q0.comb_stage[4][98]
.sym 76597 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[98]
.sym 76598 $auto$alumacc.cc:474:replace_alu$9623.C[98]
.sym 76600 $auto$alumacc.cc:474:replace_alu$9623.C[100]
.sym 76602 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[99]
.sym 76603 cic_q0.comb_stage[4][99]
.sym 76604 $auto$alumacc.cc:474:replace_alu$9623.C[99]
.sym 76606 $auto$alumacc.cc:474:replace_alu$9623.C[101]
.sym 76608 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[100]
.sym 76609 cic_q0.comb_stage[4][100]
.sym 76610 $auto$alumacc.cc:474:replace_alu$9623.C[100]
.sym 76612 $auto$alumacc.cc:474:replace_alu$9623.C[102]
.sym 76614 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[101]
.sym 76615 cic_q0.comb_stage[4][101]
.sym 76616 $auto$alumacc.cc:474:replace_alu$9623.C[101]
.sym 76618 $auto$alumacc.cc:474:replace_alu$9623.C[103]
.sym 76620 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[102]
.sym 76621 cic_q0.comb_stage[4][102]
.sym 76622 $auto$alumacc.cc:474:replace_alu$9623.C[102]
.sym 76624 $auto$alumacc.cc:474:replace_alu$9623.C[104]
.sym 76626 cic_q0.comb_stage[4][103]
.sym 76627 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[103]
.sym 76628 $auto$alumacc.cc:474:replace_alu$9623.C[103]
.sym 76630 cic_q0.dec[17]_$glb_clk
.sym 76632 cic_q0.comb_stage[4][104]
.sym 76633 cic_q0.comb_stage[4][105]
.sym 76634 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[104]
.sym 76635 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 76636 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[71]
.sym 76637 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 76638 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[102]
.sym 76639 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 76645 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[99]
.sym 76646 cic_q0.comb_stage[3][97]
.sym 76647 cic_q0.comb_stage[4][99]
.sym 76649 cic_q0.comb_stage[3][96]
.sym 76668 $auto$alumacc.cc:474:replace_alu$9623.C[104]
.sym 76673 cic_q0.comb_stage[4][96]
.sym 76677 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 76678 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 76680 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 76681 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[105]
.sym 76683 cic_q0.comb_stage[4][98]
.sym 76689 cic_q0.comb_stage[4][104]
.sym 76698 cic_q0.comb_stage[4][105]
.sym 76699 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[104]
.sym 76705 $auto$alumacc.cc:474:replace_alu$9623.C[105]
.sym 76707 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[104]
.sym 76708 cic_q0.comb_stage[4][104]
.sym 76709 $auto$alumacc.cc:474:replace_alu$9623.C[104]
.sym 76713 cic_q0.comb_stage[4][105]
.sym 76714 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[105]
.sym 76715 $auto$alumacc.cc:474:replace_alu$9623.C[105]
.sym 76719 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 76725 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 76732 cic_q0.comb_stage[4][96]
.sym 76738 cic_q0.comb_stage[4][98]
.sym 76745 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 76749 cic_q0.comb_stage[4][104]
.sym 76753 cic_q0.dec[17]_$glb_clk
.sym 76759 cic_q0.comb_stage[3][104]
.sym 76779 cic_q0.comb_stage[3][71]
.sym 76829 $PACKER_GND_NET
.sym 76851 $PACKER_GND_NET
.sym 76986 cic_q0.comb_stage[0][6]
.sym 77053 $PACKER_VCC_NET
.sym 77143 cic_q0.comb_stage[0][2]
.sym 77144 cic_q0.comb_stage[0][5]
.sym 77147 cic_q0.comb_stage[0][12]
.sym 77168 cic_q0.comb_stage[0][14]
.sym 77203 cic_q0.int_stage[5][14]
.sym 77247 cic_q0.int_stage[5][14]
.sym 77263 cic_q0.dec[17]_$glb_clk
.sym 77267 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[2]
.sym 77268 cic_q0.comb_stage[0][22]
.sym 77269 cic_q0.comb_stage[0][10]
.sym 77270 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 77271 cic_q0.comb_stage[0][15]
.sym 77279 cic_q0.comb_stage[0][14]
.sym 77388 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 77389 cic_q0.comb_stage[0][9]
.sym 77390 cic_q0.comb_stage[0][8]
.sym 77391 cic_q0.comb_stage[0][13]
.sym 77393 cic_q0.comb_stage[0][18]
.sym 77395 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[9]
.sym 77403 cic_q0.comb_stage[0][22]
.sym 77404 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 77413 cic_q0.int_stage[5][9]
.sym 77423 cic_q0.int_stage[5][8]
.sym 77453 cic_q0.int_stage[5][20]
.sym 77459 cic_q0.int_stage[5][11]
.sym 77468 cic_q0.int_stage[5][20]
.sym 77477 cic_q0.int_stage[5][11]
.sym 77509 cic_q0.dec[17]_$glb_clk
.sym 77511 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[19]
.sym 77512 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 77513 cic_q0.comb_stage[0][25]
.sym 77514 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[20]
.sym 77515 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[23]
.sym 77516 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 77517 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 77518 cic_q0.comb_stage[0][21]
.sym 77525 cic_q0.comb_stage[0][30]
.sym 77529 cic_q0.comb_stage[0][11]
.sym 77535 cic_q0.comb_stage[0][30]
.sym 77565 cic_q0.int_stage[5][30]
.sym 77574 cic_q0.int_stage[5][19]
.sym 77609 cic_q0.int_stage[5][30]
.sym 77628 cic_q0.int_stage[5][19]
.sym 77632 cic_q0.dec[17]_$glb_clk
.sym 77634 cic_q0.comb_stage[0][26]
.sym 77635 cic_q0.comb_stage[0][35]
.sym 77636 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 77637 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[29]
.sym 77639 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[24]
.sym 77641 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 77646 cic_q0.comb_stage[0][17]
.sym 77651 cic_q0.comb_stage[0][21]
.sym 77657 cic_q0.comb_stage[0][23]
.sym 77661 cic_q0.int_stage[5][26]
.sym 77679 cic_q0.comb_stage[0][33]
.sym 77688 cic_q0.int_stage[5][37]
.sym 77704 cic_q0.comb_stage[0][24]
.sym 77705 cic_q0.int_stage[5][47]
.sym 77710 cic_q0.comb_stage[0][24]
.sym 77721 cic_q0.int_stage[5][47]
.sym 77729 cic_q0.comb_stage[0][33]
.sym 77744 cic_q0.int_stage[5][37]
.sym 77755 cic_q0.dec[17]_$glb_clk
.sym 77757 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 77758 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[39]
.sym 77760 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[38]
.sym 77761 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 77762 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 77763 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[32]
.sym 77764 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[33]
.sym 77770 cic_q0.comb_stage[0][29]
.sym 77771 cic_q0.comb_stage[0][27]
.sym 77775 cic_q0.comb_stage[0][47]
.sym 77776 cic_q0.comb_stage[0][26]
.sym 77777 cic_q0.comb_stage[0][31]
.sym 77790 cic_q0.comb_stage[0][53]
.sym 77808 cic_q0.int_stage[5][39]
.sym 77810 cic_q0.int_stage[5][36]
.sym 77821 cic_q0.int_stage[5][34]
.sym 77828 cic_q0.comb_stage[0][38]
.sym 77839 cic_q0.comb_stage[0][38]
.sym 77844 cic_q0.int_stage[5][34]
.sym 77863 cic_q0.int_stage[5][36]
.sym 77873 cic_q0.int_stage[5][39]
.sym 77878 cic_q0.dec[17]_$glb_clk
.sym 77880 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[40]
.sym 77881 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 77882 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 77883 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[46]
.sym 77884 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[45]
.sym 77885 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 77886 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[43]
.sym 77887 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[44]
.sym 77892 cic_q0.comb_stage[0][32]
.sym 77893 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[32]
.sym 77894 cic_q0.comb_stage[0][36]
.sym 77897 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[33]
.sym 77898 cic_q0.comb_stage[0][34]
.sym 77900 cic_q0.comb_stage[0][38]
.sym 77904 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 77906 cic_q0.comb_stage[0][50]
.sym 77911 cic_q0.comb_stage[1][28]
.sym 77927 cic_q0.comb_stage[0][44]
.sym 77928 cic_q0.int_stage[5][50]
.sym 77949 cic_q0.int_stage[5][58]
.sym 77950 cic_q0.comb_stage[0][40]
.sym 77952 cic_q0.int_stage[5][53]
.sym 77963 cic_q0.comb_stage[0][44]
.sym 77968 cic_q0.int_stage[5][53]
.sym 77972 cic_q0.int_stage[5][58]
.sym 77984 cic_q0.int_stage[5][50]
.sym 77992 cic_q0.comb_stage[0][40]
.sym 78001 cic_q0.dec[17]_$glb_clk
.sym 78003 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 78004 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 78005 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[55]
.sym 78006 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 78007 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[51]
.sym 78008 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 78009 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 78010 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[70]
.sym 78015 cic_q0.comb_stage[0][43]
.sym 78017 cic_q0.comb_stage[0][42]
.sym 78019 cic_q0.comb_stage[0][41]
.sym 78020 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[44]
.sym 78023 cic_q0.comb_stage[0][58]
.sym 78026 cic_q0.comb_stage[0][45]
.sym 78034 cic_q0.comb_stage[0][74]
.sym 78058 cic_q0.int_stage[5][54]
.sym 78065 cic_q0.int_stage[5][51]
.sym 78069 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 78071 cic_q0.comb_stage[0][52]
.sym 78072 cic_q0.int_stage[5][70]
.sym 78078 cic_q0.int_stage[5][54]
.sym 78084 cic_q0.comb_stage[0][52]
.sym 78095 cic_q0.int_stage[5][70]
.sym 78104 cic_q0.int_stage[5][51]
.sym 78113 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 78124 cic_q0.dec[17]_$glb_clk
.sym 78126 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 78127 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 78128 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 78129 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 78130 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[67]
.sym 78131 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[56]
.sym 78132 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 78133 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[59]
.sym 78138 cic_q0.comb_stage[0][48]
.sym 78139 cic_q0.comb_stage[1][36]
.sym 78140 cic_q0.comb_stage[0][52]
.sym 78146 cic_q0.comb_stage[0][70]
.sym 78147 cic_q0.comb_stage[0][47]
.sym 78148 cic_q0.comb_stage[0][51]
.sym 78151 cic_q0.comb_stage[0][73]
.sym 78160 cic_q0.comb_stage[0][74]
.sym 78172 cic_q0.comb_stage[0][61]
.sym 78176 cic_q0.int_stage[5][67]
.sym 78177 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 78179 cic_q0.int_stage[5][63]
.sym 78187 cic_q0.int_stage[5][74]
.sym 78188 cic_q0.int_stage[5][59]
.sym 78207 cic_q0.int_stage[5][74]
.sym 78215 cic_q0.comb_stage[0][61]
.sym 78220 cic_q0.int_stage[5][59]
.sym 78227 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 78231 cic_q0.int_stage[5][67]
.sym 78244 cic_q0.int_stage[5][63]
.sym 78247 cic_q0.dec[17]_$glb_clk
.sym 78249 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 78250 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 78251 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 78252 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 78253 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 78254 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 78255 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 78256 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[66]
.sym 78258 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[56]
.sym 78259 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[36]
.sym 78261 cic_q0.comb_stage[0][56]
.sym 78263 cic_q0.comb_stage[0][67]
.sym 78265 cic_q0.comb_stage[0][49]
.sym 78266 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[59]
.sym 78269 cic_q0.comb_stage[0][59]
.sym 78271 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[61]
.sym 78273 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 78274 cic_q0.comb_stage[0][81]
.sym 78281 cic_q0.comb_stage[0][86]
.sym 78291 cic_q0.int_stage[5][72]
.sym 78297 cic_q0.int_stage[5][79]
.sym 78307 cic_q0.int_stage[5][73]
.sym 78310 cic_q0.int_stage[5][86]
.sym 78325 cic_q0.int_stage[5][86]
.sym 78348 cic_q0.int_stage[5][72]
.sym 78355 cic_q0.int_stage[5][79]
.sym 78362 cic_q0.int_stage[5][73]
.sym 78370 cic_q0.dec[17]_$glb_clk
.sym 78372 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[87]
.sym 78373 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 78374 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 78375 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 78376 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[94]
.sym 78377 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[81]
.sym 78378 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[77]
.sym 78379 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 78382 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[29]
.sym 78384 cic_q0.comb_stage[0][86]
.sym 78385 cic_q0.comb_stage[0][50]
.sym 78386 cic_q0.comb_stage[0][79]
.sym 78387 cic_q0.comb_stage[1][49]
.sym 78388 cic_q0.comb_stage[0][68]
.sym 78389 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[66]
.sym 78390 cic_q0.comb_stage[1][44]
.sym 78393 cic_q0.comb_stage[1][69]
.sym 78394 cic_q0.comb_stage[0][72]
.sym 78397 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[94]
.sym 78401 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 78403 cic_q0.comb_stage[1][63]
.sym 78407 cic_q0.comb_stage[1][57]
.sym 78414 cic_q0.int_stage[5][80]
.sym 78421 cic_q0.comb_stage[0][77]
.sym 78424 cic_q0.int_stage[5][81]
.sym 78430 cic_q0.comb_stage[0][78]
.sym 78431 cic_q0.int_stage[5][85]
.sym 78439 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 78442 cic_q0.int_stage[5][75]
.sym 78449 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 78453 cic_q0.int_stage[5][85]
.sym 78459 cic_q0.comb_stage[0][78]
.sym 78471 cic_q0.int_stage[5][80]
.sym 78476 cic_q0.comb_stage[0][77]
.sym 78484 cic_q0.int_stage[5][81]
.sym 78489 cic_q0.int_stage[5][75]
.sym 78493 cic_q0.dec[17]_$glb_clk
.sym 78495 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[80]
.sym 78496 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[2]
.sym 78497 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 78498 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[43]
.sym 78499 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 78500 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 78501 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 78502 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 78507 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[78]
.sym 78508 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[77]
.sym 78510 cic_q0.comb_stage[0][91]
.sym 78511 cic_q0.comb_stage[0][97]
.sym 78512 cic_q0.comb_stage[1][55]
.sym 78513 cic_q0.comb_stage[1][2]
.sym 78515 cic_q0.comb_stage[0][78]
.sym 78516 cic_q0.comb_stage[0][65]
.sym 78517 cic_q0.comb_stage[0][80]
.sym 78519 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 78530 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[101]
.sym 78537 cic_q0.comb_stage[0][85]
.sym 78540 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 78549 cic_q0.comb_stage[1][64]
.sym 78555 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 78558 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 78560 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 78563 cic_q0.comb_stage[0][83]
.sym 78566 cic_q0.comb_stage[0][82]
.sym 78569 cic_q0.comb_stage[1][64]
.sym 78578 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 78584 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 78589 cic_q0.comb_stage[0][85]
.sym 78596 cic_q0.comb_stage[0][82]
.sym 78599 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 78607 cic_q0.comb_stage[0][83]
.sym 78614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 78616 cic_q0.dec[17]_$glb_clk
.sym 78618 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 78619 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 78620 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 78621 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 78622 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[93]
.sym 78623 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 78624 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[39]
.sym 78625 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 78628 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[57]
.sym 78630 cic_q0.comb_stage[0][82]
.sym 78631 cic_q0.comb_stage[1][82]
.sym 78632 cic_q0.comb_stage[1][43]
.sym 78633 $PACKER_VCC_NET
.sym 78634 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[83]
.sym 78636 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[85]
.sym 78638 cic_q0.comb_stage[1][0]
.sym 78639 cic_q0.comb_stage[0][85]
.sym 78640 cic_q0.comb_stage[0][87]
.sym 78641 cic_q0.comb_stage[0][84]
.sym 78648 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 78649 cic_q0.comb_stage[1][79]
.sym 78663 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 78665 cic_q0.comb_stage[1][49]
.sym 78668 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 78670 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 78673 cic_q0.comb_stage[0][101]
.sym 78674 cic_q0.comb_stage[1][44]
.sym 78681 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 78684 cic_q0.comb_stage[0][92]
.sym 78692 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 78701 cic_q0.comb_stage[1][49]
.sym 78706 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 78711 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 78717 cic_q0.comb_stage[0][101]
.sym 78725 cic_q0.comb_stage[1][44]
.sym 78728 cic_q0.comb_stage[0][92]
.sym 78737 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 78739 cic_q0.dec[17]_$glb_clk
.sym 78741 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[22]
.sym 78742 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 78743 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 78744 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 78745 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 78746 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[55]
.sym 78747 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[10]
.sym 78748 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 78753 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[92]
.sym 78754 cic_q0.comb_stage[0][93]
.sym 78757 cic_q0.comb_stage[2][5]
.sym 78758 cic_q0.comb_stage[0][89]
.sym 78759 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[95]
.sym 78760 cic_q0.comb_stage[0][94]
.sym 78761 cic_q0.comb_stage[0][92]
.sym 78762 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 78763 cic_q0.comb_stage[1][70]
.sym 78764 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 78765 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 78767 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 78768 cic_q0.comb_stage[3][29]
.sym 78773 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 78784 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 78795 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 78796 cic_q0.comb_stage[1][55]
.sym 78799 cic_q0.comb_stage[0][96]
.sym 78807 cic_q0.comb_stage[3][7]
.sym 78809 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 78811 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 78813 cic_q0.comb_stage[3][38]
.sym 78815 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 78823 cic_q0.comb_stage[1][55]
.sym 78830 cic_q0.comb_stage[0][96]
.sym 78834 cic_q0.comb_stage[3][7]
.sym 78839 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 78846 cic_q0.comb_stage[3][38]
.sym 78851 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 78858 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 78862 cic_q0.dec[17]_$glb_clk
.sym 78864 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 78865 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 78866 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 78867 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[11]
.sym 78868 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 78869 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 78870 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 78871 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[66]
.sym 78872 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[96]
.sym 78876 cic_q0.comb_stage[2][12]
.sym 78878 cic_q0.comb_stage[2][9]
.sym 78879 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 78880 cic_q0.comb_stage[2][13]
.sym 78882 cic_q0.comb_stage[2][14]
.sym 78883 cic_q0.comb_stage[1][62]
.sym 78884 cic_q0.comb_stage[2][15]
.sym 78885 cic_q0.comb_stage[0][100]
.sym 78886 cic_q0.comb_stage[1][10]
.sym 78887 cic_q0.comb_stage[0][99]
.sym 78889 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 78890 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 78893 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 78896 cic_q0.comb_stage[3][6]
.sym 78898 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 78899 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[7]
.sym 78910 cic_q0.comb_stage[3][63]
.sym 78911 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 78916 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 78917 cic_q0.comb_stage[3][57]
.sym 78922 cic_q0.comb_stage[3][6]
.sym 78925 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 78928 cic_q0.comb_stage[3][29]
.sym 78929 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 78939 cic_q0.comb_stage[3][63]
.sym 78945 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 78952 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 78958 cic_q0.comb_stage[3][29]
.sym 78965 cic_q0.comb_stage[3][57]
.sym 78970 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 78975 cic_q0.comb_stage[3][6]
.sym 78981 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 78985 cic_q0.dec[17]_$glb_clk
.sym 78987 cic_q0.comb_stage[3][0]
.sym 78988 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 78989 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[105]
.sym 78990 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 78991 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 78992 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 78993 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 78994 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 78999 cic_q0.comb_stage[2][20]
.sym 79000 cic_q0.comb_stage[1][66]
.sym 79001 min.latch_inputs
.sym 79003 cic_q0.comb_stage[0][97]
.sym 79005 cic_q0.comb_stage[2][22]
.sym 79007 cic_q0.comb_stage[0][103]
.sym 79009 cic_q0.comb_stage[2][16]
.sym 79010 cic_q0.comb_stage[0][105]
.sym 79011 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 79012 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[6]
.sym 79014 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 79019 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[11]
.sym 79020 cic_q0.comb_stage[4][2]
.sym 79021 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[14]
.sym 79022 cic_q0.comb_stage[3][9]
.sym 79029 cic_q0.comb_stage[3][24]
.sym 79033 cic_q0.comb_stage[3][36]
.sym 79034 cic_q0.comb_stage[3][3]
.sym 79038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 79042 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 79044 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 79048 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 79053 cic_q0.comb_stage[3][14]
.sym 79062 cic_q0.comb_stage[3][24]
.sym 79069 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 79075 cic_q0.comb_stage[3][14]
.sym 79082 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 79088 cic_q0.comb_stage[3][36]
.sym 79092 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 79097 cic_q0.comb_stage[3][3]
.sym 79103 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 79108 cic_q0.dec[17]_$glb_clk
.sym 79110 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 79111 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 79112 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[5]
.sym 79113 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[4]
.sym 79114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 79115 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[23]
.sym 79116 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 79117 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 79122 cic_q0.comb_stage[2][28]
.sym 79123 cic_q0.comb_stage[3][24]
.sym 79126 cic_q0.comb_stage[2][29]
.sym 79127 cic_q0.comb_stage[2][0]
.sym 79128 cic_q0.comb_stage[1][62]
.sym 79129 $PACKER_VCC_NET
.sym 79131 cic_q0.comb_stage[0][104]
.sym 79132 cic_q0.comb_stage[2][24]
.sym 79133 cic_q0.comb_stage[3][57]
.sym 79137 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[23]
.sym 79138 cic_q0.comb_stage[2][16]
.sym 79139 cic_q0.comb_stage[4][8]
.sym 79140 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 79141 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[18]
.sym 79142 cic_q0.comb_stage[3][22]
.sym 79143 cic_q0.comb_stage[1][104]
.sym 79144 cic_q0.comb_stage[3][23]
.sym 79151 cic_q0.comb_stage[3][1]
.sym 79152 cic_q0.comb_stage[3][2]
.sym 79154 cic_q0.comb_stage[3][7]
.sym 79158 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[3]
.sym 79159 cic_q0.comb_stage[3][0]
.sym 79160 cic_q0.comb_stage[3][6]
.sym 79162 cic_q0.comb_stage[3][3]
.sym 79163 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[1]
.sym 79164 cic_q0.comb_stage[3][4]
.sym 79166 cic_q0.comb_stage[3][5]
.sym 79169 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[7]
.sym 79170 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[4]
.sym 79172 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[6]
.sym 79176 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 79177 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[5]
.sym 79180 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[2]
.sym 79183 $auto$alumacc.cc:474:replace_alu$9620.C[1]
.sym 79185 cic_q0.comb_stage[3][0]
.sym 79186 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 79189 $auto$alumacc.cc:474:replace_alu$9620.C[2]
.sym 79191 cic_q0.comb_stage[3][1]
.sym 79192 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[1]
.sym 79193 $auto$alumacc.cc:474:replace_alu$9620.C[1]
.sym 79195 $auto$alumacc.cc:474:replace_alu$9620.C[3]
.sym 79197 cic_q0.comb_stage[3][2]
.sym 79198 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[2]
.sym 79199 $auto$alumacc.cc:474:replace_alu$9620.C[2]
.sym 79201 $auto$alumacc.cc:474:replace_alu$9620.C[4]
.sym 79203 cic_q0.comb_stage[3][3]
.sym 79204 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[3]
.sym 79205 $auto$alumacc.cc:474:replace_alu$9620.C[3]
.sym 79207 $auto$alumacc.cc:474:replace_alu$9620.C[5]
.sym 79209 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[4]
.sym 79210 cic_q0.comb_stage[3][4]
.sym 79211 $auto$alumacc.cc:474:replace_alu$9620.C[4]
.sym 79213 $auto$alumacc.cc:474:replace_alu$9620.C[6]
.sym 79215 cic_q0.comb_stage[3][5]
.sym 79216 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[5]
.sym 79217 $auto$alumacc.cc:474:replace_alu$9620.C[5]
.sym 79219 $auto$alumacc.cc:474:replace_alu$9620.C[7]
.sym 79221 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[6]
.sym 79222 cic_q0.comb_stage[3][6]
.sym 79223 $auto$alumacc.cc:474:replace_alu$9620.C[6]
.sym 79225 $auto$alumacc.cc:474:replace_alu$9620.C[8]
.sym 79227 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[7]
.sym 79228 cic_q0.comb_stage[3][7]
.sym 79229 $auto$alumacc.cc:474:replace_alu$9620.C[7]
.sym 79231 cic_q0.dec[17]_$glb_clk
.sym 79233 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[15]
.sym 79234 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 79235 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 79236 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[8]
.sym 79237 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 79238 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[38]
.sym 79239 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[12]
.sym 79240 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 79245 cic_q0.comb_stage[2][36]
.sym 79246 cic_q0.comb_stage[3][2]
.sym 79247 cic_q0.comb_stage[2][33]
.sym 79248 cic_q0.comb_stage[3][7]
.sym 79249 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[34]
.sym 79250 cic_q0.comb_stage[3][3]
.sym 79251 cic_q0.comb_stage[2][38]
.sym 79252 cic_q0.comb_stage[3][4]
.sym 79253 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 79254 cic_q0.comb_stage[3][5]
.sym 79255 cic_q0.comb_stage[1][36]
.sym 79256 cic_q0.comb_stage[3][6]
.sym 79257 cic_q0.comb_stage[4][12]
.sym 79258 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 79259 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 79260 cic_q0.comb_stage[3][29]
.sym 79261 cic_q0.comb_stage[4][14]
.sym 79263 cic_q0.comb_stage[4][15]
.sym 79269 $auto$alumacc.cc:474:replace_alu$9620.C[8]
.sym 79275 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[10]
.sym 79277 cic_q0.comb_stage[3][15]
.sym 79279 cic_q0.comb_stage[3][12]
.sym 79280 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[13]
.sym 79281 cic_q0.comb_stage[3][13]
.sym 79283 cic_q0.comb_stage[3][14]
.sym 79285 cic_q0.comb_stage[3][11]
.sym 79287 cic_q0.comb_stage[3][10]
.sym 79288 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[9]
.sym 79290 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[15]
.sym 79291 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[11]
.sym 79292 cic_q0.comb_stage[3][9]
.sym 79293 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[14]
.sym 79295 cic_q0.comb_stage[3][8]
.sym 79296 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[12]
.sym 79301 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[8]
.sym 79306 $auto$alumacc.cc:474:replace_alu$9620.C[9]
.sym 79308 cic_q0.comb_stage[3][8]
.sym 79309 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[8]
.sym 79310 $auto$alumacc.cc:474:replace_alu$9620.C[8]
.sym 79312 $auto$alumacc.cc:474:replace_alu$9620.C[10]
.sym 79314 cic_q0.comb_stage[3][9]
.sym 79315 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[9]
.sym 79316 $auto$alumacc.cc:474:replace_alu$9620.C[9]
.sym 79318 $auto$alumacc.cc:474:replace_alu$9620.C[11]
.sym 79320 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[10]
.sym 79321 cic_q0.comb_stage[3][10]
.sym 79322 $auto$alumacc.cc:474:replace_alu$9620.C[10]
.sym 79324 $auto$alumacc.cc:474:replace_alu$9620.C[12]
.sym 79326 cic_q0.comb_stage[3][11]
.sym 79327 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[11]
.sym 79328 $auto$alumacc.cc:474:replace_alu$9620.C[11]
.sym 79330 $auto$alumacc.cc:474:replace_alu$9620.C[13]
.sym 79332 cic_q0.comb_stage[3][12]
.sym 79333 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[12]
.sym 79334 $auto$alumacc.cc:474:replace_alu$9620.C[12]
.sym 79336 $auto$alumacc.cc:474:replace_alu$9620.C[14]
.sym 79338 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[13]
.sym 79339 cic_q0.comb_stage[3][13]
.sym 79340 $auto$alumacc.cc:474:replace_alu$9620.C[13]
.sym 79342 $auto$alumacc.cc:474:replace_alu$9620.C[15]
.sym 79344 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[14]
.sym 79345 cic_q0.comb_stage[3][14]
.sym 79346 $auto$alumacc.cc:474:replace_alu$9620.C[14]
.sym 79348 $auto$alumacc.cc:474:replace_alu$9620.C[16]
.sym 79350 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[15]
.sym 79351 cic_q0.comb_stage[3][15]
.sym 79352 $auto$alumacc.cc:474:replace_alu$9620.C[15]
.sym 79354 cic_q0.dec[17]_$glb_clk
.sym 79356 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[16]
.sym 79357 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[19]
.sym 79358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 79359 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 79360 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 79361 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[25]
.sym 79362 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 79363 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[27]
.sym 79365 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[10]
.sym 79368 cic_q0.comb_stage[2][44]
.sym 79371 cic_q0.comb_stage[3][15]
.sym 79372 cic_q0.comb_stage[2][45]
.sym 79373 cic_q0.comb_stage[3][11]
.sym 79374 cic_q0.comb_stage[2][46]
.sym 79375 cic_q0.comb_stage[3][12]
.sym 79376 cic_q0.comb_stage[2][47]
.sym 79377 cic_q0.comb_stage[3][13]
.sym 79378 cic_q0.comb_stage[1][44]
.sym 79379 cic_q0.comb_stage[3][14]
.sym 79380 cic_q0.comb_stage[4][20]
.sym 79381 cic_q0.comb_stage[4][10]
.sym 79382 cic_q0.comb_stage[4][21]
.sym 79385 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 79386 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 79387 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[37]
.sym 79390 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 79392 $auto$alumacc.cc:474:replace_alu$9620.C[16]
.sym 79397 cic_q0.comb_stage[3][17]
.sym 79398 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[17]
.sym 79399 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[22]
.sym 79400 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[16]
.sym 79402 cic_q0.comb_stage[3][20]
.sym 79404 cic_q0.comb_stage[3][21]
.sym 79406 cic_q0.comb_stage[3][18]
.sym 79407 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[23]
.sym 79408 cic_q0.comb_stage[3][16]
.sym 79410 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[20]
.sym 79411 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[18]
.sym 79412 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[21]
.sym 79414 cic_q0.comb_stage[3][22]
.sym 79422 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[19]
.sym 79423 cic_q0.comb_stage[3][19]
.sym 79428 cic_q0.comb_stage[3][23]
.sym 79429 $auto$alumacc.cc:474:replace_alu$9620.C[17]
.sym 79431 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[16]
.sym 79432 cic_q0.comb_stage[3][16]
.sym 79433 $auto$alumacc.cc:474:replace_alu$9620.C[16]
.sym 79435 $auto$alumacc.cc:474:replace_alu$9620.C[18]
.sym 79437 cic_q0.comb_stage[3][17]
.sym 79438 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[17]
.sym 79439 $auto$alumacc.cc:474:replace_alu$9620.C[17]
.sym 79441 $auto$alumacc.cc:474:replace_alu$9620.C[19]
.sym 79443 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[18]
.sym 79444 cic_q0.comb_stage[3][18]
.sym 79445 $auto$alumacc.cc:474:replace_alu$9620.C[18]
.sym 79447 $auto$alumacc.cc:474:replace_alu$9620.C[20]
.sym 79449 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[19]
.sym 79450 cic_q0.comb_stage[3][19]
.sym 79451 $auto$alumacc.cc:474:replace_alu$9620.C[19]
.sym 79453 $auto$alumacc.cc:474:replace_alu$9620.C[21]
.sym 79455 cic_q0.comb_stage[3][20]
.sym 79456 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[20]
.sym 79457 $auto$alumacc.cc:474:replace_alu$9620.C[20]
.sym 79459 $auto$alumacc.cc:474:replace_alu$9620.C[22]
.sym 79461 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[21]
.sym 79462 cic_q0.comb_stage[3][21]
.sym 79463 $auto$alumacc.cc:474:replace_alu$9620.C[21]
.sym 79465 $auto$alumacc.cc:474:replace_alu$9620.C[23]
.sym 79467 cic_q0.comb_stage[3][22]
.sym 79468 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[22]
.sym 79469 $auto$alumacc.cc:474:replace_alu$9620.C[22]
.sym 79471 $auto$alumacc.cc:474:replace_alu$9620.C[24]
.sym 79473 cic_q0.comb_stage[3][23]
.sym 79474 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[23]
.sym 79475 $auto$alumacc.cc:474:replace_alu$9620.C[23]
.sym 79477 cic_q0.dec[17]_$glb_clk
.sym 79479 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 79480 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[31]
.sym 79481 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 79482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 79483 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[28]
.sym 79484 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 79485 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[30]
.sym 79486 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[25]
.sym 79488 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[17]
.sym 79491 cic_q0.comb_stage[2][52]
.sym 79492 cic_q0.comb_stage[3][18]
.sym 79493 cic_q0.comb_stage[1][52]
.sym 79494 cic_q0.comb_stage[1][50]
.sym 79495 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[22]
.sym 79496 cic_q0.comb_stage[3][19]
.sym 79497 cic_q0.comb_stage[2][54]
.sym 79498 cic_q0.comb_stage[3][20]
.sym 79499 cic_q0.comb_stage[2][55]
.sym 79500 cic_q0.comb_stage[3][21]
.sym 79501 cic_q0.comb_stage[2][48]
.sym 79502 cic_q0.comb_stage[1][55]
.sym 79504 cic_q0.comb_stage[4][38]
.sym 79505 cic_q0.comb_stage[4][29]
.sym 79511 cic_q0.comb_stage[4][24]
.sym 79513 cic_q0.comb_stage[4][25]
.sym 79514 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 79515 $auto$alumacc.cc:474:replace_alu$9620.C[24]
.sym 79520 cic_q0.comb_stage[3][27]
.sym 79521 cic_q0.comb_stage[3][26]
.sym 79523 cic_q0.comb_stage[3][24]
.sym 79526 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[24]
.sym 79527 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[27]
.sym 79528 cic_q0.comb_stage[3][25]
.sym 79529 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[26]
.sym 79531 cic_q0.comb_stage[3][31]
.sym 79533 cic_q0.comb_stage[3][28]
.sym 79535 cic_q0.comb_stage[3][29]
.sym 79537 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[31]
.sym 79541 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[29]
.sym 79545 cic_q0.comb_stage[3][30]
.sym 79548 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[28]
.sym 79550 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[30]
.sym 79551 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[25]
.sym 79552 $auto$alumacc.cc:474:replace_alu$9620.C[25]
.sym 79554 cic_q0.comb_stage[3][24]
.sym 79555 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[24]
.sym 79556 $auto$alumacc.cc:474:replace_alu$9620.C[24]
.sym 79558 $auto$alumacc.cc:474:replace_alu$9620.C[26]
.sym 79560 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[25]
.sym 79561 cic_q0.comb_stage[3][25]
.sym 79562 $auto$alumacc.cc:474:replace_alu$9620.C[25]
.sym 79564 $auto$alumacc.cc:474:replace_alu$9620.C[27]
.sym 79566 cic_q0.comb_stage[3][26]
.sym 79567 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[26]
.sym 79568 $auto$alumacc.cc:474:replace_alu$9620.C[26]
.sym 79570 $auto$alumacc.cc:474:replace_alu$9620.C[28]
.sym 79572 cic_q0.comb_stage[3][27]
.sym 79573 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[27]
.sym 79574 $auto$alumacc.cc:474:replace_alu$9620.C[27]
.sym 79576 $auto$alumacc.cc:474:replace_alu$9620.C[29]
.sym 79578 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[28]
.sym 79579 cic_q0.comb_stage[3][28]
.sym 79580 $auto$alumacc.cc:474:replace_alu$9620.C[28]
.sym 79582 $auto$alumacc.cc:474:replace_alu$9620.C[30]
.sym 79584 cic_q0.comb_stage[3][29]
.sym 79585 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[29]
.sym 79586 $auto$alumacc.cc:474:replace_alu$9620.C[29]
.sym 79588 $auto$alumacc.cc:474:replace_alu$9620.C[31]
.sym 79590 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[30]
.sym 79591 cic_q0.comb_stage[3][30]
.sym 79592 $auto$alumacc.cc:474:replace_alu$9620.C[30]
.sym 79594 $auto$alumacc.cc:474:replace_alu$9620.C[32]
.sym 79596 cic_q0.comb_stage[3][31]
.sym 79597 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[31]
.sym 79598 $auto$alumacc.cc:474:replace_alu$9620.C[31]
.sym 79600 cic_q0.dec[17]_$glb_clk
.sym 79602 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[34]
.sym 79603 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 79604 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[32]
.sym 79605 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[35]
.sym 79606 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 79607 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[90]
.sym 79608 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 79609 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 79614 cic_q0.comb_stage[2][60]
.sym 79615 cic_q0.comb_stage[3][26]
.sym 79617 cic_q0.comb_stage[3][31]
.sym 79618 cic_q0.comb_stage[2][61]
.sym 79619 cic_q0.comb_stage[3][27]
.sym 79620 cic_q0.comb_stage[1][62]
.sym 79621 cic_q0.comb_stage[3][28]
.sym 79622 cic_q0.comb_stage[1][59]
.sym 79623 cic_q0.comb_stage[3][29]
.sym 79627 cic_q0.comb_stage[4][26]
.sym 79632 cic_q0.comb_stage[4][39]
.sym 79636 cic_q0.comb_stage[4][33]
.sym 79638 $auto$alumacc.cc:474:replace_alu$9620.C[32]
.sym 79643 cic_q0.comb_stage[3][35]
.sym 79644 cic_q0.comb_stage[3][38]
.sym 79646 cic_q0.comb_stage[3][32]
.sym 79648 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[39]
.sym 79650 cic_q0.comb_stage[3][33]
.sym 79652 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[38]
.sym 79653 cic_q0.comb_stage[3][34]
.sym 79654 cic_q0.comb_stage[3][39]
.sym 79656 cic_q0.comb_stage[3][36]
.sym 79657 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[37]
.sym 79658 cic_q0.comb_stage[3][37]
.sym 79659 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[34]
.sym 79660 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[36]
.sym 79661 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[32]
.sym 79662 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[35]
.sym 79674 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 79675 $auto$alumacc.cc:474:replace_alu$9620.C[33]
.sym 79677 cic_q0.comb_stage[3][32]
.sym 79678 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[32]
.sym 79679 $auto$alumacc.cc:474:replace_alu$9620.C[32]
.sym 79681 $auto$alumacc.cc:474:replace_alu$9620.C[34]
.sym 79683 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 79684 cic_q0.comb_stage[3][33]
.sym 79685 $auto$alumacc.cc:474:replace_alu$9620.C[33]
.sym 79687 $auto$alumacc.cc:474:replace_alu$9620.C[35]
.sym 79689 cic_q0.comb_stage[3][34]
.sym 79690 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[34]
.sym 79691 $auto$alumacc.cc:474:replace_alu$9620.C[34]
.sym 79693 $auto$alumacc.cc:474:replace_alu$9620.C[36]
.sym 79695 cic_q0.comb_stage[3][35]
.sym 79696 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[35]
.sym 79697 $auto$alumacc.cc:474:replace_alu$9620.C[35]
.sym 79699 $auto$alumacc.cc:474:replace_alu$9620.C[37]
.sym 79701 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[36]
.sym 79702 cic_q0.comb_stage[3][36]
.sym 79703 $auto$alumacc.cc:474:replace_alu$9620.C[36]
.sym 79705 $auto$alumacc.cc:474:replace_alu$9620.C[38]
.sym 79707 cic_q0.comb_stage[3][37]
.sym 79708 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[37]
.sym 79709 $auto$alumacc.cc:474:replace_alu$9620.C[37]
.sym 79711 $auto$alumacc.cc:474:replace_alu$9620.C[39]
.sym 79713 cic_q0.comb_stage[3][38]
.sym 79714 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[38]
.sym 79715 $auto$alumacc.cc:474:replace_alu$9620.C[38]
.sym 79717 $auto$alumacc.cc:474:replace_alu$9620.C[40]
.sym 79719 cic_q0.comb_stage[3][39]
.sym 79720 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[39]
.sym 79721 $auto$alumacc.cc:474:replace_alu$9620.C[39]
.sym 79723 cic_q0.dec[17]_$glb_clk
.sym 79725 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[41]
.sym 79726 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[42]
.sym 79727 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 79728 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[43]
.sym 79729 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[45]
.sym 79730 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 79731 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 79732 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 79737 cic_q0.comb_stage[2][68]
.sym 79738 cic_q0.comb_stage[3][34]
.sym 79739 cic_q0.comb_stage[2][65]
.sym 79740 cic_q0.comb_stage[3][39]
.sym 79741 cic_q0.comb_stage[1][70]
.sym 79742 cic_q0.comb_stage[3][35]
.sym 79744 cic_q0.comb_stage[3][36]
.sym 79745 cic_q0.comb_stage[2][71]
.sym 79746 cic_q0.comb_stage[3][37]
.sym 79747 cic_q0.comb_stage[2][64]
.sym 79748 cic_q0.comb_stage[3][38]
.sym 79749 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[48]
.sym 79752 cic_q0.comb_stage[4][35]
.sym 79753 cic_q0.comb_stage[4][46]
.sym 79754 cic_q0.comb_stage[4][48]
.sym 79755 cic_q0.comb_stage[2][62]
.sym 79757 cic_q0.comb_stage[3][62]
.sym 79758 cic_q0.comb_stage[3][56]
.sym 79761 $auto$alumacc.cc:474:replace_alu$9620.C[40]
.sym 79767 cic_q0.comb_stage[3][42]
.sym 79769 cic_q0.comb_stage[3][47]
.sym 79770 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[47]
.sym 79772 cic_q0.comb_stage[3][40]
.sym 79773 cic_q0.comb_stage[3][41]
.sym 79775 cic_q0.comb_stage[3][46]
.sym 79776 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[44]
.sym 79777 cic_q0.comb_stage[3][43]
.sym 79778 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[40]
.sym 79779 cic_q0.comb_stage[3][44]
.sym 79780 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[46]
.sym 79781 cic_q0.comb_stage[3][45]
.sym 79782 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[41]
.sym 79785 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[43]
.sym 79791 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[42]
.sym 79794 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[45]
.sym 79798 $auto$alumacc.cc:474:replace_alu$9620.C[41]
.sym 79800 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[40]
.sym 79801 cic_q0.comb_stage[3][40]
.sym 79802 $auto$alumacc.cc:474:replace_alu$9620.C[40]
.sym 79804 $auto$alumacc.cc:474:replace_alu$9620.C[42]
.sym 79806 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[41]
.sym 79807 cic_q0.comb_stage[3][41]
.sym 79808 $auto$alumacc.cc:474:replace_alu$9620.C[41]
.sym 79810 $auto$alumacc.cc:474:replace_alu$9620.C[43]
.sym 79812 cic_q0.comb_stage[3][42]
.sym 79813 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[42]
.sym 79814 $auto$alumacc.cc:474:replace_alu$9620.C[42]
.sym 79816 $auto$alumacc.cc:474:replace_alu$9620.C[44]
.sym 79818 cic_q0.comb_stage[3][43]
.sym 79819 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[43]
.sym 79820 $auto$alumacc.cc:474:replace_alu$9620.C[43]
.sym 79822 $auto$alumacc.cc:474:replace_alu$9620.C[45]
.sym 79824 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[44]
.sym 79825 cic_q0.comb_stage[3][44]
.sym 79826 $auto$alumacc.cc:474:replace_alu$9620.C[44]
.sym 79828 $auto$alumacc.cc:474:replace_alu$9620.C[46]
.sym 79830 cic_q0.comb_stage[3][45]
.sym 79831 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[45]
.sym 79832 $auto$alumacc.cc:474:replace_alu$9620.C[45]
.sym 79834 $auto$alumacc.cc:474:replace_alu$9620.C[47]
.sym 79836 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[46]
.sym 79837 cic_q0.comb_stage[3][46]
.sym 79838 $auto$alumacc.cc:474:replace_alu$9620.C[46]
.sym 79840 $auto$alumacc.cc:474:replace_alu$9620.C[48]
.sym 79842 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[47]
.sym 79843 cic_q0.comb_stage[3][47]
.sym 79844 $auto$alumacc.cc:474:replace_alu$9620.C[47]
.sym 79846 cic_q0.dec[17]_$glb_clk
.sym 79848 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 79849 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[53]
.sym 79850 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[52]
.sym 79851 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[50]
.sym 79852 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 79853 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 79854 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 79855 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[51]
.sym 79860 cic_q0.comb_stage[1][76]
.sym 79861 cic_q0.comb_stage[3][42]
.sym 79863 cic_q0.comb_stage[3][47]
.sym 79864 cic_q0.comb_stage[1][77]
.sym 79865 cic_q0.comb_stage[3][43]
.sym 79866 cic_q0.comb_stage[2][78]
.sym 79867 cic_q0.comb_stage[3][44]
.sym 79868 cic_q0.comb_stage[2][79]
.sym 79869 cic_q0.comb_stage[3][45]
.sym 79871 cic_q0.comb_stage[3][46]
.sym 79872 cic_q0.comb_stage[4][52]
.sym 79873 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 79878 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[56]
.sym 79879 cic_q0.comb_stage[4][57]
.sym 79882 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 79883 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 79884 $auto$alumacc.cc:474:replace_alu$9620.C[48]
.sym 79889 cic_q0.comb_stage[3][51]
.sym 79890 cic_q0.comb_stage[3][50]
.sym 79891 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[49]
.sym 79894 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[55]
.sym 79896 cic_q0.comb_stage[3][53]
.sym 79897 cic_q0.comb_stage[3][49]
.sym 79898 cic_q0.comb_stage[3][54]
.sym 79900 cic_q0.comb_stage[3][55]
.sym 79902 cic_q0.comb_stage[3][52]
.sym 79903 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[54]
.sym 79909 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[48]
.sym 79912 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[51]
.sym 79913 cic_q0.comb_stage[3][48]
.sym 79914 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[53]
.sym 79915 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[52]
.sym 79916 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[50]
.sym 79921 $auto$alumacc.cc:474:replace_alu$9620.C[49]
.sym 79923 cic_q0.comb_stage[3][48]
.sym 79924 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[48]
.sym 79925 $auto$alumacc.cc:474:replace_alu$9620.C[48]
.sym 79927 $auto$alumacc.cc:474:replace_alu$9620.C[50]
.sym 79929 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[49]
.sym 79930 cic_q0.comb_stage[3][49]
.sym 79931 $auto$alumacc.cc:474:replace_alu$9620.C[49]
.sym 79933 $auto$alumacc.cc:474:replace_alu$9620.C[51]
.sym 79935 cic_q0.comb_stage[3][50]
.sym 79936 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[50]
.sym 79937 $auto$alumacc.cc:474:replace_alu$9620.C[50]
.sym 79939 $auto$alumacc.cc:474:replace_alu$9620.C[52]
.sym 79941 cic_q0.comb_stage[3][51]
.sym 79942 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[51]
.sym 79943 $auto$alumacc.cc:474:replace_alu$9620.C[51]
.sym 79945 $auto$alumacc.cc:474:replace_alu$9620.C[53]
.sym 79947 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[52]
.sym 79948 cic_q0.comb_stage[3][52]
.sym 79949 $auto$alumacc.cc:474:replace_alu$9620.C[52]
.sym 79951 $auto$alumacc.cc:474:replace_alu$9620.C[54]
.sym 79953 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[53]
.sym 79954 cic_q0.comb_stage[3][53]
.sym 79955 $auto$alumacc.cc:474:replace_alu$9620.C[53]
.sym 79957 $auto$alumacc.cc:474:replace_alu$9620.C[55]
.sym 79959 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[54]
.sym 79960 cic_q0.comb_stage[3][54]
.sym 79961 $auto$alumacc.cc:474:replace_alu$9620.C[54]
.sym 79963 $auto$alumacc.cc:474:replace_alu$9620.C[56]
.sym 79965 cic_q0.comb_stage[3][55]
.sym 79966 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[55]
.sym 79967 $auto$alumacc.cc:474:replace_alu$9620.C[55]
.sym 79969 cic_q0.dec[17]_$glb_clk
.sym 79971 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 79972 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[62]
.sym 79973 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 79974 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[62]
.sym 79975 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 79976 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[61]
.sym 79977 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 79978 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[60]
.sym 79983 cic_q0.comb_stage[3][51]
.sym 79984 cic_q0.comb_stage[3][50]
.sym 79985 cic_q0.comb_stage[2][81]
.sym 79986 cic_q0.comb_stage[3][55]
.sym 79987 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[49]
.sym 79988 cic_q0.comb_stage[3][51]
.sym 79990 cic_q0.comb_stage[3][52]
.sym 79991 cic_q0.comb_stage[1][87]
.sym 79992 cic_q0.comb_stage[3][53]
.sym 79994 cic_q0.comb_stage[3][54]
.sym 79996 cic_q0.comb_stage[4][38]
.sym 79997 cic_q0.comb_stage[4][29]
.sym 79998 cic_q0.comb_stage[4][71]
.sym 80001 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[79]
.sym 80004 cic_q0.comb_stage[3][72]
.sym 80006 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 80007 $auto$alumacc.cc:474:replace_alu$9620.C[56]
.sym 80012 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[58]
.sym 80013 cic_q0.comb_stage[3][58]
.sym 80014 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[59]
.sym 80015 cic_q0.comb_stage[3][59]
.sym 80017 cic_q0.comb_stage[3][60]
.sym 80019 cic_q0.comb_stage[3][61]
.sym 80020 cic_q0.comb_stage[3][57]
.sym 80023 cic_q0.comb_stage[3][63]
.sym 80028 cic_q0.comb_stage[3][56]
.sym 80029 cic_q0.comb_stage[3][62]
.sym 80037 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[57]
.sym 80038 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[56]
.sym 80039 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[62]
.sym 80041 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[61]
.sym 80042 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 80043 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[60]
.sym 80044 $auto$alumacc.cc:474:replace_alu$9620.C[57]
.sym 80046 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[56]
.sym 80047 cic_q0.comb_stage[3][56]
.sym 80048 $auto$alumacc.cc:474:replace_alu$9620.C[56]
.sym 80050 $auto$alumacc.cc:474:replace_alu$9620.C[58]
.sym 80052 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[57]
.sym 80053 cic_q0.comb_stage[3][57]
.sym 80054 $auto$alumacc.cc:474:replace_alu$9620.C[57]
.sym 80056 $auto$alumacc.cc:474:replace_alu$9620.C[59]
.sym 80058 cic_q0.comb_stage[3][58]
.sym 80059 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[58]
.sym 80060 $auto$alumacc.cc:474:replace_alu$9620.C[58]
.sym 80062 $auto$alumacc.cc:474:replace_alu$9620.C[60]
.sym 80064 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[59]
.sym 80065 cic_q0.comb_stage[3][59]
.sym 80066 $auto$alumacc.cc:474:replace_alu$9620.C[59]
.sym 80068 $auto$alumacc.cc:474:replace_alu$9620.C[61]
.sym 80070 cic_q0.comb_stage[3][60]
.sym 80071 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[60]
.sym 80072 $auto$alumacc.cc:474:replace_alu$9620.C[60]
.sym 80074 $auto$alumacc.cc:474:replace_alu$9620.C[62]
.sym 80076 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[61]
.sym 80077 cic_q0.comb_stage[3][61]
.sym 80078 $auto$alumacc.cc:474:replace_alu$9620.C[61]
.sym 80080 $auto$alumacc.cc:474:replace_alu$9620.C[63]
.sym 80082 cic_q0.comb_stage[3][62]
.sym 80083 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[62]
.sym 80084 $auto$alumacc.cc:474:replace_alu$9620.C[62]
.sym 80086 $auto$alumacc.cc:474:replace_alu$9620.C[64]
.sym 80088 cic_q0.comb_stage[3][63]
.sym 80089 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 80090 $auto$alumacc.cc:474:replace_alu$9620.C[63]
.sym 80092 cic_q0.dec[17]_$glb_clk
.sym 80094 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[68]
.sym 80095 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 80096 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[64]
.sym 80097 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 80098 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[66]
.sym 80099 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 80100 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 80101 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[61]
.sym 80102 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[58]
.sym 80106 cic_q0.comb_stage[3][54]
.sym 80107 cic_q0.comb_stage[3][58]
.sym 80108 cic_q0.comb_stage[4][61]
.sym 80109 cic_q0.comb_stage[3][63]
.sym 80111 cic_q0.comb_stage[3][59]
.sym 80112 cic_q0.comb_stage[2][94]
.sym 80113 cic_q0.comb_stage[3][60]
.sym 80114 cic_q0.comb_stage[2][95]
.sym 80115 cic_q0.comb_stage[3][61]
.sym 80116 cic_q0.comb_stage[3][57]
.sym 80117 cic_q0.comb_stage[1][94]
.sym 80119 cic_q0.comb_stage[4][58]
.sym 80120 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[85]
.sym 80126 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[80]
.sym 80127 cic_q0.comb_stage[3][80]
.sym 80128 cic_q0.comb_stage[3][87]
.sym 80129 cic_q0.comb_stage[4][75]
.sym 80130 $auto$alumacc.cc:474:replace_alu$9620.C[64]
.sym 80136 cic_q0.comb_stage[3][66]
.sym 80138 cic_q0.comb_stage[3][67]
.sym 80139 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 80140 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[71]
.sym 80143 cic_q0.comb_stage[3][64]
.sym 80146 cic_q0.comb_stage[3][71]
.sym 80147 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[69]
.sym 80148 cic_q0.comb_stage[3][68]
.sym 80150 cic_q0.comb_stage[3][69]
.sym 80153 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[64]
.sym 80155 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[66]
.sym 80158 cic_q0.comb_stage[3][65]
.sym 80159 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[68]
.sym 80163 cic_q0.comb_stage[3][70]
.sym 80164 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[65]
.sym 80166 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 80167 $auto$alumacc.cc:474:replace_alu$9620.C[65]
.sym 80169 cic_q0.comb_stage[3][64]
.sym 80170 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[64]
.sym 80171 $auto$alumacc.cc:474:replace_alu$9620.C[64]
.sym 80173 $auto$alumacc.cc:474:replace_alu$9620.C[66]
.sym 80175 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[65]
.sym 80176 cic_q0.comb_stage[3][65]
.sym 80177 $auto$alumacc.cc:474:replace_alu$9620.C[65]
.sym 80179 $auto$alumacc.cc:474:replace_alu$9620.C[67]
.sym 80181 cic_q0.comb_stage[3][66]
.sym 80182 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[66]
.sym 80183 $auto$alumacc.cc:474:replace_alu$9620.C[66]
.sym 80185 $auto$alumacc.cc:474:replace_alu$9620.C[68]
.sym 80187 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 80188 cic_q0.comb_stage[3][67]
.sym 80189 $auto$alumacc.cc:474:replace_alu$9620.C[67]
.sym 80191 $auto$alumacc.cc:474:replace_alu$9620.C[69]
.sym 80193 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[68]
.sym 80194 cic_q0.comb_stage[3][68]
.sym 80195 $auto$alumacc.cc:474:replace_alu$9620.C[68]
.sym 80197 $auto$alumacc.cc:474:replace_alu$9620.C[70]
.sym 80199 cic_q0.comb_stage[3][69]
.sym 80200 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[69]
.sym 80201 $auto$alumacc.cc:474:replace_alu$9620.C[69]
.sym 80203 $auto$alumacc.cc:474:replace_alu$9620.C[71]
.sym 80205 cic_q0.comb_stage[3][70]
.sym 80206 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 80207 $auto$alumacc.cc:474:replace_alu$9620.C[70]
.sym 80209 $auto$alumacc.cc:474:replace_alu$9620.C[72]
.sym 80211 cic_q0.comb_stage[3][71]
.sym 80212 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[71]
.sym 80213 $auto$alumacc.cc:474:replace_alu$9620.C[71]
.sym 80215 cic_q0.dec[17]_$glb_clk
.sym 80217 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 80218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 80219 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[72]
.sym 80220 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 80221 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[78]
.sym 80222 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[75]
.sym 80223 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[73]
.sym 80224 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 80229 cic_q0.comb_stage[2][100]
.sym 80230 cic_q0.comb_stage[3][66]
.sym 80231 cic_q0.comb_stage[2][97]
.sym 80232 cic_q0.comb_stage[3][71]
.sym 80233 cic_q0.comb_stage[2][101]
.sym 80234 cic_q0.comb_stage[3][67]
.sym 80235 cic_q0.comb_stage[2][102]
.sym 80236 cic_q0.comb_stage[3][68]
.sym 80237 cic_q0.comb_stage[2][103]
.sym 80238 cic_q0.comb_stage[3][69]
.sym 80240 cic_q0.comb_stage[3][56]
.sym 80241 cic_q0.comb_stage[4][76]
.sym 80249 cic_q0.comb_stage[4][72]
.sym 80253 $auto$alumacc.cc:474:replace_alu$9620.C[72]
.sym 80259 cic_q0.comb_stage[3][78]
.sym 80261 cic_q0.comb_stage[3][79]
.sym 80263 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[74]
.sym 80265 cic_q0.comb_stage[3][77]
.sym 80266 cic_q0.comb_stage[3][73]
.sym 80267 cic_q0.comb_stage[3][74]
.sym 80268 cic_q0.comb_stage[3][76]
.sym 80269 cic_q0.comb_stage[3][75]
.sym 80271 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[77]
.sym 80273 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[79]
.sym 80274 cic_q0.comb_stage[3][72]
.sym 80278 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[78]
.sym 80279 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[75]
.sym 80280 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[73]
.sym 80283 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[76]
.sym 80284 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[72]
.sym 80290 $auto$alumacc.cc:474:replace_alu$9620.C[73]
.sym 80292 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[72]
.sym 80293 cic_q0.comb_stage[3][72]
.sym 80294 $auto$alumacc.cc:474:replace_alu$9620.C[72]
.sym 80296 $auto$alumacc.cc:474:replace_alu$9620.C[74]
.sym 80298 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[73]
.sym 80299 cic_q0.comb_stage[3][73]
.sym 80300 $auto$alumacc.cc:474:replace_alu$9620.C[73]
.sym 80302 $auto$alumacc.cc:474:replace_alu$9620.C[75]
.sym 80304 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[74]
.sym 80305 cic_q0.comb_stage[3][74]
.sym 80306 $auto$alumacc.cc:474:replace_alu$9620.C[74]
.sym 80308 $auto$alumacc.cc:474:replace_alu$9620.C[76]
.sym 80310 cic_q0.comb_stage[3][75]
.sym 80311 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[75]
.sym 80312 $auto$alumacc.cc:474:replace_alu$9620.C[75]
.sym 80314 $auto$alumacc.cc:474:replace_alu$9620.C[77]
.sym 80316 cic_q0.comb_stage[3][76]
.sym 80317 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[76]
.sym 80318 $auto$alumacc.cc:474:replace_alu$9620.C[76]
.sym 80320 $auto$alumacc.cc:474:replace_alu$9620.C[78]
.sym 80322 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[77]
.sym 80323 cic_q0.comb_stage[3][77]
.sym 80324 $auto$alumacc.cc:474:replace_alu$9620.C[77]
.sym 80326 $auto$alumacc.cc:474:replace_alu$9620.C[79]
.sym 80328 cic_q0.comb_stage[3][78]
.sym 80329 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[78]
.sym 80330 $auto$alumacc.cc:474:replace_alu$9620.C[78]
.sym 80332 $auto$alumacc.cc:474:replace_alu$9620.C[80]
.sym 80334 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[79]
.sym 80335 cic_q0.comb_stage[3][79]
.sym 80336 $auto$alumacc.cc:474:replace_alu$9620.C[79]
.sym 80338 cic_q0.dec[17]_$glb_clk
.sym 80340 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 80341 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 80342 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 80343 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[83]
.sym 80344 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[84]
.sym 80345 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[81]
.sym 80346 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 80347 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[86]
.sym 80353 cic_q0.comb_stage[3][74]
.sym 80355 cic_q0.comb_stage[3][79]
.sym 80356 cic_q0.comb_stage[3][76]
.sym 80357 cic_q0.comb_stage[3][75]
.sym 80359 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[77]
.sym 80361 cic_q0.comb_stage[3][77]
.sym 80362 cic_q0.comb_stage[2][104]
.sym 80363 cic_q0.comb_stage[3][78]
.sym 80365 cic_q0.comb_stage[4][94]
.sym 80369 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[76]
.sym 80376 $auto$alumacc.cc:474:replace_alu$9620.C[80]
.sym 80382 cic_q0.comb_stage[3][86]
.sym 80384 cic_q0.comb_stage[3][83]
.sym 80386 cic_q0.comb_stage[3][84]
.sym 80388 cic_q0.comb_stage[3][85]
.sym 80389 cic_q0.comb_stage[3][81]
.sym 80390 cic_q0.comb_stage[3][82]
.sym 80392 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[85]
.sym 80393 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[82]
.sym 80394 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[87]
.sym 80397 cic_q0.comb_stage[3][80]
.sym 80398 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[80]
.sym 80400 cic_q0.comb_stage[3][87]
.sym 80401 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[84]
.sym 80408 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[83]
.sym 80410 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[81]
.sym 80412 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[86]
.sym 80413 $auto$alumacc.cc:474:replace_alu$9620.C[81]
.sym 80415 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[80]
.sym 80416 cic_q0.comb_stage[3][80]
.sym 80417 $auto$alumacc.cc:474:replace_alu$9620.C[80]
.sym 80419 $auto$alumacc.cc:474:replace_alu$9620.C[82]
.sym 80421 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[81]
.sym 80422 cic_q0.comb_stage[3][81]
.sym 80423 $auto$alumacc.cc:474:replace_alu$9620.C[81]
.sym 80425 $auto$alumacc.cc:474:replace_alu$9620.C[83]
.sym 80427 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[82]
.sym 80428 cic_q0.comb_stage[3][82]
.sym 80429 $auto$alumacc.cc:474:replace_alu$9620.C[82]
.sym 80431 $auto$alumacc.cc:474:replace_alu$9620.C[84]
.sym 80433 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[83]
.sym 80434 cic_q0.comb_stage[3][83]
.sym 80435 $auto$alumacc.cc:474:replace_alu$9620.C[83]
.sym 80437 $auto$alumacc.cc:474:replace_alu$9620.C[85]
.sym 80439 cic_q0.comb_stage[3][84]
.sym 80440 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[84]
.sym 80441 $auto$alumacc.cc:474:replace_alu$9620.C[84]
.sym 80443 $auto$alumacc.cc:474:replace_alu$9620.C[86]
.sym 80445 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[85]
.sym 80446 cic_q0.comb_stage[3][85]
.sym 80447 $auto$alumacc.cc:474:replace_alu$9620.C[85]
.sym 80449 $auto$alumacc.cc:474:replace_alu$9620.C[87]
.sym 80451 cic_q0.comb_stage[3][86]
.sym 80452 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[86]
.sym 80453 $auto$alumacc.cc:474:replace_alu$9620.C[86]
.sym 80455 $auto$alumacc.cc:474:replace_alu$9620.C[88]
.sym 80457 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[87]
.sym 80458 cic_q0.comb_stage[3][87]
.sym 80459 $auto$alumacc.cc:474:replace_alu$9620.C[87]
.sym 80461 cic_q0.dec[17]_$glb_clk
.sym 80463 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[91]
.sym 80464 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 80465 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[88]
.sym 80466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 80467 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 80468 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[94]
.sym 80469 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 80470 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[92]
.sym 80476 cic_q0.comb_stage[3][82]
.sym 80480 cic_q0.comb_stage[3][83]
.sym 80482 cic_q0.comb_stage[3][84]
.sym 80484 cic_q0.comb_stage[3][85]
.sym 80486 cic_q0.comb_stage[3][86]
.sym 80488 cic_q0.comb_stage[3][76]
.sym 80498 cic_q0.comb_stage[3][105]
.sym 80499 $auto$alumacc.cc:474:replace_alu$9620.C[88]
.sym 80505 cic_q0.comb_stage[3][94]
.sym 80507 cic_q0.comb_stage[3][91]
.sym 80509 cic_q0.comb_stage[3][89]
.sym 80512 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[90]
.sym 80513 cic_q0.comb_stage[3][90]
.sym 80515 cic_q0.comb_stage[3][95]
.sym 80516 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[95]
.sym 80517 cic_q0.comb_stage[3][92]
.sym 80518 cic_q0.comb_stage[3][88]
.sym 80519 cic_q0.comb_stage[3][93]
.sym 80520 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[91]
.sym 80522 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[88]
.sym 80526 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[89]
.sym 80527 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[92]
.sym 80528 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[93]
.sym 80533 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[94]
.sym 80536 $auto$alumacc.cc:474:replace_alu$9620.C[89]
.sym 80538 cic_q0.comb_stage[3][88]
.sym 80539 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[88]
.sym 80540 $auto$alumacc.cc:474:replace_alu$9620.C[88]
.sym 80542 $auto$alumacc.cc:474:replace_alu$9620.C[90]
.sym 80544 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[89]
.sym 80545 cic_q0.comb_stage[3][89]
.sym 80546 $auto$alumacc.cc:474:replace_alu$9620.C[89]
.sym 80548 $auto$alumacc.cc:474:replace_alu$9620.C[91]
.sym 80550 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[90]
.sym 80551 cic_q0.comb_stage[3][90]
.sym 80552 $auto$alumacc.cc:474:replace_alu$9620.C[90]
.sym 80554 $auto$alumacc.cc:474:replace_alu$9620.C[92]
.sym 80556 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[91]
.sym 80557 cic_q0.comb_stage[3][91]
.sym 80558 $auto$alumacc.cc:474:replace_alu$9620.C[91]
.sym 80560 $auto$alumacc.cc:474:replace_alu$9620.C[93]
.sym 80562 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[92]
.sym 80563 cic_q0.comb_stage[3][92]
.sym 80564 $auto$alumacc.cc:474:replace_alu$9620.C[92]
.sym 80566 $auto$alumacc.cc:474:replace_alu$9620.C[94]
.sym 80568 cic_q0.comb_stage[3][93]
.sym 80569 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[93]
.sym 80570 $auto$alumacc.cc:474:replace_alu$9620.C[93]
.sym 80572 $auto$alumacc.cc:474:replace_alu$9620.C[95]
.sym 80574 cic_q0.comb_stage[3][94]
.sym 80575 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[94]
.sym 80576 $auto$alumacc.cc:474:replace_alu$9620.C[94]
.sym 80578 $auto$alumacc.cc:474:replace_alu$9620.C[96]
.sym 80580 cic_q0.comb_stage[3][95]
.sym 80581 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[95]
.sym 80582 $auto$alumacc.cc:474:replace_alu$9620.C[95]
.sym 80584 cic_q0.dec[17]_$glb_clk
.sym 80586 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[93]
.sym 80587 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 80588 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[76]
.sym 80589 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 80590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 80591 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[98]
.sym 80592 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[89]
.sym 80593 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 80594 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[90]
.sym 80599 cic_q0.comb_stage[3][90]
.sym 80601 cic_q0.comb_stage[3][95]
.sym 80603 cic_q0.comb_stage[3][91]
.sym 80604 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[95]
.sym 80605 cic_q0.comb_stage[3][92]
.sym 80607 cic_q0.comb_stage[3][93]
.sym 80609 cic_q0.comb_stage[3][94]
.sym 80612 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[85]
.sym 80619 cic_q0.comb_stage[3][85]
.sym 80622 $auto$alumacc.cc:474:replace_alu$9620.C[96]
.sym 80627 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[96]
.sym 80628 cic_q0.comb_stage[3][102]
.sym 80629 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[100]
.sym 80630 cic_q0.comb_stage[3][99]
.sym 80631 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[99]
.sym 80632 cic_q0.comb_stage[3][100]
.sym 80634 cic_q0.comb_stage[3][101]
.sym 80636 cic_q0.comb_stage[3][98]
.sym 80638 cic_q0.comb_stage[3][103]
.sym 80641 cic_q0.comb_stage[3][96]
.sym 80642 cic_q0.comb_stage[3][97]
.sym 80646 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[97]
.sym 80647 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[101]
.sym 80648 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[98]
.sym 80651 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[103]
.sym 80656 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[102]
.sym 80659 $auto$alumacc.cc:474:replace_alu$9620.C[97]
.sym 80661 cic_q0.comb_stage[3][96]
.sym 80662 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[96]
.sym 80663 $auto$alumacc.cc:474:replace_alu$9620.C[96]
.sym 80665 $auto$alumacc.cc:474:replace_alu$9620.C[98]
.sym 80667 cic_q0.comb_stage[3][97]
.sym 80668 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[97]
.sym 80669 $auto$alumacc.cc:474:replace_alu$9620.C[97]
.sym 80671 $auto$alumacc.cc:474:replace_alu$9620.C[99]
.sym 80673 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[98]
.sym 80674 cic_q0.comb_stage[3][98]
.sym 80675 $auto$alumacc.cc:474:replace_alu$9620.C[98]
.sym 80677 $auto$alumacc.cc:474:replace_alu$9620.C[100]
.sym 80679 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[99]
.sym 80680 cic_q0.comb_stage[3][99]
.sym 80681 $auto$alumacc.cc:474:replace_alu$9620.C[99]
.sym 80683 $auto$alumacc.cc:474:replace_alu$9620.C[101]
.sym 80685 cic_q0.comb_stage[3][100]
.sym 80686 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[100]
.sym 80687 $auto$alumacc.cc:474:replace_alu$9620.C[100]
.sym 80689 $auto$alumacc.cc:474:replace_alu$9620.C[102]
.sym 80691 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[101]
.sym 80692 cic_q0.comb_stage[3][101]
.sym 80693 $auto$alumacc.cc:474:replace_alu$9620.C[101]
.sym 80695 $auto$alumacc.cc:474:replace_alu$9620.C[103]
.sym 80697 cic_q0.comb_stage[3][102]
.sym 80698 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[102]
.sym 80699 $auto$alumacc.cc:474:replace_alu$9620.C[102]
.sym 80701 $auto$alumacc.cc:474:replace_alu$9620.C[104]
.sym 80703 cic_q0.comb_stage[3][103]
.sym 80704 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[103]
.sym 80705 $auto$alumacc.cc:474:replace_alu$9620.C[103]
.sym 80707 cic_q0.dec[17]_$glb_clk
.sym 80709 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[103]
.sym 80710 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 80711 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 80712 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 80713 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[101]
.sym 80714 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[102]
.sym 80715 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 80716 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[85]
.sym 80722 cic_q0.comb_stage[3][98]
.sym 80723 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[100]
.sym 80724 cic_q0.comb_stage[3][103]
.sym 80726 cic_q0.comb_stage[3][99]
.sym 80728 cic_q0.comb_stage[3][100]
.sym 80730 cic_q0.comb_stage[3][101]
.sym 80732 cic_q0.comb_stage[3][102]
.sym 80736 cic_q0.comb_stage[3][93]
.sym 80738 cic_q0.comb_stage[3][89]
.sym 80745 $auto$alumacc.cc:474:replace_alu$9620.C[104]
.sym 80752 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[104]
.sym 80753 cic_q0.comb_stage[3][104]
.sym 80756 cic_q0.comb_stage[4][102]
.sym 80758 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[105]
.sym 80761 cic_q0.comb_stage[3][104]
.sym 80765 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 80768 cic_q0.comb_stage[3][105]
.sym 80769 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 80774 cic_q0.comb_stage[3][71]
.sym 80779 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 80782 $auto$alumacc.cc:474:replace_alu$9620.C[105]
.sym 80784 cic_q0.comb_stage[3][104]
.sym 80785 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[104]
.sym 80786 $auto$alumacc.cc:474:replace_alu$9620.C[104]
.sym 80790 cic_q0.comb_stage[3][105]
.sym 80791 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[105]
.sym 80792 $auto$alumacc.cc:474:replace_alu$9620.C[105]
.sym 80796 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 80802 cic_q0.comb_stage[3][104]
.sym 80807 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 80813 cic_q0.comb_stage[3][71]
.sym 80821 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 80828 cic_q0.comb_stage[4][102]
.sym 80830 cic_q0.dec[17]_$glb_clk
.sym 80840 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[96]
.sym 80850 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[105]
.sym 80855 cic_q0.comb_stage[3][101]
.sym 80859 cic_q0.comb_stage[3][103]
.sym 80906 $PACKER_VCC_NET
.sym 80924 $PACKER_VCC_NET
.sym 81122 cic_q0.comb_stage[0][2]
.sym 81124 cic_q0.comb_stage[0][5]
.sym 81138 cic_q0.int_stage[5][6]
.sym 81190 cic_q0.int_stage[5][6]
.sym 81217 cic_q0.dec[17]_$glb_clk
.sym 81219 cic_q0.comb_stage[0][6]
.sym 81220 cic_q0.comb_stage[0][7]
.sym 81222 cic_q0.comb_stage[0][1]
.sym 81223 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[5]
.sym 81224 cic_q0.comb_stage[0][0]
.sym 81225 cic_q0.comb_stage[0][3]
.sym 81226 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 81242 cic_q0.int_stage[5][6]
.sym 81244 cic_q0.comb_stage[0][15]
.sym 81245 cic_q0.comb_stage[0][12]
.sym 81246 cic_q0.comb_stage[0][6]
.sym 81278 cic_q0.int_stage[5][2]
.sym 81281 cic_q0.int_stage[5][12]
.sym 81291 cic_q0.int_stage[5][5]
.sym 81300 cic_q0.int_stage[5][2]
.sym 81307 cic_q0.int_stage[5][5]
.sym 81325 cic_q0.int_stage[5][12]
.sym 81340 cic_q0.dec[17]_$glb_clk
.sym 81342 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 81343 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[4]
.sym 81344 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 81345 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 81346 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[6]
.sym 81347 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 81348 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 81349 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[3]
.sym 81356 cic_q0.comb_stage[0][12]
.sym 81369 cic_q0.int_stage[5][1]
.sym 81372 cic_q0.comb_stage[0][0]
.sym 81376 cic_q0.int_stage[5][3]
.sym 81377 cic_q0.int_stage[5][5]
.sym 81384 cic_q0.comb_stage[0][2]
.sym 81392 cic_q0.int_stage[5][22]
.sym 81396 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 81401 cic_q0.int_stage[5][10]
.sym 81407 cic_q0.int_stage[5][15]
.sym 81428 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 81435 cic_q0.int_stage[5][22]
.sym 81440 cic_q0.int_stage[5][10]
.sym 81448 cic_q0.comb_stage[0][2]
.sym 81453 cic_q0.int_stage[5][15]
.sym 81463 cic_q0.dec[17]_$glb_clk
.sym 81465 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 81466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 81467 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 81468 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[22]
.sym 81469 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 81470 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[10]
.sym 81471 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 81472 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[15]
.sym 81478 cic_q0.int_stage[5][22]
.sym 81483 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[2]
.sym 81498 cic_q0.comb_stage[0][25]
.sym 81522 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 81524 cic_q0.int_stage[5][8]
.sym 81528 cic_q0.int_stage[5][18]
.sym 81530 cic_q0.int_stage[5][9]
.sym 81531 cic_q0.comb_stage[0][9]
.sym 81533 cic_q0.int_stage[5][13]
.sym 81539 cic_q0.comb_stage[0][9]
.sym 81545 cic_q0.int_stage[5][9]
.sym 81553 cic_q0.int_stage[5][8]
.sym 81560 cic_q0.int_stage[5][13]
.sym 81572 cic_q0.int_stage[5][18]
.sym 81584 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 81586 cic_q0.dec[17]_$glb_clk
.sym 81588 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[16]
.sym 81589 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 81590 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[17]
.sym 81591 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[18]
.sym 81592 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 81593 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 81594 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[25]
.sym 81595 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 81604 cic_q0.comb_stage[0][9]
.sym 81605 cic_q0.comb_stage[0][14]
.sym 81606 cic_q0.comb_stage[0][8]
.sym 81608 cic_q0.comb_stage[0][13]
.sym 81616 cic_q0.comb_stage[1][3]
.sym 81618 cic_q0.comb_stage[1][1]
.sym 81619 cic_q0.comb_stage[0][35]
.sym 81630 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 81636 cic_q0.comb_stage[0][19]
.sym 81641 cic_q0.comb_stage[0][23]
.sym 81646 cic_q0.int_stage[5][21]
.sym 81650 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 81651 cic_q0.int_stage[5][25]
.sym 81654 cic_q0.comb_stage[0][20]
.sym 81659 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 81665 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 81669 cic_q0.comb_stage[0][20]
.sym 81676 cic_q0.int_stage[5][25]
.sym 81680 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 81687 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 81694 cic_q0.comb_stage[0][23]
.sym 81701 cic_q0.comb_stage[0][19]
.sym 81704 cic_q0.int_stage[5][21]
.sym 81709 cic_q0.dec[17]_$glb_clk
.sym 81711 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[28]
.sym 81712 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 81713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 81714 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 81715 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 81716 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[35]
.sym 81717 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[27]
.sym 81718 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[47]
.sym 81719 cic_q0.comb_stage[1][22]
.sym 81722 cic_q0.comb_stage[1][22]
.sym 81723 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[19]
.sym 81733 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[23]
.sym 81735 cic_q0.comb_stage[1][9]
.sym 81739 cic_q0.comb_stage[1][8]
.sym 81756 cic_q0.comb_stage[0][29]
.sym 81760 cic_q0.comb_stage[0][24]
.sym 81762 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 81767 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 81770 cic_q0.int_stage[5][35]
.sym 81778 cic_q0.int_stage[5][26]
.sym 81786 cic_q0.int_stage[5][26]
.sym 81794 cic_q0.int_stage[5][35]
.sym 81799 cic_q0.comb_stage[0][29]
.sym 81805 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 81816 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 81827 cic_q0.comb_stage[0][24]
.sym 81832 cic_q0.dec[17]_$glb_clk
.sym 81834 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[18]
.sym 81835 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 81836 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[74]
.sym 81837 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[33]
.sym 81838 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 81839 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 81840 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 81841 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 81846 cic_q0.comb_stage[1][28]
.sym 81848 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[24]
.sym 81850 cic_q0.comb_stage[1][29]
.sym 81854 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[29]
.sym 81856 cic_q0.comb_stage[1][24]
.sym 81860 cic_q0.comb_stage[0][0]
.sym 81862 cic_q0.comb_stage[1][16]
.sym 81864 cic_q0.comb_stage[1][17]
.sym 81866 cic_q0.comb_stage[1][18]
.sym 81875 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 81884 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 81888 cic_q0.comb_stage[0][32]
.sym 81890 cic_q0.comb_stage[0][39]
.sym 81894 cic_q0.comb_stage[0][33]
.sym 81896 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 81903 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 81909 cic_q0.comb_stage[0][33]
.sym 81914 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 81927 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 81932 cic_q0.comb_stage[0][32]
.sym 81941 cic_q0.comb_stage[0][39]
.sym 81945 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 81951 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 81955 cic_q0.dec[17]_$glb_clk
.sym 81957 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 81958 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 81959 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 81960 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 81961 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[6]
.sym 81962 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[62]
.sym 81963 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 81964 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 81970 cic_q0.comb_stage[0][30]
.sym 81972 cic_q0.comb_stage[0][74]
.sym 81973 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[39]
.sym 81977 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[38]
.sym 81985 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 81987 cic_q0.comb_stage[1][25]
.sym 81989 cic_q0.comb_stage[1][26]
.sym 81991 cic_q0.comb_stage[1][24]
.sym 82002 cic_q0.comb_stage[0][45]
.sym 82003 cic_q0.comb_stage[0][43]
.sym 82004 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 82007 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 82008 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 82011 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 82015 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 82029 cic_q0.comb_stage[0][46]
.sym 82033 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 82037 cic_q0.comb_stage[0][43]
.sym 82043 cic_q0.comb_stage[0][46]
.sym 82051 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 82055 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 82062 cic_q0.comb_stage[0][45]
.sym 82070 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 82074 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 82078 cic_q0.dec[17]_$glb_clk
.sym 82080 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[23]
.sym 82081 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[52]
.sym 82082 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[50]
.sym 82083 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 82084 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 82085 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 82086 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 82087 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 82092 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[40]
.sym 82102 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[45]
.sym 82104 cic_q0.comb_stage[1][3]
.sym 82105 cic_q0.comb_stage[1][33]
.sym 82106 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 82108 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[6]
.sym 82109 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 82110 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[70]
.sym 82112 cic_q0.comb_stage[1][39]
.sym 82114 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 82115 cic_q0.comb_stage[1][1]
.sym 82124 cic_q0.comb_stage[0][70]
.sym 82125 cic_q0.comb_stage[1][36]
.sym 82130 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 82132 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 82133 cic_q0.comb_stage[0][51]
.sym 82137 cic_q0.comb_stage[0][55]
.sym 82142 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 82145 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 82154 cic_q0.comb_stage[1][36]
.sym 82161 cic_q0.comb_stage[0][55]
.sym 82168 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 82174 cic_q0.comb_stage[0][70]
.sym 82181 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 82186 cic_q0.comb_stage[0][51]
.sym 82191 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 82197 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 82201 cic_q0.dec[17]_$glb_clk
.sym 82203 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[16]
.sym 82204 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 82205 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 82206 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 82207 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[69]
.sym 82208 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[20]
.sym 82209 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 82210 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 82216 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 82218 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[49]
.sym 82219 cic_q0.comb_stage[0][53]
.sym 82221 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[55]
.sym 82225 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[51]
.sym 82231 cic_q0.comb_stage[1][40]
.sym 82232 cic_q0.comb_stage[1][9]
.sym 82235 cic_q0.comb_stage[1][47]
.sym 82236 cic_q0.comb_stage[1][8]
.sym 82246 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 82247 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 82249 cic_q0.comb_stage[0][67]
.sym 82255 cic_q0.comb_stage[0][59]
.sym 82257 cic_q0.comb_stage[0][56]
.sym 82258 cic_q0.comb_stage[1][28]
.sym 82261 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 82274 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 82278 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 82283 cic_q0.comb_stage[0][67]
.sym 82289 cic_q0.comb_stage[0][56]
.sym 82298 cic_q0.comb_stage[0][59]
.sym 82304 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 82310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 82316 cic_q0.comb_stage[1][28]
.sym 82319 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 82324 cic_q0.dec[17]_$glb_clk
.sym 82326 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 82327 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[54]
.sym 82328 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[68]
.sym 82329 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 82330 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[14]
.sym 82331 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 82332 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 82333 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 82336 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 82340 cic_q0.comb_stage[1][57]
.sym 82346 cic_q0.comb_stage[1][63]
.sym 82349 cic_q0.comb_stage[0][50]
.sym 82350 cic_q0.comb_stage[1][54]
.sym 82351 cic_q0.comb_stage[1][18]
.sym 82352 cic_q0.comb_stage[0][0]
.sym 82353 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 82354 cic_q0.comb_stage[1][48]
.sym 82355 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[87]
.sym 82356 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[20]
.sym 82357 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 82358 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 82359 cic_q0.comb_stage[1][16]
.sym 82360 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[27]
.sym 82361 cic_q0.comb_stage[1][17]
.sym 82367 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 82368 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 82369 cic_q0.comb_stage[1][69]
.sym 82372 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 82386 cic_q0.comb_stage[1][63]
.sym 82389 cic_q0.comb_stage[0][66]
.sym 82390 cic_q0.comb_stage[1][57]
.sym 82397 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 82402 cic_q0.comb_stage[1][69]
.sym 82408 cic_q0.comb_stage[1][57]
.sym 82414 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 82418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 82425 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 82431 cic_q0.comb_stage[0][66]
.sym 82439 cic_q0.comb_stage[1][63]
.sym 82444 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 82447 cic_q0.dec[17]_$glb_clk
.sym 82449 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[31]
.sym 82450 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 82451 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[78]
.sym 82452 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[27]
.sym 82453 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 82454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 82455 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 82456 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 82463 cic_q0.comb_stage[1][65]
.sym 82473 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 82474 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 82475 cic_q0.comb_stage[1][58]
.sym 82476 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[7]
.sym 82478 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 82479 cic_q0.comb_stage[1][24]
.sym 82480 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[4]
.sym 82481 cic_q0.comb_stage[1][26]
.sym 82484 cic_q0.comb_stage[1][25]
.sym 82491 cic_q0.comb_stage[1][2]
.sym 82495 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 82496 cic_q0.comb_stage[0][81]
.sym 82505 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 82508 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 82510 cic_q0.comb_stage[0][87]
.sym 82516 cic_q0.comb_stage[0][94]
.sym 82517 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 82525 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 82531 cic_q0.comb_stage[1][2]
.sym 82537 cic_q0.comb_stage[0][87]
.sym 82543 cic_q0.comb_stage[0][94]
.sym 82549 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 82556 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 82562 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 82566 cic_q0.comb_stage[0][81]
.sym 82570 cic_q0.dec[17]_$glb_clk
.sym 82572 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[82]
.sym 82573 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 82574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 82575 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[80]
.sym 82576 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 82577 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 82578 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 82579 cic_q0.comb_stage[1][0]
.sym 82584 cic_q0.comb_stage[0][73]
.sym 82587 cic_q0.comb_stage[0][74]
.sym 82592 cic_q0.comb_stage[1][79]
.sym 82596 cic_q0.comb_stage[1][3]
.sym 82597 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[39]
.sym 82598 cic_q0.comb_stage[1][33]
.sym 82599 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 82600 cic_q0.comb_stage[1][39]
.sym 82601 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 82602 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 82603 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 82604 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 82605 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[6]
.sym 82606 cic_q0.comb_stage[1][64]
.sym 82607 cic_q0.comb_stage[1][1]
.sym 82614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 82617 cic_q0.comb_stage[1][82]
.sym 82618 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 82623 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 82628 cic_q0.comb_stage[1][43]
.sym 82640 cic_q0.comb_stage[1][79]
.sym 82641 cic_q0.comb_stage[0][80]
.sym 82643 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 82647 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 82652 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 82658 cic_q0.comb_stage[1][79]
.sym 82666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 82672 cic_q0.comb_stage[1][82]
.sym 82677 cic_q0.comb_stage[1][43]
.sym 82685 cic_q0.comb_stage[0][80]
.sym 82690 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 82693 cic_q0.dec[17]_$glb_clk
.sym 82696 cic_q0.comb_stage[2][1]
.sym 82697 cic_q0.comb_stage[2][2]
.sym 82698 cic_q0.comb_stage[2][3]
.sym 82699 cic_q0.comb_stage[2][4]
.sym 82700 cic_q0.comb_stage[2][5]
.sym 82701 cic_q0.comb_stage[2][6]
.sym 82702 cic_q0.comb_stage[2][7]
.sym 82707 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[80]
.sym 82709 cic_q0.comb_stage[1][81]
.sym 82711 cic_q0.comb_stage[0][91]
.sym 82712 cic_q0.comb_stage[0][86]
.sym 82713 cic_q0.comb_stage[1][86]
.sym 82715 cic_q0.comb_stage[0][81]
.sym 82718 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 82719 cic_q0.comb_stage[1][40]
.sym 82720 cic_q0.comb_stage[2][4]
.sym 82721 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 82722 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[43]
.sym 82723 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 82724 cic_q0.comb_stage[1][9]
.sym 82725 cic_q0.comb_stage[1][78]
.sym 82726 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[11]
.sym 82727 cic_q0.comb_stage[1][47]
.sym 82728 cic_q0.comb_stage[1][8]
.sym 82729 cic_q0.comb_stage[1][75]
.sym 82730 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 82740 cic_q0.comb_stage[0][93]
.sym 82741 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 82744 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 82746 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 82749 cic_q0.comb_stage[1][70]
.sym 82751 cic_q0.comb_stage[1][0]
.sym 82755 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 82760 cic_q0.comb_stage[1][39]
.sym 82771 cic_q0.comb_stage[0][93]
.sym 82775 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 82783 cic_q0.comb_stage[1][0]
.sym 82788 cic_q0.comb_stage[1][70]
.sym 82794 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 82801 cic_q0.comb_stage[1][39]
.sym 82806 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 82813 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 82816 cic_q0.dec[17]_$glb_clk
.sym 82818 cic_q0.comb_stage[2][8]
.sym 82819 cic_q0.comb_stage[2][9]
.sym 82820 cic_q0.comb_stage[2][10]
.sym 82821 cic_q0.comb_stage[2][11]
.sym 82822 cic_q0.comb_stage[2][12]
.sym 82823 cic_q0.comb_stage[2][13]
.sym 82824 cic_q0.comb_stage[2][14]
.sym 82825 cic_q0.comb_stage[2][15]
.sym 82830 cic_q0.comb_stage[1][92]
.sym 82831 cic_q0.comb_stage[2][6]
.sym 82835 cic_q0.comb_stage[2][7]
.sym 82837 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 82838 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[94]
.sym 82840 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[93]
.sym 82841 cic_q0.comb_stage[2][2]
.sym 82842 cic_q0.comb_stage[1][17]
.sym 82843 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[5]
.sym 82844 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[55]
.sym 82845 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 82846 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 82847 cic_q0.comb_stage[1][16]
.sym 82848 cic_q0.comb_stage[1][81]
.sym 82849 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 82850 cic_q0.comb_stage[1][54]
.sym 82851 cic_q0.comb_stage[1][18]
.sym 82852 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[27]
.sym 82853 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[20]
.sym 82859 cic_q0.comb_stage[1][62]
.sym 82860 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 82863 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 82869 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 82872 cic_q0.comb_stage[1][10]
.sym 82879 cic_q0.comb_stage[1][22]
.sym 82882 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 82883 cic_q0.comb_stage[2][8]
.sym 82895 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 82899 cic_q0.comb_stage[1][62]
.sym 82906 cic_q0.comb_stage[1][10]
.sym 82913 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 82919 cic_q0.comb_stage[2][8]
.sym 82924 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 82929 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 82935 cic_q0.comb_stage[1][22]
.sym 82939 cic_q0.dec[17]_$glb_clk
.sym 82941 cic_q0.comb_stage[2][16]
.sym 82942 cic_q0.comb_stage[2][17]
.sym 82943 cic_q0.comb_stage[2][18]
.sym 82944 cic_q0.comb_stage[2][19]
.sym 82945 cic_q0.comb_stage[2][20]
.sym 82946 cic_q0.comb_stage[2][21]
.sym 82947 cic_q0.comb_stage[2][22]
.sym 82948 cic_q0.comb_stage[2][23]
.sym 82952 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[105]
.sym 82954 cic_q0.comb_stage[2][14]
.sym 82955 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[101]
.sym 82956 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[9]
.sym 82958 cic_q0.comb_stage[2][15]
.sym 82959 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[15]
.sym 82963 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[8]
.sym 82964 cic_q0.comb_stage[2][10]
.sym 82965 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 82966 cic_q0.comb_stage[1][26]
.sym 82967 cic_q0.comb_stage[1][24]
.sym 82968 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 82969 cic_q0.comb_stage[1][88]
.sym 82970 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 82971 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[66]
.sym 82972 cic_q0.comb_stage[1][58]
.sym 82973 cic_q0.comb_stage[1][90]
.sym 82974 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 82975 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 82976 cic_q0.comb_stage[1][25]
.sym 82983 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 82984 cic_q0.comb_stage[1][105]
.sym 82985 cic_q0.comb_stage[2][11]
.sym 82986 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 82994 cic_q0.comb_stage[1][66]
.sym 82999 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 83003 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 83012 cic_q0.comb_stage[1][96]
.sym 83015 cic_q0.comb_stage[1][105]
.sym 83021 cic_q0.comb_stage[1][66]
.sym 83028 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 83033 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 83042 cic_q0.comb_stage[1][96]
.sym 83047 cic_q0.comb_stage[2][11]
.sym 83051 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 83057 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 83062 cic_q0.dec[17]_$glb_clk
.sym 83064 cic_q0.comb_stage[2][24]
.sym 83065 cic_q0.comb_stage[2][25]
.sym 83066 cic_q0.comb_stage[2][26]
.sym 83067 cic_q0.comb_stage[2][27]
.sym 83068 cic_q0.comb_stage[2][28]
.sym 83069 cic_q0.comb_stage[2][29]
.sym 83070 cic_q0.comb_stage[2][30]
.sym 83071 cic_q0.comb_stage[2][31]
.sym 83077 cic_q0.comb_stage[2][22]
.sym 83078 cic_q0.comb_stage[1][105]
.sym 83081 cic_q0.comb_stage[2][23]
.sym 83082 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[19]
.sym 83083 cic_q0.comb_stage[2][16]
.sym 83085 cic_q0.comb_stage[2][17]
.sym 83086 cic_q0.comb_stage[1][104]
.sym 83088 cic_q0.comb_stage[1][39]
.sym 83089 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 83090 cic_q0.comb_stage[1][33]
.sym 83091 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[11]
.sym 83092 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 83093 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 83094 cic_q0.comb_stage[1][64]
.sym 83095 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 83096 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 83097 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[39]
.sym 83098 cic_q0.comb_stage[1][96]
.sym 83099 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 83105 $PACKER_VCC_NET
.sym 83106 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 83109 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 83113 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 83114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 83118 cic_q0.comb_stage[3][67]
.sym 83119 cic_q0.comb_stage[2][0]
.sym 83120 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 83126 cic_q0.comb_stage[1][104]
.sym 83132 cic_q0.comb_stage[1][103]
.sym 83138 $PACKER_VCC_NET
.sym 83139 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 83141 cic_q0.comb_stage[2][0]
.sym 83147 cic_q0.comb_stage[3][67]
.sym 83151 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 83159 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 83165 cic_q0.comb_stage[1][104]
.sym 83171 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 83174 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 83183 cic_q0.comb_stage[1][103]
.sym 83185 cic_q0.dec[17]_$glb_clk
.sym 83187 cic_q0.comb_stage[2][32]
.sym 83188 cic_q0.comb_stage[2][33]
.sym 83189 cic_q0.comb_stage[2][34]
.sym 83190 cic_q0.comb_stage[2][35]
.sym 83191 cic_q0.comb_stage[2][36]
.sym 83192 cic_q0.comb_stage[2][37]
.sym 83193 cic_q0.comb_stage[2][38]
.sym 83194 cic_q0.comb_stage[2][39]
.sym 83199 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 83200 cic_q0.comb_stage[2][30]
.sym 83204 cic_q0.comb_stage[2][31]
.sym 83205 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 83208 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 83210 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 83211 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 83212 cic_q0.comb_stage[1][47]
.sym 83213 cic_q0.comb_stage[1][78]
.sym 83214 cic_q0.comb_stage[1][75]
.sym 83215 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 83216 cic_q0.comb_stage[1][40]
.sym 83217 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 83218 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 83220 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 83221 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 83222 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[43]
.sym 83228 cic_q0.comb_stage[3][4]
.sym 83230 cic_q0.comb_stage[3][5]
.sym 83236 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 83242 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 83251 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 83255 cic_q0.comb_stage[3][23]
.sym 83256 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 83258 cic_q0.comb_stage[2][0]
.sym 83263 cic_q0.comb_stage[3][23]
.sym 83267 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 83276 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 83279 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 83288 cic_q0.comb_stage[2][0]
.sym 83293 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 83299 cic_q0.comb_stage[3][4]
.sym 83304 cic_q0.comb_stage[3][5]
.sym 83308 cic_q0.dec[17]_$glb_clk
.sym 83310 cic_q0.comb_stage[2][40]
.sym 83311 cic_q0.comb_stage[2][41]
.sym 83312 cic_q0.comb_stage[2][42]
.sym 83313 cic_q0.comb_stage[2][43]
.sym 83314 cic_q0.comb_stage[2][44]
.sym 83315 cic_q0.comb_stage[2][45]
.sym 83316 cic_q0.comb_stage[2][46]
.sym 83317 cic_q0.comb_stage[2][47]
.sym 83325 cic_q0.comb_stage[2][6]
.sym 83326 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 83327 cic_q0.comb_stage[2][39]
.sym 83328 cic_q0.comb_stage[3][6]
.sym 83329 cic_q0.comb_stage[2][32]
.sym 83330 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 83331 cic_q0.comb_stage[2][33]
.sym 83332 cic_q0.comb_stage[2][7]
.sym 83333 cic_q0.comb_stage[2][34]
.sym 83334 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 83335 cic_q0.comb_stage[1][54]
.sym 83336 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[60]
.sym 83337 cic_q0.comb_stage[2][25]
.sym 83338 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 83339 cic_q0.comb_stage[3][27]
.sym 83340 cic_q0.comb_stage[1][81]
.sym 83341 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[55]
.sym 83342 cic_q0.comb_stage[1][48]
.sym 83343 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 83344 cic_q0.comb_stage[2][0]
.sym 83351 cic_q0.comb_stage[3][8]
.sym 83352 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 83353 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 83357 cic_q0.comb_stage[3][15]
.sym 83358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 83359 cic_q0.comb_stage[3][12]
.sym 83363 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 83365 cic_q0.comb_stage[2][38]
.sym 83387 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 83391 cic_q0.comb_stage[3][8]
.sym 83397 cic_q0.comb_stage[2][38]
.sym 83402 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 83408 cic_q0.comb_stage[3][15]
.sym 83415 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 83421 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 83426 cic_q0.comb_stage[3][12]
.sym 83431 cic_q0.dec[17]_$glb_clk
.sym 83433 cic_q0.comb_stage[2][48]
.sym 83434 cic_q0.comb_stage[2][49]
.sym 83435 cic_q0.comb_stage[2][50]
.sym 83436 cic_q0.comb_stage[2][51]
.sym 83437 cic_q0.comb_stage[2][52]
.sym 83438 cic_q0.comb_stage[2][53]
.sym 83439 cic_q0.comb_stage[2][54]
.sym 83440 cic_q0.comb_stage[2][55]
.sym 83446 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 83447 cic_q0.comb_stage[3][9]
.sym 83448 cic_q0.comb_stage[2][43]
.sym 83449 cic_q0.comb_stage[2][10]
.sym 83450 cic_q0.comb_stage[2][47]
.sym 83451 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 83452 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 83453 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 83454 cic_q0.comb_stage[2][41]
.sym 83455 cic_q0.comb_stage[3][8]
.sym 83456 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[11]
.sym 83457 cic_q0.comb_stage[1][88]
.sym 83458 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 83460 cic_q0.comb_stage[1][58]
.sym 83461 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 83462 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 83463 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 83464 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[38]
.sym 83465 cic_q0.comb_stage[1][90]
.sym 83467 cic_q0.comb_stage[1][56]
.sym 83468 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[66]
.sym 83480 cic_q0.comb_stage[3][19]
.sym 83487 cic_q0.comb_stage[2][16]
.sym 83492 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 83494 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 83496 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 83497 cic_q0.comb_stage[2][25]
.sym 83499 cic_q0.comb_stage[3][27]
.sym 83501 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 83507 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 83516 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 83521 cic_q0.comb_stage[3][27]
.sym 83526 cic_q0.comb_stage[2][16]
.sym 83532 cic_q0.comb_stage[2][25]
.sym 83538 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 83545 cic_q0.comb_stage[3][19]
.sym 83550 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 83554 cic_q0.dec[17]_$glb_clk
.sym 83556 cic_q0.comb_stage[2][56]
.sym 83557 cic_q0.comb_stage[2][57]
.sym 83558 cic_q0.comb_stage[2][58]
.sym 83559 cic_q0.comb_stage[2][59]
.sym 83560 cic_q0.comb_stage[2][60]
.sym 83561 cic_q0.comb_stage[2][61]
.sym 83562 cic_q0.comb_stage[2][62]
.sym 83563 cic_q0.comb_stage[2][63]
.sym 83568 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[16]
.sym 83569 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[18]
.sym 83570 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 83573 cic_q0.comb_stage[2][23]
.sym 83574 cic_q0.comb_stage[3][22]
.sym 83576 cic_q0.comb_stage[3][23]
.sym 83577 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 83579 cic_q0.comb_stage[2][50]
.sym 83580 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 83581 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 83583 cic_q0.comb_stage[1][96]
.sym 83584 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 83585 cic_q0.comb_stage[2][42]
.sym 83586 cic_q0.comb_stage[1][64]
.sym 83587 cic_q0.comb_stage[2][40]
.sym 83588 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 83591 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[61]
.sym 83597 cic_q0.comb_stage[3][28]
.sym 83601 cic_q0.comb_stage[3][30]
.sym 83605 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 83607 cic_q0.comb_stage[3][25]
.sym 83610 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 83611 cic_q0.comb_stage[3][31]
.sym 83616 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 83623 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 83630 cic_q0.comb_stage[3][28]
.sym 83638 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 83643 cic_q0.comb_stage[3][31]
.sym 83650 cic_q0.comb_stage[3][25]
.sym 83655 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 83661 cic_q0.comb_stage[3][30]
.sym 83666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 83674 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 83677 cic_q0.dec[17]_$glb_clk
.sym 83679 cic_q0.comb_stage[2][64]
.sym 83680 cic_q0.comb_stage[2][65]
.sym 83681 cic_q0.comb_stage[2][66]
.sym 83682 cic_q0.comb_stage[2][67]
.sym 83683 cic_q0.comb_stage[2][68]
.sym 83684 cic_q0.comb_stage[2][69]
.sym 83685 cic_q0.comb_stage[2][70]
.sym 83686 cic_q0.comb_stage[2][71]
.sym 83692 cic_q0.comb_stage[2][62]
.sym 83693 cic_q0.comb_stage[3][25]
.sym 83694 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 83695 cic_q0.comb_stage[3][29]
.sym 83696 cic_q0.comb_stage[2][63]
.sym 83697 cic_q0.comb_stage[3][30]
.sym 83699 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 83700 cic_q0.comb_stage[2][57]
.sym 83702 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 83703 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 83705 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 83706 cic_q0.comb_stage[1][75]
.sym 83708 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 83710 cic_q0.comb_stage[2][51]
.sym 83712 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 83713 cic_q0.comb_stage[1][78]
.sym 83714 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 83720 cic_q0.comb_stage[3][32]
.sym 83726 cic_q0.comb_stage[3][35]
.sym 83727 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 83729 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 83732 cic_q0.comb_stage[3][34]
.sym 83737 cic_q0.comb_stage[1][90]
.sym 83748 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 83750 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 83753 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 83759 cic_q0.comb_stage[3][34]
.sym 83768 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 83773 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 83778 cic_q0.comb_stage[1][90]
.sym 83785 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 83789 cic_q0.comb_stage[3][35]
.sym 83796 cic_q0.comb_stage[3][32]
.sym 83800 cic_q0.dec[17]_$glb_clk
.sym 83802 cic_q0.comb_stage[2][72]
.sym 83803 cic_q0.comb_stage[2][73]
.sym 83804 cic_q0.comb_stage[2][74]
.sym 83805 cic_q0.comb_stage[2][75]
.sym 83806 cic_q0.comb_stage[2][76]
.sym 83807 cic_q0.comb_stage[2][77]
.sym 83808 cic_q0.comb_stage[2][78]
.sym 83809 cic_q0.comb_stage[2][79]
.sym 83814 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 83815 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[37]
.sym 83816 cic_q0.comb_stage[2][32]
.sym 83817 cic_q0.comb_stage[2][67]
.sym 83819 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[65]
.sym 83821 cic_q0.comb_stage[2][64]
.sym 83822 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[67]
.sym 83823 cic_q0.comb_stage[2][65]
.sym 83824 cic_q0.comb_stage[3][32]
.sym 83825 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 83826 cic_q0.comb_stage[2][66]
.sym 83829 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 83831 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 83832 cic_q0.comb_stage[1][81]
.sym 83833 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[90]
.sym 83834 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 83837 cic_q0.comb_stage[2][58]
.sym 83845 cic_q0.comb_stage[3][41]
.sym 83847 cic_q0.comb_stage[3][42]
.sym 83849 cic_q0.comb_stage[3][43]
.sym 83853 cic_q0.comb_stage[3][45]
.sym 83858 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 83861 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 83865 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 83872 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 83878 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 83883 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 83891 cic_q0.comb_stage[3][45]
.sym 83897 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 83900 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 83909 cic_q0.comb_stage[3][41]
.sym 83912 cic_q0.comb_stage[3][43]
.sym 83921 cic_q0.comb_stage[3][42]
.sym 83923 cic_q0.dec[17]_$glb_clk
.sym 83925 cic_q0.comb_stage[2][80]
.sym 83926 cic_q0.comb_stage[2][81]
.sym 83927 cic_q0.comb_stage[2][82]
.sym 83928 cic_q0.comb_stage[2][83]
.sym 83929 cic_q0.comb_stage[2][84]
.sym 83930 cic_q0.comb_stage[2][85]
.sym 83931 cic_q0.comb_stage[2][86]
.sym 83932 cic_q0.comb_stage[2][87]
.sym 83937 cic_q0.comb_stage[2][41]
.sym 83938 cic_q0.comb_stage[2][78]
.sym 83939 cic_q0.comb_stage[3][41]
.sym 83940 cic_q0.comb_stage[2][75]
.sym 83949 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 83950 cic_q0.comb_stage[1][90]
.sym 83952 cic_q0.comb_stage[2][85]
.sym 83953 cic_q0.comb_stage[2][76]
.sym 83954 cic_q0.comb_stage[1][88]
.sym 83955 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 83956 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 83959 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 83960 cic_q0.comb_stage[2][69]
.sym 83966 cic_q0.comb_stage[3][52]
.sym 83968 cic_q0.comb_stage[3][53]
.sym 83972 cic_q0.comb_stage[3][51]
.sym 83974 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 83978 cic_q0.comb_stage[3][50]
.sym 83979 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 83986 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 83996 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 84001 cic_q0.comb_stage[3][53]
.sym 84005 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 84011 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 84018 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 84024 cic_q0.comb_stage[3][50]
.sym 84030 cic_q0.comb_stage[3][52]
.sym 84035 cic_q0.comb_stage[3][51]
.sym 84041 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 84046 cic_q0.dec[17]_$glb_clk
.sym 84048 cic_q0.comb_stage[2][88]
.sym 84049 cic_q0.comb_stage[2][89]
.sym 84050 cic_q0.comb_stage[2][90]
.sym 84051 cic_q0.comb_stage[2][91]
.sym 84052 cic_q0.comb_stage[2][92]
.sym 84053 cic_q0.comb_stage[2][93]
.sym 84054 cic_q0.comb_stage[2][94]
.sym 84055 cic_q0.comb_stage[2][95]
.sym 84061 cic_q0.comb_stage[2][86]
.sym 84062 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 84063 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[81]
.sym 84067 cic_q0.comb_stage[2][80]
.sym 84070 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[87]
.sym 84072 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 84075 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[61]
.sym 84076 cic_q0.comb_stage[1][96]
.sym 84078 cic_q0.comb_stage[1][99]
.sym 84079 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 84080 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[97]
.sym 84081 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[72]
.sym 84083 cic_q0.comb_stage[2][74]
.sym 84089 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 84091 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 84093 cic_q0.comb_stage[3][62]
.sym 84097 cic_q0.comb_stage[3][60]
.sym 84099 cic_q0.comb_stage[3][61]
.sym 84101 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 84103 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 84104 cic_q0.comb_stage[2][62]
.sym 84123 cic_q0.comb_stage[3][60]
.sym 84128 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 84134 cic_q0.comb_stage[3][62]
.sym 84143 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 84146 cic_q0.comb_stage[2][62]
.sym 84154 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 84161 cic_q0.comb_stage[3][61]
.sym 84165 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 84169 cic_q0.dec[17]_$glb_clk
.sym 84171 cic_q0.comb_stage[2][96]
.sym 84172 cic_q0.comb_stage[2][97]
.sym 84173 cic_q0.comb_stage[2][98]
.sym 84174 cic_q0.comb_stage[2][99]
.sym 84175 cic_q0.comb_stage[2][100]
.sym 84176 cic_q0.comb_stage[2][101]
.sym 84177 cic_q0.comb_stage[2][102]
.sym 84178 cic_q0.comb_stage[2][103]
.sym 84183 cic_q0.comb_stage[2][57]
.sym 84184 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[93]
.sym 84187 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[62]
.sym 84188 cic_q0.comb_stage[2][95]
.sym 84189 cic_q0.comb_stage[3][62]
.sym 84192 cic_q0.comb_stage[2][89]
.sym 84193 cic_q0.comb_stage[3][56]
.sym 84197 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 84200 cic_q0.comb_stage[2][85]
.sym 84202 cic_q0.comb_stage[2][83]
.sym 84204 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 84206 cic_q0.comb_stage[2][82]
.sym 84212 cic_q0.comb_stage[3][64]
.sym 84216 cic_q0.comb_stage[3][66]
.sym 84220 cic_q0.comb_stage[3][68]
.sym 84221 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 84224 cic_q0.comb_stage[3][56]
.sym 84233 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 84241 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 84242 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 84248 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 84252 cic_q0.comb_stage[3][66]
.sym 84259 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 84263 cic_q0.comb_stage[3][56]
.sym 84271 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 84276 cic_q0.comb_stage[3][64]
.sym 84282 cic_q0.comb_stage[3][68]
.sym 84289 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 84292 cic_q0.dec[17]_$glb_clk
.sym 84294 cic_q0.comb_stage[2][104]
.sym 84295 cic_q0.comb_stage[2][105]
.sym 84296 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 84297 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 84298 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[72]
.sym 84299 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 84300 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 84301 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 84306 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 84308 cic_q0.comb_stage[3][65]
.sym 84312 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 84313 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 84314 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 84315 cic_q0.comb_stage[2][97]
.sym 84316 cic_q0.comb_stage[3][64]
.sym 84323 cic_q0.comb_stage[2][66]
.sym 84335 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 84338 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 84341 cic_q0.comb_stage[3][75]
.sym 84343 cic_q0.comb_stage[3][72]
.sym 84345 cic_q0.comb_stage[3][73]
.sym 84347 cic_q0.comb_stage[3][78]
.sym 84352 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 84366 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 84371 cic_q0.comb_stage[3][73]
.sym 84374 cic_q0.comb_stage[3][72]
.sym 84381 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 84386 cic_q0.comb_stage[3][78]
.sym 84393 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 84401 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 84404 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 84411 cic_q0.comb_stage[3][75]
.sym 84415 cic_q0.dec[17]_$glb_clk
.sym 84417 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 84418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 84419 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 84420 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[77]
.sym 84421 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[70]
.sym 84422 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[66]
.sym 84423 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[82]
.sym 84424 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 84425 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[105]
.sym 84429 cic_q0.comb_stage[3][76]
.sym 84431 cic_q0.comb_stage[3][73]
.sym 84438 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[79]
.sym 84439 cic_q0.comb_stage[3][72]
.sym 84448 cic_q0.comb_stage[2][96]
.sym 84452 cic_q0.comb_stage[2][85]
.sym 84458 cic_q0.comb_stage[3][84]
.sym 84464 cic_q0.comb_stage[3][83]
.sym 84466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 84467 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 84468 cic_q0.comb_stage[3][81]
.sym 84470 cic_q0.comb_stage[3][86]
.sym 84476 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 84480 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 84492 cic_q0.comb_stage[3][81]
.sym 84498 cic_q0.comb_stage[3][84]
.sym 84503 cic_q0.comb_stage[3][83]
.sym 84512 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 84515 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 84523 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 84528 cic_q0.comb_stage[3][86]
.sym 84534 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 84538 cic_q0.dec[17]_$glb_clk
.sym 84540 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 84541 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 84542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 84543 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 84544 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[85]
.sym 84545 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[87]
.sym 84546 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[95]
.sym 84547 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 84554 cic_q0.comb_stage[3][81]
.sym 84556 cic_q0.comb_stage[3][85]
.sym 84557 cic_q0.comb_stage[2][80]
.sym 84560 cic_q0.comb_stage[3][87]
.sym 84562 cic_q0.comb_stage[3][80]
.sym 84563 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[80]
.sym 84581 cic_q0.comb_stage[3][92]
.sym 84584 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 84587 cic_q0.comb_stage[3][91]
.sym 84589 cic_q0.comb_stage[3][88]
.sym 84593 cic_q0.comb_stage[3][94]
.sym 84598 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 84603 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 84609 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 84617 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 84621 cic_q0.comb_stage[3][92]
.sym 84628 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 84635 cic_q0.comb_stage[3][91]
.sym 84641 cic_q0.comb_stage[3][94]
.sym 84646 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 84653 cic_q0.comb_stage[3][88]
.sym 84656 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 84661 cic_q0.dec[17]_$glb_clk
.sym 84663 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 84664 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 84665 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[99]
.sym 84666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 84667 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[74]
.sym 84668 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 84669 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[103]
.sym 84670 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[102]
.sym 84677 cic_q0.comb_stage[3][89]
.sym 84679 cic_q0.comb_stage[3][93]
.sym 84680 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 84685 cic_q0.comb_stage[3][88]
.sym 84686 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 84708 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 84709 cic_q0.comb_stage[3][76]
.sym 84713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 84716 cic_q0.comb_stage[3][98]
.sym 84719 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 84723 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 84727 cic_q0.comb_stage[3][93]
.sym 84729 cic_q0.comb_stage[3][89]
.sym 84738 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 84743 cic_q0.comb_stage[3][98]
.sym 84751 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 84757 cic_q0.comb_stage[3][93]
.sym 84762 cic_q0.comb_stage[3][76]
.sym 84768 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 84775 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 84780 cic_q0.comb_stage[3][89]
.sym 84784 cic_q0.dec[17]_$glb_clk
.sym 84786 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[105]
.sym 84787 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 84788 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 84789 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 84790 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[96]
.sym 84791 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 84792 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[97]
.sym 84793 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[96]
.sym 84802 cic_q0.comb_stage[3][101]
.sym 84806 cic_q0.comb_stage[3][103]
.sym 84832 cic_q0.comb_stage[3][85]
.sym 84837 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 84844 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 84846 cic_q0.comb_stage[3][103]
.sym 84847 cic_q0.comb_stage[3][102]
.sym 84854 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 84857 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 84858 cic_q0.comb_stage[3][101]
.sym 84860 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 84869 cic_q0.comb_stage[3][101]
.sym 84872 cic_q0.comb_stage[3][102]
.sym 84878 cic_q0.comb_stage[3][103]
.sym 84885 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 84892 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 84899 cic_q0.comb_stage[3][85]
.sym 84902 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 84907 cic_q0.dec[17]_$glb_clk
.sym 84919 cic_q0.comb_stage[3][105]
.sym 84929 cic_q0.comb_stage[3][102]
.sym 84937 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[97]
.sym 85024 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[18]
.sym 85031 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[52]
.sym 85033 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[50]
.sym 85197 cic_q0.comb_stage[1][2]
.sym 85296 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 85297 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[7]
.sym 85298 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 85299 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 85300 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[12]
.sym 85301 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 85302 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[14]
.sym 85303 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[1]
.sym 85307 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[82]
.sym 85339 cic_q0.comb_stage[0][5]
.sym 85356 cic_q0.comb_stage[0][6]
.sym 85358 cic_q0.int_stage[5][7]
.sym 85359 cic_q0.int_stage[5][3]
.sym 85360 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 85364 cic_q0.int_stage[5][0]
.sym 85368 cic_q0.int_stage[5][1]
.sym 85371 cic_q0.comb_stage[0][6]
.sym 85376 cic_q0.int_stage[5][7]
.sym 85389 cic_q0.int_stage[5][1]
.sym 85397 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 85403 cic_q0.int_stage[5][0]
.sym 85408 cic_q0.int_stage[5][3]
.sym 85415 cic_q0.comb_stage[0][5]
.sym 85417 cic_q0.dec[17]_$glb_clk
.sym 85420 cic_q0.comb_stage[1][1]
.sym 85421 cic_q0.comb_stage[1][2]
.sym 85422 cic_q0.comb_stage[1][3]
.sym 85423 cic_q0.comb_stage[1][4]
.sym 85424 cic_q0.comb_stage[1][5]
.sym 85425 cic_q0.comb_stage[1][6]
.sym 85426 cic_q0.comb_stage[1][7]
.sym 85430 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[78]
.sym 85444 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 85446 cic_q0.comb_stage[0][4]
.sym 85447 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[12]
.sym 85448 cic_q0.comb_stage[1][6]
.sym 85451 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[14]
.sym 85466 cic_q0.comb_stage[0][3]
.sym 85467 cic_q0.comb_stage[0][6]
.sym 85470 cic_q0.comb_stage[0][4]
.sym 85471 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 85476 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 85478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 85482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 85490 cic_q0.comb_stage[0][100]
.sym 85494 cic_q0.comb_stage[0][100]
.sym 85502 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 85506 cic_q0.comb_stage[0][6]
.sym 85513 cic_q0.comb_stage[0][4]
.sym 85517 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 85524 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 85529 cic_q0.comb_stage[0][3]
.sym 85536 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 85540 cic_q0.dec[17]_$glb_clk
.sym 85542 cic_q0.comb_stage[1][8]
.sym 85543 cic_q0.comb_stage[1][9]
.sym 85544 cic_q0.comb_stage[1][10]
.sym 85545 cic_q0.comb_stage[1][11]
.sym 85546 cic_q0.comb_stage[1][12]
.sym 85547 cic_q0.comb_stage[1][13]
.sym 85548 cic_q0.comb_stage[1][14]
.sym 85549 cic_q0.comb_stage[1][15]
.sym 85551 cic_q0.comb_stage[1][5]
.sym 85552 cic_q0.comb_stage[1][5]
.sym 85553 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[14]
.sym 85557 cic_q0.comb_stage[1][3]
.sym 85562 cic_q0.comb_stage[0][2]
.sym 85563 cic_q0.comb_stage[1][1]
.sym 85564 cic_q0.comb_stage[0][5]
.sym 85570 cic_q0.comb_stage[1][4]
.sym 85574 cic_q0.comb_stage[1][6]
.sym 85576 cic_q0.comb_stage[1][7]
.sym 85591 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 85593 cic_q0.comb_stage[0][0]
.sym 85600 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 85603 cic_q0.comb_stage[0][10]
.sym 85605 cic_q0.comb_stage[0][15]
.sym 85609 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 85610 cic_q0.comb_stage[0][22]
.sym 85611 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 85618 cic_q0.comb_stage[0][22]
.sym 85624 cic_q0.comb_stage[0][0]
.sym 85628 cic_q0.comb_stage[0][10]
.sym 85636 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 85642 cic_q0.comb_stage[0][15]
.sym 85646 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 85655 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 85660 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 85663 cic_q0.dec[17]_$glb_clk
.sym 85665 cic_q0.comb_stage[1][16]
.sym 85666 cic_q0.comb_stage[1][17]
.sym 85667 cic_q0.comb_stage[1][18]
.sym 85668 cic_q0.comb_stage[1][19]
.sym 85669 cic_q0.comb_stage[1][20]
.sym 85670 cic_q0.comb_stage[1][21]
.sym 85671 cic_q0.comb_stage[1][22]
.sym 85672 cic_q0.comb_stage[1][23]
.sym 85674 cic_q0.comb_stage[1][13]
.sym 85675 cic_q0.comb_stage[1][13]
.sym 85684 cic_q0.comb_stage[1][8]
.sym 85685 cic_q0.comb_stage[0][15]
.sym 85686 cic_q0.comb_stage[1][9]
.sym 85688 cic_q0.comb_stage[0][12]
.sym 85690 cic_q0.comb_stage[0][10]
.sym 85692 cic_q0.comb_stage[0][24]
.sym 85693 cic_q0.comb_stage[1][12]
.sym 85695 cic_q0.comb_stage[1][2]
.sym 85697 cic_q0.comb_stage[1][14]
.sym 85698 cic_q0.comb_stage[1][16]
.sym 85699 cic_q0.comb_stage[1][15]
.sym 85700 cic_q0.comb_stage[0][23]
.sym 85707 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 85711 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 85713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 85716 cic_q0.comb_stage[0][25]
.sym 85718 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 85727 cic_q0.comb_stage[0][18]
.sym 85730 cic_q0.comb_stage[0][17]
.sym 85735 cic_q0.comb_stage[0][16]
.sym 85740 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 85745 cic_q0.comb_stage[0][17]
.sym 85752 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 85759 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 85764 cic_q0.comb_stage[0][25]
.sym 85769 cic_q0.comb_stage[0][18]
.sym 85778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 85784 cic_q0.comb_stage[0][16]
.sym 85786 cic_q0.dec[17]_$glb_clk
.sym 85788 cic_q0.comb_stage[1][24]
.sym 85789 cic_q0.comb_stage[1][25]
.sym 85790 cic_q0.comb_stage[1][26]
.sym 85791 cic_q0.comb_stage[1][27]
.sym 85792 cic_q0.comb_stage[1][28]
.sym 85793 cic_q0.comb_stage[1][29]
.sym 85794 cic_q0.comb_stage[1][30]
.sym 85795 cic_q0.comb_stage[1][31]
.sym 85797 cic_q0.comb_stage[1][21]
.sym 85798 cic_q0.comb_stage[1][21]
.sym 85799 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[23]
.sym 85803 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[20]
.sym 85807 cic_q0.comb_stage[1][16]
.sym 85809 cic_q0.comb_stage[1][17]
.sym 85811 cic_q0.comb_stage[1][18]
.sym 85812 cic_q0.comb_stage[1][18]
.sym 85813 cic_q0.comb_stage[0][28]
.sym 85814 cic_q0.comb_stage[1][19]
.sym 85815 cic_q0.comb_stage[0][18]
.sym 85816 cic_q0.comb_stage[1][20]
.sym 85817 cic_q0.comb_stage[1][10]
.sym 85818 cic_q0.comb_stage[0][20]
.sym 85820 cic_q0.comb_stage[1][22]
.sym 85821 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[74]
.sym 85822 cic_q0.comb_stage[1][23]
.sym 85830 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 85832 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 85837 cic_q0.comb_stage[0][28]
.sym 85838 cic_q0.comb_stage[0][35]
.sym 85839 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 85849 cic_q0.comb_stage[0][47]
.sym 85855 cic_q0.comb_stage[0][27]
.sym 85857 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 85865 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 85868 cic_q0.comb_stage[0][27]
.sym 85877 cic_q0.comb_stage[0][28]
.sym 85883 cic_q0.comb_stage[0][47]
.sym 85886 cic_q0.comb_stage[0][35]
.sym 85894 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 85899 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 85904 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 85909 cic_q0.dec[17]_$glb_clk
.sym 85911 cic_q0.comb_stage[1][32]
.sym 85912 cic_q0.comb_stage[1][33]
.sym 85913 cic_q0.comb_stage[1][34]
.sym 85914 cic_q0.comb_stage[1][35]
.sym 85915 cic_q0.comb_stage[1][36]
.sym 85916 cic_q0.comb_stage[1][37]
.sym 85917 cic_q0.comb_stage[1][38]
.sym 85918 cic_q0.comb_stage[1][39]
.sym 85921 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[33]
.sym 85922 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[16]
.sym 85930 cic_q0.comb_stage[1][24]
.sym 85932 cic_q0.comb_stage[1][25]
.sym 85933 cic_q0.comb_stage[0][25]
.sym 85934 cic_q0.comb_stage[1][26]
.sym 85935 cic_q0.comb_stage[1][26]
.sym 85936 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 85937 cic_q0.comb_stage[1][27]
.sym 85939 cic_q0.comb_stage[1][28]
.sym 85940 cic_q0.comb_stage[1][6]
.sym 85941 cic_q0.comb_stage[1][29]
.sym 85943 cic_q0.comb_stage[1][30]
.sym 85945 cic_q0.comb_stage[1][31]
.sym 85946 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[47]
.sym 85957 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 85958 cic_q0.comb_stage[0][74]
.sym 85961 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 85969 cic_q0.comb_stage[1][33]
.sym 85972 cic_q0.comb_stage[1][18]
.sym 85974 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 85979 cic_q0.comb_stage[1][35]
.sym 85983 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 85988 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 85991 cic_q0.comb_stage[1][33]
.sym 85999 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 86004 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 86009 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 86016 cic_q0.comb_stage[1][18]
.sym 86021 cic_q0.comb_stage[0][74]
.sym 86030 cic_q0.comb_stage[1][35]
.sym 86032 cic_q0.dec[17]_$glb_clk
.sym 86034 cic_q0.comb_stage[1][40]
.sym 86035 cic_q0.comb_stage[1][41]
.sym 86036 cic_q0.comb_stage[1][42]
.sym 86037 cic_q0.comb_stage[1][43]
.sym 86038 cic_q0.comb_stage[1][44]
.sym 86039 cic_q0.comb_stage[1][45]
.sym 86040 cic_q0.comb_stage[1][46]
.sym 86041 cic_q0.comb_stage[1][47]
.sym 86043 cic_q0.comb_stage[1][37]
.sym 86044 cic_q0.comb_stage[1][37]
.sym 86045 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[18]
.sym 86046 cic_q0.comb_stage[0][35]
.sym 86050 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[36]
.sym 86051 cic_q0.comb_stage[1][39]
.sym 86054 cic_q0.comb_stage[0][41]
.sym 86055 cic_q0.comb_stage[1][33]
.sym 86058 cic_q0.comb_stage[1][34]
.sym 86059 cic_q0.comb_stage[1][6]
.sym 86061 cic_q0.comb_stage[1][7]
.sym 86062 cic_q0.comb_stage[0][33]
.sym 86065 cic_q0.comb_stage[0][37]
.sym 86066 cic_q0.comb_stage[1][38]
.sym 86067 cic_q0.comb_stage[1][4]
.sym 86081 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 86083 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 86084 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 86085 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 86088 cic_q0.comb_stage[1][37]
.sym 86089 cic_q0.comb_stage[1][38]
.sym 86100 cic_q0.comb_stage[1][6]
.sym 86104 cic_q0.comb_stage[0][62]
.sym 86108 cic_q0.comb_stage[1][6]
.sym 86115 cic_q0.comb_stage[0][62]
.sym 86121 cic_q0.comb_stage[1][38]
.sym 86128 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 86135 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 86141 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 86146 cic_q0.comb_stage[1][37]
.sym 86153 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 86155 cic_q0.dec[17]_$glb_clk
.sym 86157 cic_q0.comb_stage[1][48]
.sym 86158 cic_q0.comb_stage[1][49]
.sym 86159 cic_q0.comb_stage[1][50]
.sym 86160 cic_q0.comb_stage[1][51]
.sym 86161 cic_q0.comb_stage[1][52]
.sym 86162 cic_q0.comb_stage[1][53]
.sym 86163 cic_q0.comb_stage[1][54]
.sym 86164 cic_q0.comb_stage[1][55]
.sym 86167 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[54]
.sym 86168 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[31]
.sym 86174 cic_q0.comb_stage[1][47]
.sym 86175 cic_q0.comb_stage[0][44]
.sym 86176 cic_q0.comb_stage[1][40]
.sym 86177 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[46]
.sym 86180 cic_q0.comb_stage[1][42]
.sym 86181 cic_q0.comb_stage[1][42]
.sym 86183 cic_q0.comb_stage[0][40]
.sym 86184 cic_q0.comb_stage[1][15]
.sym 86185 cic_q0.comb_stage[1][14]
.sym 86186 cic_q0.comb_stage[1][54]
.sym 86187 cic_q0.comb_stage[1][45]
.sym 86188 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[62]
.sym 86189 cic_q0.comb_stage[1][46]
.sym 86190 cic_q0.comb_stage[1][12]
.sym 86191 cic_q0.comb_stage[1][16]
.sym 86192 cic_q0.comb_stage[1][2]
.sym 86201 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 86205 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 86207 cic_q0.comb_stage[1][26]
.sym 86210 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 86211 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 86218 cic_q0.comb_stage[1][52]
.sym 86221 cic_q0.comb_stage[1][23]
.sym 86224 cic_q0.comb_stage[1][50]
.sym 86231 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 86237 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 86244 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 86252 cic_q0.comb_stage[1][26]
.sym 86256 cic_q0.comb_stage[1][50]
.sym 86261 cic_q0.comb_stage[1][23]
.sym 86270 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 86276 cic_q0.comb_stage[1][52]
.sym 86278 cic_q0.dec[17]_$glb_clk
.sym 86280 cic_q0.comb_stage[1][56]
.sym 86281 cic_q0.comb_stage[1][57]
.sym 86282 cic_q0.comb_stage[1][58]
.sym 86283 cic_q0.comb_stage[1][59]
.sym 86284 cic_q0.comb_stage[1][60]
.sym 86285 cic_q0.comb_stage[1][61]
.sym 86286 cic_q0.comb_stage[1][62]
.sym 86287 cic_q0.comb_stage[1][63]
.sym 86289 cic_q0.comb_stage[1][53]
.sym 86290 cic_q0.comb_stage[1][53]
.sym 86292 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 86293 cic_q0.comb_stage[1][54]
.sym 86297 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[53]
.sym 86299 cic_q0.comb_stage[1][48]
.sym 86301 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[54]
.sym 86304 cic_q0.comb_stage[0][62]
.sym 86306 cic_q0.comb_stage[1][20]
.sym 86307 cic_q0.comb_stage[1][23]
.sym 86308 cic_q0.comb_stage[1][11]
.sym 86309 cic_q0.comb_stage[0][60]
.sym 86310 cic_q0.comb_stage[1][10]
.sym 86311 cic_q0.comb_stage[1][19]
.sym 86312 cic_q0.comb_stage[1][22]
.sym 86313 cic_q0.comb_stage[1][41]
.sym 86314 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[74]
.sym 86322 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 86324 cic_q0.comb_stage[1][20]
.sym 86326 cic_q0.comb_stage[1][53]
.sym 86332 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 86344 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 86347 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 86349 cic_q0.comb_stage[0][69]
.sym 86351 cic_q0.comb_stage[1][16]
.sym 86355 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 86360 cic_q0.comb_stage[0][69]
.sym 86367 cic_q0.comb_stage[1][16]
.sym 86372 cic_q0.comb_stage[1][20]
.sym 86379 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 86385 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 86393 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 86398 cic_q0.comb_stage[1][53]
.sym 86401 cic_q0.dec[17]_$glb_clk
.sym 86403 cic_q0.comb_stage[1][64]
.sym 86404 cic_q0.comb_stage[1][65]
.sym 86405 cic_q0.comb_stage[1][66]
.sym 86406 cic_q0.comb_stage[1][67]
.sym 86407 cic_q0.comb_stage[1][68]
.sym 86408 cic_q0.comb_stage[1][69]
.sym 86409 cic_q0.comb_stage[1][70]
.sym 86410 cic_q0.comb_stage[1][71]
.sym 86413 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[52]
.sym 86416 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[57]
.sym 86418 cic_q0.comb_stage[1][59]
.sym 86419 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[7]
.sym 86421 cic_q0.comb_stage[0][57]
.sym 86422 cic_q0.comb_stage[1][56]
.sym 86424 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[63]
.sym 86426 cic_q0.comb_stage[1][58]
.sym 86427 cic_q0.comb_stage[1][28]
.sym 86428 cic_q0.comb_stage[1][30]
.sym 86429 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 86431 cic_q0.comb_stage[0][71]
.sym 86433 cic_q0.comb_stage[1][31]
.sym 86434 cic_q0.comb_stage[1][27]
.sym 86435 cic_q0.comb_stage[0][69]
.sym 86436 cic_q0.comb_stage[1][64]
.sym 86437 cic_q0.comb_stage[1][63]
.sym 86438 cic_q0.comb_stage[1][29]
.sym 86450 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 86452 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 86456 cic_q0.comb_stage[1][54]
.sym 86457 cic_q0.comb_stage[1][14]
.sym 86465 cic_q0.comb_stage[1][48]
.sym 86470 cic_q0.comb_stage[0][68]
.sym 86471 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 86475 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 86480 cic_q0.comb_stage[1][54]
.sym 86485 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 86491 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 86495 cic_q0.comb_stage[0][68]
.sym 86501 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 86508 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 86514 cic_q0.comb_stage[1][48]
.sym 86520 cic_q0.comb_stage[1][14]
.sym 86524 cic_q0.dec[17]_$glb_clk
.sym 86526 cic_q0.comb_stage[1][72]
.sym 86527 cic_q0.comb_stage[1][73]
.sym 86528 cic_q0.comb_stage[1][74]
.sym 86529 cic_q0.comb_stage[1][75]
.sym 86530 cic_q0.comb_stage[1][76]
.sym 86531 cic_q0.comb_stage[1][77]
.sym 86532 cic_q0.comb_stage[1][78]
.sym 86533 cic_q0.comb_stage[1][79]
.sym 86535 cic_q0.comb_stage[1][69]
.sym 86536 cic_q0.comb_stage[1][69]
.sym 86537 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[50]
.sym 86543 cic_q0.comb_stage[0][66]
.sym 86545 cic_q0.comb_stage[1][64]
.sym 86547 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[70]
.sym 86550 cic_q0.comb_stage[1][66]
.sym 86552 cic_q0.comb_stage[1][6]
.sym 86553 cic_q0.comb_stage[1][7]
.sym 86554 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[67]
.sym 86555 cic_q0.comb_stage[1][34]
.sym 86557 cic_q0.comb_stage[0][64]
.sym 86558 cic_q0.comb_stage[1][38]
.sym 86559 cic_q0.comb_stage[1][4]
.sym 86560 cic_q0.comb_stage[1][71]
.sym 86572 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 86579 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 86586 cic_q0.comb_stage[1][75]
.sym 86590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 86592 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 86593 cic_q0.comb_stage[1][31]
.sym 86594 cic_q0.comb_stage[1][27]
.sym 86597 cic_q0.comb_stage[1][78]
.sym 86601 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 86608 cic_q0.comb_stage[1][75]
.sym 86613 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 86620 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 86627 cic_q0.comb_stage[1][78]
.sym 86632 cic_q0.comb_stage[1][31]
.sym 86638 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 86643 cic_q0.comb_stage[1][27]
.sym 86647 cic_q0.dec[17]_$glb_clk
.sym 86649 cic_q0.comb_stage[1][80]
.sym 86650 cic_q0.comb_stage[1][81]
.sym 86651 cic_q0.comb_stage[1][82]
.sym 86652 cic_q0.comb_stage[1][83]
.sym 86653 cic_q0.comb_stage[1][84]
.sym 86654 cic_q0.comb_stage[1][85]
.sym 86655 cic_q0.comb_stage[1][86]
.sym 86656 cic_q0.comb_stage[1][87]
.sym 86659 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[80]
.sym 86661 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[11]
.sym 86662 cic_q0.comb_stage[1][78]
.sym 86664 cic_q0.comb_stage[1][75]
.sym 86665 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[79]
.sym 86672 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 86673 cic_q0.comb_stage[1][74]
.sym 86674 cic_q0.comb_stage[1][32]
.sym 86675 cic_q0.comb_stage[1][45]
.sym 86676 cic_q0.comb_stage[1][15]
.sym 86677 cic_q0.comb_stage[1][46]
.sym 86678 cic_q0.comb_stage[1][12]
.sym 86679 cic_q0.comb_stage[1][89]
.sym 86680 cic_q0.comb_stage[2][1]
.sym 86681 cic_q0.comb_stage[1][42]
.sym 86682 cic_q0.comb_stage[1][14]
.sym 86683 cic_q0.comb_stage[1][79]
.sym 86684 cic_q0.comb_stage[1][2]
.sym 86693 cic_q0.comb_stage[0][0]
.sym 86700 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 86701 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 86702 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 86703 cic_q0.comb_stage[1][77]
.sym 86706 cic_q0.comb_stage[1][80]
.sym 86711 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 86715 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 86717 $PACKER_VCC_NET
.sym 86718 cic_q0.comb_stage[1][84]
.sym 86726 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 86732 cic_q0.comb_stage[1][80]
.sym 86737 cic_q0.comb_stage[1][77]
.sym 86742 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 86750 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 86755 cic_q0.comb_stage[1][84]
.sym 86762 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 86766 $PACKER_VCC_NET
.sym 86767 cic_q0.comb_stage[0][0]
.sym 86768 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 86770 cic_q0.dec[17]_$glb_clk
.sym 86772 cic_q0.comb_stage[1][88]
.sym 86773 cic_q0.comb_stage[1][89]
.sym 86774 cic_q0.comb_stage[1][90]
.sym 86775 cic_q0.comb_stage[1][91]
.sym 86776 cic_q0.comb_stage[1][92]
.sym 86777 cic_q0.comb_stage[1][93]
.sym 86778 cic_q0.comb_stage[1][94]
.sym 86779 cic_q0.comb_stage[1][95]
.sym 86781 cic_q0.comb_stage[1][85]
.sym 86782 cic_q0.comb_stage[1][85]
.sym 86783 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[82]
.sym 86784 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[5]
.sym 86786 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[87]
.sym 86789 cic_q0.comb_stage[0][90]
.sym 86793 cic_q0.comb_stage[1][81]
.sym 86794 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[84]
.sym 86796 cic_q0.comb_stage[1][11]
.sym 86797 cic_q0.comb_stage[1][22]
.sym 86798 cic_q0.comb_stage[1][20]
.sym 86799 cic_q0.comb_stage[1][23]
.sym 86800 cic_q0.comb_stage[1][84]
.sym 86801 cic_q0.comb_stage[1][41]
.sym 86802 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[81]
.sym 86803 cic_q0.comb_stage[1][19]
.sym 86804 cic_q0.comb_stage[1][86]
.sym 86805 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 86806 cic_q0.comb_stage[2][21]
.sym 86807 cic_q0.comb_stage[1][10]
.sym 86813 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 86814 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 86815 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[7]
.sym 86818 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[6]
.sym 86820 cic_q0.comb_stage[1][1]
.sym 86823 cic_q0.comb_stage[1][7]
.sym 86824 cic_q0.comb_stage[1][6]
.sym 86825 cic_q0.comb_stage[1][3]
.sym 86827 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[4]
.sym 86828 cic_q0.comb_stage[1][0]
.sym 86829 cic_q0.comb_stage[1][4]
.sym 86830 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[2]
.sym 86831 cic_q0.comb_stage[1][5]
.sym 86834 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[5]
.sym 86838 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 86844 cic_q0.comb_stage[1][2]
.sym 86845 $auto$alumacc.cc:474:replace_alu$9614.C[1]
.sym 86847 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 86848 cic_q0.comb_stage[1][0]
.sym 86851 $auto$alumacc.cc:474:replace_alu$9614.C[2]
.sym 86853 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 86854 cic_q0.comb_stage[1][1]
.sym 86855 $auto$alumacc.cc:474:replace_alu$9614.C[1]
.sym 86857 $auto$alumacc.cc:474:replace_alu$9614.C[3]
.sym 86859 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[2]
.sym 86860 cic_q0.comb_stage[1][2]
.sym 86861 $auto$alumacc.cc:474:replace_alu$9614.C[2]
.sym 86863 $auto$alumacc.cc:474:replace_alu$9614.C[4]
.sym 86865 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 86866 cic_q0.comb_stage[1][3]
.sym 86867 $auto$alumacc.cc:474:replace_alu$9614.C[3]
.sym 86869 $auto$alumacc.cc:474:replace_alu$9614.C[5]
.sym 86871 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[4]
.sym 86872 cic_q0.comb_stage[1][4]
.sym 86873 $auto$alumacc.cc:474:replace_alu$9614.C[4]
.sym 86875 $auto$alumacc.cc:474:replace_alu$9614.C[6]
.sym 86877 cic_q0.comb_stage[1][5]
.sym 86878 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[5]
.sym 86879 $auto$alumacc.cc:474:replace_alu$9614.C[5]
.sym 86881 $auto$alumacc.cc:474:replace_alu$9614.C[7]
.sym 86883 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[6]
.sym 86884 cic_q0.comb_stage[1][6]
.sym 86885 $auto$alumacc.cc:474:replace_alu$9614.C[6]
.sym 86887 $auto$alumacc.cc:474:replace_alu$9614.C[8]
.sym 86889 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[7]
.sym 86890 cic_q0.comb_stage[1][7]
.sym 86891 $auto$alumacc.cc:474:replace_alu$9614.C[7]
.sym 86893 cic_q0.dec[17]_$glb_clk
.sym 86895 cic_q0.comb_stage[1][96]
.sym 86896 cic_q0.comb_stage[1][97]
.sym 86897 cic_q0.comb_stage[1][98]
.sym 86898 cic_q0.comb_stage[1][99]
.sym 86899 cic_q0.comb_stage[1][100]
.sym 86900 cic_q0.comb_stage[1][101]
.sym 86901 cic_q0.comb_stage[1][102]
.sym 86902 cic_q0.comb_stage[1][103]
.sym 86904 cic_q0.comb_stage[1][93]
.sym 86905 cic_q0.comb_stage[1][93]
.sym 86906 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[78]
.sym 86908 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[4]
.sym 86909 cic_q0.comb_stage[2][5]
.sym 86910 cic_q0.comb_stage[0][88]
.sym 86911 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 86912 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[91]
.sym 86914 cic_q0.comb_stage[1][88]
.sym 86916 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[89]
.sym 86918 cic_q0.comb_stage[1][90]
.sym 86919 cic_q0.comb_stage[1][29]
.sym 86920 cic_q0.comb_stage[1][30]
.sym 86921 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[12]
.sym 86922 cic_q0.comb_stage[1][63]
.sym 86923 cic_q0.comb_stage[1][92]
.sym 86924 cic_q0.comb_stage[1][28]
.sym 86925 cic_q0.comb_stage[1][31]
.sym 86926 cic_q0.comb_stage[1][103]
.sym 86927 cic_q0.comb_stage[1][27]
.sym 86928 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[90]
.sym 86929 cic_q0.comb_stage[1][95]
.sym 86930 cic_q0.comb_stage[1][82]
.sym 86931 $auto$alumacc.cc:474:replace_alu$9614.C[8]
.sym 86937 cic_q0.comb_stage[1][9]
.sym 86939 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[11]
.sym 86941 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[8]
.sym 86942 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[9]
.sym 86945 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[15]
.sym 86946 cic_q0.comb_stage[1][15]
.sym 86947 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[12]
.sym 86948 cic_q0.comb_stage[1][12]
.sym 86949 cic_q0.comb_stage[1][8]
.sym 86950 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[10]
.sym 86952 cic_q0.comb_stage[1][14]
.sym 86956 cic_q0.comb_stage[1][11]
.sym 86960 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[14]
.sym 86962 cic_q0.comb_stage[1][13]
.sym 86963 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[13]
.sym 86967 cic_q0.comb_stage[1][10]
.sym 86968 $auto$alumacc.cc:474:replace_alu$9614.C[9]
.sym 86970 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[8]
.sym 86971 cic_q0.comb_stage[1][8]
.sym 86972 $auto$alumacc.cc:474:replace_alu$9614.C[8]
.sym 86974 $auto$alumacc.cc:474:replace_alu$9614.C[10]
.sym 86976 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[9]
.sym 86977 cic_q0.comb_stage[1][9]
.sym 86978 $auto$alumacc.cc:474:replace_alu$9614.C[9]
.sym 86980 $auto$alumacc.cc:474:replace_alu$9614.C[11]
.sym 86982 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[10]
.sym 86983 cic_q0.comb_stage[1][10]
.sym 86984 $auto$alumacc.cc:474:replace_alu$9614.C[10]
.sym 86986 $auto$alumacc.cc:474:replace_alu$9614.C[12]
.sym 86988 cic_q0.comb_stage[1][11]
.sym 86989 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[11]
.sym 86990 $auto$alumacc.cc:474:replace_alu$9614.C[11]
.sym 86992 $auto$alumacc.cc:474:replace_alu$9614.C[13]
.sym 86994 cic_q0.comb_stage[1][12]
.sym 86995 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[12]
.sym 86996 $auto$alumacc.cc:474:replace_alu$9614.C[12]
.sym 86998 $auto$alumacc.cc:474:replace_alu$9614.C[14]
.sym 87000 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[13]
.sym 87001 cic_q0.comb_stage[1][13]
.sym 87002 $auto$alumacc.cc:474:replace_alu$9614.C[13]
.sym 87004 $auto$alumacc.cc:474:replace_alu$9614.C[15]
.sym 87006 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[14]
.sym 87007 cic_q0.comb_stage[1][14]
.sym 87008 $auto$alumacc.cc:474:replace_alu$9614.C[14]
.sym 87010 $auto$alumacc.cc:474:replace_alu$9614.C[16]
.sym 87012 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[15]
.sym 87013 cic_q0.comb_stage[1][15]
.sym 87014 $auto$alumacc.cc:474:replace_alu$9614.C[15]
.sym 87016 cic_q0.dec[17]_$glb_clk
.sym 87018 cic_q0.comb_stage[1][104]
.sym 87019 cic_q0.comb_stage[1][105]
.sym 87020 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 87021 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[104]
.sym 87022 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[3]
.sym 87023 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[18]
.sym 87024 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 87025 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 87027 cic_q0.comb_stage[1][101]
.sym 87028 cic_q0.comb_stage[1][101]
.sym 87030 cic_q0.comb_stage[2][8]
.sym 87031 cic_q0.comb_stage[1][102]
.sym 87032 cic_q0.comb_stage[2][13]
.sym 87033 cic_q0.comb_stage[1][99]
.sym 87034 cic_q0.comb_stage[2][9]
.sym 87035 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[102]
.sym 87037 cic_q0.comb_stage[1][96]
.sym 87039 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[103]
.sym 87041 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[99]
.sym 87042 cic_q0.comb_stage[2][2]
.sym 87043 cic_q0.comb_stage[1][34]
.sym 87044 cic_q0.comb_stage[0][102]
.sym 87045 cic_q0.comb_stage[1][71]
.sym 87046 cic_q0.comb_stage[1][38]
.sym 87047 cic_q0.comb_stage[1][66]
.sym 87048 $PACKER_VCC_NET
.sym 87049 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[13]
.sym 87050 cic_q0.comb_stage[1][102]
.sym 87051 cic_q0.comb_stage[2][3]
.sym 87052 cic_q0.comb_stage[1][103]
.sym 87053 cic_q0.comb_stage[2][4]
.sym 87054 $auto$alumacc.cc:474:replace_alu$9614.C[16]
.sym 87060 cic_q0.comb_stage[1][16]
.sym 87062 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 87063 cic_q0.comb_stage[1][17]
.sym 87066 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[20]
.sym 87067 cic_q0.comb_stage[1][22]
.sym 87068 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[19]
.sym 87069 cic_q0.comb_stage[1][23]
.sym 87070 cic_q0.comb_stage[1][20]
.sym 87072 cic_q0.comb_stage[1][18]
.sym 87073 cic_q0.comb_stage[1][19]
.sym 87075 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[22]
.sym 87077 cic_q0.comb_stage[1][21]
.sym 87079 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[16]
.sym 87080 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 87082 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[18]
.sym 87086 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[23]
.sym 87091 $auto$alumacc.cc:474:replace_alu$9614.C[17]
.sym 87093 cic_q0.comb_stage[1][16]
.sym 87094 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[16]
.sym 87095 $auto$alumacc.cc:474:replace_alu$9614.C[16]
.sym 87097 $auto$alumacc.cc:474:replace_alu$9614.C[18]
.sym 87099 cic_q0.comb_stage[1][17]
.sym 87100 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 87101 $auto$alumacc.cc:474:replace_alu$9614.C[17]
.sym 87103 $auto$alumacc.cc:474:replace_alu$9614.C[19]
.sym 87105 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[18]
.sym 87106 cic_q0.comb_stage[1][18]
.sym 87107 $auto$alumacc.cc:474:replace_alu$9614.C[18]
.sym 87109 $auto$alumacc.cc:474:replace_alu$9614.C[20]
.sym 87111 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[19]
.sym 87112 cic_q0.comb_stage[1][19]
.sym 87113 $auto$alumacc.cc:474:replace_alu$9614.C[19]
.sym 87115 $auto$alumacc.cc:474:replace_alu$9614.C[21]
.sym 87117 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[20]
.sym 87118 cic_q0.comb_stage[1][20]
.sym 87119 $auto$alumacc.cc:474:replace_alu$9614.C[20]
.sym 87121 $auto$alumacc.cc:474:replace_alu$9614.C[22]
.sym 87123 cic_q0.comb_stage[1][21]
.sym 87124 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 87125 $auto$alumacc.cc:474:replace_alu$9614.C[21]
.sym 87127 $auto$alumacc.cc:474:replace_alu$9614.C[23]
.sym 87129 cic_q0.comb_stage[1][22]
.sym 87130 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[22]
.sym 87131 $auto$alumacc.cc:474:replace_alu$9614.C[22]
.sym 87133 $auto$alumacc.cc:474:replace_alu$9614.C[24]
.sym 87135 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[23]
.sym 87136 cic_q0.comb_stage[1][23]
.sym 87137 $auto$alumacc.cc:474:replace_alu$9614.C[23]
.sym 87139 cic_q0.dec[17]_$glb_clk
.sym 87141 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 87142 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 87143 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[100]
.sym 87144 cic_q0.comb_stage[2][0]
.sym 87145 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 87146 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 87147 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 87148 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 87151 cic_q0.comb_stage[2][77]
.sym 87152 cic_q0.comb_stage[2][70]
.sym 87153 cic_q0.comb_stage[2][4]
.sym 87155 cic_q0.comb_stage[2][21]
.sym 87156 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 87157 cic_q0.comb_stage[2][17]
.sym 87161 cic_q0.comb_stage[2][19]
.sym 87162 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 87165 cic_q0.comb_stage[1][35]
.sym 87166 cic_q0.comb_stage[1][42]
.sym 87167 cic_q0.comb_stage[2][11]
.sym 87168 cic_q0.comb_stage[1][79]
.sym 87169 cic_q0.comb_stage[1][46]
.sym 87170 cic_q0.comb_stage[1][74]
.sym 87171 cic_q0.comb_stage[2][31]
.sym 87172 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 87173 cic_q0.comb_stage[2][1]
.sym 87174 cic_q0.comb_stage[1][32]
.sym 87175 cic_q0.comb_stage[1][45]
.sym 87176 cic_q0.comb_stage[2][12]
.sym 87177 $auto$alumacc.cc:474:replace_alu$9614.C[24]
.sym 87183 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 87184 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 87186 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 87187 cic_q0.comb_stage[1][26]
.sym 87188 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 87189 cic_q0.comb_stage[1][25]
.sym 87190 cic_q0.comb_stage[1][30]
.sym 87191 cic_q0.comb_stage[1][29]
.sym 87193 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[27]
.sym 87194 cic_q0.comb_stage[1][28]
.sym 87195 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 87196 cic_q0.comb_stage[1][24]
.sym 87197 cic_q0.comb_stage[1][31]
.sym 87199 cic_q0.comb_stage[1][27]
.sym 87200 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 87205 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[31]
.sym 87214 $auto$alumacc.cc:474:replace_alu$9614.C[25]
.sym 87216 cic_q0.comb_stage[1][24]
.sym 87217 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 87218 $auto$alumacc.cc:474:replace_alu$9614.C[24]
.sym 87220 $auto$alumacc.cc:474:replace_alu$9614.C[26]
.sym 87222 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 87223 cic_q0.comb_stage[1][25]
.sym 87224 $auto$alumacc.cc:474:replace_alu$9614.C[25]
.sym 87226 $auto$alumacc.cc:474:replace_alu$9614.C[27]
.sym 87228 cic_q0.comb_stage[1][26]
.sym 87229 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 87230 $auto$alumacc.cc:474:replace_alu$9614.C[26]
.sym 87232 $auto$alumacc.cc:474:replace_alu$9614.C[28]
.sym 87234 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[27]
.sym 87235 cic_q0.comb_stage[1][27]
.sym 87236 $auto$alumacc.cc:474:replace_alu$9614.C[27]
.sym 87238 $auto$alumacc.cc:474:replace_alu$9614.C[29]
.sym 87240 cic_q0.comb_stage[1][28]
.sym 87241 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 87242 $auto$alumacc.cc:474:replace_alu$9614.C[28]
.sym 87244 $auto$alumacc.cc:474:replace_alu$9614.C[30]
.sym 87246 cic_q0.comb_stage[1][29]
.sym 87247 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 87248 $auto$alumacc.cc:474:replace_alu$9614.C[29]
.sym 87250 $auto$alumacc.cc:474:replace_alu$9614.C[31]
.sym 87252 cic_q0.comb_stage[1][30]
.sym 87253 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 87254 $auto$alumacc.cc:474:replace_alu$9614.C[30]
.sym 87256 $auto$alumacc.cc:474:replace_alu$9614.C[32]
.sym 87258 cic_q0.comb_stage[1][31]
.sym 87259 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[31]
.sym 87260 $auto$alumacc.cc:474:replace_alu$9614.C[31]
.sym 87262 cic_q0.dec[17]_$glb_clk
.sym 87265 cic_q0.comb_stage[3][1]
.sym 87266 cic_q0.comb_stage[3][2]
.sym 87267 cic_q0.comb_stage[3][3]
.sym 87268 cic_q0.comb_stage[3][4]
.sym 87269 cic_q0.comb_stage[3][5]
.sym 87270 cic_q0.comb_stage[3][6]
.sym 87271 cic_q0.comb_stage[3][7]
.sym 87274 cic_q0.comb_stage[1][21]
.sym 87276 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 87277 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 87279 cic_q0.comb_stage[2][0]
.sym 87280 cic_q0.comb_stage[2][25]
.sym 87281 cic_q0.comb_stage[1][48]
.sym 87282 cic_q0.comb_stage[2][26]
.sym 87283 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 87284 cic_q0.comb_stage[2][27]
.sym 87287 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[60]
.sym 87288 cic_q0.comb_stage[1][43]
.sym 87290 cic_q0.comb_stage[1][73]
.sym 87291 cic_q0.comb_stage[1][105]
.sym 87292 cic_q0.comb_stage[1][84]
.sym 87293 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 87294 cic_q0.comb_stage[1][41]
.sym 87295 cic_q0.comb_stage[2][18]
.sym 87296 cic_q0.comb_stage[1][86]
.sym 87297 cic_q0.comb_stage[2][19]
.sym 87298 cic_q0.comb_stage[2][21]
.sym 87299 cic_q0.comb_stage[3][21]
.sym 87300 $auto$alumacc.cc:474:replace_alu$9614.C[32]
.sym 87305 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 87306 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 87308 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 87309 cic_q0.comb_stage[1][39]
.sym 87310 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[39]
.sym 87311 cic_q0.comb_stage[1][33]
.sym 87313 cic_q0.comb_stage[1][34]
.sym 87316 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 87318 cic_q0.comb_stage[1][38]
.sym 87322 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[33]
.sym 87323 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[34]
.sym 87325 cic_q0.comb_stage[1][35]
.sym 87329 cic_q0.comb_stage[1][36]
.sym 87331 cic_q0.comb_stage[1][37]
.sym 87334 cic_q0.comb_stage[1][32]
.sym 87335 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 87337 $auto$alumacc.cc:474:replace_alu$9614.C[33]
.sym 87339 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 87340 cic_q0.comb_stage[1][32]
.sym 87341 $auto$alumacc.cc:474:replace_alu$9614.C[32]
.sym 87343 $auto$alumacc.cc:474:replace_alu$9614.C[34]
.sym 87345 cic_q0.comb_stage[1][33]
.sym 87346 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[33]
.sym 87347 $auto$alumacc.cc:474:replace_alu$9614.C[33]
.sym 87349 $auto$alumacc.cc:474:replace_alu$9614.C[35]
.sym 87351 cic_q0.comb_stage[1][34]
.sym 87352 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[34]
.sym 87353 $auto$alumacc.cc:474:replace_alu$9614.C[34]
.sym 87355 $auto$alumacc.cc:474:replace_alu$9614.C[36]
.sym 87357 cic_q0.comb_stage[1][35]
.sym 87358 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 87359 $auto$alumacc.cc:474:replace_alu$9614.C[35]
.sym 87361 $auto$alumacc.cc:474:replace_alu$9614.C[37]
.sym 87363 cic_q0.comb_stage[1][36]
.sym 87364 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 87365 $auto$alumacc.cc:474:replace_alu$9614.C[36]
.sym 87367 $auto$alumacc.cc:474:replace_alu$9614.C[38]
.sym 87369 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 87370 cic_q0.comb_stage[1][37]
.sym 87371 $auto$alumacc.cc:474:replace_alu$9614.C[37]
.sym 87373 $auto$alumacc.cc:474:replace_alu$9614.C[39]
.sym 87375 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 87376 cic_q0.comb_stage[1][38]
.sym 87377 $auto$alumacc.cc:474:replace_alu$9614.C[38]
.sym 87379 $auto$alumacc.cc:474:replace_alu$9614.C[40]
.sym 87381 cic_q0.comb_stage[1][39]
.sym 87382 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[39]
.sym 87383 $auto$alumacc.cc:474:replace_alu$9614.C[39]
.sym 87385 cic_q0.dec[17]_$glb_clk
.sym 87387 cic_q0.comb_stage[3][8]
.sym 87388 cic_q0.comb_stage[3][9]
.sym 87389 cic_q0.comb_stage[3][10]
.sym 87390 cic_q0.comb_stage[3][11]
.sym 87391 cic_q0.comb_stage[3][12]
.sym 87392 cic_q0.comb_stage[3][13]
.sym 87393 cic_q0.comb_stage[3][14]
.sym 87394 cic_q0.comb_stage[3][15]
.sym 87397 cic_q0.comb_stage[2][93]
.sym 87400 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[2]
.sym 87401 cic_q0.comb_stage[2][37]
.sym 87402 cic_q0.comb_stage[1][56]
.sym 87403 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[6]
.sym 87404 cic_q0.comb_stage[2][5]
.sym 87405 cic_q0.comb_stage[2][34]
.sym 87407 cic_q0.comb_stage[2][35]
.sym 87408 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[7]
.sym 87409 cic_q0.comb_stage[2][36]
.sym 87411 cic_q0.comb_stage[1][51]
.sym 87412 cic_q0.comb_stage[1][80]
.sym 87413 cic_q0.comb_stage[2][27]
.sym 87414 cic_q0.comb_stage[2][55]
.sym 87415 cic_q0.comb_stage[1][63]
.sym 87417 cic_q0.comb_stage[1][95]
.sym 87418 cic_q0.comb_stage[2][26]
.sym 87419 cic_q0.comb_stage[1][49]
.sym 87420 cic_q0.comb_stage[1][92]
.sym 87421 cic_q0.comb_stage[2][30]
.sym 87422 cic_q0.comb_stage[1][82]
.sym 87423 $auto$alumacc.cc:474:replace_alu$9614.C[40]
.sym 87428 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 87429 cic_q0.comb_stage[1][40]
.sym 87431 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 87433 cic_q0.comb_stage[1][47]
.sym 87434 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 87435 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[43]
.sym 87436 cic_q0.comb_stage[1][42]
.sym 87437 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 87439 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[41]
.sym 87440 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 87441 cic_q0.comb_stage[1][46]
.sym 87444 cic_q0.comb_stage[1][44]
.sym 87447 cic_q0.comb_stage[1][45]
.sym 87448 cic_q0.comb_stage[1][43]
.sym 87453 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 87454 cic_q0.comb_stage[1][41]
.sym 87460 $auto$alumacc.cc:474:replace_alu$9614.C[41]
.sym 87462 cic_q0.comb_stage[1][40]
.sym 87463 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 87464 $auto$alumacc.cc:474:replace_alu$9614.C[40]
.sym 87466 $auto$alumacc.cc:474:replace_alu$9614.C[42]
.sym 87468 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[41]
.sym 87469 cic_q0.comb_stage[1][41]
.sym 87470 $auto$alumacc.cc:474:replace_alu$9614.C[41]
.sym 87472 $auto$alumacc.cc:474:replace_alu$9614.C[43]
.sym 87474 cic_q0.comb_stage[1][42]
.sym 87475 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 87476 $auto$alumacc.cc:474:replace_alu$9614.C[42]
.sym 87478 $auto$alumacc.cc:474:replace_alu$9614.C[44]
.sym 87480 cic_q0.comb_stage[1][43]
.sym 87481 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[43]
.sym 87482 $auto$alumacc.cc:474:replace_alu$9614.C[43]
.sym 87484 $auto$alumacc.cc:474:replace_alu$9614.C[45]
.sym 87486 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 87487 cic_q0.comb_stage[1][44]
.sym 87488 $auto$alumacc.cc:474:replace_alu$9614.C[44]
.sym 87490 $auto$alumacc.cc:474:replace_alu$9614.C[46]
.sym 87492 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 87493 cic_q0.comb_stage[1][45]
.sym 87494 $auto$alumacc.cc:474:replace_alu$9614.C[45]
.sym 87496 $auto$alumacc.cc:474:replace_alu$9614.C[47]
.sym 87498 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 87499 cic_q0.comb_stage[1][46]
.sym 87500 $auto$alumacc.cc:474:replace_alu$9614.C[46]
.sym 87502 $auto$alumacc.cc:474:replace_alu$9614.C[48]
.sym 87504 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 87505 cic_q0.comb_stage[1][47]
.sym 87506 $auto$alumacc.cc:474:replace_alu$9614.C[47]
.sym 87508 cic_q0.dec[17]_$glb_clk
.sym 87510 cic_q0.comb_stage[3][16]
.sym 87511 cic_q0.comb_stage[3][17]
.sym 87512 cic_q0.comb_stage[3][18]
.sym 87513 cic_q0.comb_stage[3][19]
.sym 87514 cic_q0.comb_stage[3][20]
.sym 87515 cic_q0.comb_stage[3][21]
.sym 87516 cic_q0.comb_stage[3][22]
.sym 87517 cic_q0.comb_stage[3][23]
.sym 87520 cic_q0.comb_stage[2][87]
.sym 87522 cic_q0.comb_stage[2][40]
.sym 87523 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 87524 cic_q0.comb_stage[2][8]
.sym 87525 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[41]
.sym 87527 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[13]
.sym 87528 cic_q0.comb_stage[2][42]
.sym 87529 cic_q0.comb_stage[3][8]
.sym 87530 cic_q0.comb_stage[2][43]
.sym 87531 cic_q0.comb_stage[3][9]
.sym 87532 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[11]
.sym 87533 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[9]
.sym 87534 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[29]
.sym 87535 cic_q0.comb_stage[2][62]
.sym 87536 cic_q0.comb_stage[1][57]
.sym 87537 cic_q0.comb_stage[1][103]
.sym 87538 cic_q0.comb_stage[2][66]
.sym 87539 cic_q0.comb_stage[1][60]
.sym 87540 cic_q0.comb_stage[1][66]
.sym 87541 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[14]
.sym 87542 cic_q0.comb_stage[1][102]
.sym 87543 cic_q0.comb_stage[1][71]
.sym 87544 cic_q0.comb_stage[2][39]
.sym 87546 $auto$alumacc.cc:474:replace_alu$9614.C[48]
.sym 87553 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 87555 cic_q0.comb_stage[1][48]
.sym 87556 cic_q0.comb_stage[1][54]
.sym 87558 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 87559 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 87562 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[55]
.sym 87564 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 87568 cic_q0.comb_stage[1][55]
.sym 87569 cic_q0.comb_stage[1][52]
.sym 87571 cic_q0.comb_stage[1][51]
.sym 87572 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[52]
.sym 87574 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[50]
.sym 87576 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[54]
.sym 87577 cic_q0.comb_stage[1][53]
.sym 87578 cic_q0.comb_stage[1][50]
.sym 87579 cic_q0.comb_stage[1][49]
.sym 87583 $auto$alumacc.cc:474:replace_alu$9614.C[49]
.sym 87585 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 87586 cic_q0.comb_stage[1][48]
.sym 87587 $auto$alumacc.cc:474:replace_alu$9614.C[48]
.sym 87589 $auto$alumacc.cc:474:replace_alu$9614.C[50]
.sym 87591 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 87592 cic_q0.comb_stage[1][49]
.sym 87593 $auto$alumacc.cc:474:replace_alu$9614.C[49]
.sym 87595 $auto$alumacc.cc:474:replace_alu$9614.C[51]
.sym 87597 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[50]
.sym 87598 cic_q0.comb_stage[1][50]
.sym 87599 $auto$alumacc.cc:474:replace_alu$9614.C[50]
.sym 87601 $auto$alumacc.cc:474:replace_alu$9614.C[52]
.sym 87603 cic_q0.comb_stage[1][51]
.sym 87604 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 87605 $auto$alumacc.cc:474:replace_alu$9614.C[51]
.sym 87607 $auto$alumacc.cc:474:replace_alu$9614.C[53]
.sym 87609 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[52]
.sym 87610 cic_q0.comb_stage[1][52]
.sym 87611 $auto$alumacc.cc:474:replace_alu$9614.C[52]
.sym 87613 $auto$alumacc.cc:474:replace_alu$9614.C[54]
.sym 87615 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 87616 cic_q0.comb_stage[1][53]
.sym 87617 $auto$alumacc.cc:474:replace_alu$9614.C[53]
.sym 87619 $auto$alumacc.cc:474:replace_alu$9614.C[55]
.sym 87621 cic_q0.comb_stage[1][54]
.sym 87622 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[54]
.sym 87623 $auto$alumacc.cc:474:replace_alu$9614.C[54]
.sym 87625 $auto$alumacc.cc:474:replace_alu$9614.C[56]
.sym 87627 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[55]
.sym 87628 cic_q0.comb_stage[1][55]
.sym 87629 $auto$alumacc.cc:474:replace_alu$9614.C[55]
.sym 87631 cic_q0.dec[17]_$glb_clk
.sym 87633 cic_q0.comb_stage[3][24]
.sym 87634 cic_q0.comb_stage[3][25]
.sym 87635 cic_q0.comb_stage[3][26]
.sym 87636 cic_q0.comb_stage[3][27]
.sym 87637 cic_q0.comb_stage[3][28]
.sym 87638 cic_q0.comb_stage[3][29]
.sym 87639 cic_q0.comb_stage[3][30]
.sym 87640 cic_q0.comb_stage[3][31]
.sym 87644 cic_q0.comb_stage[2][102]
.sym 87645 cic_q0.comb_stage[2][17]
.sym 87646 cic_q0.comb_stage[3][22]
.sym 87648 cic_q0.comb_stage[3][19]
.sym 87649 cic_q0.comb_stage[2][49]
.sym 87652 cic_q0.comb_stage[3][16]
.sym 87653 cic_q0.comb_stage[2][51]
.sym 87657 cic_q0.comb_stage[1][67]
.sym 87658 cic_q0.comb_stage[2][70]
.sym 87659 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 87660 cic_q0.comb_stage[1][79]
.sym 87661 cic_q0.comb_stage[1][68]
.sym 87662 cic_q0.comb_stage[1][74]
.sym 87663 cic_q0.comb_stage[2][75]
.sym 87664 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 87665 cic_q0.comb_stage[2][76]
.sym 87666 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[19]
.sym 87667 cic_q0.comb_stage[1][65]
.sym 87668 cic_q0.comb_stage[2][31]
.sym 87669 $auto$alumacc.cc:474:replace_alu$9614.C[56]
.sym 87677 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[60]
.sym 87679 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 87680 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 87682 cic_q0.comb_stage[1][61]
.sym 87683 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[56]
.sym 87684 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 87685 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 87686 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 87687 cic_q0.comb_stage[1][63]
.sym 87688 cic_q0.comb_stage[1][56]
.sym 87689 cic_q0.comb_stage[1][58]
.sym 87692 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[61]
.sym 87696 cic_q0.comb_stage[1][57]
.sym 87699 cic_q0.comb_stage[1][60]
.sym 87702 cic_q0.comb_stage[1][62]
.sym 87704 cic_q0.comb_stage[1][59]
.sym 87706 $auto$alumacc.cc:474:replace_alu$9614.C[57]
.sym 87708 cic_q0.comb_stage[1][56]
.sym 87709 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[56]
.sym 87710 $auto$alumacc.cc:474:replace_alu$9614.C[56]
.sym 87712 $auto$alumacc.cc:474:replace_alu$9614.C[58]
.sym 87714 cic_q0.comb_stage[1][57]
.sym 87715 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 87716 $auto$alumacc.cc:474:replace_alu$9614.C[57]
.sym 87718 $auto$alumacc.cc:474:replace_alu$9614.C[59]
.sym 87720 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 87721 cic_q0.comb_stage[1][58]
.sym 87722 $auto$alumacc.cc:474:replace_alu$9614.C[58]
.sym 87724 $auto$alumacc.cc:474:replace_alu$9614.C[60]
.sym 87726 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 87727 cic_q0.comb_stage[1][59]
.sym 87728 $auto$alumacc.cc:474:replace_alu$9614.C[59]
.sym 87730 $auto$alumacc.cc:474:replace_alu$9614.C[61]
.sym 87732 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[60]
.sym 87733 cic_q0.comb_stage[1][60]
.sym 87734 $auto$alumacc.cc:474:replace_alu$9614.C[60]
.sym 87736 $auto$alumacc.cc:474:replace_alu$9614.C[62]
.sym 87738 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[61]
.sym 87739 cic_q0.comb_stage[1][61]
.sym 87740 $auto$alumacc.cc:474:replace_alu$9614.C[61]
.sym 87742 $auto$alumacc.cc:474:replace_alu$9614.C[63]
.sym 87744 cic_q0.comb_stage[1][62]
.sym 87745 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 87746 $auto$alumacc.cc:474:replace_alu$9614.C[62]
.sym 87748 $auto$alumacc.cc:474:replace_alu$9614.C[64]
.sym 87750 cic_q0.comb_stage[1][63]
.sym 87751 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 87752 $auto$alumacc.cc:474:replace_alu$9614.C[63]
.sym 87754 cic_q0.dec[17]_$glb_clk
.sym 87756 cic_q0.comb_stage[3][32]
.sym 87757 cic_q0.comb_stage[3][33]
.sym 87758 cic_q0.comb_stage[3][34]
.sym 87759 cic_q0.comb_stage[3][35]
.sym 87760 cic_q0.comb_stage[3][36]
.sym 87761 cic_q0.comb_stage[3][37]
.sym 87762 cic_q0.comb_stage[3][38]
.sym 87763 cic_q0.comb_stage[3][39]
.sym 87765 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[56]
.sym 87766 cic_q0.comb_stage[2][103]
.sym 87767 cic_q0.comb_stage[2][74]
.sym 87768 cic_q0.comb_stage[2][56]
.sym 87769 cic_q0.comb_stage[3][30]
.sym 87770 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 87771 cic_q0.comb_stage[3][27]
.sym 87772 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 87773 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[26]
.sym 87774 cic_q0.comb_stage[2][58]
.sym 87775 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 87776 cic_q0.comb_stage[2][59]
.sym 87777 cic_q0.comb_stage[2][25]
.sym 87778 cic_q0.comb_stage[1][61]
.sym 87779 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[27]
.sym 87780 cic_q0.comb_stage[2][50]
.sym 87781 cic_q0.comb_stage[1][72]
.sym 87782 cic_q0.comb_stage[3][47]
.sym 87783 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[25]
.sym 87784 cic_q0.comb_stage[1][86]
.sym 87785 cic_q0.comb_stage[2][72]
.sym 87786 cic_q0.comb_stage[2][53]
.sym 87787 cic_q0.comb_stage[2][73]
.sym 87788 cic_q0.comb_stage[2][84]
.sym 87789 cic_q0.comb_stage[1][84]
.sym 87790 cic_q0.comb_stage[1][73]
.sym 87791 cic_q0.comb_stage[1][105]
.sym 87792 $auto$alumacc.cc:474:replace_alu$9614.C[64]
.sym 87799 cic_q0.comb_stage[1][64]
.sym 87800 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[67]
.sym 87801 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 87803 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[65]
.sym 87804 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 87807 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[66]
.sym 87809 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 87810 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 87812 cic_q0.comb_stage[1][66]
.sym 87813 cic_q0.comb_stage[1][71]
.sym 87814 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 87815 cic_q0.comb_stage[1][70]
.sym 87817 cic_q0.comb_stage[1][67]
.sym 87821 cic_q0.comb_stage[1][68]
.sym 87823 cic_q0.comb_stage[1][69]
.sym 87827 cic_q0.comb_stage[1][65]
.sym 87829 $auto$alumacc.cc:474:replace_alu$9614.C[65]
.sym 87831 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 87832 cic_q0.comb_stage[1][64]
.sym 87833 $auto$alumacc.cc:474:replace_alu$9614.C[64]
.sym 87835 $auto$alumacc.cc:474:replace_alu$9614.C[66]
.sym 87837 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[65]
.sym 87838 cic_q0.comb_stage[1][65]
.sym 87839 $auto$alumacc.cc:474:replace_alu$9614.C[65]
.sym 87841 $auto$alumacc.cc:474:replace_alu$9614.C[67]
.sym 87843 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[66]
.sym 87844 cic_q0.comb_stage[1][66]
.sym 87845 $auto$alumacc.cc:474:replace_alu$9614.C[66]
.sym 87847 $auto$alumacc.cc:474:replace_alu$9614.C[68]
.sym 87849 cic_q0.comb_stage[1][67]
.sym 87850 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[67]
.sym 87851 $auto$alumacc.cc:474:replace_alu$9614.C[67]
.sym 87853 $auto$alumacc.cc:474:replace_alu$9614.C[69]
.sym 87855 cic_q0.comb_stage[1][68]
.sym 87856 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 87857 $auto$alumacc.cc:474:replace_alu$9614.C[68]
.sym 87859 $auto$alumacc.cc:474:replace_alu$9614.C[70]
.sym 87861 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 87862 cic_q0.comb_stage[1][69]
.sym 87863 $auto$alumacc.cc:474:replace_alu$9614.C[69]
.sym 87865 $auto$alumacc.cc:474:replace_alu$9614.C[71]
.sym 87867 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 87868 cic_q0.comb_stage[1][70]
.sym 87869 $auto$alumacc.cc:474:replace_alu$9614.C[70]
.sym 87871 $auto$alumacc.cc:474:replace_alu$9614.C[72]
.sym 87873 cic_q0.comb_stage[1][71]
.sym 87874 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 87875 $auto$alumacc.cc:474:replace_alu$9614.C[71]
.sym 87877 cic_q0.dec[17]_$glb_clk
.sym 87879 cic_q0.comb_stage[3][40]
.sym 87880 cic_q0.comb_stage[3][41]
.sym 87881 cic_q0.comb_stage[3][42]
.sym 87882 cic_q0.comb_stage[3][43]
.sym 87883 cic_q0.comb_stage[3][44]
.sym 87884 cic_q0.comb_stage[3][45]
.sym 87885 cic_q0.comb_stage[3][46]
.sym 87886 cic_q0.comb_stage[3][47]
.sym 87890 cic_q0.comb_stage[2][96]
.sym 87891 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[38]
.sym 87893 cic_q0.comb_stage[2][69]
.sym 87894 cic_q0.comb_stage[2][35]
.sym 87895 cic_q0.comb_stage[2][34]
.sym 87896 cic_q0.comb_stage[3][39]
.sym 87897 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[33]
.sym 87898 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 87899 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 87900 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 87901 cic_q0.comb_stage[2][37]
.sym 87902 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[35]
.sym 87903 cic_q0.comb_stage[1][83]
.sym 87904 cic_q0.comb_stage[2][86]
.sym 87905 cic_q0.comb_stage[2][77]
.sym 87906 cic_q0.comb_stage[2][67]
.sym 87907 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 87908 cic_q0.comb_stage[1][92]
.sym 87909 cic_q0.comb_stage[1][95]
.sym 87910 cic_q0.comb_stage[2][81]
.sym 87911 cic_q0.comb_stage[2][92]
.sym 87912 cic_q0.comb_stage[1][80]
.sym 87913 cic_q0.comb_stage[2][63]
.sym 87914 cic_q0.comb_stage[1][82]
.sym 87915 $auto$alumacc.cc:474:replace_alu$9614.C[72]
.sym 87920 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[72]
.sym 87927 cic_q0.comb_stage[1][75]
.sym 87928 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 87929 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 87930 cic_q0.comb_stage[1][79]
.sym 87931 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 87932 cic_q0.comb_stage[1][74]
.sym 87933 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 87934 cic_q0.comb_stage[1][78]
.sym 87935 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 87938 cic_q0.comb_stage[1][77]
.sym 87940 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 87941 cic_q0.comb_stage[1][72]
.sym 87944 cic_q0.comb_stage[1][76]
.sym 87950 cic_q0.comb_stage[1][73]
.sym 87951 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[78]
.sym 87952 $auto$alumacc.cc:474:replace_alu$9614.C[73]
.sym 87954 cic_q0.comb_stage[1][72]
.sym 87955 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[72]
.sym 87956 $auto$alumacc.cc:474:replace_alu$9614.C[72]
.sym 87958 $auto$alumacc.cc:474:replace_alu$9614.C[74]
.sym 87960 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 87961 cic_q0.comb_stage[1][73]
.sym 87962 $auto$alumacc.cc:474:replace_alu$9614.C[73]
.sym 87964 $auto$alumacc.cc:474:replace_alu$9614.C[75]
.sym 87966 cic_q0.comb_stage[1][74]
.sym 87967 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 87968 $auto$alumacc.cc:474:replace_alu$9614.C[74]
.sym 87970 $auto$alumacc.cc:474:replace_alu$9614.C[76]
.sym 87972 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 87973 cic_q0.comb_stage[1][75]
.sym 87974 $auto$alumacc.cc:474:replace_alu$9614.C[75]
.sym 87976 $auto$alumacc.cc:474:replace_alu$9614.C[77]
.sym 87978 cic_q0.comb_stage[1][76]
.sym 87979 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 87980 $auto$alumacc.cc:474:replace_alu$9614.C[76]
.sym 87982 $auto$alumacc.cc:474:replace_alu$9614.C[78]
.sym 87984 cic_q0.comb_stage[1][77]
.sym 87985 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 87986 $auto$alumacc.cc:474:replace_alu$9614.C[77]
.sym 87988 $auto$alumacc.cc:474:replace_alu$9614.C[79]
.sym 87990 cic_q0.comb_stage[1][78]
.sym 87991 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[78]
.sym 87992 $auto$alumacc.cc:474:replace_alu$9614.C[78]
.sym 87994 $auto$alumacc.cc:474:replace_alu$9614.C[80]
.sym 87996 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 87997 cic_q0.comb_stage[1][79]
.sym 87998 $auto$alumacc.cc:474:replace_alu$9614.C[79]
.sym 88000 cic_q0.dec[17]_$glb_clk
.sym 88002 cic_q0.comb_stage[3][48]
.sym 88003 cic_q0.comb_stage[3][49]
.sym 88004 cic_q0.comb_stage[3][50]
.sym 88005 cic_q0.comb_stage[3][51]
.sym 88006 cic_q0.comb_stage[3][52]
.sym 88007 cic_q0.comb_stage[3][53]
.sym 88008 cic_q0.comb_stage[3][54]
.sym 88009 cic_q0.comb_stage[3][55]
.sym 88014 cic_q0.comb_stage[2][72]
.sym 88015 cic_q0.comb_stage[3][46]
.sym 88016 cic_q0.comb_stage[2][42]
.sym 88017 cic_q0.comb_stage[2][43]
.sym 88018 cic_q0.comb_stage[2][73]
.sym 88019 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[47]
.sym 88020 cic_q0.comb_stage[2][74]
.sym 88021 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[42]
.sym 88022 cic_q0.comb_stage[2][40]
.sym 88023 cic_q0.comb_stage[1][99]
.sym 88024 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[72]
.sym 88026 cic_q0.comb_stage[1][91]
.sym 88027 cic_q0.comb_stage[3][64]
.sym 88028 cic_q0.comb_stage[2][62]
.sym 88029 cic_q0.comb_stage[1][103]
.sym 88030 cic_q0.comb_stage[2][66]
.sym 88031 cic_q0.comb_stage[2][88]
.sym 88033 cic_q0.comb_stage[2][89]
.sym 88034 cic_q0.comb_stage[1][102]
.sym 88035 cic_q0.comb_stage[2][90]
.sym 88036 cic_q0.comb_stage[1][89]
.sym 88037 cic_q0.comb_stage[2][91]
.sym 88038 $auto$alumacc.cc:474:replace_alu$9614.C[80]
.sym 88044 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 88045 cic_q0.comb_stage[1][81]
.sym 88048 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[87]
.sym 88050 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 88056 cic_q0.comb_stage[1][86]
.sym 88057 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[81]
.sym 88058 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 88059 cic_q0.comb_stage[1][84]
.sym 88060 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[80]
.sym 88062 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[82]
.sym 88063 cic_q0.comb_stage[1][83]
.sym 88065 cic_q0.comb_stage[1][87]
.sym 88067 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 88069 cic_q0.comb_stage[1][85]
.sym 88072 cic_q0.comb_stage[1][80]
.sym 88074 cic_q0.comb_stage[1][82]
.sym 88075 $auto$alumacc.cc:474:replace_alu$9614.C[81]
.sym 88077 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[80]
.sym 88078 cic_q0.comb_stage[1][80]
.sym 88079 $auto$alumacc.cc:474:replace_alu$9614.C[80]
.sym 88081 $auto$alumacc.cc:474:replace_alu$9614.C[82]
.sym 88083 cic_q0.comb_stage[1][81]
.sym 88084 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[81]
.sym 88085 $auto$alumacc.cc:474:replace_alu$9614.C[81]
.sym 88087 $auto$alumacc.cc:474:replace_alu$9614.C[83]
.sym 88089 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[82]
.sym 88090 cic_q0.comb_stage[1][82]
.sym 88091 $auto$alumacc.cc:474:replace_alu$9614.C[82]
.sym 88093 $auto$alumacc.cc:474:replace_alu$9614.C[84]
.sym 88095 cic_q0.comb_stage[1][83]
.sym 88096 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 88097 $auto$alumacc.cc:474:replace_alu$9614.C[83]
.sym 88099 $auto$alumacc.cc:474:replace_alu$9614.C[85]
.sym 88101 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 88102 cic_q0.comb_stage[1][84]
.sym 88103 $auto$alumacc.cc:474:replace_alu$9614.C[84]
.sym 88105 $auto$alumacc.cc:474:replace_alu$9614.C[86]
.sym 88107 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 88108 cic_q0.comb_stage[1][85]
.sym 88109 $auto$alumacc.cc:474:replace_alu$9614.C[85]
.sym 88111 $auto$alumacc.cc:474:replace_alu$9614.C[87]
.sym 88113 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 88114 cic_q0.comb_stage[1][86]
.sym 88115 $auto$alumacc.cc:474:replace_alu$9614.C[86]
.sym 88117 $auto$alumacc.cc:474:replace_alu$9614.C[88]
.sym 88119 cic_q0.comb_stage[1][87]
.sym 88120 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[87]
.sym 88121 $auto$alumacc.cc:474:replace_alu$9614.C[87]
.sym 88123 cic_q0.dec[17]_$glb_clk
.sym 88125 cic_q0.comb_stage[3][56]
.sym 88126 cic_q0.comb_stage[3][57]
.sym 88127 cic_q0.comb_stage[3][58]
.sym 88128 cic_q0.comb_stage[3][59]
.sym 88129 cic_q0.comb_stage[3][60]
.sym 88130 cic_q0.comb_stage[3][61]
.sym 88131 cic_q0.comb_stage[3][62]
.sym 88132 cic_q0.comb_stage[3][63]
.sym 88137 cic_q0.comb_stage[2][51]
.sym 88139 cic_q0.comb_stage[2][85]
.sym 88142 cic_q0.comb_stage[3][55]
.sym 88143 cic_q0.comb_stage[2][82]
.sym 88144 cic_q0.comb_stage[3][48]
.sym 88145 cic_q0.comb_stage[2][83]
.sym 88146 cic_q0.comb_stage[2][49]
.sym 88147 cic_q0.comb_stage[2][84]
.sym 88148 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[55]
.sym 88149 cic_q0.comb_stage[1][17]
.sym 88150 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[100]
.sym 88151 cic_q0.comb_stage[2][70]
.sym 88152 cic_q0.comb_stage[1][98]
.sym 88153 cic_q0.comb_stage[2][76]
.sym 88154 cic_q0.comb_stage[1][100]
.sym 88155 cic_q0.comb_stage[2][75]
.sym 88156 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 88157 cic_q0.comb_stage[1][97]
.sym 88158 cic_q0.comb_stage[2][98]
.sym 88160 cic_q0.comb_stage[2][99]
.sym 88161 $auto$alumacc.cc:474:replace_alu$9614.C[88]
.sym 88167 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 88169 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[91]
.sym 88170 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[93]
.sym 88172 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 88173 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[94]
.sym 88175 cic_q0.comb_stage[1][88]
.sym 88176 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 88177 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 88178 cic_q0.comb_stage[1][92]
.sym 88179 cic_q0.comb_stage[1][90]
.sym 88180 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[90]
.sym 88181 cic_q0.comb_stage[1][95]
.sym 88186 cic_q0.comb_stage[1][91]
.sym 88191 cic_q0.comb_stage[1][94]
.sym 88192 cic_q0.comb_stage[1][93]
.sym 88196 cic_q0.comb_stage[1][89]
.sym 88198 $auto$alumacc.cc:474:replace_alu$9614.C[89]
.sym 88200 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 88201 cic_q0.comb_stage[1][88]
.sym 88202 $auto$alumacc.cc:474:replace_alu$9614.C[88]
.sym 88204 $auto$alumacc.cc:474:replace_alu$9614.C[90]
.sym 88206 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 88207 cic_q0.comb_stage[1][89]
.sym 88208 $auto$alumacc.cc:474:replace_alu$9614.C[89]
.sym 88210 $auto$alumacc.cc:474:replace_alu$9614.C[91]
.sym 88212 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[90]
.sym 88213 cic_q0.comb_stage[1][90]
.sym 88214 $auto$alumacc.cc:474:replace_alu$9614.C[90]
.sym 88216 $auto$alumacc.cc:474:replace_alu$9614.C[92]
.sym 88218 cic_q0.comb_stage[1][91]
.sym 88219 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[91]
.sym 88220 $auto$alumacc.cc:474:replace_alu$9614.C[91]
.sym 88222 $auto$alumacc.cc:474:replace_alu$9614.C[93]
.sym 88224 cic_q0.comb_stage[1][92]
.sym 88225 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 88226 $auto$alumacc.cc:474:replace_alu$9614.C[92]
.sym 88228 $auto$alumacc.cc:474:replace_alu$9614.C[94]
.sym 88230 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[93]
.sym 88231 cic_q0.comb_stage[1][93]
.sym 88232 $auto$alumacc.cc:474:replace_alu$9614.C[93]
.sym 88234 $auto$alumacc.cc:474:replace_alu$9614.C[95]
.sym 88236 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[94]
.sym 88237 cic_q0.comb_stage[1][94]
.sym 88238 $auto$alumacc.cc:474:replace_alu$9614.C[94]
.sym 88240 $auto$alumacc.cc:474:replace_alu$9614.C[96]
.sym 88242 cic_q0.comb_stage[1][95]
.sym 88243 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 88244 $auto$alumacc.cc:474:replace_alu$9614.C[95]
.sym 88246 cic_q0.dec[17]_$glb_clk
.sym 88248 cic_q0.comb_stage[3][64]
.sym 88249 cic_q0.comb_stage[3][65]
.sym 88250 cic_q0.comb_stage[3][66]
.sym 88251 cic_q0.comb_stage[3][67]
.sym 88252 cic_q0.comb_stage[3][68]
.sym 88253 cic_q0.comb_stage[3][69]
.sym 88254 cic_q0.comb_stage[3][70]
.sym 88255 cic_q0.comb_stage[3][71]
.sym 88260 cic_q0.comb_stage[2][88]
.sym 88262 cic_q0.comb_stage[2][58]
.sym 88263 cic_q0.comb_stage[2][59]
.sym 88265 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[91]
.sym 88266 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[59]
.sym 88267 cic_q0.comb_stage[2][56]
.sym 88268 cic_q0.comb_stage[2][91]
.sym 88273 cic_q0.comb_stage[1][104]
.sym 88276 cic_q0.comb_stage[2][84]
.sym 88277 cic_q0.comb_stage[2][72]
.sym 88279 cic_q0.comb_stage[2][73]
.sym 88280 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[70]
.sym 88281 cic_q0.comb_stage[1][72]
.sym 88282 cic_q0.comb_stage[2][87]
.sym 88283 cic_q0.comb_stage[1][105]
.sym 88284 $auto$alumacc.cc:474:replace_alu$9614.C[96]
.sym 88289 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 88291 cic_q0.comb_stage[1][99]
.sym 88293 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[97]
.sym 88297 cic_q0.comb_stage[1][96]
.sym 88298 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 88299 cic_q0.comb_stage[1][103]
.sym 88300 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 88301 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 88302 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 88306 cic_q0.comb_stage[1][102]
.sym 88310 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[100]
.sym 88312 cic_q0.comb_stage[1][98]
.sym 88314 cic_q0.comb_stage[1][100]
.sym 88315 cic_q0.comb_stage[1][101]
.sym 88316 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 88317 cic_q0.comb_stage[1][97]
.sym 88321 $auto$alumacc.cc:474:replace_alu$9614.C[97]
.sym 88323 cic_q0.comb_stage[1][96]
.sym 88324 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 88325 $auto$alumacc.cc:474:replace_alu$9614.C[96]
.sym 88327 $auto$alumacc.cc:474:replace_alu$9614.C[98]
.sym 88329 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[97]
.sym 88330 cic_q0.comb_stage[1][97]
.sym 88331 $auto$alumacc.cc:474:replace_alu$9614.C[97]
.sym 88333 $auto$alumacc.cc:474:replace_alu$9614.C[99]
.sym 88335 cic_q0.comb_stage[1][98]
.sym 88336 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 88337 $auto$alumacc.cc:474:replace_alu$9614.C[98]
.sym 88339 $auto$alumacc.cc:474:replace_alu$9614.C[100]
.sym 88341 cic_q0.comb_stage[1][99]
.sym 88342 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 88343 $auto$alumacc.cc:474:replace_alu$9614.C[99]
.sym 88345 $auto$alumacc.cc:474:replace_alu$9614.C[101]
.sym 88347 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[100]
.sym 88348 cic_q0.comb_stage[1][100]
.sym 88349 $auto$alumacc.cc:474:replace_alu$9614.C[100]
.sym 88351 $auto$alumacc.cc:474:replace_alu$9614.C[102]
.sym 88353 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 88354 cic_q0.comb_stage[1][101]
.sym 88355 $auto$alumacc.cc:474:replace_alu$9614.C[101]
.sym 88357 $auto$alumacc.cc:474:replace_alu$9614.C[103]
.sym 88359 cic_q0.comb_stage[1][102]
.sym 88360 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 88361 $auto$alumacc.cc:474:replace_alu$9614.C[102]
.sym 88363 $auto$alumacc.cc:474:replace_alu$9614.C[104]
.sym 88365 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 88366 cic_q0.comb_stage[1][103]
.sym 88367 $auto$alumacc.cc:474:replace_alu$9614.C[103]
.sym 88369 cic_q0.dec[17]_$glb_clk
.sym 88371 cic_q0.comb_stage[3][72]
.sym 88372 cic_q0.comb_stage[3][73]
.sym 88373 cic_q0.comb_stage[3][74]
.sym 88374 cic_q0.comb_stage[3][75]
.sym 88375 cic_q0.comb_stage[3][76]
.sym 88376 cic_q0.comb_stage[3][77]
.sym 88377 cic_q0.comb_stage[3][78]
.sym 88378 cic_q0.comb_stage[3][79]
.sym 88383 cic_q0.comb_stage[2][96]
.sym 88384 cic_q0.comb_stage[3][70]
.sym 88385 cic_q0.comb_stage[2][69]
.sym 88390 cic_q0.comb_stage[2][76]
.sym 88396 cic_q0.comb_stage[2][92]
.sym 88398 cic_q0.comb_stage[2][81]
.sym 88400 cic_q0.comb_stage[2][100]
.sym 88401 cic_q0.comb_stage[2][93]
.sym 88402 cic_q0.comb_stage[2][77]
.sym 88403 cic_q0.comb_stage[2][92]
.sym 88404 cic_q0.comb_stage[2][86]
.sym 88405 cic_q0.comb_stage[2][105]
.sym 88406 cic_q0.comb_stage[2][67]
.sym 88407 $auto$alumacc.cc:474:replace_alu$9614.C[104]
.sym 88413 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 88414 cic_q0.comb_stage[1][61]
.sym 88415 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[105]
.sym 88421 cic_q0.comb_stage[1][17]
.sym 88422 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 88425 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 88433 cic_q0.comb_stage[1][104]
.sym 88434 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 88441 cic_q0.comb_stage[1][72]
.sym 88443 cic_q0.comb_stage[1][105]
.sym 88444 $auto$alumacc.cc:474:replace_alu$9614.C[105]
.sym 88446 cic_q0.comb_stage[1][104]
.sym 88447 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 88448 $auto$alumacc.cc:474:replace_alu$9614.C[104]
.sym 88452 cic_q0.comb_stage[1][105]
.sym 88453 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[105]
.sym 88454 $auto$alumacc.cc:474:replace_alu$9614.C[105]
.sym 88457 cic_q0.comb_stage[1][17]
.sym 88463 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 88469 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 88476 cic_q0.comb_stage[1][61]
.sym 88483 cic_q0.comb_stage[1][72]
.sym 88489 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 88492 cic_q0.dec[17]_$glb_clk
.sym 88494 cic_q0.comb_stage[3][80]
.sym 88495 cic_q0.comb_stage[3][81]
.sym 88496 cic_q0.comb_stage[3][82]
.sym 88497 cic_q0.comb_stage[3][83]
.sym 88498 cic_q0.comb_stage[3][84]
.sym 88499 cic_q0.comb_stage[3][85]
.sym 88500 cic_q0.comb_stage[3][86]
.sym 88501 cic_q0.comb_stage[3][87]
.sym 88508 cic_q0.comb_stage[2][74]
.sym 88510 cic_q0.comb_stage[1][61]
.sym 88515 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[72]
.sym 88517 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[97]
.sym 88519 cic_q0.comb_stage[2][88]
.sym 88520 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[66]
.sym 88521 cic_q0.comb_stage[2][89]
.sym 88523 cic_q0.comb_stage[2][90]
.sym 88525 cic_q0.comb_stage[2][91]
.sym 88526 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[74]
.sym 88535 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 88542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 88543 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 88544 cic_q0.comb_stage[2][66]
.sym 88551 cic_q0.comb_stage[2][70]
.sym 88552 cic_q0.comb_stage[2][77]
.sym 88553 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 88561 cic_q0.comb_stage[1][21]
.sym 88569 cic_q0.comb_stage[2][77]
.sym 88576 cic_q0.comb_stage[1][21]
.sym 88580 cic_q0.comb_stage[2][66]
.sym 88588 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 88595 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 88601 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 88604 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 88613 cic_q0.comb_stage[2][70]
.sym 88615 cic_q0.dec[17]_$glb_clk
.sym 88617 cic_q0.comb_stage[3][88]
.sym 88618 cic_q0.comb_stage[3][89]
.sym 88619 cic_q0.comb_stage[3][90]
.sym 88620 cic_q0.comb_stage[3][91]
.sym 88621 cic_q0.comb_stage[3][92]
.sym 88622 cic_q0.comb_stage[3][93]
.sym 88623 cic_q0.comb_stage[3][94]
.sym 88624 cic_q0.comb_stage[3][95]
.sym 88630 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[84]
.sym 88631 cic_q0.comb_stage[2][85]
.sym 88634 cic_q0.comb_stage[3][87]
.sym 88635 cic_q0.comb_stage[2][82]
.sym 88637 cic_q0.comb_stage[2][83]
.sym 88641 cic_q0.comb_stage[2][99]
.sym 88648 cic_q0.comb_stage[2][99]
.sym 88650 cic_q0.comb_stage[2][98]
.sym 88651 cic_q0.comb_stage[2][98]
.sym 88660 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 88668 cic_q0.comb_stage[3][82]
.sym 88669 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 88673 cic_q0.comb_stage[2][85]
.sym 88675 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 88681 cic_q0.comb_stage[3][95]
.sym 88684 cic_q0.comb_stage[2][93]
.sym 88687 cic_q0.comb_stage[2][87]
.sym 88692 cic_q0.comb_stage[3][82]
.sym 88698 cic_q0.comb_stage[2][85]
.sym 88703 cic_q0.comb_stage[2][87]
.sym 88711 cic_q0.comb_stage[3][95]
.sym 88716 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 88722 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 88729 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 88733 cic_q0.comb_stage[2][93]
.sym 88738 cic_q0.dec[17]_$glb_clk
.sym 88740 cic_q0.comb_stage[3][96]
.sym 88741 cic_q0.comb_stage[3][97]
.sym 88742 cic_q0.comb_stage[3][98]
.sym 88743 cic_q0.comb_stage[3][99]
.sym 88744 cic_q0.comb_stage[3][100]
.sym 88745 cic_q0.comb_stage[3][101]
.sym 88746 cic_q0.comb_stage[3][102]
.sym 88747 cic_q0.comb_stage[3][103]
.sym 88789 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 88790 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 88792 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 88794 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 88800 cic_q0.comb_stage[3][99]
.sym 88801 cic_q0.comb_stage[2][102]
.sym 88803 cic_q0.comb_stage[2][103]
.sym 88812 cic_q0.comb_stage[2][74]
.sym 88816 cic_q0.comb_stage[2][74]
.sym 88821 cic_q0.comb_stage[2][102]
.sym 88828 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 88835 cic_q0.comb_stage[2][103]
.sym 88841 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 88846 cic_q0.comb_stage[3][99]
.sym 88850 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 88857 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 88861 cic_q0.dec[17]_$glb_clk
.sym 88863 cic_q0.comb_stage[3][104]
.sym 88864 cic_q0.comb_stage[3][105]
.sym 88865 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[105]
.sym 88866 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[100]
.sym 88867 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[104]
.sym 88868 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 88869 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 88870 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 88876 cic_q0.comb_stage[3][102]
.sym 88882 o_test[3]$SB_IO_OUT
.sym 88883 cic_q0.comb_stage[2][96]
.sym 88888 cic_q0.comb_stage[2][100]
.sym 88890 cic_q0.comb_stage[2][105]
.sym 88904 cic_q0.comb_stage[3][96]
.sym 88905 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 88907 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 88913 cic_q0.comb_stage[3][97]
.sym 88914 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 88917 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 88921 cic_q0.comb_stage[3][105]
.sym 88927 cic_q0.comb_stage[2][96]
.sym 88938 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 88944 cic_q0.comb_stage[3][96]
.sym 88952 cic_q0.comb_stage[3][105]
.sym 88955 cic_q0.comb_stage[2][96]
.sym 88962 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 88968 cic_q0.comb_stage[3][97]
.sym 88975 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 88981 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 88984 cic_q0.dec[17]_$glb_clk
.sym 89109 cic_q0.comb_stage[1][57]
.sym 89225 cic_q0.comb_stage[1][72]
.sym 89406 cic_q0.comb_stage[1][2]
.sym 89408 cic_q0.comb_stage[1][3]
.sym 89419 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 89423 cic_q0.comb_stage[0][7]
.sym 89425 cic_q0.comb_stage[0][1]
.sym 89432 cic_q0.comb_stage[0][12]
.sym 89433 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 89437 cic_q0.comb_stage[0][14]
.sym 89438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 89440 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 89449 cic_q0.comb_stage[0][7]
.sym 89453 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 89461 cic_q0.comb_stage[0][1]
.sym 89466 cic_q0.comb_stage[0][12]
.sym 89472 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 89477 cic_q0.comb_stage[0][14]
.sym 89486 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 89489 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 89494 cic_q0.dec[17]_$glb_clk
.sym 89506 cic_q0.comb_stage[1][17]
.sym 89507 cic_q0.comb_stage[1][60]
.sym 89522 cic_q0.comb_stage[1][5]
.sym 89525 cic_q0.comb_stage[1][8]
.sym 89538 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[7]
.sym 89540 cic_q0.comb_stage[0][2]
.sym 89544 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[3]
.sym 89546 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[4]
.sym 89549 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[6]
.sym 89550 cic_q0.comb_stage[0][5]
.sym 89552 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[1]
.sym 89553 cic_q0.comb_stage[0][6]
.sym 89556 cic_q0.comb_stage[0][1]
.sym 89557 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[2]
.sym 89559 cic_q0.comb_stage[0][3]
.sym 89562 cic_q0.comb_stage[0][7]
.sym 89563 cic_q0.comb_stage[0][4]
.sym 89565 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[5]
.sym 89566 cic_q0.comb_stage[0][0]
.sym 89567 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 89569 $auto$alumacc.cc:474:replace_alu$9611.C[1]
.sym 89571 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 89572 cic_q0.comb_stage[0][0]
.sym 89575 $auto$alumacc.cc:474:replace_alu$9611.C[2]
.sym 89577 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[1]
.sym 89578 cic_q0.comb_stage[0][1]
.sym 89579 $auto$alumacc.cc:474:replace_alu$9611.C[1]
.sym 89581 $auto$alumacc.cc:474:replace_alu$9611.C[3]
.sym 89583 cic_q0.comb_stage[0][2]
.sym 89584 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[2]
.sym 89585 $auto$alumacc.cc:474:replace_alu$9611.C[2]
.sym 89587 $auto$alumacc.cc:474:replace_alu$9611.C[4]
.sym 89589 cic_q0.comb_stage[0][3]
.sym 89590 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[3]
.sym 89591 $auto$alumacc.cc:474:replace_alu$9611.C[3]
.sym 89593 $auto$alumacc.cc:474:replace_alu$9611.C[5]
.sym 89595 cic_q0.comb_stage[0][4]
.sym 89596 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[4]
.sym 89597 $auto$alumacc.cc:474:replace_alu$9611.C[4]
.sym 89599 $auto$alumacc.cc:474:replace_alu$9611.C[6]
.sym 89601 cic_q0.comb_stage[0][5]
.sym 89602 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[5]
.sym 89603 $auto$alumacc.cc:474:replace_alu$9611.C[5]
.sym 89605 $auto$alumacc.cc:474:replace_alu$9611.C[7]
.sym 89607 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[6]
.sym 89608 cic_q0.comb_stage[0][6]
.sym 89609 $auto$alumacc.cc:474:replace_alu$9611.C[6]
.sym 89611 $auto$alumacc.cc:474:replace_alu$9611.C[8]
.sym 89613 cic_q0.comb_stage[0][7]
.sym 89614 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[7]
.sym 89615 $auto$alumacc.cc:474:replace_alu$9611.C[7]
.sym 89617 cic_q0.dec[17]_$glb_clk
.sym 89620 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[13]
.sym 89621 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[8]
.sym 89622 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 89623 o_adcfb_n$SB_IO_OUT
.sym 89624 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[11]
.sym 89625 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 89626 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 89629 cic_q0.comb_stage[1][11]
.sym 89630 cic_q0.comb_stage[1][32]
.sym 89643 cic_q0.comb_stage[1][12]
.sym 89645 cic_q0.comb_stage[1][13]
.sym 89648 cic_q0.comb_stage[1][4]
.sym 89653 cic_q0.comb_stage[1][9]
.sym 89655 $auto$alumacc.cc:474:replace_alu$9611.C[8]
.sym 89661 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[8]
.sym 89662 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[9]
.sym 89663 cic_q0.comb_stage[0][15]
.sym 89664 cic_q0.comb_stage[0][12]
.sym 89665 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[10]
.sym 89668 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[12]
.sym 89672 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[14]
.sym 89675 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[15]
.sym 89677 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[13]
.sym 89680 cic_q0.comb_stage[0][8]
.sym 89681 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[11]
.sym 89682 cic_q0.comb_stage[0][13]
.sym 89685 cic_q0.comb_stage[0][11]
.sym 89686 cic_q0.comb_stage[0][9]
.sym 89687 cic_q0.comb_stage[0][14]
.sym 89689 cic_q0.comb_stage[0][10]
.sym 89692 $auto$alumacc.cc:474:replace_alu$9611.C[9]
.sym 89694 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[8]
.sym 89695 cic_q0.comb_stage[0][8]
.sym 89696 $auto$alumacc.cc:474:replace_alu$9611.C[8]
.sym 89698 $auto$alumacc.cc:474:replace_alu$9611.C[10]
.sym 89700 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[9]
.sym 89701 cic_q0.comb_stage[0][9]
.sym 89702 $auto$alumacc.cc:474:replace_alu$9611.C[9]
.sym 89704 $auto$alumacc.cc:474:replace_alu$9611.C[11]
.sym 89706 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[10]
.sym 89707 cic_q0.comb_stage[0][10]
.sym 89708 $auto$alumacc.cc:474:replace_alu$9611.C[10]
.sym 89710 $auto$alumacc.cc:474:replace_alu$9611.C[12]
.sym 89712 cic_q0.comb_stage[0][11]
.sym 89713 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[11]
.sym 89714 $auto$alumacc.cc:474:replace_alu$9611.C[11]
.sym 89716 $auto$alumacc.cc:474:replace_alu$9611.C[13]
.sym 89718 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[12]
.sym 89719 cic_q0.comb_stage[0][12]
.sym 89720 $auto$alumacc.cc:474:replace_alu$9611.C[12]
.sym 89722 $auto$alumacc.cc:474:replace_alu$9611.C[14]
.sym 89724 cic_q0.comb_stage[0][13]
.sym 89725 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[13]
.sym 89726 $auto$alumacc.cc:474:replace_alu$9611.C[13]
.sym 89728 $auto$alumacc.cc:474:replace_alu$9611.C[15]
.sym 89730 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[14]
.sym 89731 cic_q0.comb_stage[0][14]
.sym 89732 $auto$alumacc.cc:474:replace_alu$9611.C[14]
.sym 89734 $auto$alumacc.cc:474:replace_alu$9611.C[16]
.sym 89736 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[15]
.sym 89737 cic_q0.comb_stage[0][15]
.sym 89738 $auto$alumacc.cc:474:replace_alu$9611.C[15]
.sym 89740 cic_q0.dec[17]_$glb_clk
.sym 89746 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 89748 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[21]
.sym 89752 cic_q0.comb_stage[1][19]
.sym 89753 cic_q0.comb_stage[1][104]
.sym 89760 cic_q0.comb_stage[1][10]
.sym 89764 o_adcfb_p$SB_IO_OUT
.sym 89765 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[8]
.sym 89767 cic_q0.comb_stage[1][10]
.sym 89769 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 89770 cic_q0.comb_stage[1][34]
.sym 89773 cic_q0.comb_stage[1][25]
.sym 89776 cic_q0.comb_stage[0][22]
.sym 89777 cic_q0.comb_stage[1][15]
.sym 89778 $auto$alumacc.cc:474:replace_alu$9611.C[16]
.sym 89783 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[16]
.sym 89786 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[18]
.sym 89791 cic_q0.comb_stage[0][16]
.sym 89793 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[17]
.sym 89794 cic_q0.comb_stage[0][19]
.sym 89797 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[20]
.sym 89799 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[23]
.sym 89801 cic_q0.comb_stage[0][20]
.sym 89802 cic_q0.comb_stage[0][22]
.sym 89805 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[21]
.sym 89807 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[19]
.sym 89809 cic_q0.comb_stage[0][23]
.sym 89810 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[22]
.sym 89812 cic_q0.comb_stage[0][17]
.sym 89813 cic_q0.comb_stage[0][21]
.sym 89814 cic_q0.comb_stage[0][18]
.sym 89815 $auto$alumacc.cc:474:replace_alu$9611.C[17]
.sym 89817 cic_q0.comb_stage[0][16]
.sym 89818 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[16]
.sym 89819 $auto$alumacc.cc:474:replace_alu$9611.C[16]
.sym 89821 $auto$alumacc.cc:474:replace_alu$9611.C[18]
.sym 89823 cic_q0.comb_stage[0][17]
.sym 89824 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[17]
.sym 89825 $auto$alumacc.cc:474:replace_alu$9611.C[17]
.sym 89827 $auto$alumacc.cc:474:replace_alu$9611.C[19]
.sym 89829 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[18]
.sym 89830 cic_q0.comb_stage[0][18]
.sym 89831 $auto$alumacc.cc:474:replace_alu$9611.C[18]
.sym 89833 $auto$alumacc.cc:474:replace_alu$9611.C[20]
.sym 89835 cic_q0.comb_stage[0][19]
.sym 89836 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[19]
.sym 89837 $auto$alumacc.cc:474:replace_alu$9611.C[19]
.sym 89839 $auto$alumacc.cc:474:replace_alu$9611.C[21]
.sym 89841 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[20]
.sym 89842 cic_q0.comb_stage[0][20]
.sym 89843 $auto$alumacc.cc:474:replace_alu$9611.C[20]
.sym 89845 $auto$alumacc.cc:474:replace_alu$9611.C[22]
.sym 89847 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[21]
.sym 89848 cic_q0.comb_stage[0][21]
.sym 89849 $auto$alumacc.cc:474:replace_alu$9611.C[21]
.sym 89851 $auto$alumacc.cc:474:replace_alu$9611.C[23]
.sym 89853 cic_q0.comb_stage[0][22]
.sym 89854 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[22]
.sym 89855 $auto$alumacc.cc:474:replace_alu$9611.C[22]
.sym 89857 $auto$alumacc.cc:474:replace_alu$9611.C[24]
.sym 89859 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[23]
.sym 89860 cic_q0.comb_stage[0][23]
.sym 89861 $auto$alumacc.cc:474:replace_alu$9611.C[23]
.sym 89863 cic_q0.dec[17]_$glb_clk
.sym 89865 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 89866 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[26]
.sym 89867 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[31]
.sym 89868 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[37]
.sym 89869 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 89870 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 89871 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 89872 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[30]
.sym 89876 cic_q0.comb_stage[1][98]
.sym 89880 cic_q0.comb_stage[0][19]
.sym 89887 cic_q0.comb_stage[0][16]
.sym 89889 cic_q0.comb_stage[1][3]
.sym 89891 cic_q0.comb_stage[0][30]
.sym 89898 cic_q0.comb_stage[1][2]
.sym 89901 $auto$alumacc.cc:474:replace_alu$9611.C[24]
.sym 89906 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[28]
.sym 89909 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[30]
.sym 89912 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[27]
.sym 89913 cic_q0.comb_stage[0][24]
.sym 89917 cic_q0.comb_stage[0][30]
.sym 89919 cic_q0.comb_stage[0][25]
.sym 89922 cic_q0.comb_stage[0][26]
.sym 89923 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[26]
.sym 89924 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[24]
.sym 89928 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[29]
.sym 89929 cic_q0.comb_stage[0][27]
.sym 89930 cic_q0.comb_stage[0][28]
.sym 89932 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[31]
.sym 89933 cic_q0.comb_stage[0][31]
.sym 89934 cic_q0.comb_stage[0][29]
.sym 89936 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[25]
.sym 89938 $auto$alumacc.cc:474:replace_alu$9611.C[25]
.sym 89940 cic_q0.comb_stage[0][24]
.sym 89941 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[24]
.sym 89942 $auto$alumacc.cc:474:replace_alu$9611.C[24]
.sym 89944 $auto$alumacc.cc:474:replace_alu$9611.C[26]
.sym 89946 cic_q0.comb_stage[0][25]
.sym 89947 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[25]
.sym 89948 $auto$alumacc.cc:474:replace_alu$9611.C[25]
.sym 89950 $auto$alumacc.cc:474:replace_alu$9611.C[27]
.sym 89952 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[26]
.sym 89953 cic_q0.comb_stage[0][26]
.sym 89954 $auto$alumacc.cc:474:replace_alu$9611.C[26]
.sym 89956 $auto$alumacc.cc:474:replace_alu$9611.C[28]
.sym 89958 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[27]
.sym 89959 cic_q0.comb_stage[0][27]
.sym 89960 $auto$alumacc.cc:474:replace_alu$9611.C[27]
.sym 89962 $auto$alumacc.cc:474:replace_alu$9611.C[29]
.sym 89964 cic_q0.comb_stage[0][28]
.sym 89965 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[28]
.sym 89966 $auto$alumacc.cc:474:replace_alu$9611.C[28]
.sym 89968 $auto$alumacc.cc:474:replace_alu$9611.C[30]
.sym 89970 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[29]
.sym 89971 cic_q0.comb_stage[0][29]
.sym 89972 $auto$alumacc.cc:474:replace_alu$9611.C[29]
.sym 89974 $auto$alumacc.cc:474:replace_alu$9611.C[31]
.sym 89976 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[30]
.sym 89977 cic_q0.comb_stage[0][30]
.sym 89978 $auto$alumacc.cc:474:replace_alu$9611.C[30]
.sym 89980 $auto$alumacc.cc:474:replace_alu$9611.C[32]
.sym 89982 cic_q0.comb_stage[0][31]
.sym 89983 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[31]
.sym 89984 $auto$alumacc.cc:474:replace_alu$9611.C[31]
.sym 89986 cic_q0.dec[17]_$glb_clk
.sym 89988 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[34]
.sym 89989 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[49]
.sym 89990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 89991 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 89992 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[41]
.sym 89993 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[36]
.sym 89994 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 89995 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 89998 cic_q0.comb_stage[1][35]
.sym 90003 cic_q0.comb_stage[0][33]
.sym 90005 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[30]
.sym 90006 cic_q0.comb_stage[0][37]
.sym 90012 cic_q0.comb_stage[1][36]
.sym 90013 cic_q0.comb_stage[1][46]
.sym 90017 cic_q0.comb_stage[1][8]
.sym 90018 cic_q0.comb_stage[0][47]
.sym 90019 cic_q0.comb_stage[1][5]
.sym 90020 cic_q0.comb_stage[1][32]
.sym 90021 cic_q0.comb_stage[1][30]
.sym 90023 cic_q0.comb_stage[1][43]
.sym 90024 $auto$alumacc.cc:474:replace_alu$9611.C[32]
.sym 90032 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[37]
.sym 90034 cic_q0.comb_stage[0][35]
.sym 90040 cic_q0.comb_stage[0][39]
.sym 90044 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[36]
.sym 90045 cic_q0.comb_stage[0][33]
.sym 90048 cic_q0.comb_stage[0][38]
.sym 90049 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[32]
.sym 90050 cic_q0.comb_stage[0][32]
.sym 90051 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[38]
.sym 90052 cic_q0.comb_stage[0][36]
.sym 90053 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[34]
.sym 90054 cic_q0.comb_stage[0][34]
.sym 90055 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[39]
.sym 90056 cic_q0.comb_stage[0][37]
.sym 90058 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[35]
.sym 90059 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[33]
.sym 90061 $auto$alumacc.cc:474:replace_alu$9611.C[33]
.sym 90063 cic_q0.comb_stage[0][32]
.sym 90064 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[32]
.sym 90065 $auto$alumacc.cc:474:replace_alu$9611.C[32]
.sym 90067 $auto$alumacc.cc:474:replace_alu$9611.C[34]
.sym 90069 cic_q0.comb_stage[0][33]
.sym 90070 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[33]
.sym 90071 $auto$alumacc.cc:474:replace_alu$9611.C[33]
.sym 90073 $auto$alumacc.cc:474:replace_alu$9611.C[35]
.sym 90075 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[34]
.sym 90076 cic_q0.comb_stage[0][34]
.sym 90077 $auto$alumacc.cc:474:replace_alu$9611.C[34]
.sym 90079 $auto$alumacc.cc:474:replace_alu$9611.C[36]
.sym 90081 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[35]
.sym 90082 cic_q0.comb_stage[0][35]
.sym 90083 $auto$alumacc.cc:474:replace_alu$9611.C[35]
.sym 90085 $auto$alumacc.cc:474:replace_alu$9611.C[37]
.sym 90087 cic_q0.comb_stage[0][36]
.sym 90088 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[36]
.sym 90089 $auto$alumacc.cc:474:replace_alu$9611.C[36]
.sym 90091 $auto$alumacc.cc:474:replace_alu$9611.C[38]
.sym 90093 cic_q0.comb_stage[0][37]
.sym 90094 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[37]
.sym 90095 $auto$alumacc.cc:474:replace_alu$9611.C[37]
.sym 90097 $auto$alumacc.cc:474:replace_alu$9611.C[39]
.sym 90099 cic_q0.comb_stage[0][38]
.sym 90100 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[38]
.sym 90101 $auto$alumacc.cc:474:replace_alu$9611.C[38]
.sym 90103 $auto$alumacc.cc:474:replace_alu$9611.C[40]
.sym 90105 cic_q0.comb_stage[0][39]
.sym 90106 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[39]
.sym 90107 $auto$alumacc.cc:474:replace_alu$9611.C[39]
.sym 90109 cic_q0.dec[17]_$glb_clk
.sym 90111 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[58]
.sym 90112 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 90113 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 90114 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[60]
.sym 90115 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 90116 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[42]
.sym 90117 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 90118 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 90121 cic_q0.comb_stage[1][43]
.sym 90122 cic_q0.comb_stage[1][100]
.sym 90126 cic_q0.comb_stage[0][39]
.sym 90131 cic_q0.comb_stage[0][49]
.sym 90138 cic_q0.comb_stage[0][49]
.sym 90140 cic_q0.comb_stage[1][36]
.sym 90141 cic_q0.comb_stage[1][4]
.sym 90142 cic_q0.comb_stage[1][13]
.sym 90143 cic_q0.comb_stage[1][12]
.sym 90144 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[58]
.sym 90145 cic_q0.comb_stage[1][9]
.sym 90146 cic_q0.comb_stage[1][51]
.sym 90147 $auto$alumacc.cc:474:replace_alu$9611.C[40]
.sym 90152 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[43]
.sym 90153 cic_q0.comb_stage[0][44]
.sym 90155 cic_q0.comb_stage[0][46]
.sym 90163 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[46]
.sym 90164 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[41]
.sym 90167 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[47]
.sym 90168 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[40]
.sym 90172 cic_q0.comb_stage[0][45]
.sym 90173 cic_q0.comb_stage[0][43]
.sym 90174 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[44]
.sym 90175 cic_q0.comb_stage[0][42]
.sym 90176 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[45]
.sym 90178 cic_q0.comb_stage[0][47]
.sym 90181 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[42]
.sym 90182 cic_q0.comb_stage[0][40]
.sym 90183 cic_q0.comb_stage[0][41]
.sym 90184 $auto$alumacc.cc:474:replace_alu$9611.C[41]
.sym 90186 cic_q0.comb_stage[0][40]
.sym 90187 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[40]
.sym 90188 $auto$alumacc.cc:474:replace_alu$9611.C[40]
.sym 90190 $auto$alumacc.cc:474:replace_alu$9611.C[42]
.sym 90192 cic_q0.comb_stage[0][41]
.sym 90193 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[41]
.sym 90194 $auto$alumacc.cc:474:replace_alu$9611.C[41]
.sym 90196 $auto$alumacc.cc:474:replace_alu$9611.C[43]
.sym 90198 cic_q0.comb_stage[0][42]
.sym 90199 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[42]
.sym 90200 $auto$alumacc.cc:474:replace_alu$9611.C[42]
.sym 90202 $auto$alumacc.cc:474:replace_alu$9611.C[44]
.sym 90204 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[43]
.sym 90205 cic_q0.comb_stage[0][43]
.sym 90206 $auto$alumacc.cc:474:replace_alu$9611.C[43]
.sym 90208 $auto$alumacc.cc:474:replace_alu$9611.C[45]
.sym 90210 cic_q0.comb_stage[0][44]
.sym 90211 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[44]
.sym 90212 $auto$alumacc.cc:474:replace_alu$9611.C[44]
.sym 90214 $auto$alumacc.cc:474:replace_alu$9611.C[46]
.sym 90216 cic_q0.comb_stage[0][45]
.sym 90217 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[45]
.sym 90218 $auto$alumacc.cc:474:replace_alu$9611.C[45]
.sym 90220 $auto$alumacc.cc:474:replace_alu$9611.C[47]
.sym 90222 cic_q0.comb_stage[0][46]
.sym 90223 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[46]
.sym 90224 $auto$alumacc.cc:474:replace_alu$9611.C[46]
.sym 90226 $auto$alumacc.cc:474:replace_alu$9611.C[48]
.sym 90228 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[47]
.sym 90229 cic_q0.comb_stage[0][47]
.sym 90230 $auto$alumacc.cc:474:replace_alu$9611.C[47]
.sym 90232 cic_q0.dec[17]_$glb_clk
.sym 90234 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[48]
.sym 90235 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 90236 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[50]
.sym 90237 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 90238 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 90239 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 90240 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[71]
.sym 90241 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 90244 cic_q0.comb_stage[1][51]
.sym 90245 cic_q0.comb_stage[1][58]
.sym 90250 cic_q0.comb_stage[1][41]
.sym 90251 cic_q0.comb_stage[0][46]
.sym 90255 cic_q0.comb_stage[0][60]
.sym 90258 cic_q0.comb_stage[1][15]
.sym 90259 cic_q0.comb_stage[1][62]
.sym 90260 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[60]
.sym 90261 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 90262 cic_q0.comb_stage[1][34]
.sym 90263 cic_q0.comb_stage[1][44]
.sym 90264 cic_q0.comb_stage[0][50]
.sym 90265 cic_q0.comb_stage[0][86]
.sym 90266 cic_q0.comb_stage[1][25]
.sym 90267 cic_q0.comb_stage[1][10]
.sym 90268 cic_q0.comb_stage[1][49]
.sym 90269 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[97]
.sym 90270 $auto$alumacc.cc:474:replace_alu$9611.C[48]
.sym 90276 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[50]
.sym 90277 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[54]
.sym 90280 cic_q0.comb_stage[0][54]
.sym 90281 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[53]
.sym 90286 cic_q0.comb_stage[0][55]
.sym 90287 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[52]
.sym 90290 cic_q0.comb_stage[0][50]
.sym 90291 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[51]
.sym 90296 cic_q0.comb_stage[0][51]
.sym 90298 cic_q0.comb_stage[0][49]
.sym 90299 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[48]
.sym 90301 cic_q0.comb_stage[0][53]
.sym 90302 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[49]
.sym 90303 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[55]
.sym 90304 cic_q0.comb_stage[0][48]
.sym 90306 cic_q0.comb_stage[0][52]
.sym 90307 $auto$alumacc.cc:474:replace_alu$9611.C[49]
.sym 90309 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[48]
.sym 90310 cic_q0.comb_stage[0][48]
.sym 90311 $auto$alumacc.cc:474:replace_alu$9611.C[48]
.sym 90313 $auto$alumacc.cc:474:replace_alu$9611.C[50]
.sym 90315 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[49]
.sym 90316 cic_q0.comb_stage[0][49]
.sym 90317 $auto$alumacc.cc:474:replace_alu$9611.C[49]
.sym 90319 $auto$alumacc.cc:474:replace_alu$9611.C[51]
.sym 90321 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[50]
.sym 90322 cic_q0.comb_stage[0][50]
.sym 90323 $auto$alumacc.cc:474:replace_alu$9611.C[50]
.sym 90325 $auto$alumacc.cc:474:replace_alu$9611.C[52]
.sym 90327 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[51]
.sym 90328 cic_q0.comb_stage[0][51]
.sym 90329 $auto$alumacc.cc:474:replace_alu$9611.C[51]
.sym 90331 $auto$alumacc.cc:474:replace_alu$9611.C[53]
.sym 90333 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[52]
.sym 90334 cic_q0.comb_stage[0][52]
.sym 90335 $auto$alumacc.cc:474:replace_alu$9611.C[52]
.sym 90337 $auto$alumacc.cc:474:replace_alu$9611.C[54]
.sym 90339 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[53]
.sym 90340 cic_q0.comb_stage[0][53]
.sym 90341 $auto$alumacc.cc:474:replace_alu$9611.C[53]
.sym 90343 $auto$alumacc.cc:474:replace_alu$9611.C[55]
.sym 90345 cic_q0.comb_stage[0][54]
.sym 90346 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[54]
.sym 90347 $auto$alumacc.cc:474:replace_alu$9611.C[54]
.sym 90349 $auto$alumacc.cc:474:replace_alu$9611.C[56]
.sym 90351 cic_q0.comb_stage[0][55]
.sym 90352 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[55]
.sym 90353 $auto$alumacc.cc:474:replace_alu$9611.C[55]
.sym 90355 cic_q0.dec[17]_$glb_clk
.sym 90357 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[64]
.sym 90358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 90359 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 90360 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 90361 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[65]
.sym 90362 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[7]
.sym 90363 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 90364 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[86]
.sym 90367 cic_q0.comb_stage[1][73]
.sym 90368 cic_q0.comb_stage[1][80]
.sym 90372 cic_q0.comb_stage[0][55]
.sym 90373 cic_q0.comb_stage[1][49]
.sym 90375 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[52]
.sym 90376 cic_q0.comb_stage[0][54]
.sym 90379 cic_q0.comb_stage[0][71]
.sym 90380 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[50]
.sym 90381 cic_q0.comb_stage[1][3]
.sym 90382 cic_q0.comb_stage[1][50]
.sym 90383 cic_q0.comb_stage[1][73]
.sym 90384 cic_q0.comb_stage[0][97]
.sym 90386 cic_q0.comb_stage[1][52]
.sym 90387 cic_q0.comb_stage[0][65]
.sym 90388 cic_q0.comb_stage[0][58]
.sym 90389 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[71]
.sym 90390 cic_q0.comb_stage[1][66]
.sym 90391 cic_q0.comb_stage[1][2]
.sym 90392 cic_q0.comb_stage[1][55]
.sym 90393 $auto$alumacc.cc:474:replace_alu$9611.C[56]
.sym 90399 cic_q0.comb_stage[0][61]
.sym 90400 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[63]
.sym 90401 cic_q0.comb_stage[0][63]
.sym 90404 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[56]
.sym 90407 cic_q0.comb_stage[0][57]
.sym 90409 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[62]
.sym 90410 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[57]
.sym 90412 cic_q0.comb_stage[0][58]
.sym 90414 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[58]
.sym 90415 cic_q0.comb_stage[0][62]
.sym 90419 cic_q0.comb_stage[0][56]
.sym 90420 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[60]
.sym 90425 cic_q0.comb_stage[0][59]
.sym 90426 cic_q0.comb_stage[0][60]
.sym 90427 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[61]
.sym 90428 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[59]
.sym 90430 $auto$alumacc.cc:474:replace_alu$9611.C[57]
.sym 90432 cic_q0.comb_stage[0][56]
.sym 90433 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[56]
.sym 90434 $auto$alumacc.cc:474:replace_alu$9611.C[56]
.sym 90436 $auto$alumacc.cc:474:replace_alu$9611.C[58]
.sym 90438 cic_q0.comb_stage[0][57]
.sym 90439 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[57]
.sym 90440 $auto$alumacc.cc:474:replace_alu$9611.C[57]
.sym 90442 $auto$alumacc.cc:474:replace_alu$9611.C[59]
.sym 90444 cic_q0.comb_stage[0][58]
.sym 90445 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[58]
.sym 90446 $auto$alumacc.cc:474:replace_alu$9611.C[58]
.sym 90448 $auto$alumacc.cc:474:replace_alu$9611.C[60]
.sym 90450 cic_q0.comb_stage[0][59]
.sym 90451 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[59]
.sym 90452 $auto$alumacc.cc:474:replace_alu$9611.C[59]
.sym 90454 $auto$alumacc.cc:474:replace_alu$9611.C[61]
.sym 90456 cic_q0.comb_stage[0][60]
.sym 90457 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[60]
.sym 90458 $auto$alumacc.cc:474:replace_alu$9611.C[60]
.sym 90460 $auto$alumacc.cc:474:replace_alu$9611.C[62]
.sym 90462 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[61]
.sym 90463 cic_q0.comb_stage[0][61]
.sym 90464 $auto$alumacc.cc:474:replace_alu$9611.C[61]
.sym 90466 $auto$alumacc.cc:474:replace_alu$9611.C[63]
.sym 90468 cic_q0.comb_stage[0][62]
.sym 90469 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[62]
.sym 90470 $auto$alumacc.cc:474:replace_alu$9611.C[62]
.sym 90472 $auto$alumacc.cc:474:replace_alu$9611.C[64]
.sym 90474 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[63]
.sym 90475 cic_q0.comb_stage[0][63]
.sym 90476 $auto$alumacc.cc:474:replace_alu$9611.C[63]
.sym 90478 cic_q0.dec[17]_$glb_clk
.sym 90480 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[73]
.sym 90481 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 90482 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[76]
.sym 90483 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 90484 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 90485 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[97]
.sym 90486 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 90487 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[72]
.sym 90490 cic_q0.comb_stage[1][67]
.sym 90492 cic_q0.comb_stage[1][56]
.sym 90493 cic_q0.comb_stage[0][61]
.sym 90495 cic_q0.comb_stage[0][65]
.sym 90496 cic_q0.comb_stage[0][64]
.sym 90497 cic_q0.comb_stage[0][63]
.sym 90502 cic_q0.comb_stage[1][7]
.sym 90505 cic_q0.comb_stage[1][8]
.sym 90506 cic_q0.comb_stage[1][46]
.sym 90507 cic_q0.comb_stage[1][59]
.sym 90508 cic_q0.comb_stage[1][32]
.sym 90509 cic_q0.comb_stage[1][60]
.sym 90510 cic_q0.comb_stage[1][71]
.sym 90511 cic_q0.comb_stage[0][70]
.sym 90512 cic_q0.comb_stage[1][5]
.sym 90513 cic_q0.comb_stage[1][62]
.sym 90514 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[86]
.sym 90515 cic_q0.comb_stage[1][43]
.sym 90516 $auto$alumacc.cc:474:replace_alu$9611.C[64]
.sym 90523 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[70]
.sym 90525 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[65]
.sym 90527 cic_q0.comb_stage[0][66]
.sym 90529 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[64]
.sym 90531 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[68]
.sym 90535 cic_q0.comb_stage[0][70]
.sym 90538 cic_q0.comb_stage[0][69]
.sym 90541 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[69]
.sym 90543 cic_q0.comb_stage[0][67]
.sym 90545 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[67]
.sym 90547 cic_q0.comb_stage[0][65]
.sym 90548 cic_q0.comb_stage[0][64]
.sym 90549 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[71]
.sym 90550 cic_q0.comb_stage[0][71]
.sym 90551 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[66]
.sym 90552 cic_q0.comb_stage[0][68]
.sym 90553 $auto$alumacc.cc:474:replace_alu$9611.C[65]
.sym 90555 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[64]
.sym 90556 cic_q0.comb_stage[0][64]
.sym 90557 $auto$alumacc.cc:474:replace_alu$9611.C[64]
.sym 90559 $auto$alumacc.cc:474:replace_alu$9611.C[66]
.sym 90561 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[65]
.sym 90562 cic_q0.comb_stage[0][65]
.sym 90563 $auto$alumacc.cc:474:replace_alu$9611.C[65]
.sym 90565 $auto$alumacc.cc:474:replace_alu$9611.C[67]
.sym 90567 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[66]
.sym 90568 cic_q0.comb_stage[0][66]
.sym 90569 $auto$alumacc.cc:474:replace_alu$9611.C[66]
.sym 90571 $auto$alumacc.cc:474:replace_alu$9611.C[68]
.sym 90573 cic_q0.comb_stage[0][67]
.sym 90574 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[67]
.sym 90575 $auto$alumacc.cc:474:replace_alu$9611.C[67]
.sym 90577 $auto$alumacc.cc:474:replace_alu$9611.C[69]
.sym 90579 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[68]
.sym 90580 cic_q0.comb_stage[0][68]
.sym 90581 $auto$alumacc.cc:474:replace_alu$9611.C[68]
.sym 90583 $auto$alumacc.cc:474:replace_alu$9611.C[70]
.sym 90585 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[69]
.sym 90586 cic_q0.comb_stage[0][69]
.sym 90587 $auto$alumacc.cc:474:replace_alu$9611.C[69]
.sym 90589 $auto$alumacc.cc:474:replace_alu$9611.C[71]
.sym 90591 cic_q0.comb_stage[0][70]
.sym 90592 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[70]
.sym 90593 $auto$alumacc.cc:474:replace_alu$9611.C[70]
.sym 90595 $auto$alumacc.cc:474:replace_alu$9611.C[72]
.sym 90597 cic_q0.comb_stage[0][71]
.sym 90598 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[71]
.sym 90599 $auto$alumacc.cc:474:replace_alu$9611.C[71]
.sym 90601 cic_q0.dec[17]_$glb_clk
.sym 90603 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 90604 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[75]
.sym 90605 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 90606 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 90607 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[11]
.sym 90608 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 90609 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 90610 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 90613 cic_q0.comb_stage[1][57]
.sym 90615 cic_q0.comb_stage[0][84]
.sym 90619 cic_q0.comb_stage[1][65]
.sym 90621 cic_q0.comb_stage[0][73]
.sym 90625 cic_q0.comb_stage[1][68]
.sym 90626 cic_q0.comb_stage[0][76]
.sym 90627 cic_q0.comb_stage[1][51]
.sym 90628 cic_q0.comb_stage[1][36]
.sym 90629 cic_q0.comb_stage[0][67]
.sym 90631 cic_q0.comb_stage[1][12]
.sym 90633 cic_q0.comb_stage[1][4]
.sym 90634 cic_q0.comb_stage[1][13]
.sym 90635 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 90636 cic_q0.comb_stage[1][70]
.sym 90637 cic_q0.comb_stage[1][9]
.sym 90638 cic_q0.comb_stage[1][83]
.sym 90639 $auto$alumacc.cc:474:replace_alu$9611.C[72]
.sym 90644 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[73]
.sym 90647 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[74]
.sym 90651 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[79]
.sym 90652 cic_q0.comb_stage[0][77]
.sym 90653 cic_q0.comb_stage[0][76]
.sym 90654 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[76]
.sym 90658 cic_q0.comb_stage[0][75]
.sym 90659 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[72]
.sym 90663 cic_q0.comb_stage[0][78]
.sym 90664 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[77]
.sym 90668 cic_q0.comb_stage[0][73]
.sym 90669 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[75]
.sym 90671 cic_q0.comb_stage[0][74]
.sym 90673 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[78]
.sym 90674 cic_q0.comb_stage[0][72]
.sym 90675 cic_q0.comb_stage[0][79]
.sym 90676 $auto$alumacc.cc:474:replace_alu$9611.C[73]
.sym 90678 cic_q0.comb_stage[0][72]
.sym 90679 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[72]
.sym 90680 $auto$alumacc.cc:474:replace_alu$9611.C[72]
.sym 90682 $auto$alumacc.cc:474:replace_alu$9611.C[74]
.sym 90684 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[73]
.sym 90685 cic_q0.comb_stage[0][73]
.sym 90686 $auto$alumacc.cc:474:replace_alu$9611.C[73]
.sym 90688 $auto$alumacc.cc:474:replace_alu$9611.C[75]
.sym 90690 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[74]
.sym 90691 cic_q0.comb_stage[0][74]
.sym 90692 $auto$alumacc.cc:474:replace_alu$9611.C[74]
.sym 90694 $auto$alumacc.cc:474:replace_alu$9611.C[76]
.sym 90696 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[75]
.sym 90697 cic_q0.comb_stage[0][75]
.sym 90698 $auto$alumacc.cc:474:replace_alu$9611.C[75]
.sym 90700 $auto$alumacc.cc:474:replace_alu$9611.C[77]
.sym 90702 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[76]
.sym 90703 cic_q0.comb_stage[0][76]
.sym 90704 $auto$alumacc.cc:474:replace_alu$9611.C[76]
.sym 90706 $auto$alumacc.cc:474:replace_alu$9611.C[78]
.sym 90708 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[77]
.sym 90709 cic_q0.comb_stage[0][77]
.sym 90710 $auto$alumacc.cc:474:replace_alu$9611.C[77]
.sym 90712 $auto$alumacc.cc:474:replace_alu$9611.C[79]
.sym 90714 cic_q0.comb_stage[0][78]
.sym 90715 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[78]
.sym 90716 $auto$alumacc.cc:474:replace_alu$9611.C[78]
.sym 90718 $auto$alumacc.cc:474:replace_alu$9611.C[80]
.sym 90720 cic_q0.comb_stage[0][79]
.sym 90721 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[79]
.sym 90722 $auto$alumacc.cc:474:replace_alu$9611.C[79]
.sym 90724 cic_q0.dec[17]_$glb_clk
.sym 90726 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 90727 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 90728 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[12]
.sym 90729 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 90730 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[5]
.sym 90731 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 90732 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 90733 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 90736 cic_q0.comb_stage[1][83]
.sym 90737 cic_q0.comb_stage[1][72]
.sym 90738 cic_q0.comb_stage[0][77]
.sym 90739 cic_q0.comb_stage[0][76]
.sym 90740 cic_q0.comb_stage[0][89]
.sym 90745 cic_q0.comb_stage[1][11]
.sym 90746 cic_q0.comb_stage[0][75]
.sym 90748 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 90750 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[97]
.sym 90751 cic_q0.comb_stage[1][62]
.sym 90752 cic_q0.comb_stage[1][85]
.sym 90753 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 90754 cic_q0.comb_stage[1][34]
.sym 90755 cic_q0.comb_stage[1][76]
.sym 90756 cic_q0.comb_stage[1][44]
.sym 90757 cic_q0.comb_stage[1][77]
.sym 90758 cic_q0.comb_stage[1][15]
.sym 90759 cic_q0.comb_stage[1][10]
.sym 90760 cic_q0.comb_stage[0][72]
.sym 90761 cic_q0.comb_stage[0][79]
.sym 90762 $auto$alumacc.cc:474:replace_alu$9611.C[80]
.sym 90770 cic_q0.comb_stage[0][83]
.sym 90773 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[82]
.sym 90774 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[87]
.sym 90780 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[84]
.sym 90783 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[80]
.sym 90784 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[85]
.sym 90785 cic_q0.comb_stage[0][85]
.sym 90786 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[86]
.sym 90788 cic_q0.comb_stage[0][82]
.sym 90789 cic_q0.comb_stage[0][81]
.sym 90790 cic_q0.comb_stage[0][80]
.sym 90793 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[81]
.sym 90794 cic_q0.comb_stage[0][86]
.sym 90795 cic_q0.comb_stage[0][84]
.sym 90796 cic_q0.comb_stage[0][87]
.sym 90798 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[83]
.sym 90799 $auto$alumacc.cc:474:replace_alu$9611.C[81]
.sym 90801 cic_q0.comb_stage[0][80]
.sym 90802 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[80]
.sym 90803 $auto$alumacc.cc:474:replace_alu$9611.C[80]
.sym 90805 $auto$alumacc.cc:474:replace_alu$9611.C[82]
.sym 90807 cic_q0.comb_stage[0][81]
.sym 90808 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[81]
.sym 90809 $auto$alumacc.cc:474:replace_alu$9611.C[81]
.sym 90811 $auto$alumacc.cc:474:replace_alu$9611.C[83]
.sym 90813 cic_q0.comb_stage[0][82]
.sym 90814 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[82]
.sym 90815 $auto$alumacc.cc:474:replace_alu$9611.C[82]
.sym 90817 $auto$alumacc.cc:474:replace_alu$9611.C[84]
.sym 90819 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[83]
.sym 90820 cic_q0.comb_stage[0][83]
.sym 90821 $auto$alumacc.cc:474:replace_alu$9611.C[83]
.sym 90823 $auto$alumacc.cc:474:replace_alu$9611.C[85]
.sym 90825 cic_q0.comb_stage[0][84]
.sym 90826 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[84]
.sym 90827 $auto$alumacc.cc:474:replace_alu$9611.C[84]
.sym 90829 $auto$alumacc.cc:474:replace_alu$9611.C[86]
.sym 90831 cic_q0.comb_stage[0][85]
.sym 90832 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[85]
.sym 90833 $auto$alumacc.cc:474:replace_alu$9611.C[85]
.sym 90835 $auto$alumacc.cc:474:replace_alu$9611.C[87]
.sym 90837 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[86]
.sym 90838 cic_q0.comb_stage[0][86]
.sym 90839 $auto$alumacc.cc:474:replace_alu$9611.C[86]
.sym 90841 $auto$alumacc.cc:474:replace_alu$9611.C[88]
.sym 90843 cic_q0.comb_stage[0][87]
.sym 90844 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[87]
.sym 90845 $auto$alumacc.cc:474:replace_alu$9611.C[87]
.sym 90847 cic_q0.dec[17]_$glb_clk
.sym 90849 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[15]
.sym 90850 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[9]
.sym 90851 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 90852 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 90853 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[98]
.sym 90854 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 90855 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 90856 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 90859 cic_q0.comb_stage[1][91]
.sym 90861 cic_q0.comb_stage[0][103]
.sym 90864 cic_q0.comb_stage[0][83]
.sym 90865 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[90]
.sym 90867 cic_q0.comb_stage[1][82]
.sym 90869 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[82]
.sym 90872 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[12]
.sym 90873 cic_q0.comb_stage[1][55]
.sym 90874 cic_q0.comb_stage[0][103]
.sym 90875 cic_q0.comb_stage[1][50]
.sym 90876 cic_q0.comb_stage[0][80]
.sym 90877 cic_q0.comb_stage[0][97]
.sym 90878 cic_q0.comb_stage[0][91]
.sym 90879 cic_q0.comb_stage[1][52]
.sym 90880 cic_q0.comb_stage[1][73]
.sym 90881 cic_q0.comb_stage[1][88]
.sym 90882 cic_q0.comb_stage[1][66]
.sym 90883 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[18]
.sym 90884 cic_q0.comb_stage[1][87]
.sym 90885 $auto$alumacc.cc:474:replace_alu$9611.C[88]
.sym 90892 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[89]
.sym 90894 cic_q0.comb_stage[0][91]
.sym 90896 cic_q0.comb_stage[0][88]
.sym 90898 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[88]
.sym 90899 cic_q0.comb_stage[0][90]
.sym 90904 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[91]
.sym 90905 cic_q0.comb_stage[0][95]
.sym 90906 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[93]
.sym 90907 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[95]
.sym 90909 cic_q0.comb_stage[0][92]
.sym 90911 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[90]
.sym 90912 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[94]
.sym 90914 cic_q0.comb_stage[0][94]
.sym 90918 cic_q0.comb_stage[0][93]
.sym 90919 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[92]
.sym 90920 cic_q0.comb_stage[0][89]
.sym 90922 $auto$alumacc.cc:474:replace_alu$9611.C[89]
.sym 90924 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[88]
.sym 90925 cic_q0.comb_stage[0][88]
.sym 90926 $auto$alumacc.cc:474:replace_alu$9611.C[88]
.sym 90928 $auto$alumacc.cc:474:replace_alu$9611.C[90]
.sym 90930 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[89]
.sym 90931 cic_q0.comb_stage[0][89]
.sym 90932 $auto$alumacc.cc:474:replace_alu$9611.C[89]
.sym 90934 $auto$alumacc.cc:474:replace_alu$9611.C[91]
.sym 90936 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[90]
.sym 90937 cic_q0.comb_stage[0][90]
.sym 90938 $auto$alumacc.cc:474:replace_alu$9611.C[90]
.sym 90940 $auto$alumacc.cc:474:replace_alu$9611.C[92]
.sym 90942 cic_q0.comb_stage[0][91]
.sym 90943 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[91]
.sym 90944 $auto$alumacc.cc:474:replace_alu$9611.C[91]
.sym 90946 $auto$alumacc.cc:474:replace_alu$9611.C[93]
.sym 90948 cic_q0.comb_stage[0][92]
.sym 90949 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[92]
.sym 90950 $auto$alumacc.cc:474:replace_alu$9611.C[92]
.sym 90952 $auto$alumacc.cc:474:replace_alu$9611.C[94]
.sym 90954 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[93]
.sym 90955 cic_q0.comb_stage[0][93]
.sym 90956 $auto$alumacc.cc:474:replace_alu$9611.C[93]
.sym 90958 $auto$alumacc.cc:474:replace_alu$9611.C[95]
.sym 90960 cic_q0.comb_stage[0][94]
.sym 90961 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[94]
.sym 90962 $auto$alumacc.cc:474:replace_alu$9611.C[94]
.sym 90964 $auto$alumacc.cc:474:replace_alu$9611.C[96]
.sym 90966 cic_q0.comb_stage[0][95]
.sym 90967 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[95]
.sym 90968 $auto$alumacc.cc:474:replace_alu$9611.C[95]
.sym 90970 cic_q0.dec[17]_$glb_clk
.sym 90972 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 90973 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 90974 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 90975 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 90976 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[1]
.sym 90977 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 90978 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[34]
.sym 90979 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 90982 cic_q0.comb_stage[1][17]
.sym 90983 cic_q0.comb_stage[1][60]
.sym 90984 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[13]
.sym 90988 cic_q0.comb_stage[1][89]
.sym 90990 cic_q0.comb_stage[0][98]
.sym 90993 cic_q0.comb_stage[0][95]
.sym 90994 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[88]
.sym 90995 cic_q0.comb_stage[0][90]
.sym 90996 cic_q0.comb_stage[1][100]
.sym 90997 cic_q0.comb_stage[1][60]
.sym 90998 cic_q0.comb_stage[0][104]
.sym 91001 cic_q0.comb_stage[1][62]
.sym 91002 cic_q0.comb_stage[0][104]
.sym 91003 cic_q0.comb_stage[1][93]
.sym 91005 cic_q0.comb_stage[1][94]
.sym 91006 cic_q0.comb_stage[1][0]
.sym 91007 cic_q0.comb_stage[1][59]
.sym 91008 $auto$alumacc.cc:474:replace_alu$9611.C[96]
.sym 91014 cic_q0.comb_stage[0][96]
.sym 91015 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[103]
.sym 91017 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[98]
.sym 91018 cic_q0.comb_stage[0][98]
.sym 91019 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[102]
.sym 91022 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[97]
.sym 91023 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 91024 cic_q0.comb_stage[0][101]
.sym 91025 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[99]
.sym 91028 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[96]
.sym 91031 cic_q0.comb_stage[0][100]
.sym 91033 cic_q0.comb_stage[0][99]
.sym 91034 cic_q0.comb_stage[0][103]
.sym 91037 cic_q0.comb_stage[0][97]
.sym 91039 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[101]
.sym 91043 cic_q0.comb_stage[0][102]
.sym 91045 $auto$alumacc.cc:474:replace_alu$9611.C[97]
.sym 91047 cic_q0.comb_stage[0][96]
.sym 91048 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[96]
.sym 91049 $auto$alumacc.cc:474:replace_alu$9611.C[96]
.sym 91051 $auto$alumacc.cc:474:replace_alu$9611.C[98]
.sym 91053 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[97]
.sym 91054 cic_q0.comb_stage[0][97]
.sym 91055 $auto$alumacc.cc:474:replace_alu$9611.C[97]
.sym 91057 $auto$alumacc.cc:474:replace_alu$9611.C[99]
.sym 91059 cic_q0.comb_stage[0][98]
.sym 91060 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[98]
.sym 91061 $auto$alumacc.cc:474:replace_alu$9611.C[98]
.sym 91063 $auto$alumacc.cc:474:replace_alu$9611.C[100]
.sym 91065 cic_q0.comb_stage[0][99]
.sym 91066 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[99]
.sym 91067 $auto$alumacc.cc:474:replace_alu$9611.C[99]
.sym 91069 $auto$alumacc.cc:474:replace_alu$9611.C[101]
.sym 91071 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 91072 cic_q0.comb_stage[0][100]
.sym 91073 $auto$alumacc.cc:474:replace_alu$9611.C[100]
.sym 91075 $auto$alumacc.cc:474:replace_alu$9611.C[102]
.sym 91077 cic_q0.comb_stage[0][101]
.sym 91078 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[101]
.sym 91079 $auto$alumacc.cc:474:replace_alu$9611.C[101]
.sym 91081 $auto$alumacc.cc:474:replace_alu$9611.C[103]
.sym 91083 cic_q0.comb_stage[0][102]
.sym 91084 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[102]
.sym 91085 $auto$alumacc.cc:474:replace_alu$9611.C[102]
.sym 91087 $auto$alumacc.cc:474:replace_alu$9611.C[104]
.sym 91089 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[103]
.sym 91090 cic_q0.comb_stage[0][103]
.sym 91091 $auto$alumacc.cc:474:replace_alu$9611.C[103]
.sym 91093 cic_q0.dec[17]_$glb_clk
.sym 91095 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 91096 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[4]
.sym 91097 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 91098 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[21]
.sym 91099 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[12]
.sym 91100 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 91101 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 91102 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 91106 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[100]
.sym 91108 cic_q0.comb_stage[0][96]
.sym 91111 cic_q0.comb_stage[1][97]
.sym 91112 cic_q0.comb_stage[0][101]
.sym 91114 cic_q0.comb_stage[0][98]
.sym 91115 cic_q0.comb_stage[2][1]
.sym 91116 cic_q0.comb_stage[1][89]
.sym 91117 cic_q0.comb_stage[1][68]
.sym 91118 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 91119 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[3]
.sym 91120 cic_q0.comb_stage[1][98]
.sym 91121 cic_q0.comb_stage[1][36]
.sym 91122 cic_q0.comb_stage[2][5]
.sym 91123 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[1]
.sym 91125 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 91126 cic_q0.comb_stage[1][83]
.sym 91127 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[34]
.sym 91129 cic_q0.comb_stage[1][70]
.sym 91130 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[4]
.sym 91131 $auto$alumacc.cc:474:replace_alu$9611.C[104]
.sym 91142 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 91144 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[105]
.sym 91146 cic_q0.comb_stage[2][18]
.sym 91154 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 91155 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[104]
.sym 91158 cic_q0.comb_stage[0][104]
.sym 91159 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 91160 cic_q0.comb_stage[2][3]
.sym 91162 cic_q0.comb_stage[0][104]
.sym 91164 cic_q0.comb_stage[0][105]
.sym 91168 $auto$alumacc.cc:474:replace_alu$9611.C[105]
.sym 91170 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[104]
.sym 91171 cic_q0.comb_stage[0][104]
.sym 91172 $auto$alumacc.cc:474:replace_alu$9611.C[104]
.sym 91175 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[105]
.sym 91177 cic_q0.comb_stage[0][105]
.sym 91178 $auto$alumacc.cc:474:replace_alu$9611.C[105]
.sym 91182 cic_q0.comb_stage[0][104]
.sym 91190 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 91193 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 91199 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 91206 cic_q0.comb_stage[2][3]
.sym 91211 cic_q0.comb_stage[2][18]
.sym 91216 cic_q0.dec[17]_$glb_clk
.sym 91218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 91219 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 91220 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 91221 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 91222 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 91223 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 91224 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[5]
.sym 91225 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 91227 cic_q0.comb_stage[1][19]
.sym 91229 cic_q0.comb_stage[1][104]
.sym 91234 cic_q0.comb_stage[1][105]
.sym 91240 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[105]
.sym 91242 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 91243 cic_q0.comb_stage[2][12]
.sym 91244 cic_q0.comb_stage[1][44]
.sym 91246 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[12]
.sym 91247 cic_q0.comb_stage[1][76]
.sym 91248 cic_q0.comb_stage[2][13]
.sym 91249 cic_q0.comb_stage[1][77]
.sym 91250 cic_q0.comb_stage[2][14]
.sym 91252 cic_q0.comb_stage[2][15]
.sym 91253 cic_q0.comb_stage[2][9]
.sym 91261 $PACKER_VCC_NET
.sym 91262 cic_q0.comb_stage[1][95]
.sym 91263 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 91264 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 91268 cic_q0.comb_stage[1][100]
.sym 91278 cic_q0.comb_stage[1][0]
.sym 91282 cic_q0.comb_stage[1][58]
.sym 91284 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 91285 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 91288 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 91294 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 91300 cic_q0.comb_stage[1][58]
.sym 91307 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 91310 cic_q0.comb_stage[1][0]
.sym 91312 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 91313 $PACKER_VCC_NET
.sym 91319 cic_q0.comb_stage[1][95]
.sym 91325 cic_q0.comb_stage[1][100]
.sym 91330 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 91337 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 91339 cic_q0.dec[17]_$glb_clk
.sym 91341 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 91342 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[29]
.sym 91343 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 91344 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 91345 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[10]
.sym 91346 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 91347 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[1]
.sym 91348 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[24]
.sym 91351 cic_q0.comb_stage[3][67]
.sym 91352 cic_q0.comb_stage[1][98]
.sym 91356 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 91358 cic_q0.comb_stage[1][49]
.sym 91360 cic_q0.comb_stage[2][30]
.sym 91365 cic_q0.comb_stage[1][87]
.sym 91366 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[46]
.sym 91368 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[18]
.sym 91369 cic_q0.comb_stage[2][20]
.sym 91370 cic_q0.comb_stage[2][22]
.sym 91372 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[21]
.sym 91373 cic_q0.comb_stage[1][55]
.sym 91374 cic_q0.comb_stage[2][16]
.sym 91375 cic_q0.comb_stage[1][50]
.sym 91376 cic_q0.comb_stage[1][52]
.sym 91383 cic_q0.comb_stage[2][2]
.sym 91384 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[7]
.sym 91386 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[2]
.sym 91388 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[5]
.sym 91389 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[6]
.sym 91390 cic_q0.comb_stage[2][3]
.sym 91391 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[3]
.sym 91392 cic_q0.comb_stage[2][4]
.sym 91393 cic_q0.comb_stage[2][0]
.sym 91394 cic_q0.comb_stage[2][1]
.sym 91395 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[1]
.sym 91396 cic_q0.comb_stage[2][5]
.sym 91400 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[4]
.sym 91406 cic_q0.comb_stage[2][7]
.sym 91408 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 91409 cic_q0.comb_stage[2][6]
.sym 91414 $auto$alumacc.cc:474:replace_alu$9617.C[1]
.sym 91416 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 91417 cic_q0.comb_stage[2][0]
.sym 91420 $auto$alumacc.cc:474:replace_alu$9617.C[2]
.sym 91422 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[1]
.sym 91423 cic_q0.comb_stage[2][1]
.sym 91424 $auto$alumacc.cc:474:replace_alu$9617.C[1]
.sym 91426 $auto$alumacc.cc:474:replace_alu$9617.C[3]
.sym 91428 cic_q0.comb_stage[2][2]
.sym 91429 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[2]
.sym 91430 $auto$alumacc.cc:474:replace_alu$9617.C[2]
.sym 91432 $auto$alumacc.cc:474:replace_alu$9617.C[4]
.sym 91434 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[3]
.sym 91435 cic_q0.comb_stage[2][3]
.sym 91436 $auto$alumacc.cc:474:replace_alu$9617.C[3]
.sym 91438 $auto$alumacc.cc:474:replace_alu$9617.C[5]
.sym 91440 cic_q0.comb_stage[2][4]
.sym 91441 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[4]
.sym 91442 $auto$alumacc.cc:474:replace_alu$9617.C[4]
.sym 91444 $auto$alumacc.cc:474:replace_alu$9617.C[6]
.sym 91446 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[5]
.sym 91447 cic_q0.comb_stage[2][5]
.sym 91448 $auto$alumacc.cc:474:replace_alu$9617.C[5]
.sym 91450 $auto$alumacc.cc:474:replace_alu$9617.C[7]
.sym 91452 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[6]
.sym 91453 cic_q0.comb_stage[2][6]
.sym 91454 $auto$alumacc.cc:474:replace_alu$9617.C[6]
.sym 91456 $auto$alumacc.cc:474:replace_alu$9617.C[8]
.sym 91458 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[7]
.sym 91459 cic_q0.comb_stage[2][7]
.sym 91460 $auto$alumacc.cc:474:replace_alu$9617.C[7]
.sym 91462 cic_q0.dec[17]_$glb_clk
.sym 91464 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 91465 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[20]
.sym 91466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 91467 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 91468 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[22]
.sym 91469 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[15]
.sym 91470 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[11]
.sym 91471 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 91476 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[14]
.sym 91477 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[1]
.sym 91480 cic_q0.comb_stage[3][1]
.sym 91485 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[29]
.sym 91486 cic_q0.comb_stage[1][71]
.sym 91488 cic_q0.comb_stage[3][24]
.sym 91489 cic_q0.comb_stage[2][28]
.sym 91490 cic_q0.comb_stage[3][57]
.sym 91492 cic_q0.comb_stage[2][28]
.sym 91493 cic_q0.comb_stage[1][94]
.sym 91494 cic_q0.comb_stage[2][29]
.sym 91495 cic_q0.comb_stage[1][59]
.sym 91496 cic_q0.comb_stage[1][93]
.sym 91497 cic_q0.comb_stage[2][24]
.sym 91498 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[24]
.sym 91500 $auto$alumacc.cc:474:replace_alu$9617.C[8]
.sym 91509 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[10]
.sym 91510 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[11]
.sym 91512 cic_q0.comb_stage[2][8]
.sym 91514 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 91515 cic_q0.comb_stage[2][12]
.sym 91516 cic_q0.comb_stage[2][11]
.sym 91517 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[9]
.sym 91518 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[12]
.sym 91519 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[13]
.sym 91520 cic_q0.comb_stage[2][13]
.sym 91522 cic_q0.comb_stage[2][14]
.sym 91523 cic_q0.comb_stage[2][9]
.sym 91524 cic_q0.comb_stage[2][15]
.sym 91531 cic_q0.comb_stage[2][10]
.sym 91532 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[14]
.sym 91534 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[15]
.sym 91537 $auto$alumacc.cc:474:replace_alu$9617.C[9]
.sym 91539 cic_q0.comb_stage[2][8]
.sym 91540 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 91541 $auto$alumacc.cc:474:replace_alu$9617.C[8]
.sym 91543 $auto$alumacc.cc:474:replace_alu$9617.C[10]
.sym 91545 cic_q0.comb_stage[2][9]
.sym 91546 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[9]
.sym 91547 $auto$alumacc.cc:474:replace_alu$9617.C[9]
.sym 91549 $auto$alumacc.cc:474:replace_alu$9617.C[11]
.sym 91551 cic_q0.comb_stage[2][10]
.sym 91552 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[10]
.sym 91553 $auto$alumacc.cc:474:replace_alu$9617.C[10]
.sym 91555 $auto$alumacc.cc:474:replace_alu$9617.C[12]
.sym 91557 cic_q0.comb_stage[2][11]
.sym 91558 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[11]
.sym 91559 $auto$alumacc.cc:474:replace_alu$9617.C[11]
.sym 91561 $auto$alumacc.cc:474:replace_alu$9617.C[13]
.sym 91563 cic_q0.comb_stage[2][12]
.sym 91564 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[12]
.sym 91565 $auto$alumacc.cc:474:replace_alu$9617.C[12]
.sym 91567 $auto$alumacc.cc:474:replace_alu$9617.C[14]
.sym 91569 cic_q0.comb_stage[2][13]
.sym 91570 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[13]
.sym 91571 $auto$alumacc.cc:474:replace_alu$9617.C[13]
.sym 91573 $auto$alumacc.cc:474:replace_alu$9617.C[15]
.sym 91575 cic_q0.comb_stage[2][14]
.sym 91576 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[14]
.sym 91577 $auto$alumacc.cc:474:replace_alu$9617.C[14]
.sym 91579 $auto$alumacc.cc:474:replace_alu$9617.C[16]
.sym 91581 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[15]
.sym 91582 cic_q0.comb_stage[2][15]
.sym 91583 $auto$alumacc.cc:474:replace_alu$9617.C[15]
.sym 91585 cic_q0.dec[17]_$glb_clk
.sym 91587 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[46]
.sym 91588 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[17]
.sym 91589 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[18]
.sym 91590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 91591 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 91592 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 91593 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 91594 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[23]
.sym 91598 cic_q0.comb_stage[1][100]
.sym 91602 cic_q0.comb_stage[1][68]
.sym 91603 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[19]
.sym 91605 cic_q0.comb_stage[3][10]
.sym 91606 cic_q0.comb_stage[1][65]
.sym 91609 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[9]
.sym 91610 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 91612 cic_q0.comb_stage[2][36]
.sym 91613 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 91614 cic_q0.comb_stage[1][70]
.sym 91616 cic_q0.comb_stage[2][38]
.sym 91622 cic_q0.comb_stage[2][33]
.sym 91623 $auto$alumacc.cc:474:replace_alu$9617.C[16]
.sym 91629 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[20]
.sym 91632 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[22]
.sym 91633 cic_q0.comb_stage[2][17]
.sym 91634 cic_q0.comb_stage[2][18]
.sym 91636 cic_q0.comb_stage[2][19]
.sym 91638 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[18]
.sym 91639 cic_q0.comb_stage[2][21]
.sym 91640 cic_q0.comb_stage[2][22]
.sym 91641 cic_q0.comb_stage[2][20]
.sym 91642 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[21]
.sym 91644 cic_q0.comb_stage[2][16]
.sym 91651 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[23]
.sym 91652 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[16]
.sym 91653 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[17]
.sym 91655 cic_q0.comb_stage[2][23]
.sym 91657 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[19]
.sym 91660 $auto$alumacc.cc:474:replace_alu$9617.C[17]
.sym 91662 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[16]
.sym 91663 cic_q0.comb_stage[2][16]
.sym 91664 $auto$alumacc.cc:474:replace_alu$9617.C[16]
.sym 91666 $auto$alumacc.cc:474:replace_alu$9617.C[18]
.sym 91668 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[17]
.sym 91669 cic_q0.comb_stage[2][17]
.sym 91670 $auto$alumacc.cc:474:replace_alu$9617.C[17]
.sym 91672 $auto$alumacc.cc:474:replace_alu$9617.C[19]
.sym 91674 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[18]
.sym 91675 cic_q0.comb_stage[2][18]
.sym 91676 $auto$alumacc.cc:474:replace_alu$9617.C[18]
.sym 91678 $auto$alumacc.cc:474:replace_alu$9617.C[20]
.sym 91680 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[19]
.sym 91681 cic_q0.comb_stage[2][19]
.sym 91682 $auto$alumacc.cc:474:replace_alu$9617.C[19]
.sym 91684 $auto$alumacc.cc:474:replace_alu$9617.C[21]
.sym 91686 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[20]
.sym 91687 cic_q0.comb_stage[2][20]
.sym 91688 $auto$alumacc.cc:474:replace_alu$9617.C[20]
.sym 91690 $auto$alumacc.cc:474:replace_alu$9617.C[22]
.sym 91692 cic_q0.comb_stage[2][21]
.sym 91693 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[21]
.sym 91694 $auto$alumacc.cc:474:replace_alu$9617.C[21]
.sym 91696 $auto$alumacc.cc:474:replace_alu$9617.C[23]
.sym 91698 cic_q0.comb_stage[2][22]
.sym 91699 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[22]
.sym 91700 $auto$alumacc.cc:474:replace_alu$9617.C[22]
.sym 91702 $auto$alumacc.cc:474:replace_alu$9617.C[24]
.sym 91704 cic_q0.comb_stage[2][23]
.sym 91705 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[23]
.sym 91706 $auto$alumacc.cc:474:replace_alu$9617.C[23]
.sym 91708 cic_q0.dec[17]_$glb_clk
.sym 91710 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 91711 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[28]
.sym 91712 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 91713 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 91714 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[31]
.sym 91715 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[81]
.sym 91716 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 91717 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[34]
.sym 91722 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[20]
.sym 91726 cic_q0.comb_stage[3][17]
.sym 91730 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[16]
.sym 91732 cic_q0.comb_stage[3][20]
.sym 91734 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[36]
.sym 91737 cic_q0.comb_stage[2][45]
.sym 91738 cic_q0.comb_stage[2][44]
.sym 91739 cic_q0.comb_stage[2][46]
.sym 91740 cic_q0.comb_stage[1][76]
.sym 91742 cic_q0.comb_stage[1][77]
.sym 91744 cic_q0.comb_stage[2][47]
.sym 91746 $auto$alumacc.cc:474:replace_alu$9617.C[24]
.sym 91754 cic_q0.comb_stage[2][27]
.sym 91755 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[27]
.sym 91757 cic_q0.comb_stage[2][26]
.sym 91759 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 91761 cic_q0.comb_stage[2][25]
.sym 91762 cic_q0.comb_stage[2][30]
.sym 91763 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[29]
.sym 91764 cic_q0.comb_stage[2][28]
.sym 91765 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[26]
.sym 91766 cic_q0.comb_stage[2][29]
.sym 91767 cic_q0.comb_stage[2][24]
.sym 91768 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[28]
.sym 91770 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[24]
.sym 91771 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[31]
.sym 91777 cic_q0.comb_stage[2][31]
.sym 91782 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[25]
.sym 91783 $auto$alumacc.cc:474:replace_alu$9617.C[25]
.sym 91785 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[24]
.sym 91786 cic_q0.comb_stage[2][24]
.sym 91787 $auto$alumacc.cc:474:replace_alu$9617.C[24]
.sym 91789 $auto$alumacc.cc:474:replace_alu$9617.C[26]
.sym 91791 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[25]
.sym 91792 cic_q0.comb_stage[2][25]
.sym 91793 $auto$alumacc.cc:474:replace_alu$9617.C[25]
.sym 91795 $auto$alumacc.cc:474:replace_alu$9617.C[27]
.sym 91797 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[26]
.sym 91798 cic_q0.comb_stage[2][26]
.sym 91799 $auto$alumacc.cc:474:replace_alu$9617.C[26]
.sym 91801 $auto$alumacc.cc:474:replace_alu$9617.C[28]
.sym 91803 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[27]
.sym 91804 cic_q0.comb_stage[2][27]
.sym 91805 $auto$alumacc.cc:474:replace_alu$9617.C[27]
.sym 91807 $auto$alumacc.cc:474:replace_alu$9617.C[29]
.sym 91809 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[28]
.sym 91810 cic_q0.comb_stage[2][28]
.sym 91811 $auto$alumacc.cc:474:replace_alu$9617.C[28]
.sym 91813 $auto$alumacc.cc:474:replace_alu$9617.C[30]
.sym 91815 cic_q0.comb_stage[2][29]
.sym 91816 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[29]
.sym 91817 $auto$alumacc.cc:474:replace_alu$9617.C[29]
.sym 91819 $auto$alumacc.cc:474:replace_alu$9617.C[31]
.sym 91821 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 91822 cic_q0.comb_stage[2][30]
.sym 91823 $auto$alumacc.cc:474:replace_alu$9617.C[30]
.sym 91825 $auto$alumacc.cc:474:replace_alu$9617.C[32]
.sym 91827 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[31]
.sym 91828 cic_q0.comb_stage[2][31]
.sym 91829 $auto$alumacc.cc:474:replace_alu$9617.C[31]
.sym 91831 cic_q0.dec[17]_$glb_clk
.sym 91833 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[41]
.sym 91834 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[32]
.sym 91835 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[37]
.sym 91836 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 91837 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 91838 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 91839 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[39]
.sym 91840 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 91848 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 91849 cic_q0.comb_stage[3][25]
.sym 91855 cic_q0.comb_stage[2][55]
.sym 91857 cic_q0.comb_stage[1][87]
.sym 91858 cic_q0.comb_stage[2][52]
.sym 91859 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[46]
.sym 91861 cic_q0.comb_stage[2][52]
.sym 91862 cic_q0.comb_stage[2][54]
.sym 91863 cic_q0.comb_stage[3][51]
.sym 91865 cic_q0.comb_stage[2][54]
.sym 91866 cic_q0.comb_stage[2][48]
.sym 91867 cic_q0.comb_stage[2][55]
.sym 91869 $auto$alumacc.cc:474:replace_alu$9617.C[32]
.sym 91874 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[37]
.sym 91875 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[33]
.sym 91878 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[35]
.sym 91879 cic_q0.comb_stage[2][37]
.sym 91881 cic_q0.comb_stage[2][34]
.sym 91882 cic_q0.comb_stage[2][36]
.sym 91885 cic_q0.comb_stage[2][39]
.sym 91886 cic_q0.comb_stage[2][38]
.sym 91887 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[38]
.sym 91888 cic_q0.comb_stage[2][35]
.sym 91889 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[34]
.sym 91892 cic_q0.comb_stage[2][33]
.sym 91894 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[36]
.sym 91899 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[32]
.sym 91900 cic_q0.comb_stage[2][32]
.sym 91904 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[39]
.sym 91906 $auto$alumacc.cc:474:replace_alu$9617.C[33]
.sym 91908 cic_q0.comb_stage[2][32]
.sym 91909 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[32]
.sym 91910 $auto$alumacc.cc:474:replace_alu$9617.C[32]
.sym 91912 $auto$alumacc.cc:474:replace_alu$9617.C[34]
.sym 91914 cic_q0.comb_stage[2][33]
.sym 91915 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[33]
.sym 91916 $auto$alumacc.cc:474:replace_alu$9617.C[33]
.sym 91918 $auto$alumacc.cc:474:replace_alu$9617.C[35]
.sym 91920 cic_q0.comb_stage[2][34]
.sym 91921 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[34]
.sym 91922 $auto$alumacc.cc:474:replace_alu$9617.C[34]
.sym 91924 $auto$alumacc.cc:474:replace_alu$9617.C[36]
.sym 91926 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[35]
.sym 91927 cic_q0.comb_stage[2][35]
.sym 91928 $auto$alumacc.cc:474:replace_alu$9617.C[35]
.sym 91930 $auto$alumacc.cc:474:replace_alu$9617.C[37]
.sym 91932 cic_q0.comb_stage[2][36]
.sym 91933 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[36]
.sym 91934 $auto$alumacc.cc:474:replace_alu$9617.C[36]
.sym 91936 $auto$alumacc.cc:474:replace_alu$9617.C[38]
.sym 91938 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[37]
.sym 91939 cic_q0.comb_stage[2][37]
.sym 91940 $auto$alumacc.cc:474:replace_alu$9617.C[37]
.sym 91942 $auto$alumacc.cc:474:replace_alu$9617.C[39]
.sym 91944 cic_q0.comb_stage[2][38]
.sym 91945 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[38]
.sym 91946 $auto$alumacc.cc:474:replace_alu$9617.C[38]
.sym 91948 $auto$alumacc.cc:474:replace_alu$9617.C[40]
.sym 91950 cic_q0.comb_stage[2][39]
.sym 91951 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[39]
.sym 91952 $auto$alumacc.cc:474:replace_alu$9617.C[39]
.sym 91954 cic_q0.dec[17]_$glb_clk
.sym 91956 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 91957 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 91958 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 91959 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[45]
.sym 91960 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[44]
.sym 91961 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[43]
.sym 91962 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[40]
.sym 91963 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 91965 cic_q0.comb_stage[1][67]
.sym 91968 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[39]
.sym 91972 cic_q0.comb_stage[3][33]
.sym 91974 cic_q0.comb_stage[3][34]
.sym 91975 cic_q0.comb_stage[1][89]
.sym 91978 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[37]
.sym 91981 cic_q0.comb_stage[3][54]
.sym 91982 cic_q0.comb_stage[3][57]
.sym 91983 cic_q0.comb_stage[2][61]
.sym 91984 cic_q0.comb_stage[2][60]
.sym 91985 cic_q0.comb_stage[1][94]
.sym 91986 cic_q0.comb_stage[2][61]
.sym 91988 cic_q0.comb_stage[1][93]
.sym 91992 $auto$alumacc.cc:474:replace_alu$9617.C[40]
.sym 91997 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[42]
.sym 91999 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[40]
.sym 92000 cic_q0.comb_stage[2][40]
.sym 92003 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[47]
.sym 92004 cic_q0.comb_stage[2][42]
.sym 92005 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[41]
.sym 92007 cic_q0.comb_stage[2][45]
.sym 92009 cic_q0.comb_stage[2][46]
.sym 92010 cic_q0.comb_stage[2][44]
.sym 92011 cic_q0.comb_stage[2][43]
.sym 92013 cic_q0.comb_stage[2][41]
.sym 92016 cic_q0.comb_stage[2][47]
.sym 92019 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[46]
.sym 92024 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[45]
.sym 92025 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[44]
.sym 92026 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[43]
.sym 92029 $auto$alumacc.cc:474:replace_alu$9617.C[41]
.sym 92031 cic_q0.comb_stage[2][40]
.sym 92032 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[40]
.sym 92033 $auto$alumacc.cc:474:replace_alu$9617.C[40]
.sym 92035 $auto$alumacc.cc:474:replace_alu$9617.C[42]
.sym 92037 cic_q0.comb_stage[2][41]
.sym 92038 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[41]
.sym 92039 $auto$alumacc.cc:474:replace_alu$9617.C[41]
.sym 92041 $auto$alumacc.cc:474:replace_alu$9617.C[43]
.sym 92043 cic_q0.comb_stage[2][42]
.sym 92044 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[42]
.sym 92045 $auto$alumacc.cc:474:replace_alu$9617.C[42]
.sym 92047 $auto$alumacc.cc:474:replace_alu$9617.C[44]
.sym 92049 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[43]
.sym 92050 cic_q0.comb_stage[2][43]
.sym 92051 $auto$alumacc.cc:474:replace_alu$9617.C[43]
.sym 92053 $auto$alumacc.cc:474:replace_alu$9617.C[45]
.sym 92055 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[44]
.sym 92056 cic_q0.comb_stage[2][44]
.sym 92057 $auto$alumacc.cc:474:replace_alu$9617.C[44]
.sym 92059 $auto$alumacc.cc:474:replace_alu$9617.C[46]
.sym 92061 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[45]
.sym 92062 cic_q0.comb_stage[2][45]
.sym 92063 $auto$alumacc.cc:474:replace_alu$9617.C[45]
.sym 92065 $auto$alumacc.cc:474:replace_alu$9617.C[47]
.sym 92067 cic_q0.comb_stage[2][46]
.sym 92068 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[46]
.sym 92069 $auto$alumacc.cc:474:replace_alu$9617.C[46]
.sym 92071 $auto$alumacc.cc:474:replace_alu$9617.C[48]
.sym 92073 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[47]
.sym 92074 cic_q0.comb_stage[2][47]
.sym 92075 $auto$alumacc.cc:474:replace_alu$9617.C[47]
.sym 92077 cic_q0.dec[17]_$glb_clk
.sym 92079 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[53]
.sym 92080 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 92081 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[50]
.sym 92082 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 92083 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[52]
.sym 92084 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[54]
.sym 92085 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 92086 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 92091 cic_q0.comb_stage[3][40]
.sym 92092 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[40]
.sym 92093 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[40]
.sym 92095 cic_q0.comb_stage[3][41]
.sym 92096 cic_q0.comb_stage[1][97]
.sym 92101 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[46]
.sym 92104 cic_q0.comb_stage[2][68]
.sym 92107 cic_q0.comb_stage[2][68]
.sym 92108 cic_q0.comb_stage[3][56]
.sym 92110 cic_q0.comb_stage[2][71]
.sym 92112 cic_q0.comb_stage[2][64]
.sym 92113 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[64]
.sym 92114 cic_q0.comb_stage[2][65]
.sym 92115 $auto$alumacc.cc:474:replace_alu$9617.C[48]
.sym 92121 cic_q0.comb_stage[2][50]
.sym 92122 cic_q0.comb_stage[2][49]
.sym 92124 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[55]
.sym 92128 cic_q0.comb_stage[2][52]
.sym 92130 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[51]
.sym 92132 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[49]
.sym 92133 cic_q0.comb_stage[2][51]
.sym 92135 cic_q0.comb_stage[2][53]
.sym 92136 cic_q0.comb_stage[2][48]
.sym 92137 cic_q0.comb_stage[2][54]
.sym 92138 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[50]
.sym 92139 cic_q0.comb_stage[2][55]
.sym 92140 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[52]
.sym 92144 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[53]
.sym 92149 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[54]
.sym 92150 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[48]
.sym 92152 $auto$alumacc.cc:474:replace_alu$9617.C[49]
.sym 92154 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[48]
.sym 92155 cic_q0.comb_stage[2][48]
.sym 92156 $auto$alumacc.cc:474:replace_alu$9617.C[48]
.sym 92158 $auto$alumacc.cc:474:replace_alu$9617.C[50]
.sym 92160 cic_q0.comb_stage[2][49]
.sym 92161 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[49]
.sym 92162 $auto$alumacc.cc:474:replace_alu$9617.C[49]
.sym 92164 $auto$alumacc.cc:474:replace_alu$9617.C[51]
.sym 92166 cic_q0.comb_stage[2][50]
.sym 92167 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[50]
.sym 92168 $auto$alumacc.cc:474:replace_alu$9617.C[50]
.sym 92170 $auto$alumacc.cc:474:replace_alu$9617.C[52]
.sym 92172 cic_q0.comb_stage[2][51]
.sym 92173 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[51]
.sym 92174 $auto$alumacc.cc:474:replace_alu$9617.C[51]
.sym 92176 $auto$alumacc.cc:474:replace_alu$9617.C[53]
.sym 92178 cic_q0.comb_stage[2][52]
.sym 92179 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[52]
.sym 92180 $auto$alumacc.cc:474:replace_alu$9617.C[52]
.sym 92182 $auto$alumacc.cc:474:replace_alu$9617.C[54]
.sym 92184 cic_q0.comb_stage[2][53]
.sym 92185 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[53]
.sym 92186 $auto$alumacc.cc:474:replace_alu$9617.C[53]
.sym 92188 $auto$alumacc.cc:474:replace_alu$9617.C[55]
.sym 92190 cic_q0.comb_stage[2][54]
.sym 92191 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[54]
.sym 92192 $auto$alumacc.cc:474:replace_alu$9617.C[54]
.sym 92194 $auto$alumacc.cc:474:replace_alu$9617.C[56]
.sym 92196 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[55]
.sym 92197 cic_q0.comb_stage[2][55]
.sym 92198 $auto$alumacc.cc:474:replace_alu$9617.C[55]
.sym 92200 cic_q0.dec[17]_$glb_clk
.sym 92202 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[58]
.sym 92203 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[59]
.sym 92204 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 92205 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 92206 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 92207 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 92208 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[48]
.sym 92209 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[57]
.sym 92213 cic_q0.comb_stage[1][72]
.sym 92214 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[55]
.sym 92215 cic_q0.comb_stage[2][53]
.sym 92216 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[51]
.sym 92218 cic_q0.comb_stage[3][49]
.sym 92220 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[49]
.sym 92231 cic_q0.comb_stage[2][78]
.sym 92234 cic_q0.comb_stage[3][76]
.sym 92236 cic_q0.comb_stage[2][79]
.sym 92238 $auto$alumacc.cc:474:replace_alu$9617.C[56]
.sym 92243 cic_q0.comb_stage[2][56]
.sym 92245 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[58]
.sym 92249 cic_q0.comb_stage[2][62]
.sym 92250 cic_q0.comb_stage[2][58]
.sym 92251 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[56]
.sym 92252 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[59]
.sym 92253 cic_q0.comb_stage[2][61]
.sym 92254 cic_q0.comb_stage[2][63]
.sym 92255 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[63]
.sym 92256 cic_q0.comb_stage[2][60]
.sym 92257 cic_q0.comb_stage[2][59]
.sym 92259 cic_q0.comb_stage[2][57]
.sym 92260 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[60]
.sym 92261 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[61]
.sym 92266 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[57]
.sym 92269 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[62]
.sym 92275 $auto$alumacc.cc:474:replace_alu$9617.C[57]
.sym 92277 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[56]
.sym 92278 cic_q0.comb_stage[2][56]
.sym 92279 $auto$alumacc.cc:474:replace_alu$9617.C[56]
.sym 92281 $auto$alumacc.cc:474:replace_alu$9617.C[58]
.sym 92283 cic_q0.comb_stage[2][57]
.sym 92284 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[57]
.sym 92285 $auto$alumacc.cc:474:replace_alu$9617.C[57]
.sym 92287 $auto$alumacc.cc:474:replace_alu$9617.C[59]
.sym 92289 cic_q0.comb_stage[2][58]
.sym 92290 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[58]
.sym 92291 $auto$alumacc.cc:474:replace_alu$9617.C[58]
.sym 92293 $auto$alumacc.cc:474:replace_alu$9617.C[60]
.sym 92295 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[59]
.sym 92296 cic_q0.comb_stage[2][59]
.sym 92297 $auto$alumacc.cc:474:replace_alu$9617.C[59]
.sym 92299 $auto$alumacc.cc:474:replace_alu$9617.C[61]
.sym 92301 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[60]
.sym 92302 cic_q0.comb_stage[2][60]
.sym 92303 $auto$alumacc.cc:474:replace_alu$9617.C[60]
.sym 92305 $auto$alumacc.cc:474:replace_alu$9617.C[62]
.sym 92307 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[61]
.sym 92308 cic_q0.comb_stage[2][61]
.sym 92309 $auto$alumacc.cc:474:replace_alu$9617.C[61]
.sym 92311 $auto$alumacc.cc:474:replace_alu$9617.C[63]
.sym 92313 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[62]
.sym 92314 cic_q0.comb_stage[2][62]
.sym 92315 $auto$alumacc.cc:474:replace_alu$9617.C[62]
.sym 92317 $auto$alumacc.cc:474:replace_alu$9617.C[64]
.sym 92319 cic_q0.comb_stage[2][63]
.sym 92320 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[63]
.sym 92321 $auto$alumacc.cc:474:replace_alu$9617.C[63]
.sym 92323 cic_q0.dec[17]_$glb_clk
.sym 92325 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 92326 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[60]
.sym 92327 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[61]
.sym 92328 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 92329 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[65]
.sym 92330 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[68]
.sym 92331 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 92332 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 92334 cic_q0.comb_stage[1][91]
.sym 92337 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[56]
.sym 92339 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[58]
.sym 92343 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[63]
.sym 92351 cic_q0.comb_stage[2][81]
.sym 92354 cic_q0.comb_stage[2][48]
.sym 92361 $auto$alumacc.cc:474:replace_alu$9617.C[64]
.sym 92366 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[71]
.sym 92368 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[67]
.sym 92371 cic_q0.comb_stage[2][66]
.sym 92372 cic_q0.comb_stage[2][70]
.sym 92374 cic_q0.comb_stage[2][68]
.sym 92376 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[69]
.sym 92377 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[66]
.sym 92380 cic_q0.comb_stage[2][71]
.sym 92381 cic_q0.comb_stage[2][69]
.sym 92382 cic_q0.comb_stage[2][64]
.sym 92383 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[70]
.sym 92384 cic_q0.comb_stage[2][65]
.sym 92385 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[64]
.sym 92389 cic_q0.comb_stage[2][67]
.sym 92394 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[65]
.sym 92395 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[68]
.sym 92398 $auto$alumacc.cc:474:replace_alu$9617.C[65]
.sym 92400 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[64]
.sym 92401 cic_q0.comb_stage[2][64]
.sym 92402 $auto$alumacc.cc:474:replace_alu$9617.C[64]
.sym 92404 $auto$alumacc.cc:474:replace_alu$9617.C[66]
.sym 92406 cic_q0.comb_stage[2][65]
.sym 92407 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[65]
.sym 92408 $auto$alumacc.cc:474:replace_alu$9617.C[65]
.sym 92410 $auto$alumacc.cc:474:replace_alu$9617.C[67]
.sym 92412 cic_q0.comb_stage[2][66]
.sym 92413 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[66]
.sym 92414 $auto$alumacc.cc:474:replace_alu$9617.C[66]
.sym 92416 $auto$alumacc.cc:474:replace_alu$9617.C[68]
.sym 92418 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[67]
.sym 92419 cic_q0.comb_stage[2][67]
.sym 92420 $auto$alumacc.cc:474:replace_alu$9617.C[67]
.sym 92422 $auto$alumacc.cc:474:replace_alu$9617.C[69]
.sym 92424 cic_q0.comb_stage[2][68]
.sym 92425 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[68]
.sym 92426 $auto$alumacc.cc:474:replace_alu$9617.C[68]
.sym 92428 $auto$alumacc.cc:474:replace_alu$9617.C[70]
.sym 92430 cic_q0.comb_stage[2][69]
.sym 92431 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[69]
.sym 92432 $auto$alumacc.cc:474:replace_alu$9617.C[69]
.sym 92434 $auto$alumacc.cc:474:replace_alu$9617.C[71]
.sym 92436 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[70]
.sym 92437 cic_q0.comb_stage[2][70]
.sym 92438 $auto$alumacc.cc:474:replace_alu$9617.C[70]
.sym 92440 $auto$alumacc.cc:474:replace_alu$9617.C[72]
.sym 92442 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[71]
.sym 92443 cic_q0.comb_stage[2][71]
.sym 92444 $auto$alumacc.cc:474:replace_alu$9617.C[71]
.sym 92446 cic_q0.dec[17]_$glb_clk
.sym 92448 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 92449 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 92450 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[79]
.sym 92451 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 92452 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 92453 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[79]
.sym 92454 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[78]
.sym 92455 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[73]
.sym 92462 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[69]
.sym 92464 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[67]
.sym 92465 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[66]
.sym 92467 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 92470 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[71]
.sym 92474 cic_q0.comb_stage[2][61]
.sym 92475 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[76]
.sym 92476 cic_q0.comb_stage[2][60]
.sym 92477 cic_q0.comb_stage[2][94]
.sym 92479 cic_q0.comb_stage[2][95]
.sym 92484 $auto$alumacc.cc:474:replace_alu$9617.C[72]
.sym 92491 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[76]
.sym 92492 cic_q0.comb_stage[2][73]
.sym 92494 cic_q0.comb_stage[2][76]
.sym 92496 cic_q0.comb_stage[2][74]
.sym 92498 cic_q0.comb_stage[2][72]
.sym 92499 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[72]
.sym 92501 cic_q0.comb_stage[2][78]
.sym 92504 cic_q0.comb_stage[2][75]
.sym 92507 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[79]
.sym 92508 cic_q0.comb_stage[2][79]
.sym 92509 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[74]
.sym 92511 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[78]
.sym 92512 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[75]
.sym 92516 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[77]
.sym 92519 cic_q0.comb_stage[2][77]
.sym 92520 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[73]
.sym 92521 $auto$alumacc.cc:474:replace_alu$9617.C[73]
.sym 92523 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[72]
.sym 92524 cic_q0.comb_stage[2][72]
.sym 92525 $auto$alumacc.cc:474:replace_alu$9617.C[72]
.sym 92527 $auto$alumacc.cc:474:replace_alu$9617.C[74]
.sym 92529 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[73]
.sym 92530 cic_q0.comb_stage[2][73]
.sym 92531 $auto$alumacc.cc:474:replace_alu$9617.C[73]
.sym 92533 $auto$alumacc.cc:474:replace_alu$9617.C[75]
.sym 92535 cic_q0.comb_stage[2][74]
.sym 92536 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[74]
.sym 92537 $auto$alumacc.cc:474:replace_alu$9617.C[74]
.sym 92539 $auto$alumacc.cc:474:replace_alu$9617.C[76]
.sym 92541 cic_q0.comb_stage[2][75]
.sym 92542 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[75]
.sym 92543 $auto$alumacc.cc:474:replace_alu$9617.C[75]
.sym 92545 $auto$alumacc.cc:474:replace_alu$9617.C[77]
.sym 92547 cic_q0.comb_stage[2][76]
.sym 92548 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[76]
.sym 92549 $auto$alumacc.cc:474:replace_alu$9617.C[76]
.sym 92551 $auto$alumacc.cc:474:replace_alu$9617.C[78]
.sym 92553 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[77]
.sym 92554 cic_q0.comb_stage[2][77]
.sym 92555 $auto$alumacc.cc:474:replace_alu$9617.C[77]
.sym 92557 $auto$alumacc.cc:474:replace_alu$9617.C[79]
.sym 92559 cic_q0.comb_stage[2][78]
.sym 92560 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[78]
.sym 92561 $auto$alumacc.cc:474:replace_alu$9617.C[78]
.sym 92563 $auto$alumacc.cc:474:replace_alu$9617.C[80]
.sym 92565 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[79]
.sym 92566 cic_q0.comb_stage[2][79]
.sym 92567 $auto$alumacc.cc:474:replace_alu$9617.C[79]
.sym 92569 cic_q0.dec[17]_$glb_clk
.sym 92571 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 92572 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 92573 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[86]
.sym 92574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 92575 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[80]
.sym 92576 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 92577 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[80]
.sym 92578 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[75]
.sym 92585 cic_q0.comb_stage[3][77]
.sym 92586 cic_q0.comb_stage[1][97]
.sym 92587 cic_q0.comb_stage[3][73]
.sym 92589 cic_q0.comb_stage[3][74]
.sym 92595 cic_q0.comb_stage[2][102]
.sym 92596 cic_q0.comb_stage[2][100]
.sym 92598 cic_q0.comb_stage[2][101]
.sym 92601 cic_q0.comb_stage[2][101]
.sym 92602 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[81]
.sym 92605 cic_q0.comb_stage[2][103]
.sym 92606 cic_q0.comb_stage[2][97]
.sym 92607 $auto$alumacc.cc:474:replace_alu$9617.C[80]
.sym 92612 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[83]
.sym 92615 cic_q0.comb_stage[2][83]
.sym 92617 cic_q0.comb_stage[2][86]
.sym 92618 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[81]
.sym 92619 cic_q0.comb_stage[2][81]
.sym 92621 cic_q0.comb_stage[2][82]
.sym 92622 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[82]
.sym 92623 cic_q0.comb_stage[2][87]
.sym 92624 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[84]
.sym 92625 cic_q0.comb_stage[2][84]
.sym 92627 cic_q0.comb_stage[2][85]
.sym 92630 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[86]
.sym 92631 cic_q0.comb_stage[2][80]
.sym 92632 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[80]
.sym 92633 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[87]
.sym 92640 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[85]
.sym 92644 $auto$alumacc.cc:474:replace_alu$9617.C[81]
.sym 92646 cic_q0.comb_stage[2][80]
.sym 92647 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[80]
.sym 92648 $auto$alumacc.cc:474:replace_alu$9617.C[80]
.sym 92650 $auto$alumacc.cc:474:replace_alu$9617.C[82]
.sym 92652 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[81]
.sym 92653 cic_q0.comb_stage[2][81]
.sym 92654 $auto$alumacc.cc:474:replace_alu$9617.C[81]
.sym 92656 $auto$alumacc.cc:474:replace_alu$9617.C[83]
.sym 92658 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[82]
.sym 92659 cic_q0.comb_stage[2][82]
.sym 92660 $auto$alumacc.cc:474:replace_alu$9617.C[82]
.sym 92662 $auto$alumacc.cc:474:replace_alu$9617.C[84]
.sym 92664 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[83]
.sym 92665 cic_q0.comb_stage[2][83]
.sym 92666 $auto$alumacc.cc:474:replace_alu$9617.C[83]
.sym 92668 $auto$alumacc.cc:474:replace_alu$9617.C[85]
.sym 92670 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[84]
.sym 92671 cic_q0.comb_stage[2][84]
.sym 92672 $auto$alumacc.cc:474:replace_alu$9617.C[84]
.sym 92674 $auto$alumacc.cc:474:replace_alu$9617.C[86]
.sym 92676 cic_q0.comb_stage[2][85]
.sym 92677 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[85]
.sym 92678 $auto$alumacc.cc:474:replace_alu$9617.C[85]
.sym 92680 $auto$alumacc.cc:474:replace_alu$9617.C[87]
.sym 92682 cic_q0.comb_stage[2][86]
.sym 92683 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[86]
.sym 92684 $auto$alumacc.cc:474:replace_alu$9617.C[86]
.sym 92686 $auto$alumacc.cc:474:replace_alu$9617.C[88]
.sym 92688 cic_q0.comb_stage[2][87]
.sym 92689 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[87]
.sym 92690 $auto$alumacc.cc:474:replace_alu$9617.C[87]
.sym 92692 cic_q0.dec[17]_$glb_clk
.sym 92694 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[90]
.sym 92695 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[94]
.sym 92696 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[93]
.sym 92697 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[92]
.sym 92698 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 92699 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[89]
.sym 92700 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 92701 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 92708 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[82]
.sym 92710 cic_q0.comb_stage[3][81]
.sym 92716 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[83]
.sym 92718 cic_q0.comb_stage[2][104]
.sym 92730 $auto$alumacc.cc:474:replace_alu$9617.C[88]
.sym 92735 cic_q0.comb_stage[2][92]
.sym 92737 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[95]
.sym 92742 cic_q0.comb_stage[2][93]
.sym 92743 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[91]
.sym 92744 cic_q0.comb_stage[2][90]
.sym 92745 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[88]
.sym 92746 cic_q0.comb_stage[2][91]
.sym 92747 cic_q0.comb_stage[2][94]
.sym 92748 cic_q0.comb_stage[2][88]
.sym 92749 cic_q0.comb_stage[2][95]
.sym 92750 cic_q0.comb_stage[2][89]
.sym 92753 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[93]
.sym 92754 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[92]
.sym 92756 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[89]
.sym 92760 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[94]
.sym 92761 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[90]
.sym 92767 $auto$alumacc.cc:474:replace_alu$9617.C[89]
.sym 92769 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[88]
.sym 92770 cic_q0.comb_stage[2][88]
.sym 92771 $auto$alumacc.cc:474:replace_alu$9617.C[88]
.sym 92773 $auto$alumacc.cc:474:replace_alu$9617.C[90]
.sym 92775 cic_q0.comb_stage[2][89]
.sym 92776 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[89]
.sym 92777 $auto$alumacc.cc:474:replace_alu$9617.C[89]
.sym 92779 $auto$alumacc.cc:474:replace_alu$9617.C[91]
.sym 92781 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[90]
.sym 92782 cic_q0.comb_stage[2][90]
.sym 92783 $auto$alumacc.cc:474:replace_alu$9617.C[90]
.sym 92785 $auto$alumacc.cc:474:replace_alu$9617.C[92]
.sym 92787 cic_q0.comb_stage[2][91]
.sym 92788 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[91]
.sym 92789 $auto$alumacc.cc:474:replace_alu$9617.C[91]
.sym 92791 $auto$alumacc.cc:474:replace_alu$9617.C[93]
.sym 92793 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[92]
.sym 92794 cic_q0.comb_stage[2][92]
.sym 92795 $auto$alumacc.cc:474:replace_alu$9617.C[92]
.sym 92797 $auto$alumacc.cc:474:replace_alu$9617.C[94]
.sym 92799 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[93]
.sym 92800 cic_q0.comb_stage[2][93]
.sym 92801 $auto$alumacc.cc:474:replace_alu$9617.C[93]
.sym 92803 $auto$alumacc.cc:474:replace_alu$9617.C[95]
.sym 92805 cic_q0.comb_stage[2][94]
.sym 92806 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[94]
.sym 92807 $auto$alumacc.cc:474:replace_alu$9617.C[94]
.sym 92809 $auto$alumacc.cc:474:replace_alu$9617.C[96]
.sym 92811 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[95]
.sym 92812 cic_q0.comb_stage[2][95]
.sym 92813 $auto$alumacc.cc:474:replace_alu$9617.C[95]
.sym 92815 cic_q0.dec[17]_$glb_clk
.sym 92817 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[101]
.sym 92818 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 92819 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[90]
.sym 92820 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[81]
.sym 92821 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 92822 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[97]
.sym 92823 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 92824 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 92829 cic_q0.comb_stage[3][88]
.sym 92831 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[88]
.sym 92833 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[95]
.sym 92839 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[91]
.sym 92840 cic_q0.comb_stage[2][92]
.sym 92851 cic_q0.comb_stage[2][81]
.sym 92853 $auto$alumacc.cc:474:replace_alu$9617.C[96]
.sym 92861 cic_q0.comb_stage[2][96]
.sym 92862 cic_q0.comb_stage[2][99]
.sym 92864 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[103]
.sym 92865 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[102]
.sym 92866 cic_q0.comb_stage[2][100]
.sym 92867 cic_q0.comb_stage[2][102]
.sym 92868 cic_q0.comb_stage[2][101]
.sym 92869 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[100]
.sym 92871 cic_q0.comb_stage[2][98]
.sym 92874 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[101]
.sym 92876 cic_q0.comb_stage[2][97]
.sym 92877 cic_q0.comb_stage[2][103]
.sym 92879 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[97]
.sym 92882 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[99]
.sym 92888 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[98]
.sym 92889 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[96]
.sym 92890 $auto$alumacc.cc:474:replace_alu$9617.C[97]
.sym 92892 cic_q0.comb_stage[2][96]
.sym 92893 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[96]
.sym 92894 $auto$alumacc.cc:474:replace_alu$9617.C[96]
.sym 92896 $auto$alumacc.cc:474:replace_alu$9617.C[98]
.sym 92898 cic_q0.comb_stage[2][97]
.sym 92899 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[97]
.sym 92900 $auto$alumacc.cc:474:replace_alu$9617.C[97]
.sym 92902 $auto$alumacc.cc:474:replace_alu$9617.C[99]
.sym 92904 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[98]
.sym 92905 cic_q0.comb_stage[2][98]
.sym 92906 $auto$alumacc.cc:474:replace_alu$9617.C[98]
.sym 92908 $auto$alumacc.cc:474:replace_alu$9617.C[100]
.sym 92910 cic_q0.comb_stage[2][99]
.sym 92911 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[99]
.sym 92912 $auto$alumacc.cc:474:replace_alu$9617.C[99]
.sym 92914 $auto$alumacc.cc:474:replace_alu$9617.C[101]
.sym 92916 cic_q0.comb_stage[2][100]
.sym 92917 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[100]
.sym 92918 $auto$alumacc.cc:474:replace_alu$9617.C[100]
.sym 92920 $auto$alumacc.cc:474:replace_alu$9617.C[102]
.sym 92922 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[101]
.sym 92923 cic_q0.comb_stage[2][101]
.sym 92924 $auto$alumacc.cc:474:replace_alu$9617.C[101]
.sym 92926 $auto$alumacc.cc:474:replace_alu$9617.C[103]
.sym 92928 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[102]
.sym 92929 cic_q0.comb_stage[2][102]
.sym 92930 $auto$alumacc.cc:474:replace_alu$9617.C[102]
.sym 92932 $auto$alumacc.cc:474:replace_alu$9617.C[104]
.sym 92934 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[103]
.sym 92935 cic_q0.comb_stage[2][103]
.sym 92936 $auto$alumacc.cc:474:replace_alu$9617.C[103]
.sym 92938 cic_q0.dec[17]_$glb_clk
.sym 92940 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[99]
.sym 92943 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 92944 o_RS232_TX$SB_IO_OUT
.sym 92945 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 92946 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[98]
.sym 92952 cic_q0.comb_stage[3][96]
.sym 92956 cic_q0.comb_stage[3][97]
.sym 92958 cic_q0.comb_stage[2][90]
.sym 92962 cic_q0.comb_stage[3][100]
.sym 92976 $auto$alumacc.cc:474:replace_alu$9617.C[104]
.sym 92987 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 92990 cic_q0.comb_stage[2][104]
.sym 92991 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[105]
.sym 92997 cic_q0.comb_stage[2][100]
.sym 93004 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 93007 cic_q0.comb_stage[2][105]
.sym 93009 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[104]
.sym 93010 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 93013 $auto$alumacc.cc:474:replace_alu$9617.C[105]
.sym 93015 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[104]
.sym 93016 cic_q0.comb_stage[2][104]
.sym 93017 $auto$alumacc.cc:474:replace_alu$9617.C[104]
.sym 93020 cic_q0.comb_stage[2][105]
.sym 93022 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[105]
.sym 93023 $auto$alumacc.cc:474:replace_alu$9617.C[105]
.sym 93026 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 93035 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 93039 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 93044 cic_q0.comb_stage[2][105]
.sym 93052 cic_q0.comb_stage[2][100]
.sym 93059 cic_q0.comb_stage[2][104]
.sym 93061 cic_q0.dec[17]_$glb_clk
.sym 93074 cic_q0.comb_stage[2][98]
.sym 93079 cic_q0.comb_stage[2][99]
.sym 93743 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 93749 cic_q0.comb_stage[0][11]
.sym 93750 o_adcfb_p$SB_IO_OUT
.sym 93754 cic_q0.comb_stage[0][8]
.sym 93756 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 93764 cic_q0.comb_stage[0][13]
.sym 93768 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 93777 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 93782 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 93788 cic_q0.comb_stage[0][11]
.sym 93794 o_adcfb_p$SB_IO_OUT
.sym 93802 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 93807 cic_q0.comb_stage[0][8]
.sym 93813 cic_q0.comb_stage[0][13]
.sym 93817 cic_q0.dec[17]_$glb_clk
.sym 93827 o_adcfb_n$SB_IO_OUT
.sym 93830 o_adcfb_n$SB_IO_OUT
.sym 93837 cic_q0.comb_stage[0][11]
.sym 93843 cic_q0.comb_stage[0][30]
.sym 93866 cic_q0.comb_stage[0][21]
.sym 93880 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 93919 cic_q0.comb_stage[0][21]
.sym 93929 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 93940 cic_q0.dec[17]_$glb_clk
.sym 93962 cic_q0.comb_stage[0][21]
.sym 93984 cic_q0.comb_stage[0][26]
.sym 93987 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 93989 cic_q0.comb_stage[0][31]
.sym 93992 cic_q0.comb_stage[0][37]
.sym 93999 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 94003 cic_q0.comb_stage[0][30]
.sym 94005 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 94012 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 94016 cic_q0.comb_stage[0][31]
.sym 94023 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 94028 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 94037 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 94042 cic_q0.comb_stage[0][37]
.sym 94047 cic_q0.comb_stage[0][30]
.sym 94053 cic_q0.comb_stage[0][26]
.sym 94059 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 94063 cic_q0.dec[17]_$glb_clk
.sym 94078 cic_q0.comb_stage[0][26]
.sym 94085 cic_q0.comb_stage[0][31]
.sym 94099 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[49]
.sym 94109 cic_q0.comb_stage[0][49]
.sym 94113 cic_q0.comb_stage[0][34]
.sym 94120 cic_q0.comb_stage[0][36]
.sym 94121 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 94128 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 94132 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 94133 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 94136 cic_q0.comb_stage[0][41]
.sym 94139 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 94147 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 94154 cic_q0.comb_stage[0][49]
.sym 94157 cic_q0.comb_stage[0][41]
.sym 94163 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 94170 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 94176 cic_q0.comb_stage[0][36]
.sym 94181 cic_q0.comb_stage[0][34]
.sym 94186 cic_q0.dec[17]_$glb_clk
.sym 94208 cic_q0.comb_stage[0][36]
.sym 94209 cic_q0.comb_stage[0][34]
.sym 94218 cic_q0.comb_stage[1][29]
.sym 94220 cic_q0.comb_stage[0][50]
.sym 94221 cic_q0.comb_stage[1][24]
.sym 94230 cic_q0.comb_stage[0][58]
.sym 94231 cic_q0.comb_stage[0][60]
.sym 94234 cic_q0.comb_stage[1][45]
.sym 94235 cic_q0.comb_stage[0][42]
.sym 94236 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 94238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 94243 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 94257 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 94263 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 94270 cic_q0.comb_stage[1][45]
.sym 94276 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 94280 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 94286 cic_q0.comb_stage[0][60]
.sym 94292 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 94299 cic_q0.comb_stage[0][58]
.sym 94305 cic_q0.comb_stage[0][42]
.sym 94309 cic_q0.dec[17]_$glb_clk
.sym 94312 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 94313 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 94314 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[53]
.sym 94316 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[54]
.sym 94331 cic_q0.comb_stage[0][42]
.sym 94334 cic_q0.comb_stage[0][58]
.sym 94336 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 94352 cic_q0.comb_stage[1][30]
.sym 94359 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 94360 cic_q0.comb_stage[0][48]
.sym 94361 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 94363 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 94365 cic_q0.comb_stage[0][71]
.sym 94373 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 94380 cic_q0.comb_stage[0][50]
.sym 94388 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 94392 cic_q0.comb_stage[0][71]
.sym 94400 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 94404 cic_q0.comb_stage[1][30]
.sym 94409 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 94417 cic_q0.comb_stage[0][50]
.sym 94421 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 94429 cic_q0.comb_stage[0][48]
.sym 94432 cic_q0.dec[17]_$glb_clk
.sym 94434 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 94435 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 94436 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[57]
.sym 94437 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 94438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 94439 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[63]
.sym 94441 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 94456 cic_q0.comb_stage[0][48]
.sym 94476 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 94478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 94481 cic_q0.comb_stage[0][65]
.sym 94482 cic_q0.comb_stage[0][64]
.sym 94486 cic_q0.comb_stage[0][86]
.sym 94488 cic_q0.comb_stage[1][7]
.sym 94493 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 94505 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 94511 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 94517 cic_q0.comb_stage[1][7]
.sym 94520 cic_q0.comb_stage[0][86]
.sym 94527 cic_q0.comb_stage[0][65]
.sym 94535 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 94540 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 94547 cic_q0.comb_stage[0][64]
.sym 94551 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 94555 cic_q0.dec[17]_$glb_clk
.sym 94557 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 94558 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 94559 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 94560 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 94561 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 94562 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[84]
.sym 94563 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 94564 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[79]
.sym 94574 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 94586 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 94591 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 94598 cic_q0.comb_stage[0][72]
.sym 94599 cic_q0.comb_stage[0][73]
.sym 94602 cic_q0.comb_stage[1][3]
.sym 94609 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 94610 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 94613 cic_q0.comb_stage[0][97]
.sym 94614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 94615 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 94634 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 94637 cic_q0.comb_stage[0][73]
.sym 94645 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 94650 cic_q0.comb_stage[0][72]
.sym 94655 cic_q0.comb_stage[0][97]
.sym 94661 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 94669 cic_q0.comb_stage[1][3]
.sym 94676 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 94678 cic_q0.dec[17]_$glb_clk
.sym 94680 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 94681 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 94682 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 94683 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 94684 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 94685 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 94686 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 94687 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[89]
.sym 94690 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 94695 cic_q0.comb_stage[0][72]
.sym 94697 cic_q0.comb_stage[1][25]
.sym 94700 cic_q0.comb_stage[0][79]
.sym 94702 cic_q0.comb_stage[0][72]
.sym 94706 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 94714 cic_q0.comb_stage[1][24]
.sym 94715 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 94721 cic_q0.comb_stage[1][11]
.sym 94723 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 94725 cic_q0.comb_stage[1][5]
.sym 94727 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 94729 cic_q0.comb_stage[1][32]
.sym 94732 cic_q0.comb_stage[0][75]
.sym 94735 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 94745 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 94757 cic_q0.comb_stage[1][32]
.sym 94760 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 94766 cic_q0.comb_stage[1][11]
.sym 94774 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 94778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 94785 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 94792 cic_q0.comb_stage[0][75]
.sym 94797 cic_q0.comb_stage[1][5]
.sym 94801 cic_q0.dec[17]_$glb_clk
.sym 94803 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[8]
.sym 94804 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 94805 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 94806 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 94807 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 94808 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[90]
.sym 94809 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 94810 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[103]
.sym 94825 cic_q0.comb_stage[0][80]
.sym 94828 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 94829 cic_q0.comb_stage[1][65]
.sym 94832 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[15]
.sym 94834 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[9]
.sym 94836 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[8]
.sym 94838 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 94851 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 94852 cic_q0.comb_stage[1][12]
.sym 94853 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 94857 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 94859 cic_q0.comb_stage[1][71]
.sym 94862 cic_q0.comb_stage[1][74]
.sym 94867 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 94874 cic_q0.comb_stage[1][24]
.sym 94879 cic_q0.comb_stage[1][74]
.sym 94884 cic_q0.comb_stage[1][71]
.sym 94890 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 94898 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 94902 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 94907 cic_q0.comb_stage[1][24]
.sym 94913 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 94921 cic_q0.comb_stage[1][12]
.sym 94924 cic_q0.dec[17]_$glb_clk
.sym 94926 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[88]
.sym 94927 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 94928 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[4]
.sym 94929 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[91]
.sym 94930 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[13]
.sym 94931 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 94932 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 94933 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 94943 cic_q0.comb_stage[1][46]
.sym 94946 cic_q0.comb_stage[1][8]
.sym 94960 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 94961 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 94967 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 94968 cic_q0.comb_stage[1][51]
.sym 94969 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 94970 cic_q0.comb_stage[1][9]
.sym 94976 cic_q0.comb_stage[0][98]
.sym 94979 cic_q0.comb_stage[1][15]
.sym 94982 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 94989 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 95002 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 95009 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 95013 cic_q0.comb_stage[1][9]
.sym 95018 cic_q0.comb_stage[1][51]
.sym 95024 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 95031 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 95037 cic_q0.comb_stage[1][15]
.sym 95045 cic_q0.comb_stage[0][98]
.sym 95047 cic_q0.dec[17]_$glb_clk
.sym 95049 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 95050 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 95051 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 95052 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 95053 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 95054 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 95055 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 95056 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 95061 cic_q0.comb_stage[1][13]
.sym 95070 cic_q0.comb_stage[1][4]
.sym 95074 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 95078 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 95079 cic_q0.comb_stage[0][91]
.sym 95081 cic_q0.comb_stage[1][86]
.sym 95083 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 95084 cic_q0.comb_stage[1][81]
.sym 95093 cic_q0.comb_stage[2][1]
.sym 95094 cic_q0.comb_stage[1][76]
.sym 95095 cic_q0.comb_stage[1][34]
.sym 95101 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 95103 cic_q0.comb_stage[1][68]
.sym 95105 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 95106 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 95111 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 95123 cic_q0.comb_stage[1][76]
.sym 95130 cic_q0.comb_stage[1][68]
.sym 95137 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 95142 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 95149 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 95155 cic_q0.comb_stage[1][34]
.sym 95160 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 95165 cic_q0.comb_stage[2][1]
.sym 95170 cic_q0.dec[17]_$glb_clk
.sym 95172 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 95173 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 95174 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 95175 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 95176 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 95177 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 95178 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 95179 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[7]
.sym 95189 cic_q0.comb_stage[1][85]
.sym 95193 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 95196 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 95199 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 95200 cic_q0.comb_stage[1][92]
.sym 95202 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 95203 cic_q0.comb_stage[2][6]
.sym 95204 cic_q0.comb_stage[2][2]
.sym 95205 cic_q0.comb_stage[2][7]
.sym 95206 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 95222 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 95223 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 95226 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 95234 cic_q0.comb_stage[2][12]
.sym 95235 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 95237 cic_q0.comb_stage[2][4]
.sym 95239 cic_q0.comb_stage[2][21]
.sym 95242 cic_q0.comb_stage[1][101]
.sym 95248 cic_q0.comb_stage[1][101]
.sym 95255 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 95261 cic_q0.comb_stage[2][21]
.sym 95266 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 95272 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 95276 cic_q0.comb_stage[2][12]
.sym 95283 cic_q0.comb_stage[2][4]
.sym 95291 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 95293 cic_q0.dec[17]_$glb_clk
.sym 95295 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 95296 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 95297 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 95298 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 95299 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 95300 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[13]
.sym 95301 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[60]
.sym 95302 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[6]
.sym 95306 o_adcfb_n$SB_IO_OUT
.sym 95307 cic_q0.comb_stage[1][73]
.sym 95309 min.latch_inputs
.sym 95312 cic_q0.comb_stage[1][88]
.sym 95313 cic_q0.comb_stage[1][87]
.sym 95314 cic_q0.comb_stage[0][97]
.sym 95315 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[21]
.sym 95319 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 95320 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 95322 cic_q0.comb_stage[2][10]
.sym 95324 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 95326 cic_q0.comb_stage[2][14]
.sym 95328 cic_q0.comb_stage[2][15]
.sym 95329 cic_q0.comb_stage[1][65]
.sym 95336 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 95337 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 95338 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 95339 cic_q0.comb_stage[1][83]
.sym 95343 cic_q0.comb_stage[2][5]
.sym 95344 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 95349 cic_q0.comb_stage[1][98]
.sym 95356 cic_q0.comb_stage[2][30]
.sym 95371 cic_q0.comb_stage[2][30]
.sym 95375 cic_q0.comb_stage[2][5]
.sym 95382 cic_q0.comb_stage[1][83]
.sym 95388 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 95396 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 95402 cic_q0.comb_stage[1][98]
.sym 95406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 95412 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 95416 cic_q0.dec[17]_$glb_clk
.sym 95418 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[9]
.sym 95419 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 95420 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[2]
.sym 95421 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 95422 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[14]
.sym 95423 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 95424 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 95425 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 95430 cic_q0.comb_stage[1][60]
.sym 95434 cic_q0.comb_stage[1][94]
.sym 95435 cic_q0.comb_stage[0][104]
.sym 95444 cic_q0.comb_stage[2][23]
.sym 95445 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 95448 cic_q0.comb_stage[2][17]
.sym 95449 cic_q0.comb_stage[2][22]
.sym 95453 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 95459 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 95461 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 95468 cic_q0.comb_stage[3][1]
.sym 95472 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 95478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 95482 cic_q0.comb_stage[2][10]
.sym 95485 cic_q0.comb_stage[2][29]
.sym 95488 cic_q0.comb_stage[2][24]
.sym 95493 cic_q0.comb_stage[2][10]
.sym 95500 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 95506 cic_q0.comb_stage[2][24]
.sym 95510 cic_q0.comb_stage[2][29]
.sym 95516 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 95523 cic_q0.comb_stage[3][1]
.sym 95530 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 95535 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 95539 cic_q0.dec[17]_$glb_clk
.sym 95541 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[9]
.sym 95542 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[36]
.sym 95543 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 95544 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[65]
.sym 95545 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 95546 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[19]
.sym 95547 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 95548 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 95558 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 95567 cic_q0.comb_stage[2][31]
.sym 95569 cic_q0.comb_stage[1][86]
.sym 95575 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 95576 cic_q0.comb_stage[1][81]
.sym 95582 cic_q0.comb_stage[2][20]
.sym 95593 cic_q0.comb_stage[3][11]
.sym 95597 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 95598 cic_q0.comb_stage[2][15]
.sym 95600 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 95601 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 95606 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 95609 cic_q0.comb_stage[2][22]
.sym 95615 cic_q0.comb_stage[2][15]
.sym 95624 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 95629 cic_q0.comb_stage[2][22]
.sym 95636 cic_q0.comb_stage[3][11]
.sym 95639 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 95645 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 95654 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 95658 cic_q0.comb_stage[2][20]
.sym 95662 cic_q0.dec[17]_$glb_clk
.sym 95664 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 95665 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[17]
.sym 95666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 95667 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[22]
.sym 95668 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[20]
.sym 95669 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 95670 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 95671 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[16]
.sym 95685 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[36]
.sym 95689 cic_q0.comb_stage[2][33]
.sym 95690 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[65]
.sym 95691 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 95693 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 95694 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 95696 cic_q0.comb_stage[2][34]
.sym 95697 cic_q0.comb_stage[2][39]
.sym 95698 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 95699 cic_q0.comb_stage[2][32]
.sym 95715 cic_q0.comb_stage[3][18]
.sym 95716 cic_q0.comb_stage[2][23]
.sym 95720 cic_q0.comb_stage[2][17]
.sym 95722 cic_q0.comb_stage[2][46]
.sym 95724 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 95727 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 95733 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 95734 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 95740 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 95747 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 95753 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 95757 cic_q0.comb_stage[2][23]
.sym 95765 cic_q0.comb_stage[3][18]
.sym 95771 cic_q0.comb_stage[2][17]
.sym 95777 cic_q0.comb_stage[2][46]
.sym 95782 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 95785 cic_q0.dec[17]_$glb_clk
.sym 95787 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[33]
.sym 95788 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 95789 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 95790 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[26]
.sym 95791 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[55]
.sym 95792 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 95793 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[27]
.sym 95794 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 95802 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[22]
.sym 95813 cic_q0.comb_stage[2][47]
.sym 95817 cic_q0.comb_stage[2][41]
.sym 95821 cic_q0.comb_stage[2][43]
.sym 95828 cic_q0.comb_stage[2][28]
.sym 95831 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 95836 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 95839 cic_q0.comb_stage[2][31]
.sym 95846 cic_q0.comb_stage[1][81]
.sym 95850 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 95854 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 95856 cic_q0.comb_stage[2][34]
.sym 95861 cic_q0.comb_stage[1][81]
.sym 95867 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 95873 cic_q0.comb_stage[2][28]
.sym 95880 cic_q0.comb_stage[2][31]
.sym 95888 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 95891 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 95898 cic_q0.comb_stage[2][34]
.sym 95904 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 95908 cic_q0.dec[17]_$glb_clk
.sym 95910 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[37]
.sym 95911 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 95912 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 95913 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[67]
.sym 95914 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[39]
.sym 95915 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 95916 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[35]
.sym 95917 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 95937 cic_q0.comb_stage[2][50]
.sym 95941 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[81]
.sym 95945 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 95954 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 95956 cic_q0.comb_stage[3][37]
.sym 95963 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 95967 cic_q0.comb_stage[2][39]
.sym 95969 cic_q0.comb_stage[2][32]
.sym 95972 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 95977 cic_q0.comb_stage[2][41]
.sym 95982 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 95987 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 95990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 95998 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 96002 cic_q0.comb_stage[2][41]
.sym 96008 cic_q0.comb_stage[2][32]
.sym 96017 cic_q0.comb_stage[2][39]
.sym 96023 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 96028 cic_q0.comb_stage[3][37]
.sym 96031 cic_q0.dec[17]_$glb_clk
.sym 96033 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[46]
.sym 96034 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[40]
.sym 96035 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 96036 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[47]
.sym 96037 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[42]
.sym 96038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 96039 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 96040 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 96063 cic_q0.comb_stage[2][57]
.sym 96066 cic_q0.comb_stage[2][63]
.sym 96076 cic_q0.comb_stage[2][45]
.sym 96079 cic_q0.comb_stage[2][44]
.sym 96082 cic_q0.comb_stage[3][40]
.sym 96090 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 96093 cic_q0.comb_stage[2][43]
.sym 96099 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 96100 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 96105 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 96107 cic_q0.comb_stage[2][45]
.sym 96113 cic_q0.comb_stage[2][43]
.sym 96122 cic_q0.comb_stage[2][44]
.sym 96126 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 96132 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 96138 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 96143 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 96149 cic_q0.comb_stage[3][40]
.sym 96154 cic_q0.dec[17]_$glb_clk
.sym 96156 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 96157 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[51]
.sym 96158 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 96159 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[49]
.sym 96160 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[55]
.sym 96161 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 96162 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[49]
.sym 96163 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 96181 cic_q0.comb_stage[2][65]
.sym 96184 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 96186 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 96190 cic_q0.comb_stage[2][67]
.sym 96191 cic_q0.comb_stage[2][64]
.sym 96200 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 96201 cic_q0.comb_stage[2][53]
.sym 96207 cic_q0.comb_stage[2][50]
.sym 96209 cic_q0.comb_stage[2][54]
.sym 96210 cic_q0.comb_stage[2][52]
.sym 96211 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 96222 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 96228 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 96233 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 96238 cic_q0.comb_stage[2][54]
.sym 96243 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 96251 cic_q0.comb_stage[2][53]
.sym 96254 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 96263 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 96269 cic_q0.comb_stage[2][50]
.sym 96275 cic_q0.comb_stage[2][52]
.sym 96277 cic_q0.dec[17]_$glb_clk
.sym 96279 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 96280 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[58]
.sym 96281 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 96282 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 96283 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[56]
.sym 96284 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[93]
.sym 96285 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[63]
.sym 96286 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 96294 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[49]
.sym 96308 cic_q0.comb_stage[2][75]
.sym 96310 cic_q0.comb_stage[2][78]
.sym 96322 cic_q0.comb_stage[3][58]
.sym 96323 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 96324 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 96331 cic_q0.comb_stage[3][59]
.sym 96335 cic_q0.comb_stage[2][57]
.sym 96337 cic_q0.comb_stage[2][48]
.sym 96338 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 96349 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 96355 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 96361 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 96367 cic_q0.comb_stage[3][58]
.sym 96372 cic_q0.comb_stage[3][59]
.sym 96379 cic_q0.comb_stage[2][57]
.sym 96385 cic_q0.comb_stage[2][48]
.sym 96391 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 96396 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 96400 cic_q0.dec[17]_$glb_clk
.sym 96402 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[71]
.sym 96403 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[69]
.sym 96404 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 96405 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[64]
.sym 96406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 96407 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[67]
.sym 96408 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 96409 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 96419 cic_q0.comb_stage[1][93]
.sym 96433 cic_q0.comb_stage[2][86]
.sym 96437 cic_q0.comb_stage[2][80]
.sym 96450 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 96451 cic_q0.comb_stage[2][65]
.sym 96456 cic_q0.comb_stage[2][68]
.sym 96459 cic_q0.comb_stage[2][60]
.sym 96462 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 96465 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 96467 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 96473 cic_q0.comb_stage[2][61]
.sym 96477 cic_q0.comb_stage[2][61]
.sym 96482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 96489 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 96495 cic_q0.comb_stage[2][60]
.sym 96503 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 96507 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 96514 cic_q0.comb_stage[2][68]
.sym 96520 cic_q0.comb_stage[2][65]
.sym 96523 cic_q0.dec[17]_$glb_clk
.sym 96525 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 96526 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 96527 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[77]
.sym 96528 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[74]
.sym 96529 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 96530 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[72]
.sym 96531 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[97]
.sym 96532 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 96537 cic_q0.comb_stage[2][71]
.sym 96540 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[64]
.sym 96546 cic_q0.comb_stage[2][102]
.sym 96550 cic_q0.comb_stage[2][89]
.sym 96558 cic_q0.comb_stage[2][95]
.sym 96569 cic_q0.comb_stage[2][79]
.sym 96577 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 96578 cic_q0.comb_stage[2][75]
.sym 96580 cic_q0.comb_stage[2][78]
.sym 96581 cic_q0.comb_stage[3][79]
.sym 96582 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 96589 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 96594 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 96599 cic_q0.comb_stage[3][79]
.sym 96607 cic_q0.comb_stage[2][75]
.sym 96611 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 96619 cic_q0.comb_stage[2][79]
.sym 96626 cic_q0.comb_stage[2][78]
.sym 96630 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 96636 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 96643 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 96646 cic_q0.dec[17]_$glb_clk
.sym 96648 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[83]
.sym 96649 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[82]
.sym 96650 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[84]
.sym 96651 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[87]
.sym 96652 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 96653 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 96654 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 96655 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 96671 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[77]
.sym 96673 cic_q0.comb_stage[2][97]
.sym 96689 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 96690 cic_q0.comb_stage[2][94]
.sym 96697 cic_q0.comb_stage[3][80]
.sym 96698 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 96702 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 96703 cic_q0.comb_stage[2][86]
.sym 96707 cic_q0.comb_stage[2][80]
.sym 96716 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 96725 cic_q0.comb_stage[3][80]
.sym 96730 cic_q0.comb_stage[2][94]
.sym 96734 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 96742 cic_q0.comb_stage[2][86]
.sym 96746 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 96753 cic_q0.comb_stage[2][80]
.sym 96760 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 96765 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 96769 cic_q0.dec[17]_$glb_clk
.sym 96771 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[91]
.sym 96772 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[88]
.sym 96773 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[76]
.sym 96774 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 96775 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 96776 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[95]
.sym 96777 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 96778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 96779 o_adcfb_n$SB_IO_OUT
.sym 96813 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 96818 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 96820 cic_q0.comb_stage[2][89]
.sym 96822 cic_q0.comb_stage[3][90]
.sym 96824 cic_q0.comb_stage[2][92]
.sym 96827 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 96832 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 96842 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 96845 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 96851 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 96860 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 96864 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 96870 cic_q0.comb_stage[2][89]
.sym 96878 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 96882 cic_q0.comb_stage[3][90]
.sym 96887 cic_q0.comb_stage[2][92]
.sym 96892 cic_q0.dec[17]_$glb_clk
.sym 96895 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[100]
.sym 96898 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 96917 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[76]
.sym 96941 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 96943 cic_q0.comb_stage[2][97]
.sym 96944 cic_q0.comb_stage[2][90]
.sym 96950 cic_q0.comb_stage[2][101]
.sym 96954 cic_q0.comb_stage[2][81]
.sym 96955 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 96960 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 96966 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 96968 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 96976 cic_q0.comb_stage[2][97]
.sym 96982 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 96987 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 96994 cic_q0.comb_stage[2][101]
.sym 97001 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 97005 cic_q0.comb_stage[2][81]
.sym 97011 cic_q0.comb_stage[2][90]
.sym 97015 cic_q0.dec[17]_$glb_clk
.sym 97038 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[100]
.sym 97044 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 97060 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 97061 cic_q0.comb_stage[2][99]
.sym 97071 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 97072 cic_q0.comb_stage[2][98]
.sym 97077 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 97091 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 97109 cic_q0.comb_stage[2][98]
.sym 97117 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 97123 cic_q0.comb_stage[2][99]
.sym 97130 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 97138 cic_q0.dec[17]_$glb_clk
.sym 97926 cic_q0.comb_stage[1][1]
.sym 98418 cic_q0.comb_stage[1][1]
.sym 98431 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 98442 cic_q0.comb_stage[0][53]
.sym 98450 cic_q0.comb_stage[0][54]
.sym 98454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 98468 cic_q0.comb_stage[0][54]
.sym 98474 cic_q0.comb_stage[0][53]
.sym 98481 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 98495 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 98509 cic_q0.dec[17]_$glb_clk
.sym 98522 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 98530 cic_q0.comb_stage[0][53]
.sym 98537 cic_q0.comb_stage[1][47]
.sym 98538 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[79]
.sym 98543 cic_q0.comb_stage[1][42]
.sym 98546 cic_q0.comb_stage[1][40]
.sym 98552 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 98559 cic_q0.comb_stage[1][29]
.sym 98563 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 98569 cic_q0.comb_stage[0][57]
.sym 98571 cic_q0.comb_stage[0][63]
.sym 98572 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 98578 cic_q0.comb_stage[1][1]
.sym 98586 cic_q0.comb_stage[0][63]
.sym 98593 cic_q0.comb_stage[1][29]
.sym 98597 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 98605 cic_q0.comb_stage[0][57]
.sym 98610 cic_q0.comb_stage[1][1]
.sym 98616 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 98628 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 98632 cic_q0.dec[17]_$glb_clk
.sym 98660 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[84]
.sym 98669 cic_q0.comb_stage[1][48]
.sym 98678 cic_q0.comb_stage[0][79]
.sym 98684 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 98686 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 98687 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 98689 cic_q0.comb_stage[1][25]
.sym 98691 cic_q0.comb_stage[0][84]
.sym 98692 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 98700 cic_q0.comb_stage[0][76]
.sym 98710 cic_q0.comb_stage[0][76]
.sym 98714 cic_q0.comb_stage[1][25]
.sym 98722 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 98729 cic_q0.comb_stage[0][84]
.sym 98735 cic_q0.comb_stage[0][79]
.sym 98741 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 98745 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 98750 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 98755 cic_q0.dec[17]_$glb_clk
.sym 98786 cic_q0.comb_stage[1][59]
.sym 98787 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[89]
.sym 98792 cic_q0.comb_stage[1][56]
.sym 98799 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 98800 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 98809 cic_q0.comb_stage[1][47]
.sym 98810 cic_q0.comb_stage[1][59]
.sym 98811 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 98815 cic_q0.comb_stage[1][42]
.sym 98818 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 98824 cic_q0.comb_stage[0][89]
.sym 98831 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 98839 cic_q0.comb_stage[1][42]
.sym 98845 cic_q0.comb_stage[1][47]
.sym 98852 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 98856 cic_q0.comb_stage[0][89]
.sym 98863 cic_q0.comb_stage[1][59]
.sym 98868 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 98874 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 98878 cic_q0.dec[17]_$glb_clk
.sym 98910 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[103]
.sym 98924 cic_q0.comb_stage[1][8]
.sym 98925 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 98927 cic_q0.comb_stage[1][46]
.sym 98932 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 98937 cic_q0.comb_stage[0][103]
.sym 98943 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 98947 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 98951 cic_q0.comb_stage[0][90]
.sym 98954 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 98960 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 98968 cic_q0.comb_stage[1][46]
.sym 98975 cic_q0.comb_stage[0][103]
.sym 98979 cic_q0.comb_stage[0][90]
.sym 98987 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 98993 cic_q0.comb_stage[1][8]
.sym 98997 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 99001 cic_q0.dec[17]_$glb_clk
.sym 99038 cic_q0.comb_stage[1][40]
.sym 99046 cic_q0.comb_stage[1][4]
.sym 99049 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 99057 cic_q0.comb_stage[1][13]
.sym 99066 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 99067 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 99069 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 99070 cic_q0.comb_stage[0][91]
.sym 99074 cic_q0.comb_stage[0][88]
.sym 99078 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 99086 cic_q0.comb_stage[1][13]
.sym 99092 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 99098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 99103 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 99110 cic_q0.comb_stage[1][4]
.sym 99114 cic_q0.comb_stage[0][91]
.sym 99119 cic_q0.comb_stage[0][88]
.sym 99124 cic_q0.dec[17]_$glb_clk
.sym 99149 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 99161 cic_q0.comb_stage[1][48]
.sym 99172 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 99176 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 99181 cic_q0.comb_stage[1][85]
.sym 99183 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 99187 cic_q0.comb_stage[1][102]
.sym 99190 cic_q0.comb_stage[1][89]
.sym 99197 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 99198 cic_q0.comb_stage[1][40]
.sym 99201 cic_q0.comb_stage[1][85]
.sym 99209 cic_q0.comb_stage[1][40]
.sym 99212 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 99219 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 99227 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 99233 cic_q0.comb_stage[1][102]
.sym 99239 cic_q0.comb_stage[1][89]
.sym 99244 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 99247 cic_q0.dec[17]_$glb_clk
.sym 99267 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 99275 cic_q0.comb_stage[2][5]
.sym 99276 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[6]
.sym 99277 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 99278 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 99279 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[7]
.sym 99280 cic_q0.comb_stage[1][56]
.sym 99283 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 99293 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 99295 cic_q0.comb_stage[1][73]
.sym 99304 cic_q0.comb_stage[1][88]
.sym 99306 cic_q0.comb_stage[2][7]
.sym 99308 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 99311 cic_q0.comb_stage[1][92]
.sym 99314 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 99318 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 99324 cic_q0.comb_stage[1][88]
.sym 99331 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 99338 cic_q0.comb_stage[1][73]
.sym 99341 cic_q0.comb_stage[1][92]
.sym 99347 cic_q0.comb_stage[2][7]
.sym 99356 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 99362 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 99365 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 99370 cic_q0.dec[17]_$glb_clk
.sym 99394 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[19]
.sym 99396 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 99398 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[13]
.sym 99400 cic_q0.comb_stage[2][8]
.sym 99401 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[9]
.sym 99402 cic_q0.comb_stage[2][9]
.sym 99406 cic_q0.comb_stage[1][99]
.sym 99407 cic_q0.comb_stage[2][13]
.sym 99413 cic_q0.comb_stage[1][99]
.sym 99414 cic_q0.comb_stage[2][13]
.sym 99416 cic_q0.comb_stage[2][6]
.sym 99418 cic_q0.comb_stage[1][60]
.sym 99430 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 99437 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 99439 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 99440 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 99447 cic_q0.comb_stage[2][13]
.sym 99453 cic_q0.comb_stage[1][99]
.sym 99461 cic_q0.comb_stage[2][6]
.sym 99464 cic_q0.comb_stage[1][60]
.sym 99473 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 99478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 99484 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 99488 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 99493 cic_q0.dec[17]_$glb_clk
.sym 99525 cic_q0.comb_stage[2][17]
.sym 99526 cic_q0.comb_stage[2][19]
.sym 99537 cic_q0.comb_stage[2][2]
.sym 99547 cic_q0.comb_stage[2][14]
.sym 99551 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 99553 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 99560 cic_q0.comb_stage[1][86]
.sym 99562 cic_q0.comb_stage[2][9]
.sym 99565 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 99566 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 99570 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 99577 cic_q0.comb_stage[2][9]
.sym 99583 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 99587 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 99595 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 99600 cic_q0.comb_stage[2][14]
.sym 99606 cic_q0.comb_stage[1][86]
.sym 99611 cic_q0.comb_stage[2][2]
.sym 99616 cic_q0.dec[17]_$glb_clk
.sym 99643 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 99644 cic_q0.comb_stage[1][61]
.sym 99645 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 99646 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 99648 cic_q0.comb_stage[2][25]
.sym 99650 cic_q0.comb_stage[2][26]
.sym 99652 cic_q0.comb_stage[2][27]
.sym 99661 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 99663 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 99670 cic_q0.comb_stage[1][65]
.sym 99674 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 99685 cic_q0.comb_stage[3][9]
.sym 99686 cic_q0.comb_stage[2][19]
.sym 99688 cic_q0.comb_stage[2][36]
.sym 99689 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 99694 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 99700 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 99706 cic_q0.comb_stage[2][19]
.sym 99711 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 99717 cic_q0.comb_stage[3][9]
.sym 99725 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 99730 cic_q0.comb_stage[2][36]
.sym 99737 cic_q0.comb_stage[1][65]
.sym 99739 cic_q0.dec[17]_$glb_clk
.sym 99765 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 99766 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 99767 cic_q0.comb_stage[2][37]
.sym 99768 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 99770 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[33]
.sym 99773 cic_q0.comb_stage[2][34]
.sym 99774 cic_q0.comb_stage[2][36]
.sym 99775 cic_q0.comb_stage[2][35]
.sym 99782 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 99787 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 99788 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 99792 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 99798 cic_q0.comb_stage[3][16]
.sym 99800 cic_q0.comb_stage[3][17]
.sym 99806 cic_q0.comb_stage[3][20]
.sym 99810 cic_q0.comb_stage[3][22]
.sym 99815 cic_q0.comb_stage[3][17]
.sym 99822 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 99829 cic_q0.comb_stage[3][16]
.sym 99835 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 99841 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 99847 cic_q0.comb_stage[3][22]
.sym 99852 cic_q0.comb_stage[3][20]
.sym 99859 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 99862 cic_q0.dec[17]_$glb_clk
.sym 99888 cic_q0.comb_stage[1][61]
.sym 99889 cic_q0.comb_stage[2][40]
.sym 99894 cic_q0.comb_stage[1][99]
.sym 99895 cic_q0.comb_stage[2][43]
.sym 99896 cic_q0.comb_stage[2][42]
.sym 99910 cic_q0.comb_stage[2][33]
.sym 99914 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 99918 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 99922 cic_q0.comb_stage[2][26]
.sym 99924 cic_q0.comb_stage[2][27]
.sym 99928 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 99929 cic_q0.comb_stage[2][55]
.sym 99931 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 99938 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 99946 cic_q0.comb_stage[2][33]
.sym 99951 cic_q0.comb_stage[2][27]
.sym 99958 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 99962 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 99970 cic_q0.comb_stage[2][55]
.sym 99977 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 99980 cic_q0.comb_stage[2][26]
.sym 99985 cic_q0.dec[17]_$glb_clk
.sym 100016 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[55]
.sym 100017 cic_q0.comb_stage[2][49]
.sym 100018 cic_q0.comb_stage[2][51]
.sym 100029 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 100033 cic_q0.comb_stage[1][67]
.sym 100039 cic_q0.comb_stage[2][37]
.sym 100041 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 100043 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 100046 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 100047 cic_q0.comb_stage[2][35]
.sym 100058 cic_q0.comb_stage[3][39]
.sym 100061 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 100069 cic_q0.comb_stage[2][35]
.sym 100073 cic_q0.comb_stage[2][37]
.sym 100082 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 100085 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 100093 cic_q0.comb_stage[1][67]
.sym 100098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 100105 cic_q0.comb_stage[3][39]
.sym 100108 cic_q0.dec[17]_$glb_clk
.sym 100130 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[67]
.sym 100138 cic_q0.comb_stage[2][56]
.sym 100142 cic_q0.comb_stage[2][58]
.sym 100144 cic_q0.comb_stage[2][59]
.sym 100159 cic_q0.comb_stage[2][40]
.sym 100162 cic_q0.comb_stage[2][47]
.sym 100164 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 100168 cic_q0.comb_stage[2][42]
.sym 100169 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 100173 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 100179 cic_q0.comb_stage[3][46]
.sym 100182 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 100184 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 100191 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 100197 cic_q0.comb_stage[2][40]
.sym 100205 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 100208 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 100216 cic_q0.comb_stage[3][46]
.sym 100221 cic_q0.comb_stage[2][42]
.sym 100229 cic_q0.comb_stage[2][47]
.sym 100231 cic_q0.dec[17]_$glb_clk
.sym 100268 cic_q0.comb_stage[2][69]
.sym 100274 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 100276 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 100288 cic_q0.comb_stage[2][51]
.sym 100289 cic_q0.comb_stage[2][49]
.sym 100292 cic_q0.comb_stage[3][49]
.sym 100296 cic_q0.comb_stage[3][55]
.sym 100303 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 100305 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 100309 cic_q0.comb_stage[3][49]
.sym 100316 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 100320 cic_q0.comb_stage[2][51]
.sym 100326 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 100331 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 100338 cic_q0.comb_stage[3][55]
.sym 100343 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 100352 cic_q0.comb_stage[2][49]
.sym 100354 cic_q0.dec[17]_$glb_clk
.sym 100378 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[87]
.sym 100381 cic_q0.comb_stage[2][72]
.sym 100386 cic_q0.comb_stage[2][73]
.sym 100388 cic_q0.comb_stage[1][61]
.sym 100403 cic_q0.comb_stage[1][93]
.sym 100404 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 100405 cic_q0.comb_stage[2][63]
.sym 100410 cic_q0.comb_stage[2][56]
.sym 100414 cic_q0.comb_stage[2][58]
.sym 100421 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 100423 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 100424 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 100433 cic_q0.comb_stage[2][63]
.sym 100439 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 100442 cic_q0.comb_stage[1][93]
.sym 100448 cic_q0.comb_stage[2][58]
.sym 100457 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 100462 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 100467 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 100475 cic_q0.comb_stage[2][56]
.sym 100477 cic_q0.dec[17]_$glb_clk
.sym 100493 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[93]
.sym 100511 cic_q0.comb_stage[2][82]
.sym 100512 cic_q0.comb_stage[2][84]
.sym 100513 cic_q0.comb_stage[2][83]
.sym 100523 cic_q0.comb_stage[2][67]
.sym 100525 cic_q0.comb_stage[2][71]
.sym 100528 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 100530 cic_q0.comb_stage[2][64]
.sym 100535 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 100540 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 100541 cic_q0.comb_stage[2][72]
.sym 100546 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 100554 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 100559 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 100566 cic_q0.comb_stage[2][71]
.sym 100574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 100578 cic_q0.comb_stage[2][64]
.sym 100584 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 100590 cic_q0.comb_stage[2][72]
.sym 100597 cic_q0.comb_stage[2][67]
.sym 100600 cic_q0.dec[17]_$glb_clk
.sym 100614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 100630 cic_q0.comb_stage[2][88]
.sym 100636 cic_q0.comb_stage[2][91]
.sym 100649 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 100655 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 100658 cic_q0.comb_stage[2][73]
.sym 100661 cic_q0.comb_stage[3][77]
.sym 100667 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 100668 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 100670 cic_q0.comb_stage[1][97]
.sym 100671 cic_q0.comb_stage[3][74]
.sym 100679 cic_q0.comb_stage[3][74]
.sym 100683 cic_q0.comb_stage[1][97]
.sym 100689 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 100696 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 100700 cic_q0.comb_stage[3][77]
.sym 100709 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 100712 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 100719 cic_q0.comb_stage[2][73]
.sym 100723 cic_q0.dec[17]_$glb_clk
.sym 100753 cic_q0.comb_stage[2][76]
.sym 100773 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 100778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 100780 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 100782 cic_q0.comb_stage[2][84]
.sym 100783 cic_q0.comb_stage[2][82]
.sym 100785 cic_q0.comb_stage[2][83]
.sym 100787 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 100796 cic_q0.comb_stage[3][87]
.sym 100802 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 100805 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 100812 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 100819 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 100826 cic_q0.comb_stage[2][82]
.sym 100829 cic_q0.comb_stage[2][83]
.sym 100835 cic_q0.comb_stage[2][84]
.sym 100841 cic_q0.comb_stage[3][87]
.sym 100846 cic_q0.dec[17]_$glb_clk
.sym 100897 cic_q0.comb_stage[2][95]
.sym 100900 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 100902 cic_q0.comb_stage[2][88]
.sym 100903 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 100908 cic_q0.comb_stage[2][91]
.sym 100909 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 100912 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 100913 cic_q0.comb_stage[2][76]
.sym 100924 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 100930 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 100937 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 100942 cic_q0.comb_stage[2][95]
.sym 100949 cic_q0.comb_stage[2][91]
.sym 100955 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 100960 cic_q0.comb_stage[2][88]
.sym 100966 cic_q0.comb_stage[2][76]
.sym 100969 cic_q0.dec[17]_$glb_clk
.sym 101024 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 101036 cic_q0.comb_stage[3][100]
.sym 101053 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 101072 cic_q0.comb_stage[3][100]
.sym 101092 cic_q0.dec[17]_$glb_clk
.sym 101265 o_RS232_TX$SB_IO_OUT
.sym 101283 o_RS232_TX$SB_IO_OUT
.sym 102404 cic_q0.comb_stage[1][41]
.sym 102489 cic_q0.comb_stage[1][61]
.sym 102509 cic_q0.comb_stage[1][49]
.sym 102606 cic_q0.comb_stage[1][56]
.sym 102710 cic_q0.comb_stage[1][65]
.sym 102716 cic_q0.comb_stage[1][68]
.sym 102812 cic_q0.comb_stage[1][41]
.sym 102922 cic_q0.comb_stage[1][49]
.sym 102959 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[19]
.sym 102964 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 103014 cic_q0.comb_stage[1][56]
.sym 103016 cic_q0.comb_stage[1][89]
.sym 103118 cic_q0.comb_stage[1][97]
.sym 103119 cic_q0.comb_stage[1][65]
.sym 103123 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 103125 cic_q0.comb_stage[1][68]
.sym 103220 cic_q0.comb_stage[1][41]
.sym 103267 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 103268 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[10]
.sym 103269 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 103272 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[41]
.sym 103329 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 103414 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[41]
.sym 103423 cic_q0.comb_stage[1][56]
.sym 103425 cic_q0.comb_stage[1][89]
.sym 103470 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[56]
.sym 103472 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 103534 cic_q0.comb_stage[1][97]
.sym 103711 o_adcfb_p$SB_IO_OUT
.sym 103775 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[87]
.sym 103776 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 103830 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 103878 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[91]
.sym 103879 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 103880 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 103881 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[94]
.sym 103882 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 103883 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[59]
.sym 103938 cic_q0.comb_stage[1][97]
.sym 103979 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 103983 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 103984 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 104022 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[59]
.sym 104024 cic_q0.comb_stage[2][59]
.sym 104030 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[91]
.sym 104124 cic_q0.comb_stage[3][70]
.sym 104129 cic_q0.comb_stage[2][69]
.sym 104538 o_test[3]$SB_IO_OUT
.sym 106772 cic_q0.comb_stage[1][19]
.sym 106800 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 106804 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 106834 cic_q0.comb_stage[1][19]
.sym 106851 cic_q0.dec[17]_$glb_clk
.sym 107008 cic_q0.comb_stage[1][87]
.sym 107126 cic_q0.comb_stage[1][94]
.sym 107150 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 107152 cic_q0.comb_stage[3][10]
.sym 107155 cic_q0.comb_stage[1][41]
.sym 107160 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 107186 cic_q0.comb_stage[3][10]
.sym 107191 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 107197 cic_q0.comb_stage[1][41]
.sym 107218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 107220 cic_q0.dec[17]_$glb_clk
.sym 107240 cic_q0.comb_stage[3][10]
.sym 107397 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 107400 cic_q0.comb_stage[1][56]
.sym 107428 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 107439 cic_q0.comb_stage[1][56]
.sym 107466 cic_q0.dec[17]_$glb_clk
.sym 107500 cic_q0.comb_stage[1][87]
.sym 107619 cic_q0.comb_stage[1][94]
.sym 107764 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 107772 cic_q0.comb_stage[1][87]
.sym 107788 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 107796 cic_q0.comb_stage[1][87]
.sym 107835 cic_q0.dec[17]_$glb_clk
.sym 107879 cic_q0.comb_stage[1][91]
.sym 107881 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 107883 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 107884 cic_q0.comb_stage[2][59]
.sym 107888 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 107891 cic_q0.comb_stage[1][94]
.sym 107919 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 107924 cic_q0.comb_stage[1][91]
.sym 107930 cic_q0.comb_stage[1][94]
.sym 107936 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 107944 cic_q0.comb_stage[2][59]
.sym 107950 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 107958 cic_q0.dec[17]_$glb_clk
.sym 108006 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 108010 cic_q0.comb_stage[2][69]
.sym 108013 cic_q0.comb_stage[3][70]
.sym 108037 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 108058 cic_q0.comb_stage[2][69]
.sym 108066 cic_q0.comb_stage[3][70]
.sym 108081 cic_q0.dec[17]_$glb_clk
.sym 110944 min.latch_inputs
.sym 120828 o_test[3]$SB_IO_OUT
.sym 127258 min.latch_inputs
.sym 127860 o_adcfb_p$SB_IO_OUT
.sym 128593 o_adcfb_n$SB_IO_OUT
.sym 132646 o_adcfb_p$SB_IO_OUT
.sym 132714 o_adcfb_p$SB_IO_OUT
.sym 133572 o_adcfb_n$SB_IO_OUT
.sym 133615 o_adcfb_n$SB_IO_OUT
.sym 134620 min.latch_inputs
.sym 134681 min.latch_inputs
.sym 134698 min.latch_inputs
.sym 134921 o_adcfb_p$SB_IO_OUT
.sym 134945 o_adcfb_p$SB_IO_OUT
.sym 135097 o_adcfb_n$SB_IO_OUT
.sym 135108 o_adcfb_n$SB_IO_OUT
.sym 135123 o_test[3]$SB_IO_OUT
.sym 135145 o_test[3]$SB_IO_OUT
.sym 135177 locked
.sym 135238 i_adc$SB_IO_IN
.sym 135250 $abc$29715$auto$wreduce.cc:455:run$9511[0]
.sym 135251 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[0]
.sym 135252 dac.y2[19]
.sym 135259 dac.y2[0]
.sym 135260 dac.e2[0]
.sym 135264 dac.y1[1]
.sym 135267 dac.y1[1]
.sym 135268 $PACKER_VCC_NET
.sym 135269 $PACKER_VCC_NET
.sym 135271 dac.y2[0]
.sym 135272 dac.e2[0]
.sym 135275 dac.y2[1]
.sym 135276 dac.e2[1]
.sym 135277 $auto$alumacc.cc:474:replace_alu$9650.C[1]
.sym 135279 dac.y2[2]
.sym 135280 dac.e2[2]
.sym 135281 $auto$alumacc.cc:474:replace_alu$9650.C[2]
.sym 135283 dac.y2[3]
.sym 135284 dac.e2[3]
.sym 135285 $auto$alumacc.cc:474:replace_alu$9650.C[3]
.sym 135287 dac.y2[4]
.sym 135288 dac.e2[4]
.sym 135289 $auto$alumacc.cc:474:replace_alu$9650.C[4]
.sym 135291 dac.y2[5]
.sym 135292 dac.e2[5]
.sym 135293 $auto$alumacc.cc:474:replace_alu$9650.C[5]
.sym 135295 dac.y2[6]
.sym 135296 dac.e2[6]
.sym 135297 $auto$alumacc.cc:474:replace_alu$9650.C[6]
.sym 135299 dac.y2[7]
.sym 135300 dac.e2[7]
.sym 135301 $auto$alumacc.cc:474:replace_alu$9650.C[7]
.sym 135303 dac.y2[8]
.sym 135304 dac.e2[8]
.sym 135305 $auto$alumacc.cc:474:replace_alu$9650.C[8]
.sym 135307 dac.y2[9]
.sym 135308 dac.e2[9]
.sym 135309 $auto$alumacc.cc:474:replace_alu$9650.C[9]
.sym 135311 dac.y2[10]
.sym 135312 dac.e2[10]
.sym 135313 $auto$alumacc.cc:474:replace_alu$9650.C[10]
.sym 135315 dac.y2[11]
.sym 135316 dac.e2[11]
.sym 135317 $auto$alumacc.cc:474:replace_alu$9650.C[11]
.sym 135319 dac.y2[12]
.sym 135320 dac.e2[12]
.sym 135321 $auto$alumacc.cc:474:replace_alu$9650.C[12]
.sym 135323 dac.y2[13]
.sym 135324 dac.e2[13]
.sym 135325 $auto$alumacc.cc:474:replace_alu$9650.C[13]
.sym 135327 dac.y2[14]
.sym 135328 dac.e2[14]
.sym 135329 $auto$alumacc.cc:474:replace_alu$9650.C[14]
.sym 135331 dac.y2[15]
.sym 135332 dac.e2[15]
.sym 135333 $auto$alumacc.cc:474:replace_alu$9650.C[15]
.sym 135335 dac.y2[16]
.sym 135336 dac.e2[16]
.sym 135337 $auto$alumacc.cc:474:replace_alu$9650.C[16]
.sym 135339 dac.y2[17]
.sym 135340 dac.e2[17]
.sym 135341 $auto$alumacc.cc:474:replace_alu$9650.C[17]
.sym 135343 dac.y2[18]
.sym 135344 dac.e2[18]
.sym 135345 $auto$alumacc.cc:474:replace_alu$9650.C[18]
.sym 135347 dac.y2[19]
.sym 135348 dac.e2[18]
.sym 135349 $auto$alumacc.cc:474:replace_alu$9650.C[19]
.sym 135422 o_adcfb_p$SB_IO_OUT
.sym 135423 sin_delay[3]
.sym 135430 o_adcfb_p$SB_IO_OUT
.sym 135431 sin_delay[7]
.sym 135434 o_adcfb_p$SB_IO_OUT
.sym 135435 sin_delay[6]
.sym 135466 dac.y2[19]
.sym 135494 o_adcfb_p$SB_IO_OUT
.sym 135495 sin_delay[2]
.sym 135498 o_adcfb_p$SB_IO_OUT
.sym 135499 sin_delay[1]
.sym 135514 o_adcfb_p$SB_IO_OUT
.sym 135515 sin_delay[0]
.sym 135530 cic_i0.comb_stage[2][39]
.sym 135534 cic_i0.comb_stage[2][26]
.sym 135538 cic_i0.comb_stage[2][32]
.sym 135542 cic_i0.comb_stage[2][24]
.sym 135549 cic_i0.comb_stage[2][65]
.sym 135554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 135558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 135562 cic_i0.comb_stage[2][65]
.sym 135566 cic_i0.comb_stage[2][102]
.sym 135570 cic_i0.comb_stage[2][62]
.sym 135574 cic_i0.comb_stage[2][45]
.sym 135578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 135582 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 135586 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 135590 cic_i0.comb_stage[2][74]
.sym 135594 cic_i0.comb_stage[2][43]
.sym 135598 cic_i0.comb_stage[2][42]
.sym 135602 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 135606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 135610 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 135614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 135618 cic_i0.comb_stage[1][24]
.sym 135622 cic_i0.comb_stage[2][104]
.sym 135626 cic_i0.comb_stage[2][51]
.sym 135630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 135634 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 135638 cic_i0.comb_stage[1][66]
.sym 135642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 135646 cic_i0.comb_stage[2][59]
.sym 135650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 135654 cic_i0.comb_stage[2][63]
.sym 135658 cic_i0.comb_stage[1][12]
.sym 135662 cic_i0.comb_stage[1][16]
.sym 135666 cic_i0.comb_stage[1][18]
.sym 135670 cic_i0.comb_stage[2][58]
.sym 135674 cic_i0.comb_stage[2][100]
.sym 135678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 135682 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 135687 cic_i0.int_stage[1][0]
.sym 135688 i0[0]
.sym 135691 cic_i0.int_stage[3][0]
.sym 135692 cic_i0.int_stage[4][0]
.sym 135694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 135698 o_adcfb_p$SB_IO_OUT
.sym 135699 sin_delay[5]
.sym 135702 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 135706 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 135710 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 135714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 135718 cic_i0.comb_stage[2][88]
.sym 135722 cic_i0.comb_stage[1][92]
.sym 135726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 135730 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 135734 cic_i0.comb_stage[1][74]
.sym 135738 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 135742 cic_i0.comb_stage[1][26]
.sym 135746 cic_i0.comb_stage[2][98]
.sym 135751 cic_i0.int_stage[1][0]
.sym 135752 i0[0]
.sym 135755 cic_i0.int_stage[1][1]
.sym 135756 i0[1]
.sym 135757 $auto$alumacc.cc:474:replace_alu$9566.C[1]
.sym 135759 cic_i0.int_stage[1][2]
.sym 135760 i0[2]
.sym 135761 $auto$alumacc.cc:474:replace_alu$9566.C[2]
.sym 135763 cic_i0.int_stage[1][3]
.sym 135764 i0[3]
.sym 135765 $auto$alumacc.cc:474:replace_alu$9566.C[3]
.sym 135767 cic_i0.int_stage[1][4]
.sym 135768 i0[4]
.sym 135769 $auto$alumacc.cc:474:replace_alu$9566.C[4]
.sym 135771 cic_i0.int_stage[1][5]
.sym 135772 i0[5]
.sym 135773 $auto$alumacc.cc:474:replace_alu$9566.C[5]
.sym 135775 cic_i0.int_stage[1][6]
.sym 135776 i0[6]
.sym 135777 $auto$alumacc.cc:474:replace_alu$9566.C[6]
.sym 135779 cic_i0.int_stage[1][7]
.sym 135780 i0[7]
.sym 135781 $auto$alumacc.cc:474:replace_alu$9566.C[7]
.sym 135783 cic_i0.int_stage[1][8]
.sym 135784 i0[8]
.sym 135785 $auto$alumacc.cc:474:replace_alu$9566.C[8]
.sym 135787 cic_i0.int_stage[1][9]
.sym 135788 i0[9]
.sym 135789 $auto$alumacc.cc:474:replace_alu$9566.C[9]
.sym 135791 cic_i0.int_stage[1][10]
.sym 135792 i0[10]
.sym 135793 $auto$alumacc.cc:474:replace_alu$9566.C[10]
.sym 135795 cic_i0.int_stage[1][11]
.sym 135796 i0[11]
.sym 135797 $auto$alumacc.cc:474:replace_alu$9566.C[11]
.sym 135799 cic_i0.int_stage[1][12]
.sym 135800 i0[12]
.sym 135801 $auto$alumacc.cc:474:replace_alu$9566.C[12]
.sym 135803 cic_i0.int_stage[1][13]
.sym 135804 i0[13]
.sym 135805 $auto$alumacc.cc:474:replace_alu$9566.C[13]
.sym 135807 cic_i0.int_stage[1][14]
.sym 135808 i0[14]
.sym 135809 $auto$alumacc.cc:474:replace_alu$9566.C[14]
.sym 135811 cic_i0.int_stage[1][15]
.sym 135812 i0[15]
.sym 135813 $auto$alumacc.cc:474:replace_alu$9566.C[15]
.sym 135815 cic_i0.int_stage[1][16]
.sym 135816 i0[15]
.sym 135817 $auto$alumacc.cc:474:replace_alu$9566.C[16]
.sym 135819 cic_i0.int_stage[1][17]
.sym 135820 i0[15]
.sym 135821 $auto$alumacc.cc:474:replace_alu$9566.C[17]
.sym 135823 cic_i0.int_stage[1][18]
.sym 135824 i0[15]
.sym 135825 $auto$alumacc.cc:474:replace_alu$9566.C[18]
.sym 135827 cic_i0.int_stage[1][19]
.sym 135828 i0[15]
.sym 135829 $auto$alumacc.cc:474:replace_alu$9566.C[19]
.sym 135831 cic_i0.int_stage[1][20]
.sym 135832 i0[15]
.sym 135833 $auto$alumacc.cc:474:replace_alu$9566.C[20]
.sym 135835 cic_i0.int_stage[1][21]
.sym 135836 i0[15]
.sym 135837 $auto$alumacc.cc:474:replace_alu$9566.C[21]
.sym 135839 cic_i0.int_stage[1][22]
.sym 135840 i0[15]
.sym 135841 $auto$alumacc.cc:474:replace_alu$9566.C[22]
.sym 135843 cic_i0.int_stage[1][23]
.sym 135844 i0[15]
.sym 135845 $auto$alumacc.cc:474:replace_alu$9566.C[23]
.sym 135847 cic_i0.int_stage[1][24]
.sym 135848 i0[15]
.sym 135849 $auto$alumacc.cc:474:replace_alu$9566.C[24]
.sym 135851 cic_i0.int_stage[1][25]
.sym 135852 i0[15]
.sym 135853 $auto$alumacc.cc:474:replace_alu$9566.C[25]
.sym 135855 cic_i0.int_stage[1][26]
.sym 135856 i0[15]
.sym 135857 $auto$alumacc.cc:474:replace_alu$9566.C[26]
.sym 135859 cic_i0.int_stage[1][27]
.sym 135860 i0[15]
.sym 135861 $auto$alumacc.cc:474:replace_alu$9566.C[27]
.sym 135863 cic_i0.int_stage[1][28]
.sym 135864 i0[15]
.sym 135865 $auto$alumacc.cc:474:replace_alu$9566.C[28]
.sym 135867 cic_i0.int_stage[1][29]
.sym 135868 i0[15]
.sym 135869 $auto$alumacc.cc:474:replace_alu$9566.C[29]
.sym 135871 cic_i0.int_stage[1][30]
.sym 135872 i0[15]
.sym 135873 $auto$alumacc.cc:474:replace_alu$9566.C[30]
.sym 135875 cic_i0.int_stage[1][31]
.sym 135876 i0[15]
.sym 135877 $auto$alumacc.cc:474:replace_alu$9566.C[31]
.sym 135879 cic_i0.int_stage[1][32]
.sym 135880 i0[15]
.sym 135881 $auto$alumacc.cc:474:replace_alu$9566.C[32]
.sym 135883 cic_i0.int_stage[1][33]
.sym 135884 i0[15]
.sym 135885 $auto$alumacc.cc:474:replace_alu$9566.C[33]
.sym 135887 cic_i0.int_stage[1][34]
.sym 135888 i0[15]
.sym 135889 $auto$alumacc.cc:474:replace_alu$9566.C[34]
.sym 135891 cic_i0.int_stage[1][35]
.sym 135892 i0[15]
.sym 135893 $auto$alumacc.cc:474:replace_alu$9566.C[35]
.sym 135895 cic_i0.int_stage[1][36]
.sym 135896 i0[15]
.sym 135897 $auto$alumacc.cc:474:replace_alu$9566.C[36]
.sym 135899 cic_i0.int_stage[1][37]
.sym 135900 i0[15]
.sym 135901 $auto$alumacc.cc:474:replace_alu$9566.C[37]
.sym 135903 cic_i0.int_stage[1][38]
.sym 135904 i0[15]
.sym 135905 $auto$alumacc.cc:474:replace_alu$9566.C[38]
.sym 135907 cic_i0.int_stage[1][39]
.sym 135908 i0[15]
.sym 135909 $auto$alumacc.cc:474:replace_alu$9566.C[39]
.sym 135911 cic_i0.int_stage[1][40]
.sym 135912 i0[15]
.sym 135913 $auto$alumacc.cc:474:replace_alu$9566.C[40]
.sym 135915 cic_i0.int_stage[1][41]
.sym 135916 i0[15]
.sym 135917 $auto$alumacc.cc:474:replace_alu$9566.C[41]
.sym 135919 cic_i0.int_stage[1][42]
.sym 135920 i0[15]
.sym 135921 $auto$alumacc.cc:474:replace_alu$9566.C[42]
.sym 135923 cic_i0.int_stage[1][43]
.sym 135924 i0[15]
.sym 135925 $auto$alumacc.cc:474:replace_alu$9566.C[43]
.sym 135927 cic_i0.int_stage[1][44]
.sym 135928 i0[15]
.sym 135929 $auto$alumacc.cc:474:replace_alu$9566.C[44]
.sym 135931 cic_i0.int_stage[1][45]
.sym 135932 i0[15]
.sym 135933 $auto$alumacc.cc:474:replace_alu$9566.C[45]
.sym 135935 cic_i0.int_stage[1][46]
.sym 135936 i0[15]
.sym 135937 $auto$alumacc.cc:474:replace_alu$9566.C[46]
.sym 135939 cic_i0.int_stage[1][47]
.sym 135940 i0[15]
.sym 135941 $auto$alumacc.cc:474:replace_alu$9566.C[47]
.sym 135943 cic_i0.int_stage[1][48]
.sym 135944 i0[15]
.sym 135945 $auto$alumacc.cc:474:replace_alu$9566.C[48]
.sym 135947 cic_i0.int_stage[1][49]
.sym 135948 i0[15]
.sym 135949 $auto$alumacc.cc:474:replace_alu$9566.C[49]
.sym 135951 cic_i0.int_stage[1][50]
.sym 135952 i0[15]
.sym 135953 $auto$alumacc.cc:474:replace_alu$9566.C[50]
.sym 135955 cic_i0.int_stage[1][51]
.sym 135956 i0[15]
.sym 135957 $auto$alumacc.cc:474:replace_alu$9566.C[51]
.sym 135959 cic_i0.int_stage[1][52]
.sym 135960 i0[15]
.sym 135961 $auto$alumacc.cc:474:replace_alu$9566.C[52]
.sym 135963 cic_i0.int_stage[1][53]
.sym 135964 i0[15]
.sym 135965 $auto$alumacc.cc:474:replace_alu$9566.C[53]
.sym 135967 cic_i0.int_stage[1][54]
.sym 135968 i0[15]
.sym 135969 $auto$alumacc.cc:474:replace_alu$9566.C[54]
.sym 135971 cic_i0.int_stage[1][55]
.sym 135972 i0[15]
.sym 135973 $auto$alumacc.cc:474:replace_alu$9566.C[55]
.sym 135975 cic_i0.int_stage[1][56]
.sym 135976 i0[15]
.sym 135977 $auto$alumacc.cc:474:replace_alu$9566.C[56]
.sym 135979 cic_i0.int_stage[1][57]
.sym 135980 i0[15]
.sym 135981 $auto$alumacc.cc:474:replace_alu$9566.C[57]
.sym 135983 cic_i0.int_stage[1][58]
.sym 135984 i0[15]
.sym 135985 $auto$alumacc.cc:474:replace_alu$9566.C[58]
.sym 135987 cic_i0.int_stage[1][59]
.sym 135988 i0[15]
.sym 135989 $auto$alumacc.cc:474:replace_alu$9566.C[59]
.sym 135991 cic_i0.int_stage[1][60]
.sym 135992 i0[15]
.sym 135993 $auto$alumacc.cc:474:replace_alu$9566.C[60]
.sym 135995 cic_i0.int_stage[1][61]
.sym 135996 i0[15]
.sym 135997 $auto$alumacc.cc:474:replace_alu$9566.C[61]
.sym 135999 cic_i0.int_stage[1][62]
.sym 136000 i0[15]
.sym 136001 $auto$alumacc.cc:474:replace_alu$9566.C[62]
.sym 136003 cic_i0.int_stage[1][63]
.sym 136004 i0[15]
.sym 136005 $auto$alumacc.cc:474:replace_alu$9566.C[63]
.sym 136007 cic_i0.int_stage[1][64]
.sym 136008 i0[15]
.sym 136009 $auto$alumacc.cc:474:replace_alu$9566.C[64]
.sym 136011 cic_i0.int_stage[1][65]
.sym 136012 i0[15]
.sym 136013 $auto$alumacc.cc:474:replace_alu$9566.C[65]
.sym 136015 cic_i0.int_stage[1][66]
.sym 136016 i0[15]
.sym 136017 $auto$alumacc.cc:474:replace_alu$9566.C[66]
.sym 136019 cic_i0.int_stage[1][67]
.sym 136020 i0[15]
.sym 136021 $auto$alumacc.cc:474:replace_alu$9566.C[67]
.sym 136023 cic_i0.int_stage[1][68]
.sym 136024 i0[15]
.sym 136025 $auto$alumacc.cc:474:replace_alu$9566.C[68]
.sym 136027 cic_i0.int_stage[1][69]
.sym 136028 i0[15]
.sym 136029 $auto$alumacc.cc:474:replace_alu$9566.C[69]
.sym 136031 cic_i0.int_stage[1][70]
.sym 136032 i0[15]
.sym 136033 $auto$alumacc.cc:474:replace_alu$9566.C[70]
.sym 136035 cic_i0.int_stage[1][71]
.sym 136036 i0[15]
.sym 136037 $auto$alumacc.cc:474:replace_alu$9566.C[71]
.sym 136039 cic_i0.int_stage[1][72]
.sym 136040 i0[15]
.sym 136041 $auto$alumacc.cc:474:replace_alu$9566.C[72]
.sym 136043 cic_i0.int_stage[1][73]
.sym 136044 i0[15]
.sym 136045 $auto$alumacc.cc:474:replace_alu$9566.C[73]
.sym 136047 cic_i0.int_stage[1][74]
.sym 136048 i0[15]
.sym 136049 $auto$alumacc.cc:474:replace_alu$9566.C[74]
.sym 136051 cic_i0.int_stage[1][75]
.sym 136052 i0[15]
.sym 136053 $auto$alumacc.cc:474:replace_alu$9566.C[75]
.sym 136055 cic_i0.int_stage[1][76]
.sym 136056 i0[15]
.sym 136057 $auto$alumacc.cc:474:replace_alu$9566.C[76]
.sym 136059 cic_i0.int_stage[1][77]
.sym 136060 i0[15]
.sym 136061 $auto$alumacc.cc:474:replace_alu$9566.C[77]
.sym 136063 cic_i0.int_stage[1][78]
.sym 136064 i0[15]
.sym 136065 $auto$alumacc.cc:474:replace_alu$9566.C[78]
.sym 136067 cic_i0.int_stage[1][79]
.sym 136068 i0[15]
.sym 136069 $auto$alumacc.cc:474:replace_alu$9566.C[79]
.sym 136071 cic_i0.int_stage[1][80]
.sym 136072 i0[15]
.sym 136073 $auto$alumacc.cc:474:replace_alu$9566.C[80]
.sym 136075 cic_i0.int_stage[1][81]
.sym 136076 i0[15]
.sym 136077 $auto$alumacc.cc:474:replace_alu$9566.C[81]
.sym 136079 cic_i0.int_stage[1][82]
.sym 136080 i0[15]
.sym 136081 $auto$alumacc.cc:474:replace_alu$9566.C[82]
.sym 136083 cic_i0.int_stage[1][83]
.sym 136084 i0[15]
.sym 136085 $auto$alumacc.cc:474:replace_alu$9566.C[83]
.sym 136087 cic_i0.int_stage[1][84]
.sym 136088 i0[15]
.sym 136089 $auto$alumacc.cc:474:replace_alu$9566.C[84]
.sym 136091 cic_i0.int_stage[1][85]
.sym 136092 i0[15]
.sym 136093 $auto$alumacc.cc:474:replace_alu$9566.C[85]
.sym 136095 cic_i0.int_stage[1][86]
.sym 136096 i0[15]
.sym 136097 $auto$alumacc.cc:474:replace_alu$9566.C[86]
.sym 136099 cic_i0.int_stage[1][87]
.sym 136100 i0[15]
.sym 136101 $auto$alumacc.cc:474:replace_alu$9566.C[87]
.sym 136103 cic_i0.int_stage[1][88]
.sym 136104 i0[15]
.sym 136105 $auto$alumacc.cc:474:replace_alu$9566.C[88]
.sym 136107 cic_i0.int_stage[1][89]
.sym 136108 i0[15]
.sym 136109 $auto$alumacc.cc:474:replace_alu$9566.C[89]
.sym 136111 cic_i0.int_stage[1][90]
.sym 136112 i0[15]
.sym 136113 $auto$alumacc.cc:474:replace_alu$9566.C[90]
.sym 136115 cic_i0.int_stage[1][91]
.sym 136116 i0[15]
.sym 136117 $auto$alumacc.cc:474:replace_alu$9566.C[91]
.sym 136119 cic_i0.int_stage[1][92]
.sym 136120 i0[15]
.sym 136121 $auto$alumacc.cc:474:replace_alu$9566.C[92]
.sym 136123 cic_i0.int_stage[1][93]
.sym 136124 i0[15]
.sym 136125 $auto$alumacc.cc:474:replace_alu$9566.C[93]
.sym 136127 cic_i0.int_stage[1][94]
.sym 136128 i0[15]
.sym 136129 $auto$alumacc.cc:474:replace_alu$9566.C[94]
.sym 136131 cic_i0.int_stage[1][95]
.sym 136132 i0[15]
.sym 136133 $auto$alumacc.cc:474:replace_alu$9566.C[95]
.sym 136135 cic_i0.int_stage[1][96]
.sym 136136 i0[15]
.sym 136137 $auto$alumacc.cc:474:replace_alu$9566.C[96]
.sym 136139 cic_i0.int_stage[1][97]
.sym 136140 i0[15]
.sym 136141 $auto$alumacc.cc:474:replace_alu$9566.C[97]
.sym 136143 cic_i0.int_stage[1][98]
.sym 136144 i0[15]
.sym 136145 $auto$alumacc.cc:474:replace_alu$9566.C[98]
.sym 136147 cic_i0.int_stage[1][99]
.sym 136148 i0[15]
.sym 136149 $auto$alumacc.cc:474:replace_alu$9566.C[99]
.sym 136151 cic_i0.int_stage[1][100]
.sym 136152 i0[15]
.sym 136153 $auto$alumacc.cc:474:replace_alu$9566.C[100]
.sym 136155 cic_i0.int_stage[1][101]
.sym 136156 i0[15]
.sym 136157 $auto$alumacc.cc:474:replace_alu$9566.C[101]
.sym 136159 cic_i0.int_stage[1][102]
.sym 136160 i0[15]
.sym 136161 $auto$alumacc.cc:474:replace_alu$9566.C[102]
.sym 136163 cic_i0.int_stage[1][103]
.sym 136164 i0[15]
.sym 136165 $auto$alumacc.cc:474:replace_alu$9566.C[103]
.sym 136167 cic_i0.int_stage[1][104]
.sym 136168 i0[15]
.sym 136169 $auto$alumacc.cc:474:replace_alu$9566.C[104]
.sym 136171 cic_i0.int_stage[1][105]
.sym 136172 i0[15]
.sym 136173 $auto$alumacc.cc:474:replace_alu$9566.C[105]
.sym 136226 cic_q0.dec[1]
.sym 136231 cic_q0.dec[0]
.sym 136236 cic_q0.dec[1]
.sym 136240 cic_q0.dec[2]
.sym 136241 $auto$alumacc.cc:474:replace_alu$9629.C[2]
.sym 136244 cic_q0.dec[3]
.sym 136245 $auto$alumacc.cc:474:replace_alu$9629.C[3]
.sym 136248 cic_q0.dec[4]
.sym 136249 $auto$alumacc.cc:474:replace_alu$9629.C[4]
.sym 136252 cic_q0.dec[5]
.sym 136253 $auto$alumacc.cc:474:replace_alu$9629.C[5]
.sym 136256 cic_q0.dec[6]
.sym 136257 $auto$alumacc.cc:474:replace_alu$9629.C[6]
.sym 136260 cic_q0.dec[7]
.sym 136261 $auto$alumacc.cc:474:replace_alu$9629.C[7]
.sym 136264 cic_q0.dec[8]
.sym 136265 $auto$alumacc.cc:474:replace_alu$9629.C[8]
.sym 136268 cic_q0.dec[9]
.sym 136269 $auto$alumacc.cc:474:replace_alu$9629.C[9]
.sym 136272 cic_q0.dec[10]
.sym 136273 $auto$alumacc.cc:474:replace_alu$9629.C[10]
.sym 136276 cic_q0.dec[11]
.sym 136277 $auto$alumacc.cc:474:replace_alu$9629.C[11]
.sym 136280 cic_q0.dec[12]
.sym 136281 $auto$alumacc.cc:474:replace_alu$9629.C[12]
.sym 136284 cic_q0.dec[13]
.sym 136285 $auto$alumacc.cc:474:replace_alu$9629.C[13]
.sym 136288 cic_q0.dec[14]
.sym 136289 $auto$alumacc.cc:474:replace_alu$9629.C[14]
.sym 136292 cic_q0.dec[15]
.sym 136293 $auto$alumacc.cc:474:replace_alu$9629.C[15]
.sym 136296 cic_q0.dec[16]
.sym 136297 $auto$alumacc.cc:474:replace_alu$9629.C[16]
.sym 136300 cic_q0.dec[17]
.sym 136301 $auto$alumacc.cc:474:replace_alu$9629.C[17]
.sym 136342 sin[1]
.sym 136346 sin[0]
.sym 136359 sin[15]
.sym 136363 sin[15]
.sym 136364 $PACKER_VCC_NET
.sym 136367 sin[15]
.sym 136368 $PACKER_VCC_NET
.sym 136369 $auto$alumacc.cc:474:replace_alu$9641.C[17]
.sym 136371 sin[15]
.sym 136372 $PACKER_VCC_NET
.sym 136373 $auto$alumacc.cc:474:replace_alu$9641.C[18]
.sym 136374 dac.y2[19]
.sym 136375 dac.y1[17]
.sym 136376 dac.y1[18]
.sym 136378 $abc$29715$auto$wreduce.cc:455:run$9512[17]
.sym 136379 $abc$29715$auto$wreduce.cc:455:run$9510[17]
.sym 136380 dac.y2[19]
.sym 136382 $abc$29715$auto$wreduce.cc:455:run$9512[18]
.sym 136383 $abc$29715$auto$wreduce.cc:455:run$9510[18]
.sym 136384 dac.y2[19]
.sym 136386 dac.y1[17]
.sym 136391 sin[15]
.sym 136396 sin[15]
.sym 136400 sin[15]
.sym 136401 $auto$alumacc.cc:474:replace_alu$9635.C[17]
.sym 136404 sin[15]
.sym 136405 $auto$alumacc.cc:474:replace_alu$9635.C[18]
.sym 136426 sin[7]
.sym 136442 sin[4]
.sym 136506 o_adcfb_p$SB_IO_OUT
.sym 136507 sin_delay[4]
.sym 136518 cic_i0.comb_stage[2][25]
.sym 136522 cic_i0.comb_stage[2][30]
.sym 136526 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 136530 cic_i0.comb_stage[2][27]
.sym 136534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 136538 cic_i0.comb_stage[2][23]
.sym 136542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 136546 cic_i0.comb_stage[2][34]
.sym 136550 o_adcfb_p$SB_IO_OUT
.sym 136551 sin_delay[11]
.sym 136554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 136558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 136562 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 136566 o_adcfb_p$SB_IO_OUT
.sym 136567 sin_delay[14]
.sym 136570 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 136574 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 136578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 136582 cic_i0.comb_stage[2][33]
.sym 136586 cic_i0.comb_stage[1][3]
.sym 136590 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 136594 cic_i0.comb_stage[2][35]
.sym 136598 cic_i0.comb_stage[2][36]
.sym 136602 cic_i0.comb_stage[2][57]
.sym 136606 cic_i0.comb_stage[2][47]
.sym 136610 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 136614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 136618 cic_i0.comb_stage[1][20]
.sym 136622 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 136626 cic_i0.comb_stage[2][56]
.sym 136630 cic_i0.comb_stage[1][4]
.sym 136634 cic_i0.comb_stage[1][22]
.sym 136638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 136642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 136646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 136650 cic_i0.comb_stage[0][10]
.sym 136654 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 136658 cic_i0.comb_stage[2][64]
.sym 136662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 136666 cic_i0.comb_stage[2][77]
.sym 136670 cic_i0.comb_stage[2][92]
.sym 136674 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 136678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 136682 cic_i0.comb_stage[1][87]
.sym 136686 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 136690 cic_i0.comb_stage[2][103]
.sym 136694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 136698 cic_i0.comb_stage[2][76]
.sym 136702 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 136706 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 136710 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 136714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 136718 cic_i0.comb_stage[1][47]
.sym 136722 cic_i0.comb_stage[1][36]
.sym 136726 cic_i0.comb_stage[2][94]
.sym 136730 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 136734 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 136738 cic_i0.comb_stage[1][43]
.sym 136742 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 136746 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 136750 cic_i0.comb_stage[1][29]
.sym 136754 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 136758 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 136762 cic_i0.comb_stage[1][95]
.sym 136766 cic_i0.comb_stage[2][95]
.sym 136770 cic_i0.comb_stage[2][81]
.sym 136775 cic_i0.int_stage[2][0]
.sym 136776 cic_i0.int_stage[3][0]
.sym 136779 cic_i0.int_stage[2][1]
.sym 136780 cic_i0.int_stage[3][1]
.sym 136781 $auto$alumacc.cc:474:replace_alu$9572.C[1]
.sym 136783 cic_i0.int_stage[2][2]
.sym 136784 cic_i0.int_stage[3][2]
.sym 136785 $auto$alumacc.cc:474:replace_alu$9572.C[2]
.sym 136787 cic_i0.int_stage[2][3]
.sym 136788 cic_i0.int_stage[3][3]
.sym 136789 $auto$alumacc.cc:474:replace_alu$9572.C[3]
.sym 136791 cic_i0.int_stage[2][4]
.sym 136792 cic_i0.int_stage[3][4]
.sym 136793 $auto$alumacc.cc:474:replace_alu$9572.C[4]
.sym 136795 cic_i0.int_stage[2][5]
.sym 136796 cic_i0.int_stage[3][5]
.sym 136797 $auto$alumacc.cc:474:replace_alu$9572.C[5]
.sym 136799 cic_i0.int_stage[2][6]
.sym 136800 cic_i0.int_stage[3][6]
.sym 136801 $auto$alumacc.cc:474:replace_alu$9572.C[6]
.sym 136803 cic_i0.int_stage[2][7]
.sym 136804 cic_i0.int_stage[3][7]
.sym 136805 $auto$alumacc.cc:474:replace_alu$9572.C[7]
.sym 136807 cic_i0.int_stage[2][8]
.sym 136808 cic_i0.int_stage[3][8]
.sym 136809 $auto$alumacc.cc:474:replace_alu$9572.C[8]
.sym 136811 cic_i0.int_stage[2][9]
.sym 136812 cic_i0.int_stage[3][9]
.sym 136813 $auto$alumacc.cc:474:replace_alu$9572.C[9]
.sym 136815 cic_i0.int_stage[2][10]
.sym 136816 cic_i0.int_stage[3][10]
.sym 136817 $auto$alumacc.cc:474:replace_alu$9572.C[10]
.sym 136819 cic_i0.int_stage[2][11]
.sym 136820 cic_i0.int_stage[3][11]
.sym 136821 $auto$alumacc.cc:474:replace_alu$9572.C[11]
.sym 136823 cic_i0.int_stage[2][12]
.sym 136824 cic_i0.int_stage[3][12]
.sym 136825 $auto$alumacc.cc:474:replace_alu$9572.C[12]
.sym 136827 cic_i0.int_stage[2][13]
.sym 136828 cic_i0.int_stage[3][13]
.sym 136829 $auto$alumacc.cc:474:replace_alu$9572.C[13]
.sym 136831 cic_i0.int_stage[2][14]
.sym 136832 cic_i0.int_stage[3][14]
.sym 136833 $auto$alumacc.cc:474:replace_alu$9572.C[14]
.sym 136835 cic_i0.int_stage[2][15]
.sym 136836 cic_i0.int_stage[3][15]
.sym 136837 $auto$alumacc.cc:474:replace_alu$9572.C[15]
.sym 136839 cic_i0.int_stage[2][16]
.sym 136840 cic_i0.int_stage[3][16]
.sym 136841 $auto$alumacc.cc:474:replace_alu$9572.C[16]
.sym 136843 cic_i0.int_stage[2][17]
.sym 136844 cic_i0.int_stage[3][17]
.sym 136845 $auto$alumacc.cc:474:replace_alu$9572.C[17]
.sym 136847 cic_i0.int_stage[2][18]
.sym 136848 cic_i0.int_stage[3][18]
.sym 136849 $auto$alumacc.cc:474:replace_alu$9572.C[18]
.sym 136851 cic_i0.int_stage[2][19]
.sym 136852 cic_i0.int_stage[3][19]
.sym 136853 $auto$alumacc.cc:474:replace_alu$9572.C[19]
.sym 136855 cic_i0.int_stage[2][20]
.sym 136856 cic_i0.int_stage[3][20]
.sym 136857 $auto$alumacc.cc:474:replace_alu$9572.C[20]
.sym 136859 cic_i0.int_stage[2][21]
.sym 136860 cic_i0.int_stage[3][21]
.sym 136861 $auto$alumacc.cc:474:replace_alu$9572.C[21]
.sym 136863 cic_i0.int_stage[2][22]
.sym 136864 cic_i0.int_stage[3][22]
.sym 136865 $auto$alumacc.cc:474:replace_alu$9572.C[22]
.sym 136867 cic_i0.int_stage[2][23]
.sym 136868 cic_i0.int_stage[3][23]
.sym 136869 $auto$alumacc.cc:474:replace_alu$9572.C[23]
.sym 136871 cic_i0.int_stage[2][24]
.sym 136872 cic_i0.int_stage[3][24]
.sym 136873 $auto$alumacc.cc:474:replace_alu$9572.C[24]
.sym 136875 cic_i0.int_stage[2][25]
.sym 136876 cic_i0.int_stage[3][25]
.sym 136877 $auto$alumacc.cc:474:replace_alu$9572.C[25]
.sym 136879 cic_i0.int_stage[2][26]
.sym 136880 cic_i0.int_stage[3][26]
.sym 136881 $auto$alumacc.cc:474:replace_alu$9572.C[26]
.sym 136883 cic_i0.int_stage[2][27]
.sym 136884 cic_i0.int_stage[3][27]
.sym 136885 $auto$alumacc.cc:474:replace_alu$9572.C[27]
.sym 136887 cic_i0.int_stage[2][28]
.sym 136888 cic_i0.int_stage[3][28]
.sym 136889 $auto$alumacc.cc:474:replace_alu$9572.C[28]
.sym 136891 cic_i0.int_stage[2][29]
.sym 136892 cic_i0.int_stage[3][29]
.sym 136893 $auto$alumacc.cc:474:replace_alu$9572.C[29]
.sym 136895 cic_i0.int_stage[2][30]
.sym 136896 cic_i0.int_stage[3][30]
.sym 136897 $auto$alumacc.cc:474:replace_alu$9572.C[30]
.sym 136899 cic_i0.int_stage[2][31]
.sym 136900 cic_i0.int_stage[3][31]
.sym 136901 $auto$alumacc.cc:474:replace_alu$9572.C[31]
.sym 136903 cic_i0.int_stage[2][32]
.sym 136904 cic_i0.int_stage[3][32]
.sym 136905 $auto$alumacc.cc:474:replace_alu$9572.C[32]
.sym 136907 cic_i0.int_stage[2][33]
.sym 136908 cic_i0.int_stage[3][33]
.sym 136909 $auto$alumacc.cc:474:replace_alu$9572.C[33]
.sym 136911 cic_i0.int_stage[2][34]
.sym 136912 cic_i0.int_stage[3][34]
.sym 136913 $auto$alumacc.cc:474:replace_alu$9572.C[34]
.sym 136915 cic_i0.int_stage[2][35]
.sym 136916 cic_i0.int_stage[3][35]
.sym 136917 $auto$alumacc.cc:474:replace_alu$9572.C[35]
.sym 136919 cic_i0.int_stage[2][36]
.sym 136920 cic_i0.int_stage[3][36]
.sym 136921 $auto$alumacc.cc:474:replace_alu$9572.C[36]
.sym 136923 cic_i0.int_stage[2][37]
.sym 136924 cic_i0.int_stage[3][37]
.sym 136925 $auto$alumacc.cc:474:replace_alu$9572.C[37]
.sym 136927 cic_i0.int_stage[2][38]
.sym 136928 cic_i0.int_stage[3][38]
.sym 136929 $auto$alumacc.cc:474:replace_alu$9572.C[38]
.sym 136931 cic_i0.int_stage[2][39]
.sym 136932 cic_i0.int_stage[3][39]
.sym 136933 $auto$alumacc.cc:474:replace_alu$9572.C[39]
.sym 136935 cic_i0.int_stage[2][40]
.sym 136936 cic_i0.int_stage[3][40]
.sym 136937 $auto$alumacc.cc:474:replace_alu$9572.C[40]
.sym 136939 cic_i0.int_stage[2][41]
.sym 136940 cic_i0.int_stage[3][41]
.sym 136941 $auto$alumacc.cc:474:replace_alu$9572.C[41]
.sym 136943 cic_i0.int_stage[2][42]
.sym 136944 cic_i0.int_stage[3][42]
.sym 136945 $auto$alumacc.cc:474:replace_alu$9572.C[42]
.sym 136947 cic_i0.int_stage[2][43]
.sym 136948 cic_i0.int_stage[3][43]
.sym 136949 $auto$alumacc.cc:474:replace_alu$9572.C[43]
.sym 136951 cic_i0.int_stage[2][44]
.sym 136952 cic_i0.int_stage[3][44]
.sym 136953 $auto$alumacc.cc:474:replace_alu$9572.C[44]
.sym 136955 cic_i0.int_stage[2][45]
.sym 136956 cic_i0.int_stage[3][45]
.sym 136957 $auto$alumacc.cc:474:replace_alu$9572.C[45]
.sym 136959 cic_i0.int_stage[2][46]
.sym 136960 cic_i0.int_stage[3][46]
.sym 136961 $auto$alumacc.cc:474:replace_alu$9572.C[46]
.sym 136963 cic_i0.int_stage[2][47]
.sym 136964 cic_i0.int_stage[3][47]
.sym 136965 $auto$alumacc.cc:474:replace_alu$9572.C[47]
.sym 136967 cic_i0.int_stage[2][48]
.sym 136968 cic_i0.int_stage[3][48]
.sym 136969 $auto$alumacc.cc:474:replace_alu$9572.C[48]
.sym 136971 cic_i0.int_stage[2][49]
.sym 136972 cic_i0.int_stage[3][49]
.sym 136973 $auto$alumacc.cc:474:replace_alu$9572.C[49]
.sym 136975 cic_i0.int_stage[2][50]
.sym 136976 cic_i0.int_stage[3][50]
.sym 136977 $auto$alumacc.cc:474:replace_alu$9572.C[50]
.sym 136979 cic_i0.int_stage[2][51]
.sym 136980 cic_i0.int_stage[3][51]
.sym 136981 $auto$alumacc.cc:474:replace_alu$9572.C[51]
.sym 136983 cic_i0.int_stage[2][52]
.sym 136984 cic_i0.int_stage[3][52]
.sym 136985 $auto$alumacc.cc:474:replace_alu$9572.C[52]
.sym 136987 cic_i0.int_stage[2][53]
.sym 136988 cic_i0.int_stage[3][53]
.sym 136989 $auto$alumacc.cc:474:replace_alu$9572.C[53]
.sym 136991 cic_i0.int_stage[2][54]
.sym 136992 cic_i0.int_stage[3][54]
.sym 136993 $auto$alumacc.cc:474:replace_alu$9572.C[54]
.sym 136995 cic_i0.int_stage[2][55]
.sym 136996 cic_i0.int_stage[3][55]
.sym 136997 $auto$alumacc.cc:474:replace_alu$9572.C[55]
.sym 136999 cic_i0.int_stage[2][56]
.sym 137000 cic_i0.int_stage[3][56]
.sym 137001 $auto$alumacc.cc:474:replace_alu$9572.C[56]
.sym 137003 cic_i0.int_stage[2][57]
.sym 137004 cic_i0.int_stage[3][57]
.sym 137005 $auto$alumacc.cc:474:replace_alu$9572.C[57]
.sym 137007 cic_i0.int_stage[2][58]
.sym 137008 cic_i0.int_stage[3][58]
.sym 137009 $auto$alumacc.cc:474:replace_alu$9572.C[58]
.sym 137011 cic_i0.int_stage[2][59]
.sym 137012 cic_i0.int_stage[3][59]
.sym 137013 $auto$alumacc.cc:474:replace_alu$9572.C[59]
.sym 137015 cic_i0.int_stage[2][60]
.sym 137016 cic_i0.int_stage[3][60]
.sym 137017 $auto$alumacc.cc:474:replace_alu$9572.C[60]
.sym 137019 cic_i0.int_stage[2][61]
.sym 137020 cic_i0.int_stage[3][61]
.sym 137021 $auto$alumacc.cc:474:replace_alu$9572.C[61]
.sym 137023 cic_i0.int_stage[2][62]
.sym 137024 cic_i0.int_stage[3][62]
.sym 137025 $auto$alumacc.cc:474:replace_alu$9572.C[62]
.sym 137027 cic_i0.int_stage[2][63]
.sym 137028 cic_i0.int_stage[3][63]
.sym 137029 $auto$alumacc.cc:474:replace_alu$9572.C[63]
.sym 137031 cic_i0.int_stage[2][64]
.sym 137032 cic_i0.int_stage[3][64]
.sym 137033 $auto$alumacc.cc:474:replace_alu$9572.C[64]
.sym 137035 cic_i0.int_stage[2][65]
.sym 137036 cic_i0.int_stage[3][65]
.sym 137037 $auto$alumacc.cc:474:replace_alu$9572.C[65]
.sym 137039 cic_i0.int_stage[2][66]
.sym 137040 cic_i0.int_stage[3][66]
.sym 137041 $auto$alumacc.cc:474:replace_alu$9572.C[66]
.sym 137043 cic_i0.int_stage[2][67]
.sym 137044 cic_i0.int_stage[3][67]
.sym 137045 $auto$alumacc.cc:474:replace_alu$9572.C[67]
.sym 137047 cic_i0.int_stage[2][68]
.sym 137048 cic_i0.int_stage[3][68]
.sym 137049 $auto$alumacc.cc:474:replace_alu$9572.C[68]
.sym 137051 cic_i0.int_stage[2][69]
.sym 137052 cic_i0.int_stage[3][69]
.sym 137053 $auto$alumacc.cc:474:replace_alu$9572.C[69]
.sym 137055 cic_i0.int_stage[2][70]
.sym 137056 cic_i0.int_stage[3][70]
.sym 137057 $auto$alumacc.cc:474:replace_alu$9572.C[70]
.sym 137059 cic_i0.int_stage[2][71]
.sym 137060 cic_i0.int_stage[3][71]
.sym 137061 $auto$alumacc.cc:474:replace_alu$9572.C[71]
.sym 137063 cic_i0.int_stage[2][72]
.sym 137064 cic_i0.int_stage[3][72]
.sym 137065 $auto$alumacc.cc:474:replace_alu$9572.C[72]
.sym 137067 cic_i0.int_stage[2][73]
.sym 137068 cic_i0.int_stage[3][73]
.sym 137069 $auto$alumacc.cc:474:replace_alu$9572.C[73]
.sym 137071 cic_i0.int_stage[2][74]
.sym 137072 cic_i0.int_stage[3][74]
.sym 137073 $auto$alumacc.cc:474:replace_alu$9572.C[74]
.sym 137075 cic_i0.int_stage[2][75]
.sym 137076 cic_i0.int_stage[3][75]
.sym 137077 $auto$alumacc.cc:474:replace_alu$9572.C[75]
.sym 137079 cic_i0.int_stage[2][76]
.sym 137080 cic_i0.int_stage[3][76]
.sym 137081 $auto$alumacc.cc:474:replace_alu$9572.C[76]
.sym 137083 cic_i0.int_stage[2][77]
.sym 137084 cic_i0.int_stage[3][77]
.sym 137085 $auto$alumacc.cc:474:replace_alu$9572.C[77]
.sym 137087 cic_i0.int_stage[2][78]
.sym 137088 cic_i0.int_stage[3][78]
.sym 137089 $auto$alumacc.cc:474:replace_alu$9572.C[78]
.sym 137091 cic_i0.int_stage[2][79]
.sym 137092 cic_i0.int_stage[3][79]
.sym 137093 $auto$alumacc.cc:474:replace_alu$9572.C[79]
.sym 137095 cic_i0.int_stage[2][80]
.sym 137096 cic_i0.int_stage[3][80]
.sym 137097 $auto$alumacc.cc:474:replace_alu$9572.C[80]
.sym 137099 cic_i0.int_stage[2][81]
.sym 137100 cic_i0.int_stage[3][81]
.sym 137101 $auto$alumacc.cc:474:replace_alu$9572.C[81]
.sym 137103 cic_i0.int_stage[2][82]
.sym 137104 cic_i0.int_stage[3][82]
.sym 137105 $auto$alumacc.cc:474:replace_alu$9572.C[82]
.sym 137107 cic_i0.int_stage[2][83]
.sym 137108 cic_i0.int_stage[3][83]
.sym 137109 $auto$alumacc.cc:474:replace_alu$9572.C[83]
.sym 137111 cic_i0.int_stage[2][84]
.sym 137112 cic_i0.int_stage[3][84]
.sym 137113 $auto$alumacc.cc:474:replace_alu$9572.C[84]
.sym 137115 cic_i0.int_stage[2][85]
.sym 137116 cic_i0.int_stage[3][85]
.sym 137117 $auto$alumacc.cc:474:replace_alu$9572.C[85]
.sym 137119 cic_i0.int_stage[2][86]
.sym 137120 cic_i0.int_stage[3][86]
.sym 137121 $auto$alumacc.cc:474:replace_alu$9572.C[86]
.sym 137123 cic_i0.int_stage[2][87]
.sym 137124 cic_i0.int_stage[3][87]
.sym 137125 $auto$alumacc.cc:474:replace_alu$9572.C[87]
.sym 137127 cic_i0.int_stage[2][88]
.sym 137128 cic_i0.int_stage[3][88]
.sym 137129 $auto$alumacc.cc:474:replace_alu$9572.C[88]
.sym 137131 cic_i0.int_stage[2][89]
.sym 137132 cic_i0.int_stage[3][89]
.sym 137133 $auto$alumacc.cc:474:replace_alu$9572.C[89]
.sym 137135 cic_i0.int_stage[2][90]
.sym 137136 cic_i0.int_stage[3][90]
.sym 137137 $auto$alumacc.cc:474:replace_alu$9572.C[90]
.sym 137139 cic_i0.int_stage[2][91]
.sym 137140 cic_i0.int_stage[3][91]
.sym 137141 $auto$alumacc.cc:474:replace_alu$9572.C[91]
.sym 137143 cic_i0.int_stage[2][92]
.sym 137144 cic_i0.int_stage[3][92]
.sym 137145 $auto$alumacc.cc:474:replace_alu$9572.C[92]
.sym 137147 cic_i0.int_stage[2][93]
.sym 137148 cic_i0.int_stage[3][93]
.sym 137149 $auto$alumacc.cc:474:replace_alu$9572.C[93]
.sym 137151 cic_i0.int_stage[2][94]
.sym 137152 cic_i0.int_stage[3][94]
.sym 137153 $auto$alumacc.cc:474:replace_alu$9572.C[94]
.sym 137155 cic_i0.int_stage[2][95]
.sym 137156 cic_i0.int_stage[3][95]
.sym 137157 $auto$alumacc.cc:474:replace_alu$9572.C[95]
.sym 137159 cic_i0.int_stage[2][96]
.sym 137160 cic_i0.int_stage[3][96]
.sym 137161 $auto$alumacc.cc:474:replace_alu$9572.C[96]
.sym 137163 cic_i0.int_stage[2][97]
.sym 137164 cic_i0.int_stage[3][97]
.sym 137165 $auto$alumacc.cc:474:replace_alu$9572.C[97]
.sym 137167 cic_i0.int_stage[2][98]
.sym 137168 cic_i0.int_stage[3][98]
.sym 137169 $auto$alumacc.cc:474:replace_alu$9572.C[98]
.sym 137171 cic_i0.int_stage[2][99]
.sym 137172 cic_i0.int_stage[3][99]
.sym 137173 $auto$alumacc.cc:474:replace_alu$9572.C[99]
.sym 137175 cic_i0.int_stage[2][100]
.sym 137176 cic_i0.int_stage[3][100]
.sym 137177 $auto$alumacc.cc:474:replace_alu$9572.C[100]
.sym 137179 cic_i0.int_stage[2][101]
.sym 137180 cic_i0.int_stage[3][101]
.sym 137181 $auto$alumacc.cc:474:replace_alu$9572.C[101]
.sym 137183 cic_i0.int_stage[2][102]
.sym 137184 cic_i0.int_stage[3][102]
.sym 137185 $auto$alumacc.cc:474:replace_alu$9572.C[102]
.sym 137187 cic_i0.int_stage[2][103]
.sym 137188 cic_i0.int_stage[3][103]
.sym 137189 $auto$alumacc.cc:474:replace_alu$9572.C[103]
.sym 137191 cic_i0.int_stage[2][104]
.sym 137192 cic_i0.int_stage[3][104]
.sym 137193 $auto$alumacc.cc:474:replace_alu$9572.C[104]
.sym 137195 cic_i0.int_stage[2][105]
.sym 137196 cic_i0.int_stage[3][105]
.sym 137197 $auto$alumacc.cc:474:replace_alu$9572.C[105]
.sym 137227 $PACKER_VCC_NET
.sym 137228 cic_q0.dec[0]
.sym 137319 dac.y1[0]
.sym 137320 dac.e1[0]
.sym 137323 dac.y1[1]
.sym 137324 sin[1]
.sym 137325 $auto$alumacc.cc:474:replace_alu$9647.C[1]
.sym 137327 dac.e2[1]
.sym 137328 sin[2]
.sym 137329 $auto$alumacc.cc:474:replace_alu$9647.C[2]
.sym 137331 dac.e2[2]
.sym 137332 sin[3]
.sym 137333 $auto$alumacc.cc:474:replace_alu$9647.C[3]
.sym 137335 dac.e2[3]
.sym 137336 sin[4]
.sym 137337 $auto$alumacc.cc:474:replace_alu$9647.C[4]
.sym 137339 dac.e2[4]
.sym 137340 sin[5]
.sym 137341 $auto$alumacc.cc:474:replace_alu$9647.C[5]
.sym 137343 dac.e2[5]
.sym 137344 sin[6]
.sym 137345 $auto$alumacc.cc:474:replace_alu$9647.C[6]
.sym 137347 dac.e2[6]
.sym 137348 sin[7]
.sym 137349 $auto$alumacc.cc:474:replace_alu$9647.C[7]
.sym 137351 dac.e2[7]
.sym 137352 sin[8]
.sym 137353 $auto$alumacc.cc:474:replace_alu$9647.C[8]
.sym 137355 dac.e2[8]
.sym 137356 sin[9]
.sym 137357 $auto$alumacc.cc:474:replace_alu$9647.C[9]
.sym 137359 dac.e2[9]
.sym 137360 sin[10]
.sym 137361 $auto$alumacc.cc:474:replace_alu$9647.C[10]
.sym 137363 dac.e2[10]
.sym 137364 sin[11]
.sym 137365 $auto$alumacc.cc:474:replace_alu$9647.C[11]
.sym 137367 dac.e2[11]
.sym 137368 sin[12]
.sym 137369 $auto$alumacc.cc:474:replace_alu$9647.C[12]
.sym 137371 dac.e2[12]
.sym 137372 sin[13]
.sym 137373 $auto$alumacc.cc:474:replace_alu$9647.C[13]
.sym 137375 dac.e2[13]
.sym 137376 sin[14]
.sym 137377 $auto$alumacc.cc:474:replace_alu$9647.C[14]
.sym 137379 dac.e2[14]
.sym 137380 dac.e1[15]
.sym 137381 $auto$alumacc.cc:474:replace_alu$9647.C[15]
.sym 137383 dac.e2[15]
.sym 137384 dac.e1[16]
.sym 137385 $auto$alumacc.cc:474:replace_alu$9647.C[16]
.sym 137387 dac.y1[17]
.sym 137388 dac.e1[17]
.sym 137389 $auto$alumacc.cc:474:replace_alu$9647.C[17]
.sym 137391 dac.y1[18]
.sym 137392 dac.e1[18]
.sym 137393 $auto$alumacc.cc:474:replace_alu$9647.C[18]
.sym 137395 dac.y1[19]
.sym 137396 dac.e1[18]
.sym 137397 $auto$alumacc.cc:474:replace_alu$9647.C[19]
.sym 137398 sin[5]
.sym 137402 sin[3]
.sym 137406 sin[15]
.sym 137410 dac.y2[19]
.sym 137414 sin[6]
.sym 137418 sin[13]
.sym 137422 sine_11_16.data_sin[9]
.sym 137426 sin[2]
.sym 137430 sin[14]
.sym 137434 sine_11_16.negate_sin[1]
.sym 137435 sine_11_16.sin[9]
.sym 137438 sin[9]
.sym 137442 sin[8]
.sym 137446 o_adcfb_p$SB_IO_OUT
.sym 137447 sin_delay[13]
.sym 137454 o_adcfb_p$SB_IO_OUT
.sym 137455 sin_delay[12]
.sym 137458 sin[12]
.sym 137466 o_adcfb_p$SB_IO_OUT
.sym 137467 sin_delay[9]
.sym 137470 o_adcfb_p$SB_IO_OUT
.sym 137471 sin_delay[8]
.sym 137474 sin[11]
.sym 137478 cic_i0.comb_stage[2][1]
.sym 137482 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 137486 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 137490 cic_i0.comb_stage[2][6]
.sym 137494 cic_i0.comb_stage[2][5]
.sym 137498 cic_i0.comb_stage[2][2]
.sym 137502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 137506 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 137510 cic_i0.comb_stage[2][12]
.sym 137514 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 137518 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 137522 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 137526 cic_i0.comb_stage[2][9]
.sym 137530 cic_i0.comb_stage[2][7]
.sym 137534 cic_i0.comb_stage[2][11]
.sym 137538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 137542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 137546 cic_i0.comb_stage[2][19]
.sym 137550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 137554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 137558 cic_i0.comb_stage[2][16]
.sym 137562 cic_i0.comb_stage[2][21]
.sym 137566 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 137570 cic_i0.comb_stage[2][22]
.sym 137574 cic_i0.comb_stage[2][31]
.sym 137578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 137582 cic_i0.comb_stage[2][28]
.sym 137586 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 137590 cic_i0.comb_stage[2][101]
.sym 137594 cic_i0.comb_stage[2][29]
.sym 137598 cic_i0.comb_stage[2][54]
.sym 137602 cic_i0.comb_stage[2][38]
.sym 137606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 137610 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 137614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 137618 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 137622 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 137626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 137631 cic_i0.int_stage[2][0]
.sym 137632 cic_i0.int_stage[3][0]
.sym 137634 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 137638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 137642 cic_i0.comb_stage[1][2]
.sym 137646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 137650 cic_i0.comb_stage[2][49]
.sym 137654 cic_i0.comb_stage[2][40]
.sym 137658 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 137662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 137666 cic_i0.comb_stage[2][86]
.sym 137670 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 137674 cic_i0.comb_stage[2][60]
.sym 137678 cic_i0.comb_stage[2][105]
.sym 137682 cic_i0.comb_stage[1][9]
.sym 137686 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 137690 cic_i0.comb_stage[2][52]
.sym 137694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 137698 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 137702 cic_i0.comb_stage[2][89]
.sym 137706 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 137710 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 137714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 137718 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 137722 cic_i0.comb_stage[2][91]
.sym 137726 cic_i0.comb_stage[2][90]
.sym 137730 cic_i0.comb_stage[2][73]
.sym 137734 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 137738 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 137742 cic_i0.comb_stage[2][93]
.sym 137746 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 137750 cic_i0.comb_stage[2][97]
.sym 137754 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 137758 cic_i0.comb_stage[1][27]
.sym 137762 cic_i0.comb_stage[2][71]
.sym 137766 cic_i0.comb_stage[1][35]
.sym 137770 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 137774 cic_i0.comb_stage[2][79]
.sym 137778 cic_i0.comb_stage[1][28]
.sym 137782 cic_i0.comb_stage[1][32]
.sym 137786 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 137790 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 137794 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 137799 cic_i0.int_stage[3][0]
.sym 137800 cic_i0.int_stage[4][0]
.sym 137803 cic_i0.int_stage[3][1]
.sym 137804 cic_i0.int_stage[4][1]
.sym 137805 $auto$alumacc.cc:474:replace_alu$9575.C[1]
.sym 137807 cic_i0.int_stage[3][2]
.sym 137808 cic_i0.int_stage[4][2]
.sym 137809 $auto$alumacc.cc:474:replace_alu$9575.C[2]
.sym 137811 cic_i0.int_stage[3][3]
.sym 137812 cic_i0.int_stage[4][3]
.sym 137813 $auto$alumacc.cc:474:replace_alu$9575.C[3]
.sym 137815 cic_i0.int_stage[3][4]
.sym 137816 cic_i0.int_stage[4][4]
.sym 137817 $auto$alumacc.cc:474:replace_alu$9575.C[4]
.sym 137819 cic_i0.int_stage[3][5]
.sym 137820 cic_i0.int_stage[4][5]
.sym 137821 $auto$alumacc.cc:474:replace_alu$9575.C[5]
.sym 137823 cic_i0.int_stage[3][6]
.sym 137824 cic_i0.int_stage[4][6]
.sym 137825 $auto$alumacc.cc:474:replace_alu$9575.C[6]
.sym 137827 cic_i0.int_stage[3][7]
.sym 137828 cic_i0.int_stage[4][7]
.sym 137829 $auto$alumacc.cc:474:replace_alu$9575.C[7]
.sym 137831 cic_i0.int_stage[3][8]
.sym 137832 cic_i0.int_stage[4][8]
.sym 137833 $auto$alumacc.cc:474:replace_alu$9575.C[8]
.sym 137835 cic_i0.int_stage[3][9]
.sym 137836 cic_i0.int_stage[4][9]
.sym 137837 $auto$alumacc.cc:474:replace_alu$9575.C[9]
.sym 137839 cic_i0.int_stage[3][10]
.sym 137840 cic_i0.int_stage[4][10]
.sym 137841 $auto$alumacc.cc:474:replace_alu$9575.C[10]
.sym 137843 cic_i0.int_stage[3][11]
.sym 137844 cic_i0.int_stage[4][11]
.sym 137845 $auto$alumacc.cc:474:replace_alu$9575.C[11]
.sym 137847 cic_i0.int_stage[3][12]
.sym 137848 cic_i0.int_stage[4][12]
.sym 137849 $auto$alumacc.cc:474:replace_alu$9575.C[12]
.sym 137851 cic_i0.int_stage[3][13]
.sym 137852 cic_i0.int_stage[4][13]
.sym 137853 $auto$alumacc.cc:474:replace_alu$9575.C[13]
.sym 137855 cic_i0.int_stage[3][14]
.sym 137856 cic_i0.int_stage[4][14]
.sym 137857 $auto$alumacc.cc:474:replace_alu$9575.C[14]
.sym 137859 cic_i0.int_stage[3][15]
.sym 137860 cic_i0.int_stage[4][15]
.sym 137861 $auto$alumacc.cc:474:replace_alu$9575.C[15]
.sym 137863 cic_i0.int_stage[3][16]
.sym 137864 cic_i0.int_stage[4][16]
.sym 137865 $auto$alumacc.cc:474:replace_alu$9575.C[16]
.sym 137867 cic_i0.int_stage[3][17]
.sym 137868 cic_i0.int_stage[4][17]
.sym 137869 $auto$alumacc.cc:474:replace_alu$9575.C[17]
.sym 137871 cic_i0.int_stage[3][18]
.sym 137872 cic_i0.int_stage[4][18]
.sym 137873 $auto$alumacc.cc:474:replace_alu$9575.C[18]
.sym 137875 cic_i0.int_stage[3][19]
.sym 137876 cic_i0.int_stage[4][19]
.sym 137877 $auto$alumacc.cc:474:replace_alu$9575.C[19]
.sym 137879 cic_i0.int_stage[3][20]
.sym 137880 cic_i0.int_stage[4][20]
.sym 137881 $auto$alumacc.cc:474:replace_alu$9575.C[20]
.sym 137883 cic_i0.int_stage[3][21]
.sym 137884 cic_i0.int_stage[4][21]
.sym 137885 $auto$alumacc.cc:474:replace_alu$9575.C[21]
.sym 137887 cic_i0.int_stage[3][22]
.sym 137888 cic_i0.int_stage[4][22]
.sym 137889 $auto$alumacc.cc:474:replace_alu$9575.C[22]
.sym 137891 cic_i0.int_stage[3][23]
.sym 137892 cic_i0.int_stage[4][23]
.sym 137893 $auto$alumacc.cc:474:replace_alu$9575.C[23]
.sym 137895 cic_i0.int_stage[3][24]
.sym 137896 cic_i0.int_stage[4][24]
.sym 137897 $auto$alumacc.cc:474:replace_alu$9575.C[24]
.sym 137899 cic_i0.int_stage[3][25]
.sym 137900 cic_i0.int_stage[4][25]
.sym 137901 $auto$alumacc.cc:474:replace_alu$9575.C[25]
.sym 137903 cic_i0.int_stage[3][26]
.sym 137904 cic_i0.int_stage[4][26]
.sym 137905 $auto$alumacc.cc:474:replace_alu$9575.C[26]
.sym 137907 cic_i0.int_stage[3][27]
.sym 137908 cic_i0.int_stage[4][27]
.sym 137909 $auto$alumacc.cc:474:replace_alu$9575.C[27]
.sym 137911 cic_i0.int_stage[3][28]
.sym 137912 cic_i0.int_stage[4][28]
.sym 137913 $auto$alumacc.cc:474:replace_alu$9575.C[28]
.sym 137915 cic_i0.int_stage[3][29]
.sym 137916 cic_i0.int_stage[4][29]
.sym 137917 $auto$alumacc.cc:474:replace_alu$9575.C[29]
.sym 137919 cic_i0.int_stage[3][30]
.sym 137920 cic_i0.int_stage[4][30]
.sym 137921 $auto$alumacc.cc:474:replace_alu$9575.C[30]
.sym 137923 cic_i0.int_stage[3][31]
.sym 137924 cic_i0.int_stage[4][31]
.sym 137925 $auto$alumacc.cc:474:replace_alu$9575.C[31]
.sym 137927 cic_i0.int_stage[3][32]
.sym 137928 cic_i0.int_stage[4][32]
.sym 137929 $auto$alumacc.cc:474:replace_alu$9575.C[32]
.sym 137931 cic_i0.int_stage[3][33]
.sym 137932 cic_i0.int_stage[4][33]
.sym 137933 $auto$alumacc.cc:474:replace_alu$9575.C[33]
.sym 137935 cic_i0.int_stage[3][34]
.sym 137936 cic_i0.int_stage[4][34]
.sym 137937 $auto$alumacc.cc:474:replace_alu$9575.C[34]
.sym 137939 cic_i0.int_stage[3][35]
.sym 137940 cic_i0.int_stage[4][35]
.sym 137941 $auto$alumacc.cc:474:replace_alu$9575.C[35]
.sym 137943 cic_i0.int_stage[3][36]
.sym 137944 cic_i0.int_stage[4][36]
.sym 137945 $auto$alumacc.cc:474:replace_alu$9575.C[36]
.sym 137947 cic_i0.int_stage[3][37]
.sym 137948 cic_i0.int_stage[4][37]
.sym 137949 $auto$alumacc.cc:474:replace_alu$9575.C[37]
.sym 137951 cic_i0.int_stage[3][38]
.sym 137952 cic_i0.int_stage[4][38]
.sym 137953 $auto$alumacc.cc:474:replace_alu$9575.C[38]
.sym 137955 cic_i0.int_stage[3][39]
.sym 137956 cic_i0.int_stage[4][39]
.sym 137957 $auto$alumacc.cc:474:replace_alu$9575.C[39]
.sym 137959 cic_i0.int_stage[3][40]
.sym 137960 cic_i0.int_stage[4][40]
.sym 137961 $auto$alumacc.cc:474:replace_alu$9575.C[40]
.sym 137963 cic_i0.int_stage[3][41]
.sym 137964 cic_i0.int_stage[4][41]
.sym 137965 $auto$alumacc.cc:474:replace_alu$9575.C[41]
.sym 137967 cic_i0.int_stage[3][42]
.sym 137968 cic_i0.int_stage[4][42]
.sym 137969 $auto$alumacc.cc:474:replace_alu$9575.C[42]
.sym 137971 cic_i0.int_stage[3][43]
.sym 137972 cic_i0.int_stage[4][43]
.sym 137973 $auto$alumacc.cc:474:replace_alu$9575.C[43]
.sym 137975 cic_i0.int_stage[3][44]
.sym 137976 cic_i0.int_stage[4][44]
.sym 137977 $auto$alumacc.cc:474:replace_alu$9575.C[44]
.sym 137979 cic_i0.int_stage[3][45]
.sym 137980 cic_i0.int_stage[4][45]
.sym 137981 $auto$alumacc.cc:474:replace_alu$9575.C[45]
.sym 137983 cic_i0.int_stage[3][46]
.sym 137984 cic_i0.int_stage[4][46]
.sym 137985 $auto$alumacc.cc:474:replace_alu$9575.C[46]
.sym 137987 cic_i0.int_stage[3][47]
.sym 137988 cic_i0.int_stage[4][47]
.sym 137989 $auto$alumacc.cc:474:replace_alu$9575.C[47]
.sym 137991 cic_i0.int_stage[3][48]
.sym 137992 cic_i0.int_stage[4][48]
.sym 137993 $auto$alumacc.cc:474:replace_alu$9575.C[48]
.sym 137995 cic_i0.int_stage[3][49]
.sym 137996 cic_i0.int_stage[4][49]
.sym 137997 $auto$alumacc.cc:474:replace_alu$9575.C[49]
.sym 137999 cic_i0.int_stage[3][50]
.sym 138000 cic_i0.int_stage[4][50]
.sym 138001 $auto$alumacc.cc:474:replace_alu$9575.C[50]
.sym 138003 cic_i0.int_stage[3][51]
.sym 138004 cic_i0.int_stage[4][51]
.sym 138005 $auto$alumacc.cc:474:replace_alu$9575.C[51]
.sym 138007 cic_i0.int_stage[3][52]
.sym 138008 cic_i0.int_stage[4][52]
.sym 138009 $auto$alumacc.cc:474:replace_alu$9575.C[52]
.sym 138011 cic_i0.int_stage[3][53]
.sym 138012 cic_i0.int_stage[4][53]
.sym 138013 $auto$alumacc.cc:474:replace_alu$9575.C[53]
.sym 138015 cic_i0.int_stage[3][54]
.sym 138016 cic_i0.int_stage[4][54]
.sym 138017 $auto$alumacc.cc:474:replace_alu$9575.C[54]
.sym 138019 cic_i0.int_stage[3][55]
.sym 138020 cic_i0.int_stage[4][55]
.sym 138021 $auto$alumacc.cc:474:replace_alu$9575.C[55]
.sym 138023 cic_i0.int_stage[3][56]
.sym 138024 cic_i0.int_stage[4][56]
.sym 138025 $auto$alumacc.cc:474:replace_alu$9575.C[56]
.sym 138027 cic_i0.int_stage[3][57]
.sym 138028 cic_i0.int_stage[4][57]
.sym 138029 $auto$alumacc.cc:474:replace_alu$9575.C[57]
.sym 138031 cic_i0.int_stage[3][58]
.sym 138032 cic_i0.int_stage[4][58]
.sym 138033 $auto$alumacc.cc:474:replace_alu$9575.C[58]
.sym 138035 cic_i0.int_stage[3][59]
.sym 138036 cic_i0.int_stage[4][59]
.sym 138037 $auto$alumacc.cc:474:replace_alu$9575.C[59]
.sym 138039 cic_i0.int_stage[3][60]
.sym 138040 cic_i0.int_stage[4][60]
.sym 138041 $auto$alumacc.cc:474:replace_alu$9575.C[60]
.sym 138043 cic_i0.int_stage[3][61]
.sym 138044 cic_i0.int_stage[4][61]
.sym 138045 $auto$alumacc.cc:474:replace_alu$9575.C[61]
.sym 138047 cic_i0.int_stage[3][62]
.sym 138048 cic_i0.int_stage[4][62]
.sym 138049 $auto$alumacc.cc:474:replace_alu$9575.C[62]
.sym 138051 cic_i0.int_stage[3][63]
.sym 138052 cic_i0.int_stage[4][63]
.sym 138053 $auto$alumacc.cc:474:replace_alu$9575.C[63]
.sym 138055 cic_i0.int_stage[3][64]
.sym 138056 cic_i0.int_stage[4][64]
.sym 138057 $auto$alumacc.cc:474:replace_alu$9575.C[64]
.sym 138059 cic_i0.int_stage[3][65]
.sym 138060 cic_i0.int_stage[4][65]
.sym 138061 $auto$alumacc.cc:474:replace_alu$9575.C[65]
.sym 138063 cic_i0.int_stage[3][66]
.sym 138064 cic_i0.int_stage[4][66]
.sym 138065 $auto$alumacc.cc:474:replace_alu$9575.C[66]
.sym 138067 cic_i0.int_stage[3][67]
.sym 138068 cic_i0.int_stage[4][67]
.sym 138069 $auto$alumacc.cc:474:replace_alu$9575.C[67]
.sym 138071 cic_i0.int_stage[3][68]
.sym 138072 cic_i0.int_stage[4][68]
.sym 138073 $auto$alumacc.cc:474:replace_alu$9575.C[68]
.sym 138075 cic_i0.int_stage[3][69]
.sym 138076 cic_i0.int_stage[4][69]
.sym 138077 $auto$alumacc.cc:474:replace_alu$9575.C[69]
.sym 138079 cic_i0.int_stage[3][70]
.sym 138080 cic_i0.int_stage[4][70]
.sym 138081 $auto$alumacc.cc:474:replace_alu$9575.C[70]
.sym 138083 cic_i0.int_stage[3][71]
.sym 138084 cic_i0.int_stage[4][71]
.sym 138085 $auto$alumacc.cc:474:replace_alu$9575.C[71]
.sym 138087 cic_i0.int_stage[3][72]
.sym 138088 cic_i0.int_stage[4][72]
.sym 138089 $auto$alumacc.cc:474:replace_alu$9575.C[72]
.sym 138091 cic_i0.int_stage[3][73]
.sym 138092 cic_i0.int_stage[4][73]
.sym 138093 $auto$alumacc.cc:474:replace_alu$9575.C[73]
.sym 138095 cic_i0.int_stage[3][74]
.sym 138096 cic_i0.int_stage[4][74]
.sym 138097 $auto$alumacc.cc:474:replace_alu$9575.C[74]
.sym 138099 cic_i0.int_stage[3][75]
.sym 138100 cic_i0.int_stage[4][75]
.sym 138101 $auto$alumacc.cc:474:replace_alu$9575.C[75]
.sym 138103 cic_i0.int_stage[3][76]
.sym 138104 cic_i0.int_stage[4][76]
.sym 138105 $auto$alumacc.cc:474:replace_alu$9575.C[76]
.sym 138107 cic_i0.int_stage[3][77]
.sym 138108 cic_i0.int_stage[4][77]
.sym 138109 $auto$alumacc.cc:474:replace_alu$9575.C[77]
.sym 138111 cic_i0.int_stage[3][78]
.sym 138112 cic_i0.int_stage[4][78]
.sym 138113 $auto$alumacc.cc:474:replace_alu$9575.C[78]
.sym 138115 cic_i0.int_stage[3][79]
.sym 138116 cic_i0.int_stage[4][79]
.sym 138117 $auto$alumacc.cc:474:replace_alu$9575.C[79]
.sym 138119 cic_i0.int_stage[3][80]
.sym 138120 cic_i0.int_stage[4][80]
.sym 138121 $auto$alumacc.cc:474:replace_alu$9575.C[80]
.sym 138123 cic_i0.int_stage[3][81]
.sym 138124 cic_i0.int_stage[4][81]
.sym 138125 $auto$alumacc.cc:474:replace_alu$9575.C[81]
.sym 138127 cic_i0.int_stage[3][82]
.sym 138128 cic_i0.int_stage[4][82]
.sym 138129 $auto$alumacc.cc:474:replace_alu$9575.C[82]
.sym 138131 cic_i0.int_stage[3][83]
.sym 138132 cic_i0.int_stage[4][83]
.sym 138133 $auto$alumacc.cc:474:replace_alu$9575.C[83]
.sym 138135 cic_i0.int_stage[3][84]
.sym 138136 cic_i0.int_stage[4][84]
.sym 138137 $auto$alumacc.cc:474:replace_alu$9575.C[84]
.sym 138139 cic_i0.int_stage[3][85]
.sym 138140 cic_i0.int_stage[4][85]
.sym 138141 $auto$alumacc.cc:474:replace_alu$9575.C[85]
.sym 138143 cic_i0.int_stage[3][86]
.sym 138144 cic_i0.int_stage[4][86]
.sym 138145 $auto$alumacc.cc:474:replace_alu$9575.C[86]
.sym 138147 cic_i0.int_stage[3][87]
.sym 138148 cic_i0.int_stage[4][87]
.sym 138149 $auto$alumacc.cc:474:replace_alu$9575.C[87]
.sym 138151 cic_i0.int_stage[3][88]
.sym 138152 cic_i0.int_stage[4][88]
.sym 138153 $auto$alumacc.cc:474:replace_alu$9575.C[88]
.sym 138155 cic_i0.int_stage[3][89]
.sym 138156 cic_i0.int_stage[4][89]
.sym 138157 $auto$alumacc.cc:474:replace_alu$9575.C[89]
.sym 138159 cic_i0.int_stage[3][90]
.sym 138160 cic_i0.int_stage[4][90]
.sym 138161 $auto$alumacc.cc:474:replace_alu$9575.C[90]
.sym 138163 cic_i0.int_stage[3][91]
.sym 138164 cic_i0.int_stage[4][91]
.sym 138165 $auto$alumacc.cc:474:replace_alu$9575.C[91]
.sym 138167 cic_i0.int_stage[3][92]
.sym 138168 cic_i0.int_stage[4][92]
.sym 138169 $auto$alumacc.cc:474:replace_alu$9575.C[92]
.sym 138171 cic_i0.int_stage[3][93]
.sym 138172 cic_i0.int_stage[4][93]
.sym 138173 $auto$alumacc.cc:474:replace_alu$9575.C[93]
.sym 138175 cic_i0.int_stage[3][94]
.sym 138176 cic_i0.int_stage[4][94]
.sym 138177 $auto$alumacc.cc:474:replace_alu$9575.C[94]
.sym 138179 cic_i0.int_stage[3][95]
.sym 138180 cic_i0.int_stage[4][95]
.sym 138181 $auto$alumacc.cc:474:replace_alu$9575.C[95]
.sym 138183 cic_i0.int_stage[3][96]
.sym 138184 cic_i0.int_stage[4][96]
.sym 138185 $auto$alumacc.cc:474:replace_alu$9575.C[96]
.sym 138187 cic_i0.int_stage[3][97]
.sym 138188 cic_i0.int_stage[4][97]
.sym 138189 $auto$alumacc.cc:474:replace_alu$9575.C[97]
.sym 138191 cic_i0.int_stage[3][98]
.sym 138192 cic_i0.int_stage[4][98]
.sym 138193 $auto$alumacc.cc:474:replace_alu$9575.C[98]
.sym 138195 cic_i0.int_stage[3][99]
.sym 138196 cic_i0.int_stage[4][99]
.sym 138197 $auto$alumacc.cc:474:replace_alu$9575.C[99]
.sym 138199 cic_i0.int_stage[3][100]
.sym 138200 cic_i0.int_stage[4][100]
.sym 138201 $auto$alumacc.cc:474:replace_alu$9575.C[100]
.sym 138203 cic_i0.int_stage[3][101]
.sym 138204 cic_i0.int_stage[4][101]
.sym 138205 $auto$alumacc.cc:474:replace_alu$9575.C[101]
.sym 138207 cic_i0.int_stage[3][102]
.sym 138208 cic_i0.int_stage[4][102]
.sym 138209 $auto$alumacc.cc:474:replace_alu$9575.C[102]
.sym 138211 cic_i0.int_stage[3][103]
.sym 138212 cic_i0.int_stage[4][103]
.sym 138213 $auto$alumacc.cc:474:replace_alu$9575.C[103]
.sym 138215 cic_i0.int_stage[3][104]
.sym 138216 cic_i0.int_stage[4][104]
.sym 138217 $auto$alumacc.cc:474:replace_alu$9575.C[104]
.sym 138219 cic_i0.int_stage[3][105]
.sym 138220 cic_i0.int_stage[4][105]
.sym 138221 $auto$alumacc.cc:474:replace_alu$9575.C[105]
.sym 138271 $PACKER_VCC_NET
.sym 138272 clk25div[0]
.sym 138286 o_sclk$SB_IO_OUT
.sym 138343 dac.y1[0]
.sym 138344 dac.e1[0]
.sym 138348 sin[0]
.sym 138354 $abc$29715$auto$wreduce.cc:455:run$9512[0]
.sym 138355 $abc$29715$auto$wreduce.cc:455:run$9510[0]
.sym 138356 dac.y2[19]
.sym 138367 sin[0]
.sym 138368 $PACKER_VCC_NET
.sym 138369 $PACKER_VCC_NET
.sym 138370 sine_11_16.negate_sin[1]
.sym 138371 sine_11_16.sin[6]
.sym 138375 dac.y1[17]
.sym 138379 dac.y1[18]
.sym 138380 $PACKER_VCC_NET
.sym 138383 dac.y1[19]
.sym 138384 $PACKER_VCC_NET
.sym 138385 $auto$alumacc.cc:474:replace_alu$9644.C[18]
.sym 138390 sine_11_16.negate_sin[1]
.sym 138391 sine_11_16.sin[3]
.sym 138394 sine_11_16.negate_sin[1]
.sym 138395 sine_11_16.sin[7]
.sym 138402 sine_11_16.negate_sin[1]
.sym 138403 sine_11_16.sin[4]
.sym 138407 dac.y1[17]
.sym 138412 dac.y1[18]
.sym 138416 dac.y1[19]
.sym 138417 $auto$alumacc.cc:474:replace_alu$9638.C[18]
.sym 138418 sine_11_16.negate_sin[1]
.sym 138419 sine_11_16.sin[14]
.sym 138422 sine_11_16.negate_sin[1]
.sym 138423 sine_11_16.sin[8]
.sym 138430 sine_11_16.negate_sin[1]
.sym 138431 sine_11_16.sin[15]
.sym 138434 $abc$29715$techmap\dac.$sub$../mod2_dac/mod2_dac.v:56$8545_Y[18]
.sym 138435 $abc$29715$auto$wreduce.cc:455:run$9511[18]
.sym 138436 dac.y2[19]
.sym 138438 cic_i0.comb_stage[2][66]
.sym 138442 cic_i0.comb_stage[2][61]
.sym 138446 cic_i0.comb_stage[2][10]
.sym 138450 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 138454 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 138458 cic_i0.comb_stage[2][78]
.sym 138462 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 138466 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 138470 cic_i0.comb_stage[2][44]
.sym 138474 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 138478 cic_i0.comb_stage[2][87]
.sym 138482 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 138486 cic_i0.comb_stage[2][67]
.sym 138490 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 138494 cic_i0.comb_stage[2][53]
.sym 138498 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 138503 cic_i0.comb_stage[2][0]
.sym 138504 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 138507 cic_i0.comb_stage[2][1]
.sym 138508 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[1]
.sym 138509 $auto$alumacc.cc:474:replace_alu$9587.C[1]
.sym 138511 cic_i0.comb_stage[2][2]
.sym 138512 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[2]
.sym 138513 $auto$alumacc.cc:474:replace_alu$9587.C[2]
.sym 138515 cic_i0.comb_stage[2][3]
.sym 138516 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[3]
.sym 138517 $auto$alumacc.cc:474:replace_alu$9587.C[3]
.sym 138519 cic_i0.comb_stage[2][4]
.sym 138520 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[4]
.sym 138521 $auto$alumacc.cc:474:replace_alu$9587.C[4]
.sym 138523 cic_i0.comb_stage[2][5]
.sym 138524 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[5]
.sym 138525 $auto$alumacc.cc:474:replace_alu$9587.C[5]
.sym 138527 cic_i0.comb_stage[2][6]
.sym 138528 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[6]
.sym 138529 $auto$alumacc.cc:474:replace_alu$9587.C[6]
.sym 138531 cic_i0.comb_stage[2][7]
.sym 138532 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[7]
.sym 138533 $auto$alumacc.cc:474:replace_alu$9587.C[7]
.sym 138535 cic_i0.comb_stage[2][8]
.sym 138536 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[8]
.sym 138537 $auto$alumacc.cc:474:replace_alu$9587.C[8]
.sym 138539 cic_i0.comb_stage[2][9]
.sym 138540 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[9]
.sym 138541 $auto$alumacc.cc:474:replace_alu$9587.C[9]
.sym 138543 cic_i0.comb_stage[2][10]
.sym 138544 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[10]
.sym 138545 $auto$alumacc.cc:474:replace_alu$9587.C[10]
.sym 138547 cic_i0.comb_stage[2][11]
.sym 138548 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[11]
.sym 138549 $auto$alumacc.cc:474:replace_alu$9587.C[11]
.sym 138551 cic_i0.comb_stage[2][12]
.sym 138552 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[12]
.sym 138553 $auto$alumacc.cc:474:replace_alu$9587.C[12]
.sym 138555 cic_i0.comb_stage[2][13]
.sym 138556 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[13]
.sym 138557 $auto$alumacc.cc:474:replace_alu$9587.C[13]
.sym 138559 cic_i0.comb_stage[2][14]
.sym 138560 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[14]
.sym 138561 $auto$alumacc.cc:474:replace_alu$9587.C[14]
.sym 138563 cic_i0.comb_stage[2][15]
.sym 138564 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[15]
.sym 138565 $auto$alumacc.cc:474:replace_alu$9587.C[15]
.sym 138567 cic_i0.comb_stage[2][16]
.sym 138568 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[16]
.sym 138569 $auto$alumacc.cc:474:replace_alu$9587.C[16]
.sym 138571 cic_i0.comb_stage[2][17]
.sym 138572 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[17]
.sym 138573 $auto$alumacc.cc:474:replace_alu$9587.C[17]
.sym 138575 cic_i0.comb_stage[2][18]
.sym 138576 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[18]
.sym 138577 $auto$alumacc.cc:474:replace_alu$9587.C[18]
.sym 138579 cic_i0.comb_stage[2][19]
.sym 138580 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[19]
.sym 138581 $auto$alumacc.cc:474:replace_alu$9587.C[19]
.sym 138583 cic_i0.comb_stage[2][20]
.sym 138584 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[20]
.sym 138585 $auto$alumacc.cc:474:replace_alu$9587.C[20]
.sym 138587 cic_i0.comb_stage[2][21]
.sym 138588 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[21]
.sym 138589 $auto$alumacc.cc:474:replace_alu$9587.C[21]
.sym 138591 cic_i0.comb_stage[2][22]
.sym 138592 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[22]
.sym 138593 $auto$alumacc.cc:474:replace_alu$9587.C[22]
.sym 138595 cic_i0.comb_stage[2][23]
.sym 138596 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[23]
.sym 138597 $auto$alumacc.cc:474:replace_alu$9587.C[23]
.sym 138599 cic_i0.comb_stage[2][24]
.sym 138600 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[24]
.sym 138601 $auto$alumacc.cc:474:replace_alu$9587.C[24]
.sym 138603 cic_i0.comb_stage[2][25]
.sym 138604 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[25]
.sym 138605 $auto$alumacc.cc:474:replace_alu$9587.C[25]
.sym 138607 cic_i0.comb_stage[2][26]
.sym 138608 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[26]
.sym 138609 $auto$alumacc.cc:474:replace_alu$9587.C[26]
.sym 138611 cic_i0.comb_stage[2][27]
.sym 138612 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[27]
.sym 138613 $auto$alumacc.cc:474:replace_alu$9587.C[27]
.sym 138615 cic_i0.comb_stage[2][28]
.sym 138616 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[28]
.sym 138617 $auto$alumacc.cc:474:replace_alu$9587.C[28]
.sym 138619 cic_i0.comb_stage[2][29]
.sym 138620 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[29]
.sym 138621 $auto$alumacc.cc:474:replace_alu$9587.C[29]
.sym 138623 cic_i0.comb_stage[2][30]
.sym 138624 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[30]
.sym 138625 $auto$alumacc.cc:474:replace_alu$9587.C[30]
.sym 138627 cic_i0.comb_stage[2][31]
.sym 138628 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[31]
.sym 138629 $auto$alumacc.cc:474:replace_alu$9587.C[31]
.sym 138631 cic_i0.comb_stage[2][32]
.sym 138632 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[32]
.sym 138633 $auto$alumacc.cc:474:replace_alu$9587.C[32]
.sym 138635 cic_i0.comb_stage[2][33]
.sym 138636 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[33]
.sym 138637 $auto$alumacc.cc:474:replace_alu$9587.C[33]
.sym 138639 cic_i0.comb_stage[2][34]
.sym 138640 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[34]
.sym 138641 $auto$alumacc.cc:474:replace_alu$9587.C[34]
.sym 138643 cic_i0.comb_stage[2][35]
.sym 138644 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[35]
.sym 138645 $auto$alumacc.cc:474:replace_alu$9587.C[35]
.sym 138647 cic_i0.comb_stage[2][36]
.sym 138648 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[36]
.sym 138649 $auto$alumacc.cc:474:replace_alu$9587.C[36]
.sym 138651 cic_i0.comb_stage[2][37]
.sym 138652 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[37]
.sym 138653 $auto$alumacc.cc:474:replace_alu$9587.C[37]
.sym 138655 cic_i0.comb_stage[2][38]
.sym 138656 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[38]
.sym 138657 $auto$alumacc.cc:474:replace_alu$9587.C[38]
.sym 138659 cic_i0.comb_stage[2][39]
.sym 138660 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[39]
.sym 138661 $auto$alumacc.cc:474:replace_alu$9587.C[39]
.sym 138663 cic_i0.comb_stage[2][40]
.sym 138664 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[40]
.sym 138665 $auto$alumacc.cc:474:replace_alu$9587.C[40]
.sym 138667 cic_i0.comb_stage[2][41]
.sym 138668 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[41]
.sym 138669 $auto$alumacc.cc:474:replace_alu$9587.C[41]
.sym 138671 cic_i0.comb_stage[2][42]
.sym 138672 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[42]
.sym 138673 $auto$alumacc.cc:474:replace_alu$9587.C[42]
.sym 138675 cic_i0.comb_stage[2][43]
.sym 138676 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[43]
.sym 138677 $auto$alumacc.cc:474:replace_alu$9587.C[43]
.sym 138679 cic_i0.comb_stage[2][44]
.sym 138680 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[44]
.sym 138681 $auto$alumacc.cc:474:replace_alu$9587.C[44]
.sym 138683 cic_i0.comb_stage[2][45]
.sym 138684 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[45]
.sym 138685 $auto$alumacc.cc:474:replace_alu$9587.C[45]
.sym 138687 cic_i0.comb_stage[2][46]
.sym 138688 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[46]
.sym 138689 $auto$alumacc.cc:474:replace_alu$9587.C[46]
.sym 138691 cic_i0.comb_stage[2][47]
.sym 138692 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[47]
.sym 138693 $auto$alumacc.cc:474:replace_alu$9587.C[47]
.sym 138695 cic_i0.comb_stage[2][48]
.sym 138696 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[48]
.sym 138697 $auto$alumacc.cc:474:replace_alu$9587.C[48]
.sym 138699 cic_i0.comb_stage[2][49]
.sym 138700 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[49]
.sym 138701 $auto$alumacc.cc:474:replace_alu$9587.C[49]
.sym 138703 cic_i0.comb_stage[2][50]
.sym 138704 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[50]
.sym 138705 $auto$alumacc.cc:474:replace_alu$9587.C[50]
.sym 138707 cic_i0.comb_stage[2][51]
.sym 138708 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[51]
.sym 138709 $auto$alumacc.cc:474:replace_alu$9587.C[51]
.sym 138711 cic_i0.comb_stage[2][52]
.sym 138712 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[52]
.sym 138713 $auto$alumacc.cc:474:replace_alu$9587.C[52]
.sym 138715 cic_i0.comb_stage[2][53]
.sym 138716 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[53]
.sym 138717 $auto$alumacc.cc:474:replace_alu$9587.C[53]
.sym 138719 cic_i0.comb_stage[2][54]
.sym 138720 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[54]
.sym 138721 $auto$alumacc.cc:474:replace_alu$9587.C[54]
.sym 138723 cic_i0.comb_stage[2][55]
.sym 138724 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[55]
.sym 138725 $auto$alumacc.cc:474:replace_alu$9587.C[55]
.sym 138727 cic_i0.comb_stage[2][56]
.sym 138728 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[56]
.sym 138729 $auto$alumacc.cc:474:replace_alu$9587.C[56]
.sym 138731 cic_i0.comb_stage[2][57]
.sym 138732 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[57]
.sym 138733 $auto$alumacc.cc:474:replace_alu$9587.C[57]
.sym 138735 cic_i0.comb_stage[2][58]
.sym 138736 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[58]
.sym 138737 $auto$alumacc.cc:474:replace_alu$9587.C[58]
.sym 138739 cic_i0.comb_stage[2][59]
.sym 138740 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[59]
.sym 138741 $auto$alumacc.cc:474:replace_alu$9587.C[59]
.sym 138743 cic_i0.comb_stage[2][60]
.sym 138744 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[60]
.sym 138745 $auto$alumacc.cc:474:replace_alu$9587.C[60]
.sym 138747 cic_i0.comb_stage[2][61]
.sym 138748 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[61]
.sym 138749 $auto$alumacc.cc:474:replace_alu$9587.C[61]
.sym 138751 cic_i0.comb_stage[2][62]
.sym 138752 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[62]
.sym 138753 $auto$alumacc.cc:474:replace_alu$9587.C[62]
.sym 138755 cic_i0.comb_stage[2][63]
.sym 138756 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[63]
.sym 138757 $auto$alumacc.cc:474:replace_alu$9587.C[63]
.sym 138759 cic_i0.comb_stage[2][64]
.sym 138760 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[64]
.sym 138761 $auto$alumacc.cc:474:replace_alu$9587.C[64]
.sym 138763 cic_i0.comb_stage[2][65]
.sym 138764 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[65]
.sym 138765 $auto$alumacc.cc:474:replace_alu$9587.C[65]
.sym 138767 cic_i0.comb_stage[2][66]
.sym 138768 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[66]
.sym 138769 $auto$alumacc.cc:474:replace_alu$9587.C[66]
.sym 138771 cic_i0.comb_stage[2][67]
.sym 138772 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[67]
.sym 138773 $auto$alumacc.cc:474:replace_alu$9587.C[67]
.sym 138775 cic_i0.comb_stage[2][68]
.sym 138776 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[68]
.sym 138777 $auto$alumacc.cc:474:replace_alu$9587.C[68]
.sym 138779 cic_i0.comb_stage[2][69]
.sym 138780 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[69]
.sym 138781 $auto$alumacc.cc:474:replace_alu$9587.C[69]
.sym 138783 cic_i0.comb_stage[2][70]
.sym 138784 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[70]
.sym 138785 $auto$alumacc.cc:474:replace_alu$9587.C[70]
.sym 138787 cic_i0.comb_stage[2][71]
.sym 138788 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[71]
.sym 138789 $auto$alumacc.cc:474:replace_alu$9587.C[71]
.sym 138791 cic_i0.comb_stage[2][72]
.sym 138792 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[72]
.sym 138793 $auto$alumacc.cc:474:replace_alu$9587.C[72]
.sym 138795 cic_i0.comb_stage[2][73]
.sym 138796 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[73]
.sym 138797 $auto$alumacc.cc:474:replace_alu$9587.C[73]
.sym 138799 cic_i0.comb_stage[2][74]
.sym 138800 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[74]
.sym 138801 $auto$alumacc.cc:474:replace_alu$9587.C[74]
.sym 138803 cic_i0.comb_stage[2][75]
.sym 138804 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[75]
.sym 138805 $auto$alumacc.cc:474:replace_alu$9587.C[75]
.sym 138807 cic_i0.comb_stage[2][76]
.sym 138808 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[76]
.sym 138809 $auto$alumacc.cc:474:replace_alu$9587.C[76]
.sym 138811 cic_i0.comb_stage[2][77]
.sym 138812 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[77]
.sym 138813 $auto$alumacc.cc:474:replace_alu$9587.C[77]
.sym 138815 cic_i0.comb_stage[2][78]
.sym 138816 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[78]
.sym 138817 $auto$alumacc.cc:474:replace_alu$9587.C[78]
.sym 138819 cic_i0.comb_stage[2][79]
.sym 138820 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[79]
.sym 138821 $auto$alumacc.cc:474:replace_alu$9587.C[79]
.sym 138823 cic_i0.comb_stage[2][80]
.sym 138824 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[80]
.sym 138825 $auto$alumacc.cc:474:replace_alu$9587.C[80]
.sym 138827 cic_i0.comb_stage[2][81]
.sym 138828 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[81]
.sym 138829 $auto$alumacc.cc:474:replace_alu$9587.C[81]
.sym 138831 cic_i0.comb_stage[2][82]
.sym 138832 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[82]
.sym 138833 $auto$alumacc.cc:474:replace_alu$9587.C[82]
.sym 138835 cic_i0.comb_stage[2][83]
.sym 138836 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[83]
.sym 138837 $auto$alumacc.cc:474:replace_alu$9587.C[83]
.sym 138839 cic_i0.comb_stage[2][84]
.sym 138840 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[84]
.sym 138841 $auto$alumacc.cc:474:replace_alu$9587.C[84]
.sym 138843 cic_i0.comb_stage[2][85]
.sym 138844 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[85]
.sym 138845 $auto$alumacc.cc:474:replace_alu$9587.C[85]
.sym 138847 cic_i0.comb_stage[2][86]
.sym 138848 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[86]
.sym 138849 $auto$alumacc.cc:474:replace_alu$9587.C[86]
.sym 138851 cic_i0.comb_stage[2][87]
.sym 138852 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[87]
.sym 138853 $auto$alumacc.cc:474:replace_alu$9587.C[87]
.sym 138855 cic_i0.comb_stage[2][88]
.sym 138856 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[88]
.sym 138857 $auto$alumacc.cc:474:replace_alu$9587.C[88]
.sym 138859 cic_i0.comb_stage[2][89]
.sym 138860 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[89]
.sym 138861 $auto$alumacc.cc:474:replace_alu$9587.C[89]
.sym 138863 cic_i0.comb_stage[2][90]
.sym 138864 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[90]
.sym 138865 $auto$alumacc.cc:474:replace_alu$9587.C[90]
.sym 138867 cic_i0.comb_stage[2][91]
.sym 138868 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[91]
.sym 138869 $auto$alumacc.cc:474:replace_alu$9587.C[91]
.sym 138871 cic_i0.comb_stage[2][92]
.sym 138872 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[92]
.sym 138873 $auto$alumacc.cc:474:replace_alu$9587.C[92]
.sym 138875 cic_i0.comb_stage[2][93]
.sym 138876 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[93]
.sym 138877 $auto$alumacc.cc:474:replace_alu$9587.C[93]
.sym 138879 cic_i0.comb_stage[2][94]
.sym 138880 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[94]
.sym 138881 $auto$alumacc.cc:474:replace_alu$9587.C[94]
.sym 138883 cic_i0.comb_stage[2][95]
.sym 138884 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[95]
.sym 138885 $auto$alumacc.cc:474:replace_alu$9587.C[95]
.sym 138887 cic_i0.comb_stage[2][96]
.sym 138888 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[96]
.sym 138889 $auto$alumacc.cc:474:replace_alu$9587.C[96]
.sym 138891 cic_i0.comb_stage[2][97]
.sym 138892 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[97]
.sym 138893 $auto$alumacc.cc:474:replace_alu$9587.C[97]
.sym 138895 cic_i0.comb_stage[2][98]
.sym 138896 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[98]
.sym 138897 $auto$alumacc.cc:474:replace_alu$9587.C[98]
.sym 138899 cic_i0.comb_stage[2][99]
.sym 138900 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[99]
.sym 138901 $auto$alumacc.cc:474:replace_alu$9587.C[99]
.sym 138903 cic_i0.comb_stage[2][100]
.sym 138904 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[100]
.sym 138905 $auto$alumacc.cc:474:replace_alu$9587.C[100]
.sym 138907 cic_i0.comb_stage[2][101]
.sym 138908 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[101]
.sym 138909 $auto$alumacc.cc:474:replace_alu$9587.C[101]
.sym 138911 cic_i0.comb_stage[2][102]
.sym 138912 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[102]
.sym 138913 $auto$alumacc.cc:474:replace_alu$9587.C[102]
.sym 138915 cic_i0.comb_stage[2][103]
.sym 138916 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[103]
.sym 138917 $auto$alumacc.cc:474:replace_alu$9587.C[103]
.sym 138919 cic_i0.comb_stage[2][104]
.sym 138920 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[104]
.sym 138921 $auto$alumacc.cc:474:replace_alu$9587.C[104]
.sym 138923 cic_i0.comb_stage[2][105]
.sym 138924 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[105]
.sym 138925 $auto$alumacc.cc:474:replace_alu$9587.C[105]
.sym 138926 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 138930 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 138934 cic_i0.comb_stage[0][29]
.sym 138938 cic_i0.comb_stage[1][38]
.sym 138942 cic_i0.comb_stage[0][9]
.sym 138946 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 138950 cic_i0.comb_stage[0][18]
.sym 138954 cic_i0.int_stage[5][19]
.sym 138958 cic_i0.int_stage[5][27]
.sym 138962 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 138966 cic_i0.comb_stage[2][55]
.sym 138970 cic_i0.comb_stage[0][19]
.sym 138974 cic_i0.int_stage[5][10]
.sym 138978 cic_i0.int_stage[5][18]
.sym 138982 cic_i0.int_stage[5][28]
.sym 138986 cic_i0.int_stage[5][26]
.sym 138990 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 138994 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 138998 cic_i0.int_stage[5][47]
.sym 139002 cic_i0.comb_stage[0][28]
.sym 139006 cic_i0.comb_stage[0][26]
.sym 139010 cic_i0.int_stage[5][42]
.sym 139014 cic_i0.comb_stage[2][83]
.sym 139018 cic_i0.comb_stage[0][43]
.sym 139022 cic_i0.comb_stage[2][85]
.sym 139026 cic_i0.int_stage[5][53]
.sym 139030 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 139034 cic_i0.int_stage[5][43]
.sym 139038 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 139042 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 139046 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 139050 cic_i0.int_stage[5][54]
.sym 139054 cic_i0.comb_stage[0][33]
.sym 139058 cic_i0.comb_stage[0][44]
.sym 139062 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 139066 cic_i0.comb_stage[2][99]
.sym 139070 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 139074 cic_i0.int_stage[5][45]
.sym 139078 cic_i0.comb_stage[0][54]
.sym 139082 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 139086 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 139090 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 139094 cic_i0.comb_stage[2][75]
.sym 139098 cic_i0.comb_stage[0][45]
.sym 139102 cic_i0.comb_stage[1][44]
.sym 139106 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 139110 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 139114 cic_i0.comb_stage[0][63]
.sym 139118 cic_i0.comb_stage[1][1]
.sym 139122 cic_i0.int_stage[5][63]
.sym 139126 cic_i0.int_stage[5][52]
.sym 139130 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 139134 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 139138 cic_i0.comb_stage[0][50]
.sym 139142 cic_i0.comb_stage[1][41]
.sym 139146 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 139150 cic_i0.comb_stage[0][52]
.sym 139154 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 139158 cic_i0.comb_stage[1][94]
.sym 139162 cic_i0.comb_stage[1][99]
.sym 139166 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 139170 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 139174 o_adcfb_p$SB_IO_OUT
.sym 139175 o_test[3]$SB_IO_OUT
.sym 139179 cic_i0.int_stage[1][0]
.sym 139180 cic_i0.int_stage[2][0]
.sym 139202 sin[15]
.sym 139271 clk25div[0]
.sym 139276 o_sclk$SB_IO_OUT
.sym 139280 clk25div[2]
.sym 139281 $auto$alumacc.cc:474:replace_alu$9632.C[2]
.sym 139284 clk25div[3]
.sym 139285 $auto$alumacc.cc:474:replace_alu$9632.C[3]
.sym 139288 clk25div[4]
.sym 139289 $auto$alumacc.cc:474:replace_alu$9632.C[4]
.sym 139292 clk25div[5]
.sym 139293 $auto$alumacc.cc:474:replace_alu$9632.C[5]
.sym 139296 clk25div[6]
.sym 139297 $auto$alumacc.cc:474:replace_alu$9632.C[6]
.sym 139300 clk25div[7]
.sym 139301 $auto$alumacc.cc:474:replace_alu$9632.C[7]
.sym 139304 clk25div[8]
.sym 139305 $auto$alumacc.cc:474:replace_alu$9632.C[8]
.sym 139308 clk25div[9]
.sym 139309 $auto$alumacc.cc:474:replace_alu$9632.C[9]
.sym 139312 clk25div[10]
.sym 139313 $auto$alumacc.cc:474:replace_alu$9632.C[10]
.sym 139316 clk25div[11]
.sym 139317 $auto$alumacc.cc:474:replace_alu$9632.C[11]
.sym 139320 clk25div[12]
.sym 139321 $auto$alumacc.cc:474:replace_alu$9632.C[12]
.sym 139324 clk25div[13]
.sym 139325 $auto$alumacc.cc:474:replace_alu$9632.C[13]
.sym 139358 clk25div[13]
.sym 139386 sine_11_16.negate_sin[0]
.sym 139398 sine_11_16.sin[0]
.sym 139399 sine_11_16.negate_sin[1]
.sym 139406 sine_11_16.data_sin[4]
.sym 139410 sine_11_16.negate_sin[1]
.sym 139411 sine_11_16.sin[1]
.sym 139414 sine_11_16.negate_sin[1]
.sym 139415 sine_11_16.sin[5]
.sym 139422 sine_11_16.negate_sin[1]
.sym 139423 sine_11_16.sin[2]
.sym 139434 sine_11_16.negate_sin[1]
.sym 139435 sine_11_16.sin[10]
.sym 139438 sine_11_16.negate_sin[1]
.sym 139439 sine_11_16.sin[13]
.sym 139442 sine_11_16.negate_sin[1]
.sym 139443 sine_11_16.sin[11]
.sym 139454 sine_11_16.negate_sin[1]
.sym 139455 sine_11_16.sin[12]
.sym 139462 cic_i0.comb_stage[3][5]
.sym 139470 cic_i0.comb_stage[2][15]
.sym 139474 cic_i0.comb_stage[2][82]
.sym 139478 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 139482 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 139486 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 139494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 139498 cic_i0.comb_stage[3][18]
.sym 139502 cic_i0.comb_stage[2][18]
.sym 139506 cic_i0.comb_stage[2][80]
.sym 139510 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 139514 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 139518 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 139522 cic_i0.comb_stage[2][72]
.sym 139526 cic_i0.comb_stage[2][4]
.sym 139530 cic_i0.comb_stage[2][8]
.sym 139534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 139538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 139542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 139546 cic_i0.comb_stage[2][3]
.sym 139550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 139554 cic_i0.comb_stage[2][70]
.sym 139558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 139562 cic_i0.comb_stage[2][13]
.sym 139566 cic_i0.comb_stage[2][96]
.sym 139571 cic_i0.comb_stage[1][0]
.sym 139572 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 139573 $PACKER_VCC_NET
.sym 139574 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 139578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 139582 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 139586 cic_i0.comb_stage[2][14]
.sym 139590 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 139594 cic_i0.comb_stage[2][68]
.sym 139598 cic_i0.comb_stage[1][13]
.sym 139602 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 139606 cic_i0.comb_stage[2][20]
.sym 139610 cic_i0.comb_stage[2][50]
.sym 139614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 139618 cic_i0.comb_stage[2][17]
.sym 139622 sin[10]
.sym 139626 o_adcfb_p$SB_IO_OUT
.sym 139627 sin_delay[10]
.sym 139630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 139634 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 139638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 139642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 139646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 139650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 139654 cic_i0.comb_stage[2][37]
.sym 139658 cic_i0.comb_stage[1][33]
.sym 139662 cic_i0.comb_stage[1][59]
.sym 139666 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 139670 cic_i0.comb_stage[2][69]
.sym 139674 cic_i0.comb_stage[2][84]
.sym 139678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 139682 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 139686 cic_i0.comb_stage[2][48]
.sym 139690 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 139694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 139698 cic_i0.comb_stage[2][46]
.sym 139702 cic_i0.comb_stage[2][41]
.sym 139706 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 139710 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 139714 cic_i0.comb_stage[1][7]
.sym 139719 cic_i0.comb_stage[1][0]
.sym 139720 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[0]
.sym 139723 cic_i0.comb_stage[1][1]
.sym 139724 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[1]
.sym 139725 $auto$alumacc.cc:474:replace_alu$9584.C[1]
.sym 139727 cic_i0.comb_stage[1][2]
.sym 139728 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[2]
.sym 139729 $auto$alumacc.cc:474:replace_alu$9584.C[2]
.sym 139731 cic_i0.comb_stage[1][3]
.sym 139732 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[3]
.sym 139733 $auto$alumacc.cc:474:replace_alu$9584.C[3]
.sym 139735 cic_i0.comb_stage[1][4]
.sym 139736 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[4]
.sym 139737 $auto$alumacc.cc:474:replace_alu$9584.C[4]
.sym 139739 cic_i0.comb_stage[1][5]
.sym 139740 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[5]
.sym 139741 $auto$alumacc.cc:474:replace_alu$9584.C[5]
.sym 139743 cic_i0.comb_stage[1][6]
.sym 139744 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[6]
.sym 139745 $auto$alumacc.cc:474:replace_alu$9584.C[6]
.sym 139747 cic_i0.comb_stage[1][7]
.sym 139748 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[7]
.sym 139749 $auto$alumacc.cc:474:replace_alu$9584.C[7]
.sym 139751 cic_i0.comb_stage[1][8]
.sym 139752 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[8]
.sym 139753 $auto$alumacc.cc:474:replace_alu$9584.C[8]
.sym 139755 cic_i0.comb_stage[1][9]
.sym 139756 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[9]
.sym 139757 $auto$alumacc.cc:474:replace_alu$9584.C[9]
.sym 139759 cic_i0.comb_stage[1][10]
.sym 139760 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[10]
.sym 139761 $auto$alumacc.cc:474:replace_alu$9584.C[10]
.sym 139763 cic_i0.comb_stage[1][11]
.sym 139764 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[11]
.sym 139765 $auto$alumacc.cc:474:replace_alu$9584.C[11]
.sym 139767 cic_i0.comb_stage[1][12]
.sym 139768 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[12]
.sym 139769 $auto$alumacc.cc:474:replace_alu$9584.C[12]
.sym 139771 cic_i0.comb_stage[1][13]
.sym 139772 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[13]
.sym 139773 $auto$alumacc.cc:474:replace_alu$9584.C[13]
.sym 139775 cic_i0.comb_stage[1][14]
.sym 139776 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[14]
.sym 139777 $auto$alumacc.cc:474:replace_alu$9584.C[14]
.sym 139779 cic_i0.comb_stage[1][15]
.sym 139780 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[15]
.sym 139781 $auto$alumacc.cc:474:replace_alu$9584.C[15]
.sym 139783 cic_i0.comb_stage[1][16]
.sym 139784 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[16]
.sym 139785 $auto$alumacc.cc:474:replace_alu$9584.C[16]
.sym 139787 cic_i0.comb_stage[1][17]
.sym 139788 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[17]
.sym 139789 $auto$alumacc.cc:474:replace_alu$9584.C[17]
.sym 139791 cic_i0.comb_stage[1][18]
.sym 139792 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[18]
.sym 139793 $auto$alumacc.cc:474:replace_alu$9584.C[18]
.sym 139795 cic_i0.comb_stage[1][19]
.sym 139796 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[19]
.sym 139797 $auto$alumacc.cc:474:replace_alu$9584.C[19]
.sym 139799 cic_i0.comb_stage[1][20]
.sym 139800 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[20]
.sym 139801 $auto$alumacc.cc:474:replace_alu$9584.C[20]
.sym 139803 cic_i0.comb_stage[1][21]
.sym 139804 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[21]
.sym 139805 $auto$alumacc.cc:474:replace_alu$9584.C[21]
.sym 139807 cic_i0.comb_stage[1][22]
.sym 139808 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[22]
.sym 139809 $auto$alumacc.cc:474:replace_alu$9584.C[22]
.sym 139811 cic_i0.comb_stage[1][23]
.sym 139812 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[23]
.sym 139813 $auto$alumacc.cc:474:replace_alu$9584.C[23]
.sym 139815 cic_i0.comb_stage[1][24]
.sym 139816 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[24]
.sym 139817 $auto$alumacc.cc:474:replace_alu$9584.C[24]
.sym 139819 cic_i0.comb_stage[1][25]
.sym 139820 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[25]
.sym 139821 $auto$alumacc.cc:474:replace_alu$9584.C[25]
.sym 139823 cic_i0.comb_stage[1][26]
.sym 139824 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[26]
.sym 139825 $auto$alumacc.cc:474:replace_alu$9584.C[26]
.sym 139827 cic_i0.comb_stage[1][27]
.sym 139828 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[27]
.sym 139829 $auto$alumacc.cc:474:replace_alu$9584.C[27]
.sym 139831 cic_i0.comb_stage[1][28]
.sym 139832 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[28]
.sym 139833 $auto$alumacc.cc:474:replace_alu$9584.C[28]
.sym 139835 cic_i0.comb_stage[1][29]
.sym 139836 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[29]
.sym 139837 $auto$alumacc.cc:474:replace_alu$9584.C[29]
.sym 139839 cic_i0.comb_stage[1][30]
.sym 139840 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[30]
.sym 139841 $auto$alumacc.cc:474:replace_alu$9584.C[30]
.sym 139843 cic_i0.comb_stage[1][31]
.sym 139844 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[31]
.sym 139845 $auto$alumacc.cc:474:replace_alu$9584.C[31]
.sym 139847 cic_i0.comb_stage[1][32]
.sym 139848 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[32]
.sym 139849 $auto$alumacc.cc:474:replace_alu$9584.C[32]
.sym 139851 cic_i0.comb_stage[1][33]
.sym 139852 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[33]
.sym 139853 $auto$alumacc.cc:474:replace_alu$9584.C[33]
.sym 139855 cic_i0.comb_stage[1][34]
.sym 139856 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[34]
.sym 139857 $auto$alumacc.cc:474:replace_alu$9584.C[34]
.sym 139859 cic_i0.comb_stage[1][35]
.sym 139860 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[35]
.sym 139861 $auto$alumacc.cc:474:replace_alu$9584.C[35]
.sym 139863 cic_i0.comb_stage[1][36]
.sym 139864 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[36]
.sym 139865 $auto$alumacc.cc:474:replace_alu$9584.C[36]
.sym 139867 cic_i0.comb_stage[1][37]
.sym 139868 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[37]
.sym 139869 $auto$alumacc.cc:474:replace_alu$9584.C[37]
.sym 139871 cic_i0.comb_stage[1][38]
.sym 139872 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[38]
.sym 139873 $auto$alumacc.cc:474:replace_alu$9584.C[38]
.sym 139875 cic_i0.comb_stage[1][39]
.sym 139876 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[39]
.sym 139877 $auto$alumacc.cc:474:replace_alu$9584.C[39]
.sym 139879 cic_i0.comb_stage[1][40]
.sym 139880 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[40]
.sym 139881 $auto$alumacc.cc:474:replace_alu$9584.C[40]
.sym 139883 cic_i0.comb_stage[1][41]
.sym 139884 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[41]
.sym 139885 $auto$alumacc.cc:474:replace_alu$9584.C[41]
.sym 139887 cic_i0.comb_stage[1][42]
.sym 139888 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[42]
.sym 139889 $auto$alumacc.cc:474:replace_alu$9584.C[42]
.sym 139891 cic_i0.comb_stage[1][43]
.sym 139892 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[43]
.sym 139893 $auto$alumacc.cc:474:replace_alu$9584.C[43]
.sym 139895 cic_i0.comb_stage[1][44]
.sym 139896 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[44]
.sym 139897 $auto$alumacc.cc:474:replace_alu$9584.C[44]
.sym 139899 cic_i0.comb_stage[1][45]
.sym 139900 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[45]
.sym 139901 $auto$alumacc.cc:474:replace_alu$9584.C[45]
.sym 139903 cic_i0.comb_stage[1][46]
.sym 139904 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[46]
.sym 139905 $auto$alumacc.cc:474:replace_alu$9584.C[46]
.sym 139907 cic_i0.comb_stage[1][47]
.sym 139908 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[47]
.sym 139909 $auto$alumacc.cc:474:replace_alu$9584.C[47]
.sym 139911 cic_i0.comb_stage[1][48]
.sym 139912 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[48]
.sym 139913 $auto$alumacc.cc:474:replace_alu$9584.C[48]
.sym 139915 cic_i0.comb_stage[1][49]
.sym 139916 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[49]
.sym 139917 $auto$alumacc.cc:474:replace_alu$9584.C[49]
.sym 139919 cic_i0.comb_stage[1][50]
.sym 139920 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[50]
.sym 139921 $auto$alumacc.cc:474:replace_alu$9584.C[50]
.sym 139923 cic_i0.comb_stage[1][51]
.sym 139924 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[51]
.sym 139925 $auto$alumacc.cc:474:replace_alu$9584.C[51]
.sym 139927 cic_i0.comb_stage[1][52]
.sym 139928 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[52]
.sym 139929 $auto$alumacc.cc:474:replace_alu$9584.C[52]
.sym 139931 cic_i0.comb_stage[1][53]
.sym 139932 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[53]
.sym 139933 $auto$alumacc.cc:474:replace_alu$9584.C[53]
.sym 139935 cic_i0.comb_stage[1][54]
.sym 139936 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[54]
.sym 139937 $auto$alumacc.cc:474:replace_alu$9584.C[54]
.sym 139939 cic_i0.comb_stage[1][55]
.sym 139940 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[55]
.sym 139941 $auto$alumacc.cc:474:replace_alu$9584.C[55]
.sym 139943 cic_i0.comb_stage[1][56]
.sym 139944 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[56]
.sym 139945 $auto$alumacc.cc:474:replace_alu$9584.C[56]
.sym 139947 cic_i0.comb_stage[1][57]
.sym 139948 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[57]
.sym 139949 $auto$alumacc.cc:474:replace_alu$9584.C[57]
.sym 139951 cic_i0.comb_stage[1][58]
.sym 139952 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[58]
.sym 139953 $auto$alumacc.cc:474:replace_alu$9584.C[58]
.sym 139955 cic_i0.comb_stage[1][59]
.sym 139956 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[59]
.sym 139957 $auto$alumacc.cc:474:replace_alu$9584.C[59]
.sym 139959 cic_i0.comb_stage[1][60]
.sym 139960 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[60]
.sym 139961 $auto$alumacc.cc:474:replace_alu$9584.C[60]
.sym 139963 cic_i0.comb_stage[1][61]
.sym 139964 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[61]
.sym 139965 $auto$alumacc.cc:474:replace_alu$9584.C[61]
.sym 139967 cic_i0.comb_stage[1][62]
.sym 139968 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[62]
.sym 139969 $auto$alumacc.cc:474:replace_alu$9584.C[62]
.sym 139971 cic_i0.comb_stage[1][63]
.sym 139972 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[63]
.sym 139973 $auto$alumacc.cc:474:replace_alu$9584.C[63]
.sym 139975 cic_i0.comb_stage[1][64]
.sym 139976 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[64]
.sym 139977 $auto$alumacc.cc:474:replace_alu$9584.C[64]
.sym 139979 cic_i0.comb_stage[1][65]
.sym 139980 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[65]
.sym 139981 $auto$alumacc.cc:474:replace_alu$9584.C[65]
.sym 139983 cic_i0.comb_stage[1][66]
.sym 139984 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[66]
.sym 139985 $auto$alumacc.cc:474:replace_alu$9584.C[66]
.sym 139987 cic_i0.comb_stage[1][67]
.sym 139988 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[67]
.sym 139989 $auto$alumacc.cc:474:replace_alu$9584.C[67]
.sym 139991 cic_i0.comb_stage[1][68]
.sym 139992 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[68]
.sym 139993 $auto$alumacc.cc:474:replace_alu$9584.C[68]
.sym 139995 cic_i0.comb_stage[1][69]
.sym 139996 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[69]
.sym 139997 $auto$alumacc.cc:474:replace_alu$9584.C[69]
.sym 139999 cic_i0.comb_stage[1][70]
.sym 140000 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[70]
.sym 140001 $auto$alumacc.cc:474:replace_alu$9584.C[70]
.sym 140003 cic_i0.comb_stage[1][71]
.sym 140004 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[71]
.sym 140005 $auto$alumacc.cc:474:replace_alu$9584.C[71]
.sym 140007 cic_i0.comb_stage[1][72]
.sym 140008 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[72]
.sym 140009 $auto$alumacc.cc:474:replace_alu$9584.C[72]
.sym 140011 cic_i0.comb_stage[1][73]
.sym 140012 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[73]
.sym 140013 $auto$alumacc.cc:474:replace_alu$9584.C[73]
.sym 140015 cic_i0.comb_stage[1][74]
.sym 140016 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[74]
.sym 140017 $auto$alumacc.cc:474:replace_alu$9584.C[74]
.sym 140019 cic_i0.comb_stage[1][75]
.sym 140020 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[75]
.sym 140021 $auto$alumacc.cc:474:replace_alu$9584.C[75]
.sym 140023 cic_i0.comb_stage[1][76]
.sym 140024 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[76]
.sym 140025 $auto$alumacc.cc:474:replace_alu$9584.C[76]
.sym 140027 cic_i0.comb_stage[1][77]
.sym 140028 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[77]
.sym 140029 $auto$alumacc.cc:474:replace_alu$9584.C[77]
.sym 140031 cic_i0.comb_stage[1][78]
.sym 140032 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[78]
.sym 140033 $auto$alumacc.cc:474:replace_alu$9584.C[78]
.sym 140035 cic_i0.comb_stage[1][79]
.sym 140036 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[79]
.sym 140037 $auto$alumacc.cc:474:replace_alu$9584.C[79]
.sym 140039 cic_i0.comb_stage[1][80]
.sym 140040 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[80]
.sym 140041 $auto$alumacc.cc:474:replace_alu$9584.C[80]
.sym 140043 cic_i0.comb_stage[1][81]
.sym 140044 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[81]
.sym 140045 $auto$alumacc.cc:474:replace_alu$9584.C[81]
.sym 140047 cic_i0.comb_stage[1][82]
.sym 140048 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[82]
.sym 140049 $auto$alumacc.cc:474:replace_alu$9584.C[82]
.sym 140051 cic_i0.comb_stage[1][83]
.sym 140052 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[83]
.sym 140053 $auto$alumacc.cc:474:replace_alu$9584.C[83]
.sym 140055 cic_i0.comb_stage[1][84]
.sym 140056 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[84]
.sym 140057 $auto$alumacc.cc:474:replace_alu$9584.C[84]
.sym 140059 cic_i0.comb_stage[1][85]
.sym 140060 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[85]
.sym 140061 $auto$alumacc.cc:474:replace_alu$9584.C[85]
.sym 140063 cic_i0.comb_stage[1][86]
.sym 140064 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[86]
.sym 140065 $auto$alumacc.cc:474:replace_alu$9584.C[86]
.sym 140067 cic_i0.comb_stage[1][87]
.sym 140068 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[87]
.sym 140069 $auto$alumacc.cc:474:replace_alu$9584.C[87]
.sym 140071 cic_i0.comb_stage[1][88]
.sym 140072 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[88]
.sym 140073 $auto$alumacc.cc:474:replace_alu$9584.C[88]
.sym 140075 cic_i0.comb_stage[1][89]
.sym 140076 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[89]
.sym 140077 $auto$alumacc.cc:474:replace_alu$9584.C[89]
.sym 140079 cic_i0.comb_stage[1][90]
.sym 140080 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[90]
.sym 140081 $auto$alumacc.cc:474:replace_alu$9584.C[90]
.sym 140083 cic_i0.comb_stage[1][91]
.sym 140084 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[91]
.sym 140085 $auto$alumacc.cc:474:replace_alu$9584.C[91]
.sym 140087 cic_i0.comb_stage[1][92]
.sym 140088 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[92]
.sym 140089 $auto$alumacc.cc:474:replace_alu$9584.C[92]
.sym 140091 cic_i0.comb_stage[1][93]
.sym 140092 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[93]
.sym 140093 $auto$alumacc.cc:474:replace_alu$9584.C[93]
.sym 140095 cic_i0.comb_stage[1][94]
.sym 140096 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[94]
.sym 140097 $auto$alumacc.cc:474:replace_alu$9584.C[94]
.sym 140099 cic_i0.comb_stage[1][95]
.sym 140100 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[95]
.sym 140101 $auto$alumacc.cc:474:replace_alu$9584.C[95]
.sym 140103 cic_i0.comb_stage[1][96]
.sym 140104 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[96]
.sym 140105 $auto$alumacc.cc:474:replace_alu$9584.C[96]
.sym 140107 cic_i0.comb_stage[1][97]
.sym 140108 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[97]
.sym 140109 $auto$alumacc.cc:474:replace_alu$9584.C[97]
.sym 140111 cic_i0.comb_stage[1][98]
.sym 140112 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[98]
.sym 140113 $auto$alumacc.cc:474:replace_alu$9584.C[98]
.sym 140115 cic_i0.comb_stage[1][99]
.sym 140116 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[99]
.sym 140117 $auto$alumacc.cc:474:replace_alu$9584.C[99]
.sym 140119 cic_i0.comb_stage[1][100]
.sym 140120 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[100]
.sym 140121 $auto$alumacc.cc:474:replace_alu$9584.C[100]
.sym 140123 cic_i0.comb_stage[1][101]
.sym 140124 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[101]
.sym 140125 $auto$alumacc.cc:474:replace_alu$9584.C[101]
.sym 140127 cic_i0.comb_stage[1][102]
.sym 140128 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[102]
.sym 140129 $auto$alumacc.cc:474:replace_alu$9584.C[102]
.sym 140131 cic_i0.comb_stage[1][103]
.sym 140132 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[103]
.sym 140133 $auto$alumacc.cc:474:replace_alu$9584.C[103]
.sym 140135 cic_i0.comb_stage[1][104]
.sym 140136 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[104]
.sym 140137 $auto$alumacc.cc:474:replace_alu$9584.C[104]
.sym 140139 cic_i0.comb_stage[1][105]
.sym 140140 $abc$29715$auto$alumacc.cc:474:replace_alu$9584.BB[105]
.sym 140141 $auto$alumacc.cc:474:replace_alu$9584.C[105]
.sym 140142 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 140146 cic_i0.comb_stage[1][54]
.sym 140150 cic_i0.int_stage[5][50]
.sym 140154 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 140158 cic_i0.comb_stage[1][85]
.sym 140162 cic_i0.comb_stage[1][83]
.sym 140166 cic_i0.int_stage[5][83]
.sym 140170 cic_i0.int_stage[5][80]
.sym 140174 cic_i0.comb_stage[1][105]
.sym 140178 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 140182 cic_i0.int_stage[5][86]
.sym 140186 cic_i0.comb_stage[1][102]
.sym 140190 cic_i0.int_stage[5][85]
.sym 140194 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 140198 cic_i0.comb_stage[1][97]
.sym 140202 cic_i0.comb_stage[0][85]
.sym 140206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 140210 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 140214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 140218 cic_i0.int_stage[5][88]
.sym 140222 cic_i0.comb_stage[0][88]
.sym 140226 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 140230 cic_i0.comb_stage[0][103]
.sym 140234 cic_i0.comb_stage[0][99]
.sym 140238 cic_i0.int_stage[5][102]
.sym 140242 cic_i0.int_stage[5][103]
.sym 140246 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 140250 cic_i0.comb_stage[0][102]
.sym 140254 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 140258 cic_i0.int_stage[5][99]
.sym 140294 clk25div[12]
.sym 140295 clk25div[6]
.sym 140302 clk25div[3]
.sym 140303 clk25div[12]
.sym 140306 clk25div[12]
.sym 140307 clk25div[5]
.sym 140330 clk25div[12]
.sym 140331 clk25div[9]
.sym 140334 clk25div[12]
.sym 140335 clk25div[7]
.sym 140338 clk25div[12]
.sym 140339 clk25div[4]
.sym 140342 clk25div[12]
.sym 140343 clk25div[11]
.sym 140354 clk25div[12]
.sym 140355 clk25div[10]
.sym 140378 clk25div[12]
.sym 140379 clk25div[13]
.sym 140386 clk25div[12]
.sym 140387 clk25div[8]
.sym 140426 sine_11_16.data_sin[3]
.sym 140430 sine_11_16.data_sin[0]
.sym 140434 sine_11_16.data_sin[5]
.sym 140442 sine_11_16.data_sin[1]
.sym 140446 sine_11_16.data_sin[7]
.sym 140450 sine_11_16.data_sin[2]
.sym 140454 sine_11_16.data_sin[14]
.sym 140458 sine_11_16.data_sin[12]
.sym 140462 sine_11_16.data_sin[10]
.sym 140466 sine_11_16.data_sin[8]
.sym 140470 sine_11_16.data_sin[11]
.sym 140474 sine_11_16.data_sin[15]
.sym 140478 sine_11_16.data_sin[13]
.sym 140486 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 140490 cic_i0.comb_stage[3][104]
.sym 140494 cic_i0.comb_stage[3][41]
.sym 140498 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 140502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 140506 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 140510 cic_i0.comb_stage[3][46]
.sym 140514 cic_i0.comb_stage[3][27]
.sym 140518 cic_i0.comb_stage[3][31]
.sym 140522 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 140526 cic_i0.comb_stage[3][37]
.sym 140530 cic_i0.comb_stage[3][12]
.sym 140534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 140538 cic_i0.comb_stage[3][69]
.sym 140542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 140546 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 140550 cic_i0.comb_stage[3][9]
.sym 140554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 140558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 140562 cic_i0.comb_stage[3][13]
.sym 140566 cic_i0.comb_stage[3][25]
.sym 140570 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 140574 cic_i0.comb_stage[3][101]
.sym 140578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 140582 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 140586 cic_i0.comb_stage[3][8]
.sym 140590 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 140594 cic_i0.comb_stage[3][21]
.sym 140598 cic_i0.comb_stage[2][0]
.sym 140602 cic_i0.comb_stage[3][11]
.sym 140606 cic_i0.comb_stage[3][10]
.sym 140610 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 140614 cic_i0.comb_stage[3][55]
.sym 140618 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 140622 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 140626 cic_i0.comb_stage[3][84]
.sym 140630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 140634 cic_i0.comb_stage[3][30]
.sym 140638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 140642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 140646 cic_i0.comb_stage[1][65]
.sym 140650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 140654 cic_i0.comb_stage[3][105]
.sym 140658 cic_i0.comb_stage[3][24]
.sym 140662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 140666 cic_i0.comb_stage[1][50]
.sym 140670 cic_i0.comb_stage[1][62]
.sym 140674 cic_i0.comb_stage[3][77]
.sym 140678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 140682 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 140686 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 140690 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 140694 cic_i0.comb_stage[3][64]
.sym 140698 cic_i0.comb_stage[1][79]
.sym 140702 cic_i0.comb_stage[3][45]
.sym 140706 cic_i0.comb_stage[3][76]
.sym 140710 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 140714 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 140718 cic_i0.comb_stage[1][52]
.sym 140722 cic_i0.comb_stage[1][0]
.sym 140726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 140730 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 140734 cic_i0.comb_stage[1][21]
.sym 140738 cic_i0.comb_stage[1][14]
.sym 140742 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 140746 cic_i0.comb_stage[1][55]
.sym 140750 cic_i0.comb_stage[1][5]
.sym 140754 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 140758 cic_i0.comb_stage[1][86]
.sym 140762 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 140766 cic_i0.comb_stage[1][15]
.sym 140770 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 140774 cic_i0.comb_stage[1][8]
.sym 140778 cic_i0.comb_stage[1][80]
.sym 140782 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 140786 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 140790 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 140794 cic_i0.comb_stage[1][10]
.sym 140798 cic_i0.comb_stage[1][23]
.sym 140802 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 140806 cic_i0.comb_stage[1][11]
.sym 140810 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 140814 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 140818 cic_i0.comb_stage[1][51]
.sym 140822 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 140826 cic_i0.comb_stage[1][17]
.sym 140830 cic_i0.comb_stage[1][19]
.sym 140834 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 140838 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 140842 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 140846 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 140850 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 140854 cic_i0.int_stage[5][29]
.sym 140858 cic_i0.int_stage[5][9]
.sym 140862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 140866 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 140871 cic_i0.int_stage[5][0]
.sym 140872 cic_i0.int_stage[4][0]
.sym 140875 cic_i0.int_stage[5][1]
.sym 140876 cic_i0.int_stage[4][1]
.sym 140877 $auto$alumacc.cc:474:replace_alu$9578.C[1]
.sym 140879 cic_i0.int_stage[5][2]
.sym 140880 cic_i0.int_stage[4][2]
.sym 140881 $auto$alumacc.cc:474:replace_alu$9578.C[2]
.sym 140883 cic_i0.int_stage[5][3]
.sym 140884 cic_i0.int_stage[4][3]
.sym 140885 $auto$alumacc.cc:474:replace_alu$9578.C[3]
.sym 140887 cic_i0.int_stage[5][4]
.sym 140888 cic_i0.int_stage[4][4]
.sym 140889 $auto$alumacc.cc:474:replace_alu$9578.C[4]
.sym 140891 cic_i0.int_stage[5][5]
.sym 140892 cic_i0.int_stage[4][5]
.sym 140893 $auto$alumacc.cc:474:replace_alu$9578.C[5]
.sym 140895 cic_i0.int_stage[5][6]
.sym 140896 cic_i0.int_stage[4][6]
.sym 140897 $auto$alumacc.cc:474:replace_alu$9578.C[6]
.sym 140899 cic_i0.int_stage[5][7]
.sym 140900 cic_i0.int_stage[4][7]
.sym 140901 $auto$alumacc.cc:474:replace_alu$9578.C[7]
.sym 140903 cic_i0.int_stage[5][8]
.sym 140904 cic_i0.int_stage[4][8]
.sym 140905 $auto$alumacc.cc:474:replace_alu$9578.C[8]
.sym 140907 cic_i0.int_stage[5][9]
.sym 140908 cic_i0.int_stage[4][9]
.sym 140909 $auto$alumacc.cc:474:replace_alu$9578.C[9]
.sym 140911 cic_i0.int_stage[5][10]
.sym 140912 cic_i0.int_stage[4][10]
.sym 140913 $auto$alumacc.cc:474:replace_alu$9578.C[10]
.sym 140915 cic_i0.int_stage[5][11]
.sym 140916 cic_i0.int_stage[4][11]
.sym 140917 $auto$alumacc.cc:474:replace_alu$9578.C[11]
.sym 140919 cic_i0.int_stage[5][12]
.sym 140920 cic_i0.int_stage[4][12]
.sym 140921 $auto$alumacc.cc:474:replace_alu$9578.C[12]
.sym 140923 cic_i0.int_stage[5][13]
.sym 140924 cic_i0.int_stage[4][13]
.sym 140925 $auto$alumacc.cc:474:replace_alu$9578.C[13]
.sym 140927 cic_i0.int_stage[5][14]
.sym 140928 cic_i0.int_stage[4][14]
.sym 140929 $auto$alumacc.cc:474:replace_alu$9578.C[14]
.sym 140931 cic_i0.int_stage[5][15]
.sym 140932 cic_i0.int_stage[4][15]
.sym 140933 $auto$alumacc.cc:474:replace_alu$9578.C[15]
.sym 140935 cic_i0.int_stage[5][16]
.sym 140936 cic_i0.int_stage[4][16]
.sym 140937 $auto$alumacc.cc:474:replace_alu$9578.C[16]
.sym 140939 cic_i0.int_stage[5][17]
.sym 140940 cic_i0.int_stage[4][17]
.sym 140941 $auto$alumacc.cc:474:replace_alu$9578.C[17]
.sym 140943 cic_i0.int_stage[5][18]
.sym 140944 cic_i0.int_stage[4][18]
.sym 140945 $auto$alumacc.cc:474:replace_alu$9578.C[18]
.sym 140947 cic_i0.int_stage[5][19]
.sym 140948 cic_i0.int_stage[4][19]
.sym 140949 $auto$alumacc.cc:474:replace_alu$9578.C[19]
.sym 140951 cic_i0.int_stage[5][20]
.sym 140952 cic_i0.int_stage[4][20]
.sym 140953 $auto$alumacc.cc:474:replace_alu$9578.C[20]
.sym 140955 cic_i0.int_stage[5][21]
.sym 140956 cic_i0.int_stage[4][21]
.sym 140957 $auto$alumacc.cc:474:replace_alu$9578.C[21]
.sym 140959 cic_i0.int_stage[5][22]
.sym 140960 cic_i0.int_stage[4][22]
.sym 140961 $auto$alumacc.cc:474:replace_alu$9578.C[22]
.sym 140963 cic_i0.int_stage[5][23]
.sym 140964 cic_i0.int_stage[4][23]
.sym 140965 $auto$alumacc.cc:474:replace_alu$9578.C[23]
.sym 140967 cic_i0.int_stage[5][24]
.sym 140968 cic_i0.int_stage[4][24]
.sym 140969 $auto$alumacc.cc:474:replace_alu$9578.C[24]
.sym 140971 cic_i0.int_stage[5][25]
.sym 140972 cic_i0.int_stage[4][25]
.sym 140973 $auto$alumacc.cc:474:replace_alu$9578.C[25]
.sym 140975 cic_i0.int_stage[5][26]
.sym 140976 cic_i0.int_stage[4][26]
.sym 140977 $auto$alumacc.cc:474:replace_alu$9578.C[26]
.sym 140979 cic_i0.int_stage[5][27]
.sym 140980 cic_i0.int_stage[4][27]
.sym 140981 $auto$alumacc.cc:474:replace_alu$9578.C[27]
.sym 140983 cic_i0.int_stage[5][28]
.sym 140984 cic_i0.int_stage[4][28]
.sym 140985 $auto$alumacc.cc:474:replace_alu$9578.C[28]
.sym 140987 cic_i0.int_stage[5][29]
.sym 140988 cic_i0.int_stage[4][29]
.sym 140989 $auto$alumacc.cc:474:replace_alu$9578.C[29]
.sym 140991 cic_i0.int_stage[5][30]
.sym 140992 cic_i0.int_stage[4][30]
.sym 140993 $auto$alumacc.cc:474:replace_alu$9578.C[30]
.sym 140995 cic_i0.int_stage[5][31]
.sym 140996 cic_i0.int_stage[4][31]
.sym 140997 $auto$alumacc.cc:474:replace_alu$9578.C[31]
.sym 140999 cic_i0.int_stage[5][32]
.sym 141000 cic_i0.int_stage[4][32]
.sym 141001 $auto$alumacc.cc:474:replace_alu$9578.C[32]
.sym 141003 cic_i0.int_stage[5][33]
.sym 141004 cic_i0.int_stage[4][33]
.sym 141005 $auto$alumacc.cc:474:replace_alu$9578.C[33]
.sym 141007 cic_i0.int_stage[5][34]
.sym 141008 cic_i0.int_stage[4][34]
.sym 141009 $auto$alumacc.cc:474:replace_alu$9578.C[34]
.sym 141011 cic_i0.int_stage[5][35]
.sym 141012 cic_i0.int_stage[4][35]
.sym 141013 $auto$alumacc.cc:474:replace_alu$9578.C[35]
.sym 141015 cic_i0.int_stage[5][36]
.sym 141016 cic_i0.int_stage[4][36]
.sym 141017 $auto$alumacc.cc:474:replace_alu$9578.C[36]
.sym 141019 cic_i0.int_stage[5][37]
.sym 141020 cic_i0.int_stage[4][37]
.sym 141021 $auto$alumacc.cc:474:replace_alu$9578.C[37]
.sym 141023 cic_i0.int_stage[5][38]
.sym 141024 cic_i0.int_stage[4][38]
.sym 141025 $auto$alumacc.cc:474:replace_alu$9578.C[38]
.sym 141027 cic_i0.int_stage[5][39]
.sym 141028 cic_i0.int_stage[4][39]
.sym 141029 $auto$alumacc.cc:474:replace_alu$9578.C[39]
.sym 141031 cic_i0.int_stage[5][40]
.sym 141032 cic_i0.int_stage[4][40]
.sym 141033 $auto$alumacc.cc:474:replace_alu$9578.C[40]
.sym 141035 cic_i0.int_stage[5][41]
.sym 141036 cic_i0.int_stage[4][41]
.sym 141037 $auto$alumacc.cc:474:replace_alu$9578.C[41]
.sym 141039 cic_i0.int_stage[5][42]
.sym 141040 cic_i0.int_stage[4][42]
.sym 141041 $auto$alumacc.cc:474:replace_alu$9578.C[42]
.sym 141043 cic_i0.int_stage[5][43]
.sym 141044 cic_i0.int_stage[4][43]
.sym 141045 $auto$alumacc.cc:474:replace_alu$9578.C[43]
.sym 141047 cic_i0.int_stage[5][44]
.sym 141048 cic_i0.int_stage[4][44]
.sym 141049 $auto$alumacc.cc:474:replace_alu$9578.C[44]
.sym 141051 cic_i0.int_stage[5][45]
.sym 141052 cic_i0.int_stage[4][45]
.sym 141053 $auto$alumacc.cc:474:replace_alu$9578.C[45]
.sym 141055 cic_i0.int_stage[5][46]
.sym 141056 cic_i0.int_stage[4][46]
.sym 141057 $auto$alumacc.cc:474:replace_alu$9578.C[46]
.sym 141059 cic_i0.int_stage[5][47]
.sym 141060 cic_i0.int_stage[4][47]
.sym 141061 $auto$alumacc.cc:474:replace_alu$9578.C[47]
.sym 141063 cic_i0.int_stage[5][48]
.sym 141064 cic_i0.int_stage[4][48]
.sym 141065 $auto$alumacc.cc:474:replace_alu$9578.C[48]
.sym 141067 cic_i0.int_stage[5][49]
.sym 141068 cic_i0.int_stage[4][49]
.sym 141069 $auto$alumacc.cc:474:replace_alu$9578.C[49]
.sym 141071 cic_i0.int_stage[5][50]
.sym 141072 cic_i0.int_stage[4][50]
.sym 141073 $auto$alumacc.cc:474:replace_alu$9578.C[50]
.sym 141075 cic_i0.int_stage[5][51]
.sym 141076 cic_i0.int_stage[4][51]
.sym 141077 $auto$alumacc.cc:474:replace_alu$9578.C[51]
.sym 141079 cic_i0.int_stage[5][52]
.sym 141080 cic_i0.int_stage[4][52]
.sym 141081 $auto$alumacc.cc:474:replace_alu$9578.C[52]
.sym 141083 cic_i0.int_stage[5][53]
.sym 141084 cic_i0.int_stage[4][53]
.sym 141085 $auto$alumacc.cc:474:replace_alu$9578.C[53]
.sym 141087 cic_i0.int_stage[5][54]
.sym 141088 cic_i0.int_stage[4][54]
.sym 141089 $auto$alumacc.cc:474:replace_alu$9578.C[54]
.sym 141091 cic_i0.int_stage[5][55]
.sym 141092 cic_i0.int_stage[4][55]
.sym 141093 $auto$alumacc.cc:474:replace_alu$9578.C[55]
.sym 141095 cic_i0.int_stage[5][56]
.sym 141096 cic_i0.int_stage[4][56]
.sym 141097 $auto$alumacc.cc:474:replace_alu$9578.C[56]
.sym 141099 cic_i0.int_stage[5][57]
.sym 141100 cic_i0.int_stage[4][57]
.sym 141101 $auto$alumacc.cc:474:replace_alu$9578.C[57]
.sym 141103 cic_i0.int_stage[5][58]
.sym 141104 cic_i0.int_stage[4][58]
.sym 141105 $auto$alumacc.cc:474:replace_alu$9578.C[58]
.sym 141107 cic_i0.int_stage[5][59]
.sym 141108 cic_i0.int_stage[4][59]
.sym 141109 $auto$alumacc.cc:474:replace_alu$9578.C[59]
.sym 141111 cic_i0.int_stage[5][60]
.sym 141112 cic_i0.int_stage[4][60]
.sym 141113 $auto$alumacc.cc:474:replace_alu$9578.C[60]
.sym 141115 cic_i0.int_stage[5][61]
.sym 141116 cic_i0.int_stage[4][61]
.sym 141117 $auto$alumacc.cc:474:replace_alu$9578.C[61]
.sym 141119 cic_i0.int_stage[5][62]
.sym 141120 cic_i0.int_stage[4][62]
.sym 141121 $auto$alumacc.cc:474:replace_alu$9578.C[62]
.sym 141123 cic_i0.int_stage[5][63]
.sym 141124 cic_i0.int_stage[4][63]
.sym 141125 $auto$alumacc.cc:474:replace_alu$9578.C[63]
.sym 141127 cic_i0.int_stage[5][64]
.sym 141128 cic_i0.int_stage[4][64]
.sym 141129 $auto$alumacc.cc:474:replace_alu$9578.C[64]
.sym 141131 cic_i0.int_stage[5][65]
.sym 141132 cic_i0.int_stage[4][65]
.sym 141133 $auto$alumacc.cc:474:replace_alu$9578.C[65]
.sym 141135 cic_i0.int_stage[5][66]
.sym 141136 cic_i0.int_stage[4][66]
.sym 141137 $auto$alumacc.cc:474:replace_alu$9578.C[66]
.sym 141139 cic_i0.int_stage[5][67]
.sym 141140 cic_i0.int_stage[4][67]
.sym 141141 $auto$alumacc.cc:474:replace_alu$9578.C[67]
.sym 141143 cic_i0.int_stage[5][68]
.sym 141144 cic_i0.int_stage[4][68]
.sym 141145 $auto$alumacc.cc:474:replace_alu$9578.C[68]
.sym 141147 cic_i0.int_stage[5][69]
.sym 141148 cic_i0.int_stage[4][69]
.sym 141149 $auto$alumacc.cc:474:replace_alu$9578.C[69]
.sym 141151 cic_i0.int_stage[5][70]
.sym 141152 cic_i0.int_stage[4][70]
.sym 141153 $auto$alumacc.cc:474:replace_alu$9578.C[70]
.sym 141155 cic_i0.int_stage[5][71]
.sym 141156 cic_i0.int_stage[4][71]
.sym 141157 $auto$alumacc.cc:474:replace_alu$9578.C[71]
.sym 141159 cic_i0.int_stage[5][72]
.sym 141160 cic_i0.int_stage[4][72]
.sym 141161 $auto$alumacc.cc:474:replace_alu$9578.C[72]
.sym 141163 cic_i0.int_stage[5][73]
.sym 141164 cic_i0.int_stage[4][73]
.sym 141165 $auto$alumacc.cc:474:replace_alu$9578.C[73]
.sym 141167 cic_i0.int_stage[5][74]
.sym 141168 cic_i0.int_stage[4][74]
.sym 141169 $auto$alumacc.cc:474:replace_alu$9578.C[74]
.sym 141171 cic_i0.int_stage[5][75]
.sym 141172 cic_i0.int_stage[4][75]
.sym 141173 $auto$alumacc.cc:474:replace_alu$9578.C[75]
.sym 141175 cic_i0.int_stage[5][76]
.sym 141176 cic_i0.int_stage[4][76]
.sym 141177 $auto$alumacc.cc:474:replace_alu$9578.C[76]
.sym 141179 cic_i0.int_stage[5][77]
.sym 141180 cic_i0.int_stage[4][77]
.sym 141181 $auto$alumacc.cc:474:replace_alu$9578.C[77]
.sym 141183 cic_i0.int_stage[5][78]
.sym 141184 cic_i0.int_stage[4][78]
.sym 141185 $auto$alumacc.cc:474:replace_alu$9578.C[78]
.sym 141187 cic_i0.int_stage[5][79]
.sym 141188 cic_i0.int_stage[4][79]
.sym 141189 $auto$alumacc.cc:474:replace_alu$9578.C[79]
.sym 141191 cic_i0.int_stage[5][80]
.sym 141192 cic_i0.int_stage[4][80]
.sym 141193 $auto$alumacc.cc:474:replace_alu$9578.C[80]
.sym 141195 cic_i0.int_stage[5][81]
.sym 141196 cic_i0.int_stage[4][81]
.sym 141197 $auto$alumacc.cc:474:replace_alu$9578.C[81]
.sym 141199 cic_i0.int_stage[5][82]
.sym 141200 cic_i0.int_stage[4][82]
.sym 141201 $auto$alumacc.cc:474:replace_alu$9578.C[82]
.sym 141203 cic_i0.int_stage[5][83]
.sym 141204 cic_i0.int_stage[4][83]
.sym 141205 $auto$alumacc.cc:474:replace_alu$9578.C[83]
.sym 141207 cic_i0.int_stage[5][84]
.sym 141208 cic_i0.int_stage[4][84]
.sym 141209 $auto$alumacc.cc:474:replace_alu$9578.C[84]
.sym 141211 cic_i0.int_stage[5][85]
.sym 141212 cic_i0.int_stage[4][85]
.sym 141213 $auto$alumacc.cc:474:replace_alu$9578.C[85]
.sym 141215 cic_i0.int_stage[5][86]
.sym 141216 cic_i0.int_stage[4][86]
.sym 141217 $auto$alumacc.cc:474:replace_alu$9578.C[86]
.sym 141219 cic_i0.int_stage[5][87]
.sym 141220 cic_i0.int_stage[4][87]
.sym 141221 $auto$alumacc.cc:474:replace_alu$9578.C[87]
.sym 141223 cic_i0.int_stage[5][88]
.sym 141224 cic_i0.int_stage[4][88]
.sym 141225 $auto$alumacc.cc:474:replace_alu$9578.C[88]
.sym 141227 cic_i0.int_stage[5][89]
.sym 141228 cic_i0.int_stage[4][89]
.sym 141229 $auto$alumacc.cc:474:replace_alu$9578.C[89]
.sym 141231 cic_i0.int_stage[5][90]
.sym 141232 cic_i0.int_stage[4][90]
.sym 141233 $auto$alumacc.cc:474:replace_alu$9578.C[90]
.sym 141235 cic_i0.int_stage[5][91]
.sym 141236 cic_i0.int_stage[4][91]
.sym 141237 $auto$alumacc.cc:474:replace_alu$9578.C[91]
.sym 141239 cic_i0.int_stage[5][92]
.sym 141240 cic_i0.int_stage[4][92]
.sym 141241 $auto$alumacc.cc:474:replace_alu$9578.C[92]
.sym 141243 cic_i0.int_stage[5][93]
.sym 141244 cic_i0.int_stage[4][93]
.sym 141245 $auto$alumacc.cc:474:replace_alu$9578.C[93]
.sym 141247 cic_i0.int_stage[5][94]
.sym 141248 cic_i0.int_stage[4][94]
.sym 141249 $auto$alumacc.cc:474:replace_alu$9578.C[94]
.sym 141251 cic_i0.int_stage[5][95]
.sym 141252 cic_i0.int_stage[4][95]
.sym 141253 $auto$alumacc.cc:474:replace_alu$9578.C[95]
.sym 141255 cic_i0.int_stage[5][96]
.sym 141256 cic_i0.int_stage[4][96]
.sym 141257 $auto$alumacc.cc:474:replace_alu$9578.C[96]
.sym 141259 cic_i0.int_stage[5][97]
.sym 141260 cic_i0.int_stage[4][97]
.sym 141261 $auto$alumacc.cc:474:replace_alu$9578.C[97]
.sym 141263 cic_i0.int_stage[5][98]
.sym 141264 cic_i0.int_stage[4][98]
.sym 141265 $auto$alumacc.cc:474:replace_alu$9578.C[98]
.sym 141267 cic_i0.int_stage[5][99]
.sym 141268 cic_i0.int_stage[4][99]
.sym 141269 $auto$alumacc.cc:474:replace_alu$9578.C[99]
.sym 141271 cic_i0.int_stage[5][100]
.sym 141272 cic_i0.int_stage[4][100]
.sym 141273 $auto$alumacc.cc:474:replace_alu$9578.C[100]
.sym 141275 cic_i0.int_stage[5][101]
.sym 141276 cic_i0.int_stage[4][101]
.sym 141277 $auto$alumacc.cc:474:replace_alu$9578.C[101]
.sym 141279 cic_i0.int_stage[5][102]
.sym 141280 cic_i0.int_stage[4][102]
.sym 141281 $auto$alumacc.cc:474:replace_alu$9578.C[102]
.sym 141283 cic_i0.int_stage[5][103]
.sym 141284 cic_i0.int_stage[4][103]
.sym 141285 $auto$alumacc.cc:474:replace_alu$9578.C[103]
.sym 141287 cic_i0.int_stage[5][104]
.sym 141288 cic_i0.int_stage[4][104]
.sym 141289 $auto$alumacc.cc:474:replace_alu$9578.C[104]
.sym 141291 cic_i0.int_stage[5][105]
.sym 141292 cic_i0.int_stage[4][105]
.sym 141293 $auto$alumacc.cc:474:replace_alu$9578.C[105]
.sym 141306 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 141326 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 141338 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 141346 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 141350 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 141354 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 141358 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][2]
.sym 141362 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 141366 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 141370 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][3]
.sym 141374 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 141378 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][0]
.sym 141382 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][7]
.sym 141390 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][1]
.sym 141394 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][8]
.sym 141398 sine_11_16.negate_cos[0]
.sym 141402 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][6]
.sym 141406 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 141410 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][4]
.sym 141418 sine_11_16.data_sin[6]
.sym 141426 $abc$29715$techmap\sine_11_16.$0\addr_cos[8:0][5]
.sym 141454 cic_i0.comb_stage[3][38]
.sym 141458 cic_i0.comb_stage[3][32]
.sym 141474 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 141478 cic_i0.comb_stage[3][40]
.sym 141482 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 141486 cic_i0.comb_stage[3][88]
.sym 141490 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 141494 cic_i0.comb_stage[3][44]
.sym 141498 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 141502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 141506 cic_i0.comb_stage[3][63]
.sym 141510 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 141514 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 141518 cic_i0.comb_stage[3][96]
.sym 141522 cic_i0.comb_stage[3][90]
.sym 141526 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 141530 cic_i0.comb_stage[3][82]
.sym 141534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 141538 cic_i0.comb_stage[3][95]
.sym 141542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 141546 cic_i0.comb_stage[3][20]
.sym 141550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 141554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 141558 cic_i0.comb_stage[3][47]
.sym 141562 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 141566 cic_i0.comb_stage[3][42]
.sym 141570 cic_i0.comb_stage[3][65]
.sym 141574 cic_i0.comb_stage[3][49]
.sym 141578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 141582 cic_i0.comb_stage[3][14]
.sym 141586 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 141590 cic_i0.comb_stage[3][2]
.sym 141594 cic_i0.comb_stage[3][4]
.sym 141598 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 141602 cic_i0.comb_stage[3][16]
.sym 141606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 141610 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 141614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 141618 cic_i0.comb_stage[3][103]
.sym 141622 cic_i0.comb_stage[3][36]
.sym 141626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 141630 cic_i0.comb_stage[3][53]
.sym 141634 cic_i0.comb_stage[3][51]
.sym 141638 cic_i0.comb_stage[3][62]
.sym 141642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 141646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 141650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 141654 cic_i0.comb_stage[3][86]
.sym 141658 cic_i0.comb_stage[3][97]
.sym 141662 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 141666 cic_i0.comb_stage[3][93]
.sym 141670 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 141674 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 141678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 141682 cic_i0.comb_stage[3][52]
.sym 141686 cic_i0.comb_stage[3][50]
.sym 141690 cic_i0.comb_stage[3][35]
.sym 141694 cic_i0.comb_stage[3][68]
.sym 141698 cic_i0.comb_stage[3][70]
.sym 141702 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 141706 cic_i0.comb_stage[3][75]
.sym 141710 cic_i0.comb_stage[3][79]
.sym 141714 cic_i0.comb_stage[3][71]
.sym 141718 cic_i0.comb_stage[3][74]
.sym 141722 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 141726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 141730 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 141734 cic_i0.comb_stage[3][78]
.sym 141738 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 141742 cic_i0.comb_stage[3][56]
.sym 141746 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 141750 cic_i0.comb_stage[3][67]
.sym 141754 cic_i0.comb_stage[3][59]
.sym 141758 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 141762 cic_i0.comb_stage[3][66]
.sym 141766 cic_i0.comb_stage[3][60]
.sym 141770 cic_i0.comb_stage[3][48]
.sym 141774 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 141778 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 141782 cic_i0.comb_stage[0][47]
.sym 141786 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 141790 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 141794 cic_i0.comb_stage[3][54]
.sym 141798 cic_i0.comb_stage[0][13]
.sym 141802 cic_i0.comb_stage[4][79]
.sym 141806 cic_i0.comb_stage[3][57]
.sym 141810 cic_i0.int_stage[5][13]
.sym 141814 cic_i0.comb_stage[3][61]
.sym 141818 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 141822 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 141826 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 141830 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 141834 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 141838 cic_i0.comb_stage[3][72]
.sym 141842 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 141846 cic_i0.comb_stage[3][81]
.sym 141850 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 141854 cic_i0.comb_stage[3][73]
.sym 141858 cic_i0.int_stage[5][14]
.sym 141863 cic_i0.comb_stage[0][0]
.sym 141864 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 141867 cic_i0.comb_stage[0][1]
.sym 141868 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[1]
.sym 141869 $auto$alumacc.cc:474:replace_alu$9581.C[1]
.sym 141871 cic_i0.comb_stage[0][2]
.sym 141872 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[2]
.sym 141873 $auto$alumacc.cc:474:replace_alu$9581.C[2]
.sym 141875 cic_i0.comb_stage[0][3]
.sym 141876 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[3]
.sym 141877 $auto$alumacc.cc:474:replace_alu$9581.C[3]
.sym 141879 cic_i0.comb_stage[0][4]
.sym 141880 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[4]
.sym 141881 $auto$alumacc.cc:474:replace_alu$9581.C[4]
.sym 141883 cic_i0.comb_stage[0][5]
.sym 141884 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[5]
.sym 141885 $auto$alumacc.cc:474:replace_alu$9581.C[5]
.sym 141887 cic_i0.comb_stage[0][6]
.sym 141888 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[6]
.sym 141889 $auto$alumacc.cc:474:replace_alu$9581.C[6]
.sym 141891 cic_i0.comb_stage[0][7]
.sym 141892 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[7]
.sym 141893 $auto$alumacc.cc:474:replace_alu$9581.C[7]
.sym 141895 cic_i0.comb_stage[0][8]
.sym 141896 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[8]
.sym 141897 $auto$alumacc.cc:474:replace_alu$9581.C[8]
.sym 141899 cic_i0.comb_stage[0][9]
.sym 141900 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[9]
.sym 141901 $auto$alumacc.cc:474:replace_alu$9581.C[9]
.sym 141903 cic_i0.comb_stage[0][10]
.sym 141904 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[10]
.sym 141905 $auto$alumacc.cc:474:replace_alu$9581.C[10]
.sym 141907 cic_i0.comb_stage[0][11]
.sym 141908 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[11]
.sym 141909 $auto$alumacc.cc:474:replace_alu$9581.C[11]
.sym 141911 cic_i0.comb_stage[0][12]
.sym 141912 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[12]
.sym 141913 $auto$alumacc.cc:474:replace_alu$9581.C[12]
.sym 141915 cic_i0.comb_stage[0][13]
.sym 141916 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[13]
.sym 141917 $auto$alumacc.cc:474:replace_alu$9581.C[13]
.sym 141919 cic_i0.comb_stage[0][14]
.sym 141920 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[14]
.sym 141921 $auto$alumacc.cc:474:replace_alu$9581.C[14]
.sym 141923 cic_i0.comb_stage[0][15]
.sym 141924 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[15]
.sym 141925 $auto$alumacc.cc:474:replace_alu$9581.C[15]
.sym 141927 cic_i0.comb_stage[0][16]
.sym 141928 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[16]
.sym 141929 $auto$alumacc.cc:474:replace_alu$9581.C[16]
.sym 141931 cic_i0.comb_stage[0][17]
.sym 141932 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[17]
.sym 141933 $auto$alumacc.cc:474:replace_alu$9581.C[17]
.sym 141935 cic_i0.comb_stage[0][18]
.sym 141936 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[18]
.sym 141937 $auto$alumacc.cc:474:replace_alu$9581.C[18]
.sym 141939 cic_i0.comb_stage[0][19]
.sym 141940 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[19]
.sym 141941 $auto$alumacc.cc:474:replace_alu$9581.C[19]
.sym 141943 cic_i0.comb_stage[0][20]
.sym 141944 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[20]
.sym 141945 $auto$alumacc.cc:474:replace_alu$9581.C[20]
.sym 141947 cic_i0.comb_stage[0][21]
.sym 141948 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[21]
.sym 141949 $auto$alumacc.cc:474:replace_alu$9581.C[21]
.sym 141951 cic_i0.comb_stage[0][22]
.sym 141952 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[22]
.sym 141953 $auto$alumacc.cc:474:replace_alu$9581.C[22]
.sym 141955 cic_i0.comb_stage[0][23]
.sym 141956 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[23]
.sym 141957 $auto$alumacc.cc:474:replace_alu$9581.C[23]
.sym 141959 cic_i0.comb_stage[0][24]
.sym 141960 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[24]
.sym 141961 $auto$alumacc.cc:474:replace_alu$9581.C[24]
.sym 141963 cic_i0.comb_stage[0][25]
.sym 141964 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[25]
.sym 141965 $auto$alumacc.cc:474:replace_alu$9581.C[25]
.sym 141967 cic_i0.comb_stage[0][26]
.sym 141968 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[26]
.sym 141969 $auto$alumacc.cc:474:replace_alu$9581.C[26]
.sym 141971 cic_i0.comb_stage[0][27]
.sym 141972 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[27]
.sym 141973 $auto$alumacc.cc:474:replace_alu$9581.C[27]
.sym 141975 cic_i0.comb_stage[0][28]
.sym 141976 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[28]
.sym 141977 $auto$alumacc.cc:474:replace_alu$9581.C[28]
.sym 141979 cic_i0.comb_stage[0][29]
.sym 141980 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[29]
.sym 141981 $auto$alumacc.cc:474:replace_alu$9581.C[29]
.sym 141983 cic_i0.comb_stage[0][30]
.sym 141984 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[30]
.sym 141985 $auto$alumacc.cc:474:replace_alu$9581.C[30]
.sym 141987 cic_i0.comb_stage[0][31]
.sym 141988 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[31]
.sym 141989 $auto$alumacc.cc:474:replace_alu$9581.C[31]
.sym 141991 cic_i0.comb_stage[0][32]
.sym 141992 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[32]
.sym 141993 $auto$alumacc.cc:474:replace_alu$9581.C[32]
.sym 141995 cic_i0.comb_stage[0][33]
.sym 141996 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[33]
.sym 141997 $auto$alumacc.cc:474:replace_alu$9581.C[33]
.sym 141999 cic_i0.comb_stage[0][34]
.sym 142000 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[34]
.sym 142001 $auto$alumacc.cc:474:replace_alu$9581.C[34]
.sym 142003 cic_i0.comb_stage[0][35]
.sym 142004 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[35]
.sym 142005 $auto$alumacc.cc:474:replace_alu$9581.C[35]
.sym 142007 cic_i0.comb_stage[0][36]
.sym 142008 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[36]
.sym 142009 $auto$alumacc.cc:474:replace_alu$9581.C[36]
.sym 142011 cic_i0.comb_stage[0][37]
.sym 142012 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[37]
.sym 142013 $auto$alumacc.cc:474:replace_alu$9581.C[37]
.sym 142015 cic_i0.comb_stage[0][38]
.sym 142016 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[38]
.sym 142017 $auto$alumacc.cc:474:replace_alu$9581.C[38]
.sym 142019 cic_i0.comb_stage[0][39]
.sym 142020 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[39]
.sym 142021 $auto$alumacc.cc:474:replace_alu$9581.C[39]
.sym 142023 cic_i0.comb_stage[0][40]
.sym 142024 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[40]
.sym 142025 $auto$alumacc.cc:474:replace_alu$9581.C[40]
.sym 142027 cic_i0.comb_stage[0][41]
.sym 142028 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[41]
.sym 142029 $auto$alumacc.cc:474:replace_alu$9581.C[41]
.sym 142031 cic_i0.comb_stage[0][42]
.sym 142032 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[42]
.sym 142033 $auto$alumacc.cc:474:replace_alu$9581.C[42]
.sym 142035 cic_i0.comb_stage[0][43]
.sym 142036 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[43]
.sym 142037 $auto$alumacc.cc:474:replace_alu$9581.C[43]
.sym 142039 cic_i0.comb_stage[0][44]
.sym 142040 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[44]
.sym 142041 $auto$alumacc.cc:474:replace_alu$9581.C[44]
.sym 142043 cic_i0.comb_stage[0][45]
.sym 142044 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[45]
.sym 142045 $auto$alumacc.cc:474:replace_alu$9581.C[45]
.sym 142047 cic_i0.comb_stage[0][46]
.sym 142048 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[46]
.sym 142049 $auto$alumacc.cc:474:replace_alu$9581.C[46]
.sym 142051 cic_i0.comb_stage[0][47]
.sym 142052 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[47]
.sym 142053 $auto$alumacc.cc:474:replace_alu$9581.C[47]
.sym 142055 cic_i0.comb_stage[0][48]
.sym 142056 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[48]
.sym 142057 $auto$alumacc.cc:474:replace_alu$9581.C[48]
.sym 142059 cic_i0.comb_stage[0][49]
.sym 142060 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[49]
.sym 142061 $auto$alumacc.cc:474:replace_alu$9581.C[49]
.sym 142063 cic_i0.comb_stage[0][50]
.sym 142064 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[50]
.sym 142065 $auto$alumacc.cc:474:replace_alu$9581.C[50]
.sym 142067 cic_i0.comb_stage[0][51]
.sym 142068 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[51]
.sym 142069 $auto$alumacc.cc:474:replace_alu$9581.C[51]
.sym 142071 cic_i0.comb_stage[0][52]
.sym 142072 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[52]
.sym 142073 $auto$alumacc.cc:474:replace_alu$9581.C[52]
.sym 142075 cic_i0.comb_stage[0][53]
.sym 142076 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[53]
.sym 142077 $auto$alumacc.cc:474:replace_alu$9581.C[53]
.sym 142079 cic_i0.comb_stage[0][54]
.sym 142080 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[54]
.sym 142081 $auto$alumacc.cc:474:replace_alu$9581.C[54]
.sym 142083 cic_i0.comb_stage[0][55]
.sym 142084 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[55]
.sym 142085 $auto$alumacc.cc:474:replace_alu$9581.C[55]
.sym 142087 cic_i0.comb_stage[0][56]
.sym 142088 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[56]
.sym 142089 $auto$alumacc.cc:474:replace_alu$9581.C[56]
.sym 142091 cic_i0.comb_stage[0][57]
.sym 142092 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[57]
.sym 142093 $auto$alumacc.cc:474:replace_alu$9581.C[57]
.sym 142095 cic_i0.comb_stage[0][58]
.sym 142096 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[58]
.sym 142097 $auto$alumacc.cc:474:replace_alu$9581.C[58]
.sym 142099 cic_i0.comb_stage[0][59]
.sym 142100 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[59]
.sym 142101 $auto$alumacc.cc:474:replace_alu$9581.C[59]
.sym 142103 cic_i0.comb_stage[0][60]
.sym 142104 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[60]
.sym 142105 $auto$alumacc.cc:474:replace_alu$9581.C[60]
.sym 142107 cic_i0.comb_stage[0][61]
.sym 142108 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[61]
.sym 142109 $auto$alumacc.cc:474:replace_alu$9581.C[61]
.sym 142111 cic_i0.comb_stage[0][62]
.sym 142112 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[62]
.sym 142113 $auto$alumacc.cc:474:replace_alu$9581.C[62]
.sym 142115 cic_i0.comb_stage[0][63]
.sym 142116 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[63]
.sym 142117 $auto$alumacc.cc:474:replace_alu$9581.C[63]
.sym 142119 cic_i0.comb_stage[0][64]
.sym 142120 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[64]
.sym 142121 $auto$alumacc.cc:474:replace_alu$9581.C[64]
.sym 142123 cic_i0.comb_stage[0][65]
.sym 142124 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[65]
.sym 142125 $auto$alumacc.cc:474:replace_alu$9581.C[65]
.sym 142127 cic_i0.comb_stage[0][66]
.sym 142128 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[66]
.sym 142129 $auto$alumacc.cc:474:replace_alu$9581.C[66]
.sym 142131 cic_i0.comb_stage[0][67]
.sym 142132 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[67]
.sym 142133 $auto$alumacc.cc:474:replace_alu$9581.C[67]
.sym 142135 cic_i0.comb_stage[0][68]
.sym 142136 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[68]
.sym 142137 $auto$alumacc.cc:474:replace_alu$9581.C[68]
.sym 142139 cic_i0.comb_stage[0][69]
.sym 142140 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[69]
.sym 142141 $auto$alumacc.cc:474:replace_alu$9581.C[69]
.sym 142143 cic_i0.comb_stage[0][70]
.sym 142144 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[70]
.sym 142145 $auto$alumacc.cc:474:replace_alu$9581.C[70]
.sym 142147 cic_i0.comb_stage[0][71]
.sym 142148 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[71]
.sym 142149 $auto$alumacc.cc:474:replace_alu$9581.C[71]
.sym 142151 cic_i0.comb_stage[0][72]
.sym 142152 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[72]
.sym 142153 $auto$alumacc.cc:474:replace_alu$9581.C[72]
.sym 142155 cic_i0.comb_stage[0][73]
.sym 142156 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[73]
.sym 142157 $auto$alumacc.cc:474:replace_alu$9581.C[73]
.sym 142159 cic_i0.comb_stage[0][74]
.sym 142160 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[74]
.sym 142161 $auto$alumacc.cc:474:replace_alu$9581.C[74]
.sym 142163 cic_i0.comb_stage[0][75]
.sym 142164 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[75]
.sym 142165 $auto$alumacc.cc:474:replace_alu$9581.C[75]
.sym 142167 cic_i0.comb_stage[0][76]
.sym 142168 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[76]
.sym 142169 $auto$alumacc.cc:474:replace_alu$9581.C[76]
.sym 142171 cic_i0.comb_stage[0][77]
.sym 142172 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[77]
.sym 142173 $auto$alumacc.cc:474:replace_alu$9581.C[77]
.sym 142175 cic_i0.comb_stage[0][78]
.sym 142176 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[78]
.sym 142177 $auto$alumacc.cc:474:replace_alu$9581.C[78]
.sym 142179 cic_i0.comb_stage[0][79]
.sym 142180 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[79]
.sym 142181 $auto$alumacc.cc:474:replace_alu$9581.C[79]
.sym 142183 cic_i0.comb_stage[0][80]
.sym 142184 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[80]
.sym 142185 $auto$alumacc.cc:474:replace_alu$9581.C[80]
.sym 142187 cic_i0.comb_stage[0][81]
.sym 142188 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[81]
.sym 142189 $auto$alumacc.cc:474:replace_alu$9581.C[81]
.sym 142191 cic_i0.comb_stage[0][82]
.sym 142192 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[82]
.sym 142193 $auto$alumacc.cc:474:replace_alu$9581.C[82]
.sym 142195 cic_i0.comb_stage[0][83]
.sym 142196 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[83]
.sym 142197 $auto$alumacc.cc:474:replace_alu$9581.C[83]
.sym 142199 cic_i0.comb_stage[0][84]
.sym 142200 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[84]
.sym 142201 $auto$alumacc.cc:474:replace_alu$9581.C[84]
.sym 142203 cic_i0.comb_stage[0][85]
.sym 142204 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[85]
.sym 142205 $auto$alumacc.cc:474:replace_alu$9581.C[85]
.sym 142207 cic_i0.comb_stage[0][86]
.sym 142208 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[86]
.sym 142209 $auto$alumacc.cc:474:replace_alu$9581.C[86]
.sym 142211 cic_i0.comb_stage[0][87]
.sym 142212 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[87]
.sym 142213 $auto$alumacc.cc:474:replace_alu$9581.C[87]
.sym 142215 cic_i0.comb_stage[0][88]
.sym 142216 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[88]
.sym 142217 $auto$alumacc.cc:474:replace_alu$9581.C[88]
.sym 142219 cic_i0.comb_stage[0][89]
.sym 142220 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[89]
.sym 142221 $auto$alumacc.cc:474:replace_alu$9581.C[89]
.sym 142223 cic_i0.comb_stage[0][90]
.sym 142224 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[90]
.sym 142225 $auto$alumacc.cc:474:replace_alu$9581.C[90]
.sym 142227 cic_i0.comb_stage[0][91]
.sym 142228 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[91]
.sym 142229 $auto$alumacc.cc:474:replace_alu$9581.C[91]
.sym 142231 cic_i0.comb_stage[0][92]
.sym 142232 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[92]
.sym 142233 $auto$alumacc.cc:474:replace_alu$9581.C[92]
.sym 142235 cic_i0.comb_stage[0][93]
.sym 142236 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[93]
.sym 142237 $auto$alumacc.cc:474:replace_alu$9581.C[93]
.sym 142239 cic_i0.comb_stage[0][94]
.sym 142240 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[94]
.sym 142241 $auto$alumacc.cc:474:replace_alu$9581.C[94]
.sym 142243 cic_i0.comb_stage[0][95]
.sym 142244 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[95]
.sym 142245 $auto$alumacc.cc:474:replace_alu$9581.C[95]
.sym 142247 cic_i0.comb_stage[0][96]
.sym 142248 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[96]
.sym 142249 $auto$alumacc.cc:474:replace_alu$9581.C[96]
.sym 142251 cic_i0.comb_stage[0][97]
.sym 142252 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[97]
.sym 142253 $auto$alumacc.cc:474:replace_alu$9581.C[97]
.sym 142255 cic_i0.comb_stage[0][98]
.sym 142256 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[98]
.sym 142257 $auto$alumacc.cc:474:replace_alu$9581.C[98]
.sym 142259 cic_i0.comb_stage[0][99]
.sym 142260 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[99]
.sym 142261 $auto$alumacc.cc:474:replace_alu$9581.C[99]
.sym 142263 cic_i0.comb_stage[0][100]
.sym 142264 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[100]
.sym 142265 $auto$alumacc.cc:474:replace_alu$9581.C[100]
.sym 142267 cic_i0.comb_stage[0][101]
.sym 142268 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[101]
.sym 142269 $auto$alumacc.cc:474:replace_alu$9581.C[101]
.sym 142271 cic_i0.comb_stage[0][102]
.sym 142272 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[102]
.sym 142273 $auto$alumacc.cc:474:replace_alu$9581.C[102]
.sym 142275 cic_i0.comb_stage[0][103]
.sym 142276 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[103]
.sym 142277 $auto$alumacc.cc:474:replace_alu$9581.C[103]
.sym 142279 cic_i0.comb_stage[0][104]
.sym 142280 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[104]
.sym 142281 $auto$alumacc.cc:474:replace_alu$9581.C[104]
.sym 142283 cic_i0.comb_stage[0][105]
.sym 142284 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[105]
.sym 142285 $auto$alumacc.cc:474:replace_alu$9581.C[105]
.sym 142286 cic_i0.int_stage[5][100]
.sym 142290 cic_i0.int_stage[5][92]
.sym 142294 cic_i0.comb_stage[0][89]
.sym 142298 cic_i0.int_stage[5][101]
.sym 142302 cic_i0.int_stage[5][89]
.sym 142306 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 142310 cic_i0.comb_stage[0][104]
.sym 142314 cic_i0.comb_stage[0][93]
.sym 142318 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 142322 cic_i0.int_stage[5][104]
.sym 142326 cic_i0.int_stage[5][105]
.sym 142330 cic_i0.comb_stage[0][105]
.sym 142334 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 142338 cic_i0.int_stage[5][93]
.sym 142346 sine_11_16.data_cos[9]
.sym 142350 sine_11_16.data_cos[13]
.sym 142362 sine_11_16.data_cos[10]
.sym 142370 sine_11_16.data_cos[11]
.sym 142374 sine_11_16.negate_cos[1]
.sym 142375 sine_11_16.cos[6]
.sym 142378 sine_11_16.negate_cos[1]
.sym 142379 sine_11_16.cos[3]
.sym 142382 sine_11_16.data_cos[3]
.sym 142386 sine_11_16.data_cos[6]
.sym 142390 sine_11_16.data_cos[14]
.sym 142394 sine_11_16.data_cos[12]
.sym 142398 sine_11_16.data_cos[8]
.sym 142402 sine_11_16.data_cos[15]
.sym 142410 cic_i0.comb_stage[3][29]
.sym 142418 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 142422 cic_i0.comb_stage[3][43]
.sym 142426 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 142433 cic_i0.comb_stage[3][80]
.sym 142434 cic_i0.comb_stage[3][23]
.sym 142438 cic_i0.comb_stage[3][91]
.sym 142442 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 142446 cic_i0.comb_stage[4][92]
.sym 142450 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 142454 cic_i0.comb_stage[4][97]
.sym 142458 cic_i0.comb_stage[3][80]
.sym 142462 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 142466 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 142470 cic_i0.comb_stage[4][105]
.sym 142474 cic_i0.comb_stage[4][98]
.sym 142478 cic_i0.comb_stage[3][94]
.sym 142482 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 142486 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 142490 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 142494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 142498 cic_i0.comb_stage[3][100]
.sym 142502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 142506 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 142510 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 142514 cic_i0.comb_stage[3][102]
.sym 142518 cic_i0.comb_stage[3][92]
.sym 142522 cic_i0.comb_stage[3][99]
.sym 142526 cic_i0.comb_stage[3][39]
.sym 142530 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 142534 cic_i0.comb_stage[3][3]
.sym 142538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 142542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 142546 cic_i0.comb_stage[3][85]
.sym 142550 cic_i0.comb_stage[3][34]
.sym 142554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 142558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 142562 cic_i0.comb_stage[4][47]
.sym 142566 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 142570 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 142574 cic_i0.comb_stage[3][58]
.sym 142578 cic_i0.comb_stage[3][83]
.sym 142582 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 142586 cic_i0.comb_stage[3][87]
.sym 142590 cic_i0.comb_stage[3][22]
.sym 142594 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 142598 cic_i0.comb_stage[4][10]
.sym 142602 cic_i0.comb_stage[3][33]
.sym 142606 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 142610 cic_i0.comb_stage[3][1]
.sym 142614 cic_i0.comb_stage[4][8]
.sym 142618 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 142622 cic_i0.comb_stage[4][11]
.sym 142626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 142630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 142634 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 142638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 142642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 142646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 142650 cic_i0.comb_stage[4][15]
.sym 142655 cic_i0.comb_stage[2][0]
.sym 142656 $abc$29715$auto$alumacc.cc:474:replace_alu$9587.BB[0]
.sym 142657 $PACKER_VCC_NET
.sym 142658 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 142663 cic_i0.comb_stage[3][0]
.sym 142664 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 142667 cic_i0.comb_stage[3][1]
.sym 142668 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[1]
.sym 142669 $auto$alumacc.cc:474:replace_alu$9590.C[1]
.sym 142671 cic_i0.comb_stage[3][2]
.sym 142672 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[2]
.sym 142673 $auto$alumacc.cc:474:replace_alu$9590.C[2]
.sym 142675 cic_i0.comb_stage[3][3]
.sym 142676 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[3]
.sym 142677 $auto$alumacc.cc:474:replace_alu$9590.C[3]
.sym 142679 cic_i0.comb_stage[3][4]
.sym 142680 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[4]
.sym 142681 $auto$alumacc.cc:474:replace_alu$9590.C[4]
.sym 142683 cic_i0.comb_stage[3][5]
.sym 142684 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[5]
.sym 142685 $auto$alumacc.cc:474:replace_alu$9590.C[5]
.sym 142687 cic_i0.comb_stage[3][6]
.sym 142688 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[6]
.sym 142689 $auto$alumacc.cc:474:replace_alu$9590.C[6]
.sym 142691 cic_i0.comb_stage[3][7]
.sym 142692 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[7]
.sym 142693 $auto$alumacc.cc:474:replace_alu$9590.C[7]
.sym 142695 cic_i0.comb_stage[3][8]
.sym 142696 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[8]
.sym 142697 $auto$alumacc.cc:474:replace_alu$9590.C[8]
.sym 142699 cic_i0.comb_stage[3][9]
.sym 142700 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[9]
.sym 142701 $auto$alumacc.cc:474:replace_alu$9590.C[9]
.sym 142703 cic_i0.comb_stage[3][10]
.sym 142704 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[10]
.sym 142705 $auto$alumacc.cc:474:replace_alu$9590.C[10]
.sym 142707 cic_i0.comb_stage[3][11]
.sym 142708 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[11]
.sym 142709 $auto$alumacc.cc:474:replace_alu$9590.C[11]
.sym 142711 cic_i0.comb_stage[3][12]
.sym 142712 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[12]
.sym 142713 $auto$alumacc.cc:474:replace_alu$9590.C[12]
.sym 142715 cic_i0.comb_stage[3][13]
.sym 142716 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[13]
.sym 142717 $auto$alumacc.cc:474:replace_alu$9590.C[13]
.sym 142719 cic_i0.comb_stage[3][14]
.sym 142720 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[14]
.sym 142721 $auto$alumacc.cc:474:replace_alu$9590.C[14]
.sym 142723 cic_i0.comb_stage[3][15]
.sym 142724 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[15]
.sym 142725 $auto$alumacc.cc:474:replace_alu$9590.C[15]
.sym 142727 cic_i0.comb_stage[3][16]
.sym 142728 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[16]
.sym 142729 $auto$alumacc.cc:474:replace_alu$9590.C[16]
.sym 142731 cic_i0.comb_stage[3][17]
.sym 142732 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[17]
.sym 142733 $auto$alumacc.cc:474:replace_alu$9590.C[17]
.sym 142735 cic_i0.comb_stage[3][18]
.sym 142736 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[18]
.sym 142737 $auto$alumacc.cc:474:replace_alu$9590.C[18]
.sym 142739 cic_i0.comb_stage[3][19]
.sym 142740 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[19]
.sym 142741 $auto$alumacc.cc:474:replace_alu$9590.C[19]
.sym 142743 cic_i0.comb_stage[3][20]
.sym 142744 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[20]
.sym 142745 $auto$alumacc.cc:474:replace_alu$9590.C[20]
.sym 142747 cic_i0.comb_stage[3][21]
.sym 142748 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[21]
.sym 142749 $auto$alumacc.cc:474:replace_alu$9590.C[21]
.sym 142751 cic_i0.comb_stage[3][22]
.sym 142752 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[22]
.sym 142753 $auto$alumacc.cc:474:replace_alu$9590.C[22]
.sym 142755 cic_i0.comb_stage[3][23]
.sym 142756 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[23]
.sym 142757 $auto$alumacc.cc:474:replace_alu$9590.C[23]
.sym 142759 cic_i0.comb_stage[3][24]
.sym 142760 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[24]
.sym 142761 $auto$alumacc.cc:474:replace_alu$9590.C[24]
.sym 142763 cic_i0.comb_stage[3][25]
.sym 142764 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[25]
.sym 142765 $auto$alumacc.cc:474:replace_alu$9590.C[25]
.sym 142767 cic_i0.comb_stage[3][26]
.sym 142768 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[26]
.sym 142769 $auto$alumacc.cc:474:replace_alu$9590.C[26]
.sym 142771 cic_i0.comb_stage[3][27]
.sym 142772 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[27]
.sym 142773 $auto$alumacc.cc:474:replace_alu$9590.C[27]
.sym 142775 cic_i0.comb_stage[3][28]
.sym 142776 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[28]
.sym 142777 $auto$alumacc.cc:474:replace_alu$9590.C[28]
.sym 142779 cic_i0.comb_stage[3][29]
.sym 142780 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[29]
.sym 142781 $auto$alumacc.cc:474:replace_alu$9590.C[29]
.sym 142783 cic_i0.comb_stage[3][30]
.sym 142784 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[30]
.sym 142785 $auto$alumacc.cc:474:replace_alu$9590.C[30]
.sym 142787 cic_i0.comb_stage[3][31]
.sym 142788 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[31]
.sym 142789 $auto$alumacc.cc:474:replace_alu$9590.C[31]
.sym 142791 cic_i0.comb_stage[3][32]
.sym 142792 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[32]
.sym 142793 $auto$alumacc.cc:474:replace_alu$9590.C[32]
.sym 142795 cic_i0.comb_stage[3][33]
.sym 142796 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[33]
.sym 142797 $auto$alumacc.cc:474:replace_alu$9590.C[33]
.sym 142799 cic_i0.comb_stage[3][34]
.sym 142800 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[34]
.sym 142801 $auto$alumacc.cc:474:replace_alu$9590.C[34]
.sym 142803 cic_i0.comb_stage[3][35]
.sym 142804 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[35]
.sym 142805 $auto$alumacc.cc:474:replace_alu$9590.C[35]
.sym 142807 cic_i0.comb_stage[3][36]
.sym 142808 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[36]
.sym 142809 $auto$alumacc.cc:474:replace_alu$9590.C[36]
.sym 142811 cic_i0.comb_stage[3][37]
.sym 142812 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[37]
.sym 142813 $auto$alumacc.cc:474:replace_alu$9590.C[37]
.sym 142815 cic_i0.comb_stage[3][38]
.sym 142816 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[38]
.sym 142817 $auto$alumacc.cc:474:replace_alu$9590.C[38]
.sym 142819 cic_i0.comb_stage[3][39]
.sym 142820 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[39]
.sym 142821 $auto$alumacc.cc:474:replace_alu$9590.C[39]
.sym 142823 cic_i0.comb_stage[3][40]
.sym 142824 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[40]
.sym 142825 $auto$alumacc.cc:474:replace_alu$9590.C[40]
.sym 142827 cic_i0.comb_stage[3][41]
.sym 142828 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[41]
.sym 142829 $auto$alumacc.cc:474:replace_alu$9590.C[41]
.sym 142831 cic_i0.comb_stage[3][42]
.sym 142832 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[42]
.sym 142833 $auto$alumacc.cc:474:replace_alu$9590.C[42]
.sym 142835 cic_i0.comb_stage[3][43]
.sym 142836 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[43]
.sym 142837 $auto$alumacc.cc:474:replace_alu$9590.C[43]
.sym 142839 cic_i0.comb_stage[3][44]
.sym 142840 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[44]
.sym 142841 $auto$alumacc.cc:474:replace_alu$9590.C[44]
.sym 142843 cic_i0.comb_stage[3][45]
.sym 142844 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[45]
.sym 142845 $auto$alumacc.cc:474:replace_alu$9590.C[45]
.sym 142847 cic_i0.comb_stage[3][46]
.sym 142848 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[46]
.sym 142849 $auto$alumacc.cc:474:replace_alu$9590.C[46]
.sym 142851 cic_i0.comb_stage[3][47]
.sym 142852 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[47]
.sym 142853 $auto$alumacc.cc:474:replace_alu$9590.C[47]
.sym 142855 cic_i0.comb_stage[3][48]
.sym 142856 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[48]
.sym 142857 $auto$alumacc.cc:474:replace_alu$9590.C[48]
.sym 142859 cic_i0.comb_stage[3][49]
.sym 142860 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[49]
.sym 142861 $auto$alumacc.cc:474:replace_alu$9590.C[49]
.sym 142863 cic_i0.comb_stage[3][50]
.sym 142864 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[50]
.sym 142865 $auto$alumacc.cc:474:replace_alu$9590.C[50]
.sym 142867 cic_i0.comb_stage[3][51]
.sym 142868 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[51]
.sym 142869 $auto$alumacc.cc:474:replace_alu$9590.C[51]
.sym 142871 cic_i0.comb_stage[3][52]
.sym 142872 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[52]
.sym 142873 $auto$alumacc.cc:474:replace_alu$9590.C[52]
.sym 142875 cic_i0.comb_stage[3][53]
.sym 142876 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[53]
.sym 142877 $auto$alumacc.cc:474:replace_alu$9590.C[53]
.sym 142879 cic_i0.comb_stage[3][54]
.sym 142880 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[54]
.sym 142881 $auto$alumacc.cc:474:replace_alu$9590.C[54]
.sym 142883 cic_i0.comb_stage[3][55]
.sym 142884 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[55]
.sym 142885 $auto$alumacc.cc:474:replace_alu$9590.C[55]
.sym 142887 cic_i0.comb_stage[3][56]
.sym 142888 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[56]
.sym 142889 $auto$alumacc.cc:474:replace_alu$9590.C[56]
.sym 142891 cic_i0.comb_stage[3][57]
.sym 142892 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[57]
.sym 142893 $auto$alumacc.cc:474:replace_alu$9590.C[57]
.sym 142895 cic_i0.comb_stage[3][58]
.sym 142896 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[58]
.sym 142897 $auto$alumacc.cc:474:replace_alu$9590.C[58]
.sym 142899 cic_i0.comb_stage[3][59]
.sym 142900 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[59]
.sym 142901 $auto$alumacc.cc:474:replace_alu$9590.C[59]
.sym 142903 cic_i0.comb_stage[3][60]
.sym 142904 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[60]
.sym 142905 $auto$alumacc.cc:474:replace_alu$9590.C[60]
.sym 142907 cic_i0.comb_stage[3][61]
.sym 142908 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[61]
.sym 142909 $auto$alumacc.cc:474:replace_alu$9590.C[61]
.sym 142911 cic_i0.comb_stage[3][62]
.sym 142912 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[62]
.sym 142913 $auto$alumacc.cc:474:replace_alu$9590.C[62]
.sym 142915 cic_i0.comb_stage[3][63]
.sym 142916 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[63]
.sym 142917 $auto$alumacc.cc:474:replace_alu$9590.C[63]
.sym 142919 cic_i0.comb_stage[3][64]
.sym 142920 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[64]
.sym 142921 $auto$alumacc.cc:474:replace_alu$9590.C[64]
.sym 142923 cic_i0.comb_stage[3][65]
.sym 142924 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[65]
.sym 142925 $auto$alumacc.cc:474:replace_alu$9590.C[65]
.sym 142927 cic_i0.comb_stage[3][66]
.sym 142928 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[66]
.sym 142929 $auto$alumacc.cc:474:replace_alu$9590.C[66]
.sym 142931 cic_i0.comb_stage[3][67]
.sym 142932 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[67]
.sym 142933 $auto$alumacc.cc:474:replace_alu$9590.C[67]
.sym 142935 cic_i0.comb_stage[3][68]
.sym 142936 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[68]
.sym 142937 $auto$alumacc.cc:474:replace_alu$9590.C[68]
.sym 142939 cic_i0.comb_stage[3][69]
.sym 142940 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[69]
.sym 142941 $auto$alumacc.cc:474:replace_alu$9590.C[69]
.sym 142943 cic_i0.comb_stage[3][70]
.sym 142944 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[70]
.sym 142945 $auto$alumacc.cc:474:replace_alu$9590.C[70]
.sym 142947 cic_i0.comb_stage[3][71]
.sym 142948 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[71]
.sym 142949 $auto$alumacc.cc:474:replace_alu$9590.C[71]
.sym 142951 cic_i0.comb_stage[3][72]
.sym 142952 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[72]
.sym 142953 $auto$alumacc.cc:474:replace_alu$9590.C[72]
.sym 142955 cic_i0.comb_stage[3][73]
.sym 142956 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[73]
.sym 142957 $auto$alumacc.cc:474:replace_alu$9590.C[73]
.sym 142959 cic_i0.comb_stage[3][74]
.sym 142960 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[74]
.sym 142961 $auto$alumacc.cc:474:replace_alu$9590.C[74]
.sym 142963 cic_i0.comb_stage[3][75]
.sym 142964 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[75]
.sym 142965 $auto$alumacc.cc:474:replace_alu$9590.C[75]
.sym 142967 cic_i0.comb_stage[3][76]
.sym 142968 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[76]
.sym 142969 $auto$alumacc.cc:474:replace_alu$9590.C[76]
.sym 142971 cic_i0.comb_stage[3][77]
.sym 142972 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[77]
.sym 142973 $auto$alumacc.cc:474:replace_alu$9590.C[77]
.sym 142975 cic_i0.comb_stage[3][78]
.sym 142976 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[78]
.sym 142977 $auto$alumacc.cc:474:replace_alu$9590.C[78]
.sym 142979 cic_i0.comb_stage[3][79]
.sym 142980 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[79]
.sym 142981 $auto$alumacc.cc:474:replace_alu$9590.C[79]
.sym 142983 cic_i0.comb_stage[3][80]
.sym 142984 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[80]
.sym 142985 $auto$alumacc.cc:474:replace_alu$9590.C[80]
.sym 142987 cic_i0.comb_stage[3][81]
.sym 142988 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[81]
.sym 142989 $auto$alumacc.cc:474:replace_alu$9590.C[81]
.sym 142991 cic_i0.comb_stage[3][82]
.sym 142992 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[82]
.sym 142993 $auto$alumacc.cc:474:replace_alu$9590.C[82]
.sym 142995 cic_i0.comb_stage[3][83]
.sym 142996 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[83]
.sym 142997 $auto$alumacc.cc:474:replace_alu$9590.C[83]
.sym 142999 cic_i0.comb_stage[3][84]
.sym 143000 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[84]
.sym 143001 $auto$alumacc.cc:474:replace_alu$9590.C[84]
.sym 143003 cic_i0.comb_stage[3][85]
.sym 143004 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[85]
.sym 143005 $auto$alumacc.cc:474:replace_alu$9590.C[85]
.sym 143007 cic_i0.comb_stage[3][86]
.sym 143008 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[86]
.sym 143009 $auto$alumacc.cc:474:replace_alu$9590.C[86]
.sym 143011 cic_i0.comb_stage[3][87]
.sym 143012 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[87]
.sym 143013 $auto$alumacc.cc:474:replace_alu$9590.C[87]
.sym 143015 cic_i0.comb_stage[3][88]
.sym 143016 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[88]
.sym 143017 $auto$alumacc.cc:474:replace_alu$9590.C[88]
.sym 143019 cic_i0.comb_stage[3][89]
.sym 143020 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[89]
.sym 143021 $auto$alumacc.cc:474:replace_alu$9590.C[89]
.sym 143023 cic_i0.comb_stage[3][90]
.sym 143024 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[90]
.sym 143025 $auto$alumacc.cc:474:replace_alu$9590.C[90]
.sym 143027 cic_i0.comb_stage[3][91]
.sym 143028 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[91]
.sym 143029 $auto$alumacc.cc:474:replace_alu$9590.C[91]
.sym 143031 cic_i0.comb_stage[3][92]
.sym 143032 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[92]
.sym 143033 $auto$alumacc.cc:474:replace_alu$9590.C[92]
.sym 143035 cic_i0.comb_stage[3][93]
.sym 143036 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[93]
.sym 143037 $auto$alumacc.cc:474:replace_alu$9590.C[93]
.sym 143039 cic_i0.comb_stage[3][94]
.sym 143040 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[94]
.sym 143041 $auto$alumacc.cc:474:replace_alu$9590.C[94]
.sym 143043 cic_i0.comb_stage[3][95]
.sym 143044 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[95]
.sym 143045 $auto$alumacc.cc:474:replace_alu$9590.C[95]
.sym 143047 cic_i0.comb_stage[3][96]
.sym 143048 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[96]
.sym 143049 $auto$alumacc.cc:474:replace_alu$9590.C[96]
.sym 143051 cic_i0.comb_stage[3][97]
.sym 143052 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[97]
.sym 143053 $auto$alumacc.cc:474:replace_alu$9590.C[97]
.sym 143055 cic_i0.comb_stage[3][98]
.sym 143056 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[98]
.sym 143057 $auto$alumacc.cc:474:replace_alu$9590.C[98]
.sym 143059 cic_i0.comb_stage[3][99]
.sym 143060 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[99]
.sym 143061 $auto$alumacc.cc:474:replace_alu$9590.C[99]
.sym 143063 cic_i0.comb_stage[3][100]
.sym 143064 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[100]
.sym 143065 $auto$alumacc.cc:474:replace_alu$9590.C[100]
.sym 143067 cic_i0.comb_stage[3][101]
.sym 143068 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[101]
.sym 143069 $auto$alumacc.cc:474:replace_alu$9590.C[101]
.sym 143071 cic_i0.comb_stage[3][102]
.sym 143072 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[102]
.sym 143073 $auto$alumacc.cc:474:replace_alu$9590.C[102]
.sym 143075 cic_i0.comb_stage[3][103]
.sym 143076 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[103]
.sym 143077 $auto$alumacc.cc:474:replace_alu$9590.C[103]
.sym 143079 cic_i0.comb_stage[3][104]
.sym 143080 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[104]
.sym 143081 $auto$alumacc.cc:474:replace_alu$9590.C[104]
.sym 143083 cic_i0.comb_stage[3][105]
.sym 143084 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[105]
.sym 143085 $auto$alumacc.cc:474:replace_alu$9590.C[105]
.sym 143086 cic_i0.int_stage[5][33]
.sym 143090 cic_i0.int_stage[5][44]
.sym 143094 cic_i0.int_stage[5][41]
.sym 143098 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 143102 cic_i0.comb_stage[1][49]
.sym 143106 cic_i0.comb_stage[1][71]
.sym 143110 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 143114 cic_i0.comb_stage[1][76]
.sym 143118 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 143122 cic_i0.comb_stage[0][56]
.sym 143126 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 143130 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 143134 cic_i0.comb_stage[1][81]
.sym 143138 cic_i0.comb_stage[1][84]
.sym 143142 cic_i0.int_stage[5][62]
.sym 143146 cic_i0.int_stage[5][58]
.sym 143150 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 143154 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 143158 cic_i0.int_stage[5][57]
.sym 143162 cic_i0.comb_stage[1][90]
.sym 143166 cic_i0.int_stage[5][56]
.sym 143170 cic_i0.comb_stage[0][64]
.sym 143174 cic_i0.int_stage[5][79]
.sym 143178 cic_i0.comb_stage[1][100]
.sym 143182 cic_i0.int_stage[5][65]
.sym 143186 cic_i0.int_stage[5][69]
.sym 143190 cic_i0.int_stage[5][64]
.sym 143194 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 143198 cic_i0.comb_stage[0][79]
.sym 143202 cic_i0.int_stage[5][74]
.sym 143206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 143211 cic_i0.int_stage[5][0]
.sym 143212 cic_i0.int_stage[4][0]
.sym 143214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 143218 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 143222 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 143226 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 143230 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 143234 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 143238 cic_i0.comb_stage[1][82]
.sym 143242 cic_i0.comb_stage[1][96]
.sym 143246 cic_i0.comb_stage[0][83]
.sym 143250 cic_i0.comb_stage[1][91]
.sym 143254 cic_i0.int_stage[5][81]
.sym 143258 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 143262 cic_i0.int_stage[5][82]
.sym 143266 cic_i0.comb_stage[1][93]
.sym 143270 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 143274 cic_i0.int_stage[5][90]
.sym 143278 cic_i0.int_stage[5][95]
.sym 143282 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 143286 cic_i0.comb_stage[1][104]
.sym 143290 cic_i0.comb_stage[1][101]
.sym 143294 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 143298 cic_i0.int_stage[5][91]
.sym 143302 cic_i0.comb_stage[0][96]
.sym 143306 cic_i0.int_stage[5][96]
.sym 143310 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 143314 cic_i0.comb_stage[0][101]
.sym 143318 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 143322 cic_i0.int_stage[5][98]
.sym 143326 cic_i0.comb_stage[0][92]
.sym 143330 cic_i0.int_stage[5][97]
.sym 143334 cic_i0.comb_stage[0][100]
.sym 143342 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 143354 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 143358 cic_i0.comb_stage[0][98]
.sym 143397 $PACKER_VCC_NET
.sym 143398 o_adcfb_p$SB_IO_OUT
.sym 143399 cos_delay[6]
.sym 143402 sine_11_16.negate_cos[1]
.sym 143403 sine_11_16.cos[9]
.sym 143406 cos[10]
.sym 143410 cos[6]
.sym 143414 sine_11_16.negate_cos[1]
.sym 143415 sine_11_16.cos[10]
.sym 143418 sine_11_16.negate_cos[1]
.sym 143419 sine_11_16.cos[13]
.sym 143422 o_adcfb_p$SB_IO_OUT
.sym 143423 cos_delay[10]
.sym 143426 sine_11_16.negate_cos[1]
.sym 143427 sine_11_16.cos[12]
.sym 143430 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 143434 cic_i0.comb_stage[4][91]
.sym 143438 cic_i0.comb_stage[4][77]
.sym 143442 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 143446 cic_i0.comb_stage[4][100]
.sym 143450 cic_i0.comb_stage[4][93]
.sym 143454 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 143458 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 143462 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 143466 cic_i0.comb_stage[4][82]
.sym 143470 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 143474 cic_i0.comb_stage[4][85]
.sym 143478 cic_i0.comb_stage[4][84]
.sym 143482 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 143486 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 143490 cic_i0.comb_stage[4][94]
.sym 143494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 143498 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 143502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 143506 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 143510 cic_i0.comb_stage[4][88]
.sym 143514 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 143518 cic_i0.comb_stage[4][74]
.sym 143522 cic_i0.comb_stage[4][86]
.sym 143526 cic_i0.comb_stage[4][52]
.sym 143530 cic_i0.comb_stage[4][57]
.sym 143534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 143538 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 143542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 143546 cic_i0.comb_stage[4][83]
.sym 143550 cic_i0.comb_stage[4][81]
.sym 143554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 143558 cic_i0.comb_stage[4][28]
.sym 143562 cic_i0.comb_stage[4][16]
.sym 143566 cic_i0.comb_stage[4][44]
.sym 143570 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 143574 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 143578 cic_i0.comb_stage[4][43]
.sym 143582 cic_i0.comb_stage[4][29]
.sym 143586 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 143590 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 143594 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 143598 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 143602 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 143606 $abc$29715$new_n2673_
.sym 143607 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 143608 min.i_array[8][4]
.sym 143609 min.shift_crc
.sym 143610 min.shift_crc
.sym 143614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 143618 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 143622 cic_i0.comb_stage[4][6]
.sym 143626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 143631 cic_i0.comb_stage[3][0]
.sym 143632 $abc$29715$auto$alumacc.cc:474:replace_alu$9590.BB[0]
.sym 143633 $PACKER_VCC_NET
.sym 143634 cic_i0.comb_stage[4][21]
.sym 143638 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 143642 cic_i0.comb_stage[4][0]
.sym 143646 cic_i0.comb_stage[4][19]
.sym 143650 cic_i0.comb_stage[3][0]
.sym 143655 cic_i0.comb_stage[4][0]
.sym 143656 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[0]
.sym 143659 cic_i0.comb_stage[4][1]
.sym 143660 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[1]
.sym 143663 cic_i0.comb_stage[4][2]
.sym 143664 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[2]
.sym 143667 cic_i0.comb_stage[4][3]
.sym 143668 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[3]
.sym 143671 cic_i0.comb_stage[4][4]
.sym 143672 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[4]
.sym 143675 cic_i0.comb_stage[4][5]
.sym 143676 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[5]
.sym 143679 cic_i0.comb_stage[4][6]
.sym 143680 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[6]
.sym 143683 cic_i0.comb_stage[4][7]
.sym 143684 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[7]
.sym 143687 cic_i0.comb_stage[4][8]
.sym 143688 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[8]
.sym 143691 cic_i0.comb_stage[4][9]
.sym 143692 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[9]
.sym 143695 cic_i0.comb_stage[4][10]
.sym 143696 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[10]
.sym 143699 cic_i0.comb_stage[4][11]
.sym 143700 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[11]
.sym 143703 cic_i0.comb_stage[4][12]
.sym 143704 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[12]
.sym 143707 cic_i0.comb_stage[4][13]
.sym 143708 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[13]
.sym 143711 cic_i0.comb_stage[4][14]
.sym 143712 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[14]
.sym 143715 cic_i0.comb_stage[4][15]
.sym 143716 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[15]
.sym 143719 cic_i0.comb_stage[4][16]
.sym 143720 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[16]
.sym 143723 cic_i0.comb_stage[4][17]
.sym 143724 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[17]
.sym 143727 cic_i0.comb_stage[4][18]
.sym 143728 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[18]
.sym 143731 cic_i0.comb_stage[4][19]
.sym 143732 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[19]
.sym 143735 cic_i0.comb_stage[4][20]
.sym 143736 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[20]
.sym 143739 cic_i0.comb_stage[4][21]
.sym 143740 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[21]
.sym 143743 cic_i0.comb_stage[4][22]
.sym 143744 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[22]
.sym 143747 cic_i0.comb_stage[4][23]
.sym 143748 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[23]
.sym 143751 cic_i0.comb_stage[4][24]
.sym 143752 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[24]
.sym 143755 cic_i0.comb_stage[4][25]
.sym 143756 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[25]
.sym 143759 cic_i0.comb_stage[4][26]
.sym 143760 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[26]
.sym 143763 cic_i0.comb_stage[4][27]
.sym 143764 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[27]
.sym 143767 cic_i0.comb_stage[4][28]
.sym 143768 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[28]
.sym 143771 cic_i0.comb_stage[4][29]
.sym 143772 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[29]
.sym 143775 cic_i0.comb_stage[4][30]
.sym 143776 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[30]
.sym 143779 cic_i0.comb_stage[4][31]
.sym 143780 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[31]
.sym 143783 cic_i0.comb_stage[4][32]
.sym 143784 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[32]
.sym 143787 cic_i0.comb_stage[4][33]
.sym 143788 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[33]
.sym 143791 cic_i0.comb_stage[4][34]
.sym 143792 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[34]
.sym 143795 cic_i0.comb_stage[4][35]
.sym 143796 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[35]
.sym 143799 cic_i0.comb_stage[4][36]
.sym 143800 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[36]
.sym 143803 cic_i0.comb_stage[4][37]
.sym 143804 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[37]
.sym 143807 cic_i0.comb_stage[4][38]
.sym 143808 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[38]
.sym 143811 cic_i0.comb_stage[4][39]
.sym 143812 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[39]
.sym 143815 cic_i0.comb_stage[4][40]
.sym 143816 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[40]
.sym 143819 cic_i0.comb_stage[4][41]
.sym 143820 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[41]
.sym 143823 cic_i0.comb_stage[4][42]
.sym 143824 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[42]
.sym 143827 cic_i0.comb_stage[4][43]
.sym 143828 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[43]
.sym 143831 cic_i0.comb_stage[4][44]
.sym 143832 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[44]
.sym 143835 cic_i0.comb_stage[4][45]
.sym 143836 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[45]
.sym 143839 cic_i0.comb_stage[4][46]
.sym 143840 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[46]
.sym 143843 cic_i0.comb_stage[4][47]
.sym 143844 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[47]
.sym 143847 cic_i0.comb_stage[4][48]
.sym 143848 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[48]
.sym 143851 cic_i0.comb_stage[4][49]
.sym 143852 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[49]
.sym 143855 cic_i0.comb_stage[4][50]
.sym 143856 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[50]
.sym 143859 cic_i0.comb_stage[4][51]
.sym 143860 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[51]
.sym 143863 cic_i0.comb_stage[4][52]
.sym 143864 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[52]
.sym 143867 cic_i0.comb_stage[4][53]
.sym 143868 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[53]
.sym 143871 cic_i0.comb_stage[4][54]
.sym 143872 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[54]
.sym 143875 cic_i0.comb_stage[4][55]
.sym 143876 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[55]
.sym 143879 cic_i0.comb_stage[4][56]
.sym 143880 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[56]
.sym 143883 cic_i0.comb_stage[4][57]
.sym 143884 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[57]
.sym 143887 cic_i0.comb_stage[4][58]
.sym 143888 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[58]
.sym 143891 cic_i0.comb_stage[4][59]
.sym 143892 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[59]
.sym 143895 cic_i0.comb_stage[4][60]
.sym 143896 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[60]
.sym 143899 cic_i0.comb_stage[4][61]
.sym 143900 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[61]
.sym 143903 cic_i0.comb_stage[4][62]
.sym 143904 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[62]
.sym 143907 cic_i0.comb_stage[4][63]
.sym 143908 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[63]
.sym 143911 cic_i0.comb_stage[4][64]
.sym 143912 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[64]
.sym 143915 cic_i0.comb_stage[4][65]
.sym 143916 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[65]
.sym 143919 cic_i0.comb_stage[4][66]
.sym 143920 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[66]
.sym 143923 cic_i0.comb_stage[4][67]
.sym 143924 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[67]
.sym 143927 cic_i0.comb_stage[4][68]
.sym 143928 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[68]
.sym 143931 cic_i0.comb_stage[4][69]
.sym 143932 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[69]
.sym 143935 cic_i0.comb_stage[4][70]
.sym 143936 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[70]
.sym 143939 cic_i0.comb_stage[4][71]
.sym 143940 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[71]
.sym 143943 cic_i0.comb_stage[4][72]
.sym 143944 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[72]
.sym 143947 cic_i0.comb_stage[4][73]
.sym 143948 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[73]
.sym 143951 cic_i0.comb_stage[4][74]
.sym 143952 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[74]
.sym 143955 cic_i0.comb_stage[4][75]
.sym 143956 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[75]
.sym 143959 cic_i0.comb_stage[4][76]
.sym 143960 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[76]
.sym 143963 cic_i0.comb_stage[4][77]
.sym 143964 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[77]
.sym 143967 cic_i0.comb_stage[4][78]
.sym 143968 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[78]
.sym 143971 cic_i0.comb_stage[4][79]
.sym 143972 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[79]
.sym 143975 cic_i0.comb_stage[4][80]
.sym 143976 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[80]
.sym 143979 cic_i0.comb_stage[4][81]
.sym 143980 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[81]
.sym 143983 cic_i0.comb_stage[4][82]
.sym 143984 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[82]
.sym 143987 cic_i0.comb_stage[4][83]
.sym 143988 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[83]
.sym 143991 cic_i0.comb_stage[4][84]
.sym 143992 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[84]
.sym 143995 cic_i0.comb_stage[4][85]
.sym 143996 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[85]
.sym 143999 cic_i0.comb_stage[4][86]
.sym 144000 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[86]
.sym 144003 cic_i0.comb_stage[4][87]
.sym 144004 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[87]
.sym 144007 cic_i0.comb_stage[4][88]
.sym 144008 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[88]
.sym 144011 cic_i0.comb_stage[4][89]
.sym 144012 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[89]
.sym 144015 cic_i0.comb_stage[4][90]
.sym 144016 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[90]
.sym 144017 $auto$alumacc.cc:474:replace_alu$9593.C[90]
.sym 144019 cic_i0.comb_stage[4][91]
.sym 144020 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[91]
.sym 144021 $auto$alumacc.cc:474:replace_alu$9593.C[91]
.sym 144023 cic_i0.comb_stage[4][92]
.sym 144024 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[92]
.sym 144025 $auto$alumacc.cc:474:replace_alu$9593.C[92]
.sym 144027 cic_i0.comb_stage[4][93]
.sym 144028 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[93]
.sym 144029 $auto$alumacc.cc:474:replace_alu$9593.C[93]
.sym 144031 cic_i0.comb_stage[4][94]
.sym 144032 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[94]
.sym 144033 $auto$alumacc.cc:474:replace_alu$9593.C[94]
.sym 144035 cic_i0.comb_stage[4][95]
.sym 144036 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[95]
.sym 144037 $auto$alumacc.cc:474:replace_alu$9593.C[95]
.sym 144039 cic_i0.comb_stage[4][96]
.sym 144040 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[96]
.sym 144041 $auto$alumacc.cc:474:replace_alu$9593.C[96]
.sym 144043 cic_i0.comb_stage[4][97]
.sym 144044 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[97]
.sym 144045 $auto$alumacc.cc:474:replace_alu$9593.C[97]
.sym 144047 cic_i0.comb_stage[4][98]
.sym 144048 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[98]
.sym 144049 $auto$alumacc.cc:474:replace_alu$9593.C[98]
.sym 144051 cic_i0.comb_stage[4][99]
.sym 144052 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[99]
.sym 144053 $auto$alumacc.cc:474:replace_alu$9593.C[99]
.sym 144055 cic_i0.comb_stage[4][100]
.sym 144056 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[100]
.sym 144057 $auto$alumacc.cc:474:replace_alu$9593.C[100]
.sym 144059 cic_i0.comb_stage[4][101]
.sym 144060 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[101]
.sym 144061 $auto$alumacc.cc:474:replace_alu$9593.C[101]
.sym 144063 cic_i0.comb_stage[4][102]
.sym 144064 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[102]
.sym 144065 $auto$alumacc.cc:474:replace_alu$9593.C[102]
.sym 144067 cic_i0.comb_stage[4][103]
.sym 144068 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[103]
.sym 144069 $auto$alumacc.cc:474:replace_alu$9593.C[103]
.sym 144071 cic_i0.comb_stage[4][104]
.sym 144072 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[104]
.sym 144073 $auto$alumacc.cc:474:replace_alu$9593.C[104]
.sym 144075 cic_i0.comb_stage[4][105]
.sym 144076 $abc$29715$auto$alumacc.cc:474:replace_alu$9593.BB[105]
.sym 144077 $auto$alumacc.cc:474:replace_alu$9593.C[105]
.sym 144078 cic_i0.comb_stage[0][42]
.sym 144082 cic_i0.comb_stage[1][63]
.sym 144086 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 144090 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 144094 cic_i0.comb_stage[1][58]
.sym 144098 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 144102 cic_i0.comb_stage[0][55]
.sym 144106 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 144110 cic_i0.comb_stage[0][53]
.sym 144114 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 144118 cic_i0.comb_stage[1][60]
.sym 144122 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 144126 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 144130 cic_i0.comb_stage[1][64]
.sym 144134 cic_i0.comb_stage[0][57]
.sym 144138 cic_i0.int_stage[5][48]
.sym 144142 cic_i0.comb_stage[1][75]
.sym 144146 cic_i0.int_stage[5][55]
.sym 144150 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 144154 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 144158 cic_i0.int_stage[5][49]
.sym 144162 cic_i0.int_stage[5][51]
.sym 144166 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 144170 cic_i0.comb_stage[1][88]
.sym 144174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 144178 cic_i0.comb_stage[0][69]
.sym 144182 cic_i0.int_stage[5][59]
.sym 144186 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 144190 cic_i0.int_stage[5][61]
.sym 144194 cic_i0.comb_stage[1][89]
.sym 144198 cic_i0.int_stage[5][67]
.sym 144202 cic_i0.comb_stage[0][65]
.sym 144206 cic_i0.int_stage[5][66]
.sym 144210 cic_i0.int_stage[5][70]
.sym 144214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 144218 cic_i0.int_stage[5][68]
.sym 144222 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 144226 cic_i0.comb_stage[0][74]
.sym 144230 cic_i0.comb_stage[0][84]
.sym 144234 cic_i0.int_stage[5][78]
.sym 144238 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 144242 cic_i0.comb_stage[0][82]
.sym 144246 cic_i0.int_stage[5][72]
.sym 144250 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 144254 cic_i0.int_stage[5][73]
.sym 144258 cic_i0.comb_stage[0][72]
.sym 144262 cic_i0.comb_stage[0][86]
.sym 144266 cic_i0.comb_stage[0][94]
.sym 144270 cic_i0.int_stage[5][84]
.sym 144274 cic_i0.int_stage[5][87]
.sym 144278 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 144282 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 144286 cic_i0.comb_stage[0][91]
.sym 144290 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 144294 cic_i0.comb_stage[0][95]
.sym 144298 cic_i0.comb_stage[1][103]
.sym 144302 cic_i0.comb_stage[0][90]
.sym 144306 cic_i0.int_stage[5][94]
.sym 144310 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 144314 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 144318 cic_i0.comb_stage[1][98]
.sym 144322 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 144326 cic_i0.comb_stage[0][97]
.sym 144330 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 144422 sine_11_16.negate_cos[1]
.sym 144423 sine_11_16.cos[8]
.sym 144426 cos[13]
.sym 144434 cos[8]
.sym 144438 cos[3]
.sym 144442 o_adcfb_p$SB_IO_OUT
.sym 144443 cos_delay[13]
.sym 144446 o_adcfb_p$SB_IO_OUT
.sym 144447 cos_delay[3]
.sym 144450 cos[9]
.sym 144454 sine_11_16.data_cos[2]
.sym 144458 sine_11_16.data_cos[5]
.sym 144462 sine_11_16.data_cos[1]
.sym 144466 o_adcfb_p$SB_IO_OUT
.sym 144467 cos_delay[9]
.sym 144470 sine_11_16.data_cos[7]
.sym 144474 sine_11_16.data_cos[0]
.sym 144478 o_adcfb_p$SB_IO_OUT
.sym 144479 cos_delay[8]
.sym 144482 sine_11_16.data_cos[4]
.sym 144486 cic_i0.comb_stage[3][15]
.sym 144490 cic_i0.comb_stage[3][7]
.sym 144494 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 144502 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 144514 cic_i0.comb_stage[3][17]
.sym 144518 cic_i0.comb_stage[3][98]
.sym 144522 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 144526 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 144530 cic_i0.comb_stage[4][60]
.sym 144534 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 144538 cic_i0.comb_stage[4][89]
.sym 144542 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 144546 cic_i0.comb_stage[4][95]
.sym 144550 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 144554 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 144558 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 144562 cic_i0.comb_stage[4][38]
.sym 144566 cic_i0.comb_stage[4][101]
.sym 144570 cic_i0.comb_stage[4][102]
.sym 144574 cic_i0.comb_stage[4][87]
.sym 144578 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 144582 cic_i0.comb_stage[4][76]
.sym 144586 cic_i0.comb_stage[4][24]
.sym 144590 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 144594 cic_i0.comb_stage[4][61]
.sym 144598 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 144602 cic_i0.comb_stage[4][53]
.sym 144606 cic_i0.comb_stage[4][75]
.sym 144610 cic_i0.comb_stage[4][20]
.sym 144614 i0_long[91]
.sym 144618 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 144622 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 144626 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 144630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 144634 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 144638 i0_long[99]
.sym 144642 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 144646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 144650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 144654 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 144658 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 144662 i0_long[103]
.sym 144666 i0_long[95]
.sym 144670 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 144674 i0_long[97]
.sym 144678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 144682 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 144686 cic_i0.comb_stage[4][9]
.sym 144690 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 144694 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 144698 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 144702 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 144706 cic_i0.comb_stage[4][23]
.sym 144710 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 144714 cic_i0.comb_stage[4][31]
.sym 144718 cic_i0.comb_stage[4][17]
.sym 144722 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 144726 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 144730 cic_i0.comb_stage[4][22]
.sym 144734 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 144738 cic_i0.comb_stage[1][56]
.sym 144742 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 144746 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 144750 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 144754 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 144758 cic_i0.comb_stage[4][39]
.sym 144762 cic_i0.comb_stage[4][32]
.sym 144766 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 144770 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 144774 cic_i0.comb_stage[4][33]
.sym 144778 cic_i0.comb_stage[4][40]
.sym 144782 cic_i0.comb_stage[4][36]
.sym 144786 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 144790 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 144794 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 144798 cic_i0.comb_stage[4][41]
.sym 144802 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 144806 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 144810 i0_long[94]
.sym 144814 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 144818 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 144822 i0_long[101]
.sym 144826 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 144830 i0_long[93]
.sym 144834 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 144838 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 144842 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 144846 cic_i0.comb_stage[1][6]
.sym 144850 cic_i0.comb_stage[1][39]
.sym 144854 cic_i0.comb_stage[4][48]
.sym 144858 cic_i0.comb_stage[4][50]
.sym 144862 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 144866 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 144870 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 144874 i0_long[102]
.sym 144878 i0_long[104]
.sym 144882 i0_long[98]
.sym 144886 i0_long[100]
.sym 144890 i0_long[96]
.sym 144894 i0_long[105]
.sym 144898 i0_long[92]
.sym 144902 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 144906 cic_i0.comb_stage[0][0]
.sym 144910 cic_i0.comb_stage[4][66]
.sym 144914 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 144918 cic_i0.comb_stage[4][68]
.sym 144922 cic_i0.comb_stage[1][69]
.sym 144927 cic_i0.comb_stage[0][0]
.sym 144928 $abc$29715$auto$alumacc.cc:474:replace_alu$9581.BB[0]
.sym 144929 $PACKER_VCC_NET
.sym 144930 cic_i0.comb_stage[1][67]
.sym 144934 cic_i0.comb_stage[1][42]
.sym 144938 cic_i0.int_stage[5][1]
.sym 144942 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 144946 cic_i0.comb_stage[1][25]
.sym 144950 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 144954 cic_i0.int_stage[5][5]
.sym 144958 cic_i0.int_stage[5][0]
.sym 144962 cic_i0.comb_stage[0][1]
.sym 144966 cic_i0.int_stage[5][8]
.sym 144970 cic_i0.int_stage[5][7]
.sym 144974 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 144978 cic_i0.comb_stage[1][37]
.sym 144982 cic_i0.int_stage[5][11]
.sym 144986 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 144990 cic_i0.comb_stage[0][12]
.sym 144994 cic_i0.int_stage[5][3]
.sym 144998 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 145002 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 145006 cic_i0.comb_stage[4][80]
.sym 145010 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 145014 cic_i0.comb_stage[0][22]
.sym 145018 cic_i0.comb_stage[0][16]
.sym 145022 cic_i0.int_stage[5][15]
.sym 145026 cic_i0.int_stage[5][12]
.sym 145030 cic_i0.int_stage[5][22]
.sym 145034 cic_i0.int_stage[5][16]
.sym 145038 cic_i0.int_stage[5][17]
.sym 145042 cic_i0.int_stage[5][21]
.sym 145046 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 145050 cic_i0.comb_stage[1][40]
.sym 145054 cic_i0.int_stage[5][20]
.sym 145058 cic_i0.int_stage[5][23]
.sym 145062 cic_i0.comb_stage[0][27]
.sym 145066 cic_i0.int_stage[5][30]
.sym 145070 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 145074 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 145078 cic_i0.comb_stage[1][57]
.sym 145082 cic_i0.int_stage[5][25]
.sym 145086 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 145090 cic_i0.comb_stage[1][48]
.sym 145094 cic_i0.int_stage[5][34]
.sym 145098 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 145102 cic_i0.int_stage[5][32]
.sym 145106 cic_i0.int_stage[5][35]
.sym 145110 cic_i0.comb_stage[1][61]
.sym 145114 cic_i0.comb_stage[0][41]
.sym 145118 cic_i0.int_stage[5][36]
.sym 145122 cic_i0.int_stage[5][39]
.sym 145126 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 145130 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 145134 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 145138 cic_i0.int_stage[5][46]
.sym 145142 cic_i0.int_stage[5][40]
.sym 145146 cic_i0.comb_stage[1][70]
.sym 145150 cic_i0.comb_stage[0][48]
.sym 145154 cic_i0.comb_stage[0][49]
.sym 145158 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 145162 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 145166 cic_i0.comb_stage[0][58]
.sym 145170 cic_i0.comb_stage[0][60]
.sym 145174 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 145178 cic_i0.comb_stage[1][77]
.sym 145182 cic_i0.int_stage[5][60]
.sym 145186 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 145190 cic_i0.comb_stage[0][67]
.sym 145194 cic_i0.comb_stage[0][62]
.sym 145198 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 145202 cic_i0.comb_stage[0][68]
.sym 145206 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 145210 cic_i0.comb_stage[0][66]
.sym 145214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 145218 cic_i0.comb_stage[0][70]
.sym 145222 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 145226 cic_i0.comb_stage[0][73]
.sym 145230 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 145234 cic_i0.comb_stage[0][75]
.sym 145238 cic_i0.comb_stage[0][78]
.sym 145242 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 145246 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 145250 cic_i0.comb_stage[0][76]
.sym 145254 cic_i0.int_stage[5][75]
.sym 145258 cic_i0.int_stage[5][77]
.sym 145262 cic_i0.int_stage[5][76]
.sym 145266 cic_i0.comb_stage[0][87]
.sym 145270 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 145274 cic_i0.comb_stage[0][80]
.sym 145278 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 145282 cic_i0.comb_stage[0][81]
.sym 145298 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 145303 $PACKER_VCC_NET
.sym 145304 cic_i0.dec[0]
.sym 145306 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 145310 $abc$29715$auto$ice40_ffinit.cc:141:execute$29699
.sym 145314 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 145315 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 145316 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 145319 cic_i0.dec[0]
.sym 145324 cic_i0.dec[1]
.sym 145328 cic_i0.dec[2]
.sym 145329 $auto$alumacc.cc:474:replace_alu$9626.C[2]
.sym 145332 cic_i0.dec[3]
.sym 145333 $auto$alumacc.cc:474:replace_alu$9626.C[3]
.sym 145336 cic_i0.dec[4]
.sym 145337 $auto$alumacc.cc:474:replace_alu$9626.C[4]
.sym 145340 cic_i0.dec[5]
.sym 145341 $auto$alumacc.cc:474:replace_alu$9626.C[5]
.sym 145344 cic_i0.dec[6]
.sym 145345 $auto$alumacc.cc:474:replace_alu$9626.C[6]
.sym 145348 cic_i0.dec[7]
.sym 145349 $auto$alumacc.cc:474:replace_alu$9626.C[7]
.sym 145352 cic_i0.dec[8]
.sym 145353 $auto$alumacc.cc:474:replace_alu$9626.C[8]
.sym 145356 cic_i0.dec[9]
.sym 145357 $auto$alumacc.cc:474:replace_alu$9626.C[9]
.sym 145360 cic_i0.dec[10]
.sym 145361 $auto$alumacc.cc:474:replace_alu$9626.C[10]
.sym 145364 cic_i0.dec[11]
.sym 145365 $auto$alumacc.cc:474:replace_alu$9626.C[11]
.sym 145368 cic_i0.dec[12]
.sym 145369 $auto$alumacc.cc:474:replace_alu$9626.C[12]
.sym 145372 cic_i0.dec[13]
.sym 145373 $auto$alumacc.cc:474:replace_alu$9626.C[13]
.sym 145376 cic_i0.dec[14]
.sym 145377 $auto$alumacc.cc:474:replace_alu$9626.C[14]
.sym 145380 cic_i0.dec[15]
.sym 145381 $auto$alumacc.cc:474:replace_alu$9626.C[15]
.sym 145384 cic_i0.dec[16]
.sym 145385 $auto$alumacc.cc:474:replace_alu$9626.C[16]
.sym 145388 dclk
.sym 145389 $auto$alumacc.cc:474:replace_alu$9626.C[17]
.sym 145450 cos[15]
.sym 145454 cos[12]
.sym 145462 cos[11]
.sym 145466 sine_11_16.negate_cos[1]
.sym 145467 sine_11_16.cos[11]
.sym 145470 sine_11_16.negate_cos[1]
.sym 145471 sine_11_16.cos[15]
.sym 145478 sine_11_16.negate_cos[1]
.sym 145479 sine_11_16.cos[5]
.sym 145482 sine_11_16.negate_cos[1]
.sym 145483 sine_11_16.cos[7]
.sym 145486 sine_11_16.negate_cos[1]
.sym 145487 sine_11_16.cos[4]
.sym 145490 sine_11_16.negate_cos[1]
.sym 145491 sine_11_16.cos[2]
.sym 145494 sine_11_16.negate_cos[1]
.sym 145495 sine_11_16.cos[14]
.sym 145498 sine_11_16.cos[0]
.sym 145499 sine_11_16.negate_cos[1]
.sym 145502 sine_11_16.negate_cos[1]
.sym 145503 sine_11_16.cos[1]
.sym 145506 cos[7]
.sym 145510 o_adcfb_p$SB_IO_OUT
.sym 145511 cos_delay[4]
.sym 145514 o_adcfb_p$SB_IO_OUT
.sym 145515 cos_delay[7]
.sym 145518 o_adcfb_p$SB_IO_OUT
.sym 145519 cos_delay[0]
.sym 145522 cos[0]
.sym 145529 q0[9]
.sym 145530 o_adcfb_p$SB_IO_OUT
.sym 145531 cos_delay[11]
.sym 145534 cos[4]
.sym 145538 o_adcfb_p$SB_IO_OUT
.sym 145539 cos_delay[12]
.sym 145554 o_adcfb_p$SB_IO_OUT
.sym 145555 cos_delay[15]
.sym 145574 cic_i0.comb_stage[4][35]
.sym 145578 cic_i0.comb_stage[3][28]
.sym 145582 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 145586 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 145598 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 145602 cic_i0.comb_stage[4][90]
.sym 145606 cic_i0.comb_stage[4][99]
.sym 145610 cic_i0.comb_stage[4][96]
.sym 145614 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 145618 cic_i0.comb_stage[4][73]
.sym 145622 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 145626 cic_i0.comb_stage[3][26]
.sym 145630 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 145634 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 145638 cic_i0.comb_stage[4][103]
.sym 145642 cic_i0.comb_stage[4][104]
.sym 145646 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 145650 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 145654 cic_i0.comb_stage[4][55]
.sym 145658 cic_i0.comb_stage[4][34]
.sym 145662 cic_i0.comb_stage[4][3]
.sym 145666 cic_i0.comb_stage[4][26]
.sym 145670 cic_i0.comb_stage[4][71]
.sym 145674 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 145678 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 145682 cic_i0.comb_stage[4][25]
.sym 145686 cic_i0.comb_stage[3][6]
.sym 145690 cic_i0.comb_stage[4][4]
.sym 145694 cic_i0.comb_stage[4][1]
.sym 145698 cic_i0.comb_stage[4][2]
.sym 145702 cic_i0.comb_stage[4][5]
.sym 145706 cic_i0.comb_stage[4][37]
.sym 145710 cic_i0.comb_stage[4][12]
.sym 145714 cic_i0.comb_stage[4][13]
.sym 145718 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 145722 cic_i0.comb_stage[4][7]
.sym 145726 cic_i0.comb_stage[4][18]
.sym 145730 cic_i0.comb_stage[4][14]
.sym 145734 cic_i0.comb_stage[3][89]
.sym 145738 cic_i0.comb_stage[3][19]
.sym 145742 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 145746 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 145750 cic_i0.comb_stage[1][46]
.sym 145754 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 145758 cic_i0.comb_stage[4][72]
.sym 145762 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 145766 cic_i0.comb_stage[4][30]
.sym 145770 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 145774 cic_i0.comb_stage[4][27]
.sym 145778 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 145782 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 145786 cic_i0.comb_stage[0][6]
.sym 145790 cic_i0.comb_stage[4][78]
.sym 145794 cic_i0.comb_stage[4][64]
.sym 145798 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 145802 cic_i0.comb_stage[4][54]
.sym 145806 cic_i0.comb_stage[1][31]
.sym 145810 cic_i0.comb_stage[4][45]
.sym 145814 cic_i0.comb_stage[0][8]
.sym 145818 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 145822 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 145826 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 145830 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 145831 min.data[20]
.sym 145834 cic_i0.comb_stage[4][51]
.sym 145838 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 145842 cic_i0.comb_stage[4][46]
.sym 145846 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 145850 cic_i0.comb_stage[4][42]
.sym 145854 cic_i0.comb_stage[4][70]
.sym 145858 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 145862 cic_i0.comb_stage[4][65]
.sym 145866 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 145870 cic_i0.comb_stage[4][69]
.sym 145874 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 145878 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 145882 cic_i0.comb_stage[4][49]
.sym 145886 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 145890 cic_i0.comb_stage[4][58]
.sym 145894 cic_i0.int_stage[5][2]
.sym 145898 cic_i0.comb_stage[0][5]
.sym 145902 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 145906 cic_i0.comb_stage[4][62]
.sym 145910 cic_i0.comb_stage[0][2]
.sym 145914 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 145918 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 145922 min.data[22]
.sym 145923 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 145924 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 145925 min.data[30]
.sym 145926 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 145930 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 145934 cic_i0.comb_stage[4][56]
.sym 145938 cic_i0.comb_stage[0][14]
.sym 145942 cic_i0.comb_stage[4][59]
.sym 145946 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 145950 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 145954 cic_i0.comb_stage[4][63]
.sym 145958 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 145962 cic_i0.comb_stage[0][20]
.sym 145966 cic_i0.comb_stage[0][3]
.sym 145970 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 145974 cic_i0.int_stage[5][4]
.sym 145978 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 145982 cic_i0.comb_stage[4][67]
.sym 145986 cic_i0.int_stage[5][6]
.sym 145991 cic_i0.int_stage[1][0]
.sym 145992 cic_i0.int_stage[2][0]
.sym 145995 cic_i0.int_stage[1][1]
.sym 145996 cic_i0.int_stage[2][1]
.sym 145997 $auto$alumacc.cc:474:replace_alu$9569.C[1]
.sym 145999 cic_i0.int_stage[1][2]
.sym 146000 cic_i0.int_stage[2][2]
.sym 146001 $auto$alumacc.cc:474:replace_alu$9569.C[2]
.sym 146003 cic_i0.int_stage[1][3]
.sym 146004 cic_i0.int_stage[2][3]
.sym 146005 $auto$alumacc.cc:474:replace_alu$9569.C[3]
.sym 146007 cic_i0.int_stage[1][4]
.sym 146008 cic_i0.int_stage[2][4]
.sym 146009 $auto$alumacc.cc:474:replace_alu$9569.C[4]
.sym 146011 cic_i0.int_stage[1][5]
.sym 146012 cic_i0.int_stage[2][5]
.sym 146013 $auto$alumacc.cc:474:replace_alu$9569.C[5]
.sym 146015 cic_i0.int_stage[1][6]
.sym 146016 cic_i0.int_stage[2][6]
.sym 146017 $auto$alumacc.cc:474:replace_alu$9569.C[6]
.sym 146019 cic_i0.int_stage[1][7]
.sym 146020 cic_i0.int_stage[2][7]
.sym 146021 $auto$alumacc.cc:474:replace_alu$9569.C[7]
.sym 146023 cic_i0.int_stage[1][8]
.sym 146024 cic_i0.int_stage[2][8]
.sym 146025 $auto$alumacc.cc:474:replace_alu$9569.C[8]
.sym 146027 cic_i0.int_stage[1][9]
.sym 146028 cic_i0.int_stage[2][9]
.sym 146029 $auto$alumacc.cc:474:replace_alu$9569.C[9]
.sym 146031 cic_i0.int_stage[1][10]
.sym 146032 cic_i0.int_stage[2][10]
.sym 146033 $auto$alumacc.cc:474:replace_alu$9569.C[10]
.sym 146035 cic_i0.int_stage[1][11]
.sym 146036 cic_i0.int_stage[2][11]
.sym 146037 $auto$alumacc.cc:474:replace_alu$9569.C[11]
.sym 146039 cic_i0.int_stage[1][12]
.sym 146040 cic_i0.int_stage[2][12]
.sym 146041 $auto$alumacc.cc:474:replace_alu$9569.C[12]
.sym 146043 cic_i0.int_stage[1][13]
.sym 146044 cic_i0.int_stage[2][13]
.sym 146045 $auto$alumacc.cc:474:replace_alu$9569.C[13]
.sym 146047 cic_i0.int_stage[1][14]
.sym 146048 cic_i0.int_stage[2][14]
.sym 146049 $auto$alumacc.cc:474:replace_alu$9569.C[14]
.sym 146051 cic_i0.int_stage[1][15]
.sym 146052 cic_i0.int_stage[2][15]
.sym 146053 $auto$alumacc.cc:474:replace_alu$9569.C[15]
.sym 146055 cic_i0.int_stage[1][16]
.sym 146056 cic_i0.int_stage[2][16]
.sym 146057 $auto$alumacc.cc:474:replace_alu$9569.C[16]
.sym 146059 cic_i0.int_stage[1][17]
.sym 146060 cic_i0.int_stage[2][17]
.sym 146061 $auto$alumacc.cc:474:replace_alu$9569.C[17]
.sym 146063 cic_i0.int_stage[1][18]
.sym 146064 cic_i0.int_stage[2][18]
.sym 146065 $auto$alumacc.cc:474:replace_alu$9569.C[18]
.sym 146067 cic_i0.int_stage[1][19]
.sym 146068 cic_i0.int_stage[2][19]
.sym 146069 $auto$alumacc.cc:474:replace_alu$9569.C[19]
.sym 146071 cic_i0.int_stage[1][20]
.sym 146072 cic_i0.int_stage[2][20]
.sym 146073 $auto$alumacc.cc:474:replace_alu$9569.C[20]
.sym 146075 cic_i0.int_stage[1][21]
.sym 146076 cic_i0.int_stage[2][21]
.sym 146077 $auto$alumacc.cc:474:replace_alu$9569.C[21]
.sym 146079 cic_i0.int_stage[1][22]
.sym 146080 cic_i0.int_stage[2][22]
.sym 146081 $auto$alumacc.cc:474:replace_alu$9569.C[22]
.sym 146083 cic_i0.int_stage[1][23]
.sym 146084 cic_i0.int_stage[2][23]
.sym 146085 $auto$alumacc.cc:474:replace_alu$9569.C[23]
.sym 146087 cic_i0.int_stage[1][24]
.sym 146088 cic_i0.int_stage[2][24]
.sym 146089 $auto$alumacc.cc:474:replace_alu$9569.C[24]
.sym 146091 cic_i0.int_stage[1][25]
.sym 146092 cic_i0.int_stage[2][25]
.sym 146093 $auto$alumacc.cc:474:replace_alu$9569.C[25]
.sym 146095 cic_i0.int_stage[1][26]
.sym 146096 cic_i0.int_stage[2][26]
.sym 146097 $auto$alumacc.cc:474:replace_alu$9569.C[26]
.sym 146099 cic_i0.int_stage[1][27]
.sym 146100 cic_i0.int_stage[2][27]
.sym 146101 $auto$alumacc.cc:474:replace_alu$9569.C[27]
.sym 146103 cic_i0.int_stage[1][28]
.sym 146104 cic_i0.int_stage[2][28]
.sym 146105 $auto$alumacc.cc:474:replace_alu$9569.C[28]
.sym 146107 cic_i0.int_stage[1][29]
.sym 146108 cic_i0.int_stage[2][29]
.sym 146109 $auto$alumacc.cc:474:replace_alu$9569.C[29]
.sym 146111 cic_i0.int_stage[1][30]
.sym 146112 cic_i0.int_stage[2][30]
.sym 146113 $auto$alumacc.cc:474:replace_alu$9569.C[30]
.sym 146115 cic_i0.int_stage[1][31]
.sym 146116 cic_i0.int_stage[2][31]
.sym 146117 $auto$alumacc.cc:474:replace_alu$9569.C[31]
.sym 146119 cic_i0.int_stage[1][32]
.sym 146120 cic_i0.int_stage[2][32]
.sym 146121 $auto$alumacc.cc:474:replace_alu$9569.C[32]
.sym 146123 cic_i0.int_stage[1][33]
.sym 146124 cic_i0.int_stage[2][33]
.sym 146125 $auto$alumacc.cc:474:replace_alu$9569.C[33]
.sym 146127 cic_i0.int_stage[1][34]
.sym 146128 cic_i0.int_stage[2][34]
.sym 146129 $auto$alumacc.cc:474:replace_alu$9569.C[34]
.sym 146131 cic_i0.int_stage[1][35]
.sym 146132 cic_i0.int_stage[2][35]
.sym 146133 $auto$alumacc.cc:474:replace_alu$9569.C[35]
.sym 146135 cic_i0.int_stage[1][36]
.sym 146136 cic_i0.int_stage[2][36]
.sym 146137 $auto$alumacc.cc:474:replace_alu$9569.C[36]
.sym 146139 cic_i0.int_stage[1][37]
.sym 146140 cic_i0.int_stage[2][37]
.sym 146141 $auto$alumacc.cc:474:replace_alu$9569.C[37]
.sym 146143 cic_i0.int_stage[1][38]
.sym 146144 cic_i0.int_stage[2][38]
.sym 146145 $auto$alumacc.cc:474:replace_alu$9569.C[38]
.sym 146147 cic_i0.int_stage[1][39]
.sym 146148 cic_i0.int_stage[2][39]
.sym 146149 $auto$alumacc.cc:474:replace_alu$9569.C[39]
.sym 146151 cic_i0.int_stage[1][40]
.sym 146152 cic_i0.int_stage[2][40]
.sym 146153 $auto$alumacc.cc:474:replace_alu$9569.C[40]
.sym 146155 cic_i0.int_stage[1][41]
.sym 146156 cic_i0.int_stage[2][41]
.sym 146157 $auto$alumacc.cc:474:replace_alu$9569.C[41]
.sym 146159 cic_i0.int_stage[1][42]
.sym 146160 cic_i0.int_stage[2][42]
.sym 146161 $auto$alumacc.cc:474:replace_alu$9569.C[42]
.sym 146163 cic_i0.int_stage[1][43]
.sym 146164 cic_i0.int_stage[2][43]
.sym 146165 $auto$alumacc.cc:474:replace_alu$9569.C[43]
.sym 146167 cic_i0.int_stage[1][44]
.sym 146168 cic_i0.int_stage[2][44]
.sym 146169 $auto$alumacc.cc:474:replace_alu$9569.C[44]
.sym 146171 cic_i0.int_stage[1][45]
.sym 146172 cic_i0.int_stage[2][45]
.sym 146173 $auto$alumacc.cc:474:replace_alu$9569.C[45]
.sym 146175 cic_i0.int_stage[1][46]
.sym 146176 cic_i0.int_stage[2][46]
.sym 146177 $auto$alumacc.cc:474:replace_alu$9569.C[46]
.sym 146179 cic_i0.int_stage[1][47]
.sym 146180 cic_i0.int_stage[2][47]
.sym 146181 $auto$alumacc.cc:474:replace_alu$9569.C[47]
.sym 146183 cic_i0.int_stage[1][48]
.sym 146184 cic_i0.int_stage[2][48]
.sym 146185 $auto$alumacc.cc:474:replace_alu$9569.C[48]
.sym 146187 cic_i0.int_stage[1][49]
.sym 146188 cic_i0.int_stage[2][49]
.sym 146189 $auto$alumacc.cc:474:replace_alu$9569.C[49]
.sym 146191 cic_i0.int_stage[1][50]
.sym 146192 cic_i0.int_stage[2][50]
.sym 146193 $auto$alumacc.cc:474:replace_alu$9569.C[50]
.sym 146195 cic_i0.int_stage[1][51]
.sym 146196 cic_i0.int_stage[2][51]
.sym 146197 $auto$alumacc.cc:474:replace_alu$9569.C[51]
.sym 146199 cic_i0.int_stage[1][52]
.sym 146200 cic_i0.int_stage[2][52]
.sym 146201 $auto$alumacc.cc:474:replace_alu$9569.C[52]
.sym 146203 cic_i0.int_stage[1][53]
.sym 146204 cic_i0.int_stage[2][53]
.sym 146205 $auto$alumacc.cc:474:replace_alu$9569.C[53]
.sym 146207 cic_i0.int_stage[1][54]
.sym 146208 cic_i0.int_stage[2][54]
.sym 146209 $auto$alumacc.cc:474:replace_alu$9569.C[54]
.sym 146211 cic_i0.int_stage[1][55]
.sym 146212 cic_i0.int_stage[2][55]
.sym 146213 $auto$alumacc.cc:474:replace_alu$9569.C[55]
.sym 146215 cic_i0.int_stage[1][56]
.sym 146216 cic_i0.int_stage[2][56]
.sym 146217 $auto$alumacc.cc:474:replace_alu$9569.C[56]
.sym 146219 cic_i0.int_stage[1][57]
.sym 146220 cic_i0.int_stage[2][57]
.sym 146221 $auto$alumacc.cc:474:replace_alu$9569.C[57]
.sym 146223 cic_i0.int_stage[1][58]
.sym 146224 cic_i0.int_stage[2][58]
.sym 146225 $auto$alumacc.cc:474:replace_alu$9569.C[58]
.sym 146227 cic_i0.int_stage[1][59]
.sym 146228 cic_i0.int_stage[2][59]
.sym 146229 $auto$alumacc.cc:474:replace_alu$9569.C[59]
.sym 146231 cic_i0.int_stage[1][60]
.sym 146232 cic_i0.int_stage[2][60]
.sym 146233 $auto$alumacc.cc:474:replace_alu$9569.C[60]
.sym 146235 cic_i0.int_stage[1][61]
.sym 146236 cic_i0.int_stage[2][61]
.sym 146237 $auto$alumacc.cc:474:replace_alu$9569.C[61]
.sym 146239 cic_i0.int_stage[1][62]
.sym 146240 cic_i0.int_stage[2][62]
.sym 146241 $auto$alumacc.cc:474:replace_alu$9569.C[62]
.sym 146243 cic_i0.int_stage[1][63]
.sym 146244 cic_i0.int_stage[2][63]
.sym 146245 $auto$alumacc.cc:474:replace_alu$9569.C[63]
.sym 146247 cic_i0.int_stage[1][64]
.sym 146248 cic_i0.int_stage[2][64]
.sym 146249 $auto$alumacc.cc:474:replace_alu$9569.C[64]
.sym 146251 cic_i0.int_stage[1][65]
.sym 146252 cic_i0.int_stage[2][65]
.sym 146253 $auto$alumacc.cc:474:replace_alu$9569.C[65]
.sym 146255 cic_i0.int_stage[1][66]
.sym 146256 cic_i0.int_stage[2][66]
.sym 146257 $auto$alumacc.cc:474:replace_alu$9569.C[66]
.sym 146259 cic_i0.int_stage[1][67]
.sym 146260 cic_i0.int_stage[2][67]
.sym 146261 $auto$alumacc.cc:474:replace_alu$9569.C[67]
.sym 146263 cic_i0.int_stage[1][68]
.sym 146264 cic_i0.int_stage[2][68]
.sym 146265 $auto$alumacc.cc:474:replace_alu$9569.C[68]
.sym 146267 cic_i0.int_stage[1][69]
.sym 146268 cic_i0.int_stage[2][69]
.sym 146269 $auto$alumacc.cc:474:replace_alu$9569.C[69]
.sym 146271 cic_i0.int_stage[1][70]
.sym 146272 cic_i0.int_stage[2][70]
.sym 146273 $auto$alumacc.cc:474:replace_alu$9569.C[70]
.sym 146275 cic_i0.int_stage[1][71]
.sym 146276 cic_i0.int_stage[2][71]
.sym 146277 $auto$alumacc.cc:474:replace_alu$9569.C[71]
.sym 146279 cic_i0.int_stage[1][72]
.sym 146280 cic_i0.int_stage[2][72]
.sym 146281 $auto$alumacc.cc:474:replace_alu$9569.C[72]
.sym 146283 cic_i0.int_stage[1][73]
.sym 146284 cic_i0.int_stage[2][73]
.sym 146285 $auto$alumacc.cc:474:replace_alu$9569.C[73]
.sym 146287 cic_i0.int_stage[1][74]
.sym 146288 cic_i0.int_stage[2][74]
.sym 146289 $auto$alumacc.cc:474:replace_alu$9569.C[74]
.sym 146291 cic_i0.int_stage[1][75]
.sym 146292 cic_i0.int_stage[2][75]
.sym 146293 $auto$alumacc.cc:474:replace_alu$9569.C[75]
.sym 146295 cic_i0.int_stage[1][76]
.sym 146296 cic_i0.int_stage[2][76]
.sym 146297 $auto$alumacc.cc:474:replace_alu$9569.C[76]
.sym 146299 cic_i0.int_stage[1][77]
.sym 146300 cic_i0.int_stage[2][77]
.sym 146301 $auto$alumacc.cc:474:replace_alu$9569.C[77]
.sym 146303 cic_i0.int_stage[1][78]
.sym 146304 cic_i0.int_stage[2][78]
.sym 146305 $auto$alumacc.cc:474:replace_alu$9569.C[78]
.sym 146307 cic_i0.int_stage[1][79]
.sym 146308 cic_i0.int_stage[2][79]
.sym 146309 $auto$alumacc.cc:474:replace_alu$9569.C[79]
.sym 146311 cic_i0.int_stage[1][80]
.sym 146312 cic_i0.int_stage[2][80]
.sym 146313 $auto$alumacc.cc:474:replace_alu$9569.C[80]
.sym 146315 cic_i0.int_stage[1][81]
.sym 146316 cic_i0.int_stage[2][81]
.sym 146317 $auto$alumacc.cc:474:replace_alu$9569.C[81]
.sym 146319 cic_i0.int_stage[1][82]
.sym 146320 cic_i0.int_stage[2][82]
.sym 146321 $auto$alumacc.cc:474:replace_alu$9569.C[82]
.sym 146323 cic_i0.int_stage[1][83]
.sym 146324 cic_i0.int_stage[2][83]
.sym 146325 $auto$alumacc.cc:474:replace_alu$9569.C[83]
.sym 146327 cic_i0.int_stage[1][84]
.sym 146328 cic_i0.int_stage[2][84]
.sym 146329 $auto$alumacc.cc:474:replace_alu$9569.C[84]
.sym 146331 cic_i0.int_stage[1][85]
.sym 146332 cic_i0.int_stage[2][85]
.sym 146333 $auto$alumacc.cc:474:replace_alu$9569.C[85]
.sym 146335 cic_i0.int_stage[1][86]
.sym 146336 cic_i0.int_stage[2][86]
.sym 146337 $auto$alumacc.cc:474:replace_alu$9569.C[86]
.sym 146339 cic_i0.int_stage[1][87]
.sym 146340 cic_i0.int_stage[2][87]
.sym 146341 $auto$alumacc.cc:474:replace_alu$9569.C[87]
.sym 146343 cic_i0.int_stage[1][88]
.sym 146344 cic_i0.int_stage[2][88]
.sym 146345 $auto$alumacc.cc:474:replace_alu$9569.C[88]
.sym 146347 cic_i0.int_stage[1][89]
.sym 146348 cic_i0.int_stage[2][89]
.sym 146349 $auto$alumacc.cc:474:replace_alu$9569.C[89]
.sym 146351 cic_i0.int_stage[1][90]
.sym 146352 cic_i0.int_stage[2][90]
.sym 146353 $auto$alumacc.cc:474:replace_alu$9569.C[90]
.sym 146355 cic_i0.int_stage[1][91]
.sym 146356 cic_i0.int_stage[2][91]
.sym 146357 $auto$alumacc.cc:474:replace_alu$9569.C[91]
.sym 146359 cic_i0.int_stage[1][92]
.sym 146360 cic_i0.int_stage[2][92]
.sym 146361 $auto$alumacc.cc:474:replace_alu$9569.C[92]
.sym 146363 cic_i0.int_stage[1][93]
.sym 146364 cic_i0.int_stage[2][93]
.sym 146365 $auto$alumacc.cc:474:replace_alu$9569.C[93]
.sym 146367 cic_i0.int_stage[1][94]
.sym 146368 cic_i0.int_stage[2][94]
.sym 146369 $auto$alumacc.cc:474:replace_alu$9569.C[94]
.sym 146371 cic_i0.int_stage[1][95]
.sym 146372 cic_i0.int_stage[2][95]
.sym 146373 $auto$alumacc.cc:474:replace_alu$9569.C[95]
.sym 146375 cic_i0.int_stage[1][96]
.sym 146376 cic_i0.int_stage[2][96]
.sym 146377 $auto$alumacc.cc:474:replace_alu$9569.C[96]
.sym 146379 cic_i0.int_stage[1][97]
.sym 146380 cic_i0.int_stage[2][97]
.sym 146381 $auto$alumacc.cc:474:replace_alu$9569.C[97]
.sym 146383 cic_i0.int_stage[1][98]
.sym 146384 cic_i0.int_stage[2][98]
.sym 146385 $auto$alumacc.cc:474:replace_alu$9569.C[98]
.sym 146387 cic_i0.int_stage[1][99]
.sym 146388 cic_i0.int_stage[2][99]
.sym 146389 $auto$alumacc.cc:474:replace_alu$9569.C[99]
.sym 146391 cic_i0.int_stage[1][100]
.sym 146392 cic_i0.int_stage[2][100]
.sym 146393 $auto$alumacc.cc:474:replace_alu$9569.C[100]
.sym 146395 cic_i0.int_stage[1][101]
.sym 146396 cic_i0.int_stage[2][101]
.sym 146397 $auto$alumacc.cc:474:replace_alu$9569.C[101]
.sym 146399 cic_i0.int_stage[1][102]
.sym 146400 cic_i0.int_stage[2][102]
.sym 146401 $auto$alumacc.cc:474:replace_alu$9569.C[102]
.sym 146403 cic_i0.int_stage[1][103]
.sym 146404 cic_i0.int_stage[2][103]
.sym 146405 $auto$alumacc.cc:474:replace_alu$9569.C[103]
.sym 146407 cic_i0.int_stage[1][104]
.sym 146408 cic_i0.int_stage[2][104]
.sym 146409 $auto$alumacc.cc:474:replace_alu$9569.C[104]
.sym 146411 cic_i0.int_stage[1][105]
.sym 146412 cic_i0.int_stage[2][105]
.sym 146413 $auto$alumacc.cc:474:replace_alu$9569.C[105]
.sym 146502 o_adcfb_p$SB_IO_OUT
.sym 146503 cos_delay[5]
.sym 146506 cos[1]
.sym 146510 o_adcfb_p$SB_IO_OUT
.sym 146511 cos_delay[1]
.sym 146514 cos[5]
.sym 146522 cos[2]
.sym 146526 o_adcfb_p$SB_IO_OUT
.sym 146527 cos_delay[2]
.sym 146535 cic_q0.int_stage[1][0]
.sym 146536 q0[0]
.sym 146539 cic_q0.int_stage[1][1]
.sym 146540 q0[1]
.sym 146541 $auto$alumacc.cc:474:replace_alu$9596.C[1]
.sym 146543 cic_q0.int_stage[1][2]
.sym 146544 q0[2]
.sym 146545 $auto$alumacc.cc:474:replace_alu$9596.C[2]
.sym 146547 cic_q0.int_stage[1][3]
.sym 146548 q0[3]
.sym 146549 $auto$alumacc.cc:474:replace_alu$9596.C[3]
.sym 146551 cic_q0.int_stage[1][4]
.sym 146552 q0[4]
.sym 146553 $auto$alumacc.cc:474:replace_alu$9596.C[4]
.sym 146555 cic_q0.int_stage[1][5]
.sym 146556 q0[5]
.sym 146557 $auto$alumacc.cc:474:replace_alu$9596.C[5]
.sym 146559 cic_q0.int_stage[1][6]
.sym 146560 q0[6]
.sym 146561 $auto$alumacc.cc:474:replace_alu$9596.C[6]
.sym 146563 cic_q0.int_stage[1][7]
.sym 146564 q0[7]
.sym 146565 $auto$alumacc.cc:474:replace_alu$9596.C[7]
.sym 146567 cic_q0.int_stage[1][8]
.sym 146568 q0[8]
.sym 146569 $auto$alumacc.cc:474:replace_alu$9596.C[8]
.sym 146571 cic_q0.int_stage[1][9]
.sym 146572 q0[9]
.sym 146573 $auto$alumacc.cc:474:replace_alu$9596.C[9]
.sym 146575 cic_q0.int_stage[1][10]
.sym 146576 q0[10]
.sym 146577 $auto$alumacc.cc:474:replace_alu$9596.C[10]
.sym 146579 cic_q0.int_stage[1][11]
.sym 146580 q0[11]
.sym 146581 $auto$alumacc.cc:474:replace_alu$9596.C[11]
.sym 146583 cic_q0.int_stage[1][12]
.sym 146584 q0[12]
.sym 146585 $auto$alumacc.cc:474:replace_alu$9596.C[12]
.sym 146587 cic_q0.int_stage[1][13]
.sym 146588 q0[13]
.sym 146589 $auto$alumacc.cc:474:replace_alu$9596.C[13]
.sym 146591 cic_q0.int_stage[1][14]
.sym 146592 q0[14]
.sym 146593 $auto$alumacc.cc:474:replace_alu$9596.C[14]
.sym 146595 cic_q0.int_stage[1][15]
.sym 146596 q0[15]
.sym 146597 $auto$alumacc.cc:474:replace_alu$9596.C[15]
.sym 146599 cic_q0.int_stage[1][16]
.sym 146600 q0[15]
.sym 146601 $auto$alumacc.cc:474:replace_alu$9596.C[16]
.sym 146603 cic_q0.int_stage[1][17]
.sym 146604 q0[15]
.sym 146605 $auto$alumacc.cc:474:replace_alu$9596.C[17]
.sym 146607 cic_q0.int_stage[1][18]
.sym 146608 q0[15]
.sym 146609 $auto$alumacc.cc:474:replace_alu$9596.C[18]
.sym 146611 cic_q0.int_stage[1][19]
.sym 146612 q0[15]
.sym 146613 $auto$alumacc.cc:474:replace_alu$9596.C[19]
.sym 146615 cic_q0.int_stage[1][20]
.sym 146616 q0[15]
.sym 146617 $auto$alumacc.cc:474:replace_alu$9596.C[20]
.sym 146619 cic_q0.int_stage[1][21]
.sym 146620 q0[15]
.sym 146621 $auto$alumacc.cc:474:replace_alu$9596.C[21]
.sym 146623 cic_q0.int_stage[1][22]
.sym 146624 q0[15]
.sym 146625 $auto$alumacc.cc:474:replace_alu$9596.C[22]
.sym 146627 cic_q0.int_stage[1][23]
.sym 146628 q0[15]
.sym 146629 $auto$alumacc.cc:474:replace_alu$9596.C[23]
.sym 146631 cic_q0.int_stage[1][24]
.sym 146632 q0[15]
.sym 146633 $auto$alumacc.cc:474:replace_alu$9596.C[24]
.sym 146635 cic_q0.int_stage[1][25]
.sym 146636 q0[15]
.sym 146637 $auto$alumacc.cc:474:replace_alu$9596.C[25]
.sym 146639 cic_q0.int_stage[1][26]
.sym 146640 q0[15]
.sym 146641 $auto$alumacc.cc:474:replace_alu$9596.C[26]
.sym 146643 cic_q0.int_stage[1][27]
.sym 146644 q0[15]
.sym 146645 $auto$alumacc.cc:474:replace_alu$9596.C[27]
.sym 146647 cic_q0.int_stage[1][28]
.sym 146648 q0[15]
.sym 146649 $auto$alumacc.cc:474:replace_alu$9596.C[28]
.sym 146651 cic_q0.int_stage[1][29]
.sym 146652 q0[15]
.sym 146653 $auto$alumacc.cc:474:replace_alu$9596.C[29]
.sym 146655 cic_q0.int_stage[1][30]
.sym 146656 q0[15]
.sym 146657 $auto$alumacc.cc:474:replace_alu$9596.C[30]
.sym 146659 cic_q0.int_stage[1][31]
.sym 146660 q0[15]
.sym 146661 $auto$alumacc.cc:474:replace_alu$9596.C[31]
.sym 146663 cic_q0.int_stage[1][32]
.sym 146664 q0[15]
.sym 146665 $auto$alumacc.cc:474:replace_alu$9596.C[32]
.sym 146667 cic_q0.int_stage[1][33]
.sym 146668 q0[15]
.sym 146669 $auto$alumacc.cc:474:replace_alu$9596.C[33]
.sym 146671 cic_q0.int_stage[1][34]
.sym 146672 q0[15]
.sym 146673 $auto$alumacc.cc:474:replace_alu$9596.C[34]
.sym 146675 cic_q0.int_stage[1][35]
.sym 146676 q0[15]
.sym 146677 $auto$alumacc.cc:474:replace_alu$9596.C[35]
.sym 146679 cic_q0.int_stage[1][36]
.sym 146680 q0[15]
.sym 146681 $auto$alumacc.cc:474:replace_alu$9596.C[36]
.sym 146683 cic_q0.int_stage[1][37]
.sym 146684 q0[15]
.sym 146685 $auto$alumacc.cc:474:replace_alu$9596.C[37]
.sym 146687 cic_q0.int_stage[1][38]
.sym 146688 q0[15]
.sym 146689 $auto$alumacc.cc:474:replace_alu$9596.C[38]
.sym 146691 cic_q0.int_stage[1][39]
.sym 146692 q0[15]
.sym 146693 $auto$alumacc.cc:474:replace_alu$9596.C[39]
.sym 146695 cic_q0.int_stage[1][40]
.sym 146696 q0[15]
.sym 146697 $auto$alumacc.cc:474:replace_alu$9596.C[40]
.sym 146699 cic_q0.int_stage[1][41]
.sym 146700 q0[15]
.sym 146701 $auto$alumacc.cc:474:replace_alu$9596.C[41]
.sym 146703 cic_q0.int_stage[1][42]
.sym 146704 q0[15]
.sym 146705 $auto$alumacc.cc:474:replace_alu$9596.C[42]
.sym 146707 cic_q0.int_stage[1][43]
.sym 146708 q0[15]
.sym 146709 $auto$alumacc.cc:474:replace_alu$9596.C[43]
.sym 146711 cic_q0.int_stage[1][44]
.sym 146712 q0[15]
.sym 146713 $auto$alumacc.cc:474:replace_alu$9596.C[44]
.sym 146715 cic_q0.int_stage[1][45]
.sym 146716 q0[15]
.sym 146717 $auto$alumacc.cc:474:replace_alu$9596.C[45]
.sym 146719 cic_q0.int_stage[1][46]
.sym 146720 q0[15]
.sym 146721 $auto$alumacc.cc:474:replace_alu$9596.C[46]
.sym 146723 cic_q0.int_stage[1][47]
.sym 146724 q0[15]
.sym 146725 $auto$alumacc.cc:474:replace_alu$9596.C[47]
.sym 146727 cic_q0.int_stage[1][48]
.sym 146728 q0[15]
.sym 146729 $auto$alumacc.cc:474:replace_alu$9596.C[48]
.sym 146731 cic_q0.int_stage[1][49]
.sym 146732 q0[15]
.sym 146733 $auto$alumacc.cc:474:replace_alu$9596.C[49]
.sym 146735 cic_q0.int_stage[1][50]
.sym 146736 q0[15]
.sym 146737 $auto$alumacc.cc:474:replace_alu$9596.C[50]
.sym 146739 cic_q0.int_stage[1][51]
.sym 146740 q0[15]
.sym 146741 $auto$alumacc.cc:474:replace_alu$9596.C[51]
.sym 146743 cic_q0.int_stage[1][52]
.sym 146744 q0[15]
.sym 146745 $auto$alumacc.cc:474:replace_alu$9596.C[52]
.sym 146747 cic_q0.int_stage[1][53]
.sym 146748 q0[15]
.sym 146749 $auto$alumacc.cc:474:replace_alu$9596.C[53]
.sym 146751 cic_q0.int_stage[1][54]
.sym 146752 q0[15]
.sym 146753 $auto$alumacc.cc:474:replace_alu$9596.C[54]
.sym 146755 cic_q0.int_stage[1][55]
.sym 146756 q0[15]
.sym 146757 $auto$alumacc.cc:474:replace_alu$9596.C[55]
.sym 146759 cic_q0.int_stage[1][56]
.sym 146760 q0[15]
.sym 146761 $auto$alumacc.cc:474:replace_alu$9596.C[56]
.sym 146763 cic_q0.int_stage[1][57]
.sym 146764 q0[15]
.sym 146765 $auto$alumacc.cc:474:replace_alu$9596.C[57]
.sym 146767 cic_q0.int_stage[1][58]
.sym 146768 q0[15]
.sym 146769 $auto$alumacc.cc:474:replace_alu$9596.C[58]
.sym 146771 cic_q0.int_stage[1][59]
.sym 146772 q0[15]
.sym 146773 $auto$alumacc.cc:474:replace_alu$9596.C[59]
.sym 146775 cic_q0.int_stage[1][60]
.sym 146776 q0[15]
.sym 146777 $auto$alumacc.cc:474:replace_alu$9596.C[60]
.sym 146779 cic_q0.int_stage[1][61]
.sym 146780 q0[15]
.sym 146781 $auto$alumacc.cc:474:replace_alu$9596.C[61]
.sym 146783 cic_q0.int_stage[1][62]
.sym 146784 q0[15]
.sym 146785 $auto$alumacc.cc:474:replace_alu$9596.C[62]
.sym 146787 cic_q0.int_stage[1][63]
.sym 146788 q0[15]
.sym 146789 $auto$alumacc.cc:474:replace_alu$9596.C[63]
.sym 146791 cic_q0.int_stage[1][64]
.sym 146792 q0[15]
.sym 146793 $auto$alumacc.cc:474:replace_alu$9596.C[64]
.sym 146795 cic_q0.int_stage[1][65]
.sym 146796 q0[15]
.sym 146797 $auto$alumacc.cc:474:replace_alu$9596.C[65]
.sym 146799 cic_q0.int_stage[1][66]
.sym 146800 q0[15]
.sym 146801 $auto$alumacc.cc:474:replace_alu$9596.C[66]
.sym 146803 cic_q0.int_stage[1][67]
.sym 146804 q0[15]
.sym 146805 $auto$alumacc.cc:474:replace_alu$9596.C[67]
.sym 146807 cic_q0.int_stage[1][68]
.sym 146808 q0[15]
.sym 146809 $auto$alumacc.cc:474:replace_alu$9596.C[68]
.sym 146811 cic_q0.int_stage[1][69]
.sym 146812 q0[15]
.sym 146813 $auto$alumacc.cc:474:replace_alu$9596.C[69]
.sym 146815 cic_q0.int_stage[1][70]
.sym 146816 q0[15]
.sym 146817 $auto$alumacc.cc:474:replace_alu$9596.C[70]
.sym 146819 cic_q0.int_stage[1][71]
.sym 146820 q0[15]
.sym 146821 $auto$alumacc.cc:474:replace_alu$9596.C[71]
.sym 146823 cic_q0.int_stage[1][72]
.sym 146824 q0[15]
.sym 146825 $auto$alumacc.cc:474:replace_alu$9596.C[72]
.sym 146827 cic_q0.int_stage[1][73]
.sym 146828 q0[15]
.sym 146829 $auto$alumacc.cc:474:replace_alu$9596.C[73]
.sym 146831 cic_q0.int_stage[1][74]
.sym 146832 q0[15]
.sym 146833 $auto$alumacc.cc:474:replace_alu$9596.C[74]
.sym 146835 cic_q0.int_stage[1][75]
.sym 146836 q0[15]
.sym 146837 $auto$alumacc.cc:474:replace_alu$9596.C[75]
.sym 146839 cic_q0.int_stage[1][76]
.sym 146840 q0[15]
.sym 146841 $auto$alumacc.cc:474:replace_alu$9596.C[76]
.sym 146843 cic_q0.int_stage[1][77]
.sym 146844 q0[15]
.sym 146845 $auto$alumacc.cc:474:replace_alu$9596.C[77]
.sym 146847 cic_q0.int_stage[1][78]
.sym 146848 q0[15]
.sym 146849 $auto$alumacc.cc:474:replace_alu$9596.C[78]
.sym 146851 cic_q0.int_stage[1][79]
.sym 146852 q0[15]
.sym 146853 $auto$alumacc.cc:474:replace_alu$9596.C[79]
.sym 146855 cic_q0.int_stage[1][80]
.sym 146856 q0[15]
.sym 146857 $auto$alumacc.cc:474:replace_alu$9596.C[80]
.sym 146859 cic_q0.int_stage[1][81]
.sym 146860 q0[15]
.sym 146861 $auto$alumacc.cc:474:replace_alu$9596.C[81]
.sym 146863 cic_q0.int_stage[1][82]
.sym 146864 q0[15]
.sym 146865 $auto$alumacc.cc:474:replace_alu$9596.C[82]
.sym 146867 cic_q0.int_stage[1][83]
.sym 146868 q0[15]
.sym 146869 $auto$alumacc.cc:474:replace_alu$9596.C[83]
.sym 146871 cic_q0.int_stage[1][84]
.sym 146872 q0[15]
.sym 146873 $auto$alumacc.cc:474:replace_alu$9596.C[84]
.sym 146875 cic_q0.int_stage[1][85]
.sym 146876 q0[15]
.sym 146877 $auto$alumacc.cc:474:replace_alu$9596.C[85]
.sym 146879 cic_q0.int_stage[1][86]
.sym 146880 q0[15]
.sym 146881 $auto$alumacc.cc:474:replace_alu$9596.C[86]
.sym 146883 cic_q0.int_stage[1][87]
.sym 146884 q0[15]
.sym 146885 $auto$alumacc.cc:474:replace_alu$9596.C[87]
.sym 146887 cic_q0.int_stage[1][88]
.sym 146888 q0[15]
.sym 146889 $auto$alumacc.cc:474:replace_alu$9596.C[88]
.sym 146891 cic_q0.int_stage[1][89]
.sym 146892 q0[15]
.sym 146893 $auto$alumacc.cc:474:replace_alu$9596.C[89]
.sym 146895 cic_q0.int_stage[1][90]
.sym 146896 q0[15]
.sym 146897 $auto$alumacc.cc:474:replace_alu$9596.C[90]
.sym 146899 cic_q0.int_stage[1][91]
.sym 146900 q0[15]
.sym 146901 $auto$alumacc.cc:474:replace_alu$9596.C[91]
.sym 146903 cic_q0.int_stage[1][92]
.sym 146904 q0[15]
.sym 146905 $auto$alumacc.cc:474:replace_alu$9596.C[92]
.sym 146907 cic_q0.int_stage[1][93]
.sym 146908 q0[15]
.sym 146909 $auto$alumacc.cc:474:replace_alu$9596.C[93]
.sym 146911 cic_q0.int_stage[1][94]
.sym 146912 q0[15]
.sym 146913 $auto$alumacc.cc:474:replace_alu$9596.C[94]
.sym 146915 cic_q0.int_stage[1][95]
.sym 146916 q0[15]
.sym 146917 $auto$alumacc.cc:474:replace_alu$9596.C[95]
.sym 146919 cic_q0.int_stage[1][96]
.sym 146920 q0[15]
.sym 146921 $auto$alumacc.cc:474:replace_alu$9596.C[96]
.sym 146923 cic_q0.int_stage[1][97]
.sym 146924 q0[15]
.sym 146925 $auto$alumacc.cc:474:replace_alu$9596.C[97]
.sym 146927 cic_q0.int_stage[1][98]
.sym 146928 q0[15]
.sym 146929 $auto$alumacc.cc:474:replace_alu$9596.C[98]
.sym 146931 cic_q0.int_stage[1][99]
.sym 146932 q0[15]
.sym 146933 $auto$alumacc.cc:474:replace_alu$9596.C[99]
.sym 146935 cic_q0.int_stage[1][100]
.sym 146936 q0[15]
.sym 146937 $auto$alumacc.cc:474:replace_alu$9596.C[100]
.sym 146939 cic_q0.int_stage[1][101]
.sym 146940 q0[15]
.sym 146941 $auto$alumacc.cc:474:replace_alu$9596.C[101]
.sym 146943 cic_q0.int_stage[1][102]
.sym 146944 q0[15]
.sym 146945 $auto$alumacc.cc:474:replace_alu$9596.C[102]
.sym 146947 cic_q0.int_stage[1][103]
.sym 146948 q0[15]
.sym 146949 $auto$alumacc.cc:474:replace_alu$9596.C[103]
.sym 146951 cic_q0.int_stage[1][104]
.sym 146952 q0[15]
.sym 146953 $auto$alumacc.cc:474:replace_alu$9596.C[104]
.sym 146955 cic_q0.int_stage[1][105]
.sym 146956 q0[15]
.sym 146957 $auto$alumacc.cc:474:replace_alu$9596.C[105]
.sym 146958 o_adcfb_p$SB_IO_OUT
.sym 146959 cos_delay[14]
.sym 146962 min.i_array[7][2]
.sym 146963 min.data[26]
.sym 146964 min.body_cnt[0]
.sym 146965 min.body_cnt[2]
.sym 146966 min.i_array[7][7]
.sym 146967 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 146968 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 146969 min.data[31]
.sym 146970 dclk_delay
.sym 146971 dclk
.sym 146974 cos[14]
.sym 146978 dclk
.sym 146982 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 146986 cic_i0.comb_stage[0][4]
.sym 146990 min.data[18]
.sym 146991 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 146992 $abc$29715$new_n4002_
.sym 146993 $abc$29715$new_n4003_
.sym 146994 cic_i0.comb_stage[0][7]
.sym 146998 min.body_cnt[0]
.sym 146999 min.i_array[8][2]
.sym 147000 min.body_cnt[1]
.sym 147001 min.body_cnt[3]
.sym 147002 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 147006 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 147010 min.body_cnt[3]
.sym 147011 min.body_cnt[2]
.sym 147012 min.body_cnt[0]
.sym 147013 min.body_cnt[1]
.sym 147014 cic_i0.comb_stage[0][11]
.sym 147018 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 147022 cic_i0.comb_stage[1][34]
.sym 147026 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 147030 min.body_cnt[0]
.sym 147031 min.body_cnt[3]
.sym 147032 min.body_cnt[1]
.sym 147033 min.body_cnt[2]
.sym 147034 cic_i0.comb_stage[0][15]
.sym 147038 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 147042 cic_i0.comb_stage[1][30]
.sym 147046 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 147050 cic_i0.comb_stage[0][21]
.sym 147054 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 147058 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 147062 cic_i0.comb_stage[0][23]
.sym 147066 cic_i0.comb_stage[0][17]
.sym 147070 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 147074 cic_i0.comb_stage[1][45]
.sym 147078 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 147079 tx_wait
.sym 147082 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 147086 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 147090 $0\pull_byte[0:0]
.sym 147094 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 147098 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 147102 $0\pull_byte[0:0]
.sym 147103 $0\tx_wait[0:0]
.sym 147106 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 147110 cic_i0.int_stage[5][24]
.sym 147114 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 147118 cic_i0.comb_stage[0][30]
.sym 147122 cic_i0.comb_stage[0][25]
.sym 147126 cic_i0.comb_stage[0][36]
.sym 147130 cic_i0.comb_stage[0][38]
.sym 147134 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 147138 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 147142 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 147146 cic_i0.comb_stage[1][68]
.sym 147150 cic_i0.comb_stage[0][40]
.sym 147154 cic_i0.comb_stage[0][39]
.sym 147158 cic_i0.comb_stage[0][32]
.sym 147162 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 147166 cic_i0.int_stage[5][38]
.sym 147170 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 147174 cic_i0.comb_stage[0][46]
.sym 147178 cic_i0.comb_stage[0][61]
.sym 147182 cic_i0.comb_stage[0][59]
.sym 147186 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 147190 cic_i0.comb_stage[0][51]
.sym 147194 cic_i0.comb_stage[1][78]
.sym 147198 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 147202 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 147206 pull_byte
.sym 147210 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 147214 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 147218 pull_byte
.sym 147219 transmit_fifo.o_fill[6]
.sym 147220 $abc$29715$new_n2801_
.sym 147222 transmit_fifo.o_fill[6]
.sym 147223 $abc$29715$new_n2801_
.sym 147226 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 147230 $abc$29715$auto$simplemap.cc:168:logic_reduce$11121_new_inv_
.sym 147231 pull_byte
.sym 147234 $0\tx_wait[0:0]
.sym 147235 pull_byte_delay
.sym 147238 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 147246 cic_i0.comb_stage[1][72]
.sym 147250 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 147254 cic_i0.comb_stage[1][73]
.sym 147258 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 147266 cic_i0.comb_stage[0][71]
.sym 147270 transmit_fifo.o_fill[2]
.sym 147271 transmit_fifo.o_fill[3]
.sym 147272 transmit_fifo.o_fill[4]
.sym 147273 transmit_fifo.o_fill[5]
.sym 147278 cic_i0.comb_stage[0][77]
.sym 147282 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 147286 transmit_fifo.addr_rd[0]
.sym 147290 cic_i0.int_stage[5][71]
.sym 147294 transmit_fifo.o_fill[0]
.sym 147295 transmit_fifo.o_fill[1]
.sym 147296 $abc$29715$new_n2802_
.sym 147299 transmit_fifo.addr_wr[0]
.sym 147300 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 147301 $PACKER_VCC_NET
.sym 147302 cic_q0.comb_stage[4][87]
.sym 147334 uart.tx_countdown[4]
.sym 147335 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 147336 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147337 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 147338 uart.tx_countdown[3]
.sym 147339 $abc$29715$auto$wreduce.cc:455:run$9519[3]
.sym 147340 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 147342 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147343 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 147346 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147347 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 147350 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147351 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 147354 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147355 $abc$29715$techmap\uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 147356 $abc$29715$new_n2744_
.sym 147357 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 147358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[87]
.sym 147362 uart.tx_countdown[4]
.sym 147363 $abc$29715$auto$wreduce.cc:455:run$9519[4]
.sym 147364 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 147365 $abc$29715$techmap\uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 147367 uart.tx_clk_divider[0]
.sym 147371 uart.tx_clk_divider[1]
.sym 147372 $PACKER_VCC_NET
.sym 147375 uart.tx_clk_divider[2]
.sym 147376 $PACKER_VCC_NET
.sym 147377 $auto$alumacc.cc:474:replace_alu$9668.C[2]
.sym 147379 uart.tx_clk_divider[3]
.sym 147380 $PACKER_VCC_NET
.sym 147381 $auto$alumacc.cc:474:replace_alu$9668.C[3]
.sym 147383 uart.tx_clk_divider[4]
.sym 147384 $PACKER_VCC_NET
.sym 147385 $auto$alumacc.cc:474:replace_alu$9668.C[4]
.sym 147387 uart.tx_clk_divider[5]
.sym 147388 $PACKER_VCC_NET
.sym 147389 $auto$alumacc.cc:474:replace_alu$9668.C[5]
.sym 147391 uart.tx_clk_divider[6]
.sym 147392 $PACKER_VCC_NET
.sym 147393 $auto$alumacc.cc:474:replace_alu$9668.C[6]
.sym 147395 uart.tx_clk_divider[7]
.sym 147396 $PACKER_VCC_NET
.sym 147397 $auto$alumacc.cc:474:replace_alu$9668.C[7]
.sym 147399 uart.tx_clk_divider[8]
.sym 147400 $PACKER_VCC_NET
.sym 147401 $auto$alumacc.cc:474:replace_alu$9668.C[8]
.sym 147403 uart.tx_clk_divider[9]
.sym 147404 $PACKER_VCC_NET
.sym 147405 $auto$alumacc.cc:474:replace_alu$9668.C[9]
.sym 147407 uart.tx_clk_divider[10]
.sym 147408 $PACKER_VCC_NET
.sym 147409 $auto$alumacc.cc:474:replace_alu$9668.C[10]
.sym 147410 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 147411 $abc$29715$new_n2720_
.sym 147412 $abc$29715$new_n2721_
.sym 147413 $abc$29715$new_n2722_
.sym 147414 $abc$29715$auto$wreduce.cc:455:run$9518[7]
.sym 147415 $abc$29715$auto$wreduce.cc:455:run$9518[8]
.sym 147416 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 147417 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 147418 $abc$29715$auto$wreduce.cc:455:run$9518[3]
.sym 147419 $abc$29715$auto$wreduce.cc:455:run$9518[4]
.sym 147420 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 147421 $abc$29715$auto$wreduce.cc:455:run$9518[6]
.sym 147422 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147423 $abc$29715$auto$wreduce.cc:455:run$9518[8]
.sym 147426 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 147427 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 147431 uart.tx_clk_divider[0]
.sym 147433 $PACKER_VCC_NET
.sym 147442 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 147443 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147444 $abc$29715$auto$simplemap.cc:309:simplemap_lut$23984_new_inv_
.sym 147446 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147447 $abc$29715$auto$wreduce.cc:455:run$9518[0]
.sym 147450 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147451 $abc$29715$auto$wreduce.cc:455:run$9518[10]
.sym 147454 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 147455 uart.tx_clk_divider[0]
.sym 147458 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 147459 $abc$29715$auto$wreduce.cc:455:run$9518[9]
.sym 147551 cic_q0.int_stage[1][0]
.sym 147552 cic_q0.int_stage[2][0]
.sym 147559 cic_q0.int_stage[1][0]
.sym 147560 cic_q0.int_stage[2][0]
.sym 147563 cic_q0.int_stage[1][1]
.sym 147564 cic_q0.int_stage[2][1]
.sym 147565 $auto$alumacc.cc:474:replace_alu$9599.C[1]
.sym 147567 cic_q0.int_stage[1][2]
.sym 147568 cic_q0.int_stage[2][2]
.sym 147569 $auto$alumacc.cc:474:replace_alu$9599.C[2]
.sym 147571 cic_q0.int_stage[1][3]
.sym 147572 cic_q0.int_stage[2][3]
.sym 147573 $auto$alumacc.cc:474:replace_alu$9599.C[3]
.sym 147575 cic_q0.int_stage[1][4]
.sym 147576 cic_q0.int_stage[2][4]
.sym 147577 $auto$alumacc.cc:474:replace_alu$9599.C[4]
.sym 147579 cic_q0.int_stage[1][5]
.sym 147580 cic_q0.int_stage[2][5]
.sym 147581 $auto$alumacc.cc:474:replace_alu$9599.C[5]
.sym 147583 cic_q0.int_stage[1][6]
.sym 147584 cic_q0.int_stage[2][6]
.sym 147585 $auto$alumacc.cc:474:replace_alu$9599.C[6]
.sym 147587 cic_q0.int_stage[1][7]
.sym 147588 cic_q0.int_stage[2][7]
.sym 147589 $auto$alumacc.cc:474:replace_alu$9599.C[7]
.sym 147591 cic_q0.int_stage[1][8]
.sym 147592 cic_q0.int_stage[2][8]
.sym 147593 $auto$alumacc.cc:474:replace_alu$9599.C[8]
.sym 147595 cic_q0.int_stage[1][9]
.sym 147596 cic_q0.int_stage[2][9]
.sym 147597 $auto$alumacc.cc:474:replace_alu$9599.C[9]
.sym 147599 cic_q0.int_stage[1][10]
.sym 147600 cic_q0.int_stage[2][10]
.sym 147601 $auto$alumacc.cc:474:replace_alu$9599.C[10]
.sym 147603 cic_q0.int_stage[1][11]
.sym 147604 cic_q0.int_stage[2][11]
.sym 147605 $auto$alumacc.cc:474:replace_alu$9599.C[11]
.sym 147607 cic_q0.int_stage[1][12]
.sym 147608 cic_q0.int_stage[2][12]
.sym 147609 $auto$alumacc.cc:474:replace_alu$9599.C[12]
.sym 147611 cic_q0.int_stage[1][13]
.sym 147612 cic_q0.int_stage[2][13]
.sym 147613 $auto$alumacc.cc:474:replace_alu$9599.C[13]
.sym 147615 cic_q0.int_stage[1][14]
.sym 147616 cic_q0.int_stage[2][14]
.sym 147617 $auto$alumacc.cc:474:replace_alu$9599.C[14]
.sym 147619 cic_q0.int_stage[1][15]
.sym 147620 cic_q0.int_stage[2][15]
.sym 147621 $auto$alumacc.cc:474:replace_alu$9599.C[15]
.sym 147623 cic_q0.int_stage[1][16]
.sym 147624 cic_q0.int_stage[2][16]
.sym 147625 $auto$alumacc.cc:474:replace_alu$9599.C[16]
.sym 147627 cic_q0.int_stage[1][17]
.sym 147628 cic_q0.int_stage[2][17]
.sym 147629 $auto$alumacc.cc:474:replace_alu$9599.C[17]
.sym 147631 cic_q0.int_stage[1][18]
.sym 147632 cic_q0.int_stage[2][18]
.sym 147633 $auto$alumacc.cc:474:replace_alu$9599.C[18]
.sym 147635 cic_q0.int_stage[1][19]
.sym 147636 cic_q0.int_stage[2][19]
.sym 147637 $auto$alumacc.cc:474:replace_alu$9599.C[19]
.sym 147639 cic_q0.int_stage[1][20]
.sym 147640 cic_q0.int_stage[2][20]
.sym 147641 $auto$alumacc.cc:474:replace_alu$9599.C[20]
.sym 147643 cic_q0.int_stage[1][21]
.sym 147644 cic_q0.int_stage[2][21]
.sym 147645 $auto$alumacc.cc:474:replace_alu$9599.C[21]
.sym 147647 cic_q0.int_stage[1][22]
.sym 147648 cic_q0.int_stage[2][22]
.sym 147649 $auto$alumacc.cc:474:replace_alu$9599.C[22]
.sym 147651 cic_q0.int_stage[1][23]
.sym 147652 cic_q0.int_stage[2][23]
.sym 147653 $auto$alumacc.cc:474:replace_alu$9599.C[23]
.sym 147655 cic_q0.int_stage[1][24]
.sym 147656 cic_q0.int_stage[2][24]
.sym 147657 $auto$alumacc.cc:474:replace_alu$9599.C[24]
.sym 147659 cic_q0.int_stage[1][25]
.sym 147660 cic_q0.int_stage[2][25]
.sym 147661 $auto$alumacc.cc:474:replace_alu$9599.C[25]
.sym 147663 cic_q0.int_stage[1][26]
.sym 147664 cic_q0.int_stage[2][26]
.sym 147665 $auto$alumacc.cc:474:replace_alu$9599.C[26]
.sym 147667 cic_q0.int_stage[1][27]
.sym 147668 cic_q0.int_stage[2][27]
.sym 147669 $auto$alumacc.cc:474:replace_alu$9599.C[27]
.sym 147671 cic_q0.int_stage[1][28]
.sym 147672 cic_q0.int_stage[2][28]
.sym 147673 $auto$alumacc.cc:474:replace_alu$9599.C[28]
.sym 147675 cic_q0.int_stage[1][29]
.sym 147676 cic_q0.int_stage[2][29]
.sym 147677 $auto$alumacc.cc:474:replace_alu$9599.C[29]
.sym 147679 cic_q0.int_stage[1][30]
.sym 147680 cic_q0.int_stage[2][30]
.sym 147681 $auto$alumacc.cc:474:replace_alu$9599.C[30]
.sym 147683 cic_q0.int_stage[1][31]
.sym 147684 cic_q0.int_stage[2][31]
.sym 147685 $auto$alumacc.cc:474:replace_alu$9599.C[31]
.sym 147687 cic_q0.int_stage[1][32]
.sym 147688 cic_q0.int_stage[2][32]
.sym 147689 $auto$alumacc.cc:474:replace_alu$9599.C[32]
.sym 147691 cic_q0.int_stage[1][33]
.sym 147692 cic_q0.int_stage[2][33]
.sym 147693 $auto$alumacc.cc:474:replace_alu$9599.C[33]
.sym 147695 cic_q0.int_stage[1][34]
.sym 147696 cic_q0.int_stage[2][34]
.sym 147697 $auto$alumacc.cc:474:replace_alu$9599.C[34]
.sym 147699 cic_q0.int_stage[1][35]
.sym 147700 cic_q0.int_stage[2][35]
.sym 147701 $auto$alumacc.cc:474:replace_alu$9599.C[35]
.sym 147703 cic_q0.int_stage[1][36]
.sym 147704 cic_q0.int_stage[2][36]
.sym 147705 $auto$alumacc.cc:474:replace_alu$9599.C[36]
.sym 147707 cic_q0.int_stage[1][37]
.sym 147708 cic_q0.int_stage[2][37]
.sym 147709 $auto$alumacc.cc:474:replace_alu$9599.C[37]
.sym 147711 cic_q0.int_stage[1][38]
.sym 147712 cic_q0.int_stage[2][38]
.sym 147713 $auto$alumacc.cc:474:replace_alu$9599.C[38]
.sym 147715 cic_q0.int_stage[1][39]
.sym 147716 cic_q0.int_stage[2][39]
.sym 147717 $auto$alumacc.cc:474:replace_alu$9599.C[39]
.sym 147719 cic_q0.int_stage[1][40]
.sym 147720 cic_q0.int_stage[2][40]
.sym 147721 $auto$alumacc.cc:474:replace_alu$9599.C[40]
.sym 147723 cic_q0.int_stage[1][41]
.sym 147724 cic_q0.int_stage[2][41]
.sym 147725 $auto$alumacc.cc:474:replace_alu$9599.C[41]
.sym 147727 cic_q0.int_stage[1][42]
.sym 147728 cic_q0.int_stage[2][42]
.sym 147729 $auto$alumacc.cc:474:replace_alu$9599.C[42]
.sym 147731 cic_q0.int_stage[1][43]
.sym 147732 cic_q0.int_stage[2][43]
.sym 147733 $auto$alumacc.cc:474:replace_alu$9599.C[43]
.sym 147735 cic_q0.int_stage[1][44]
.sym 147736 cic_q0.int_stage[2][44]
.sym 147737 $auto$alumacc.cc:474:replace_alu$9599.C[44]
.sym 147739 cic_q0.int_stage[1][45]
.sym 147740 cic_q0.int_stage[2][45]
.sym 147741 $auto$alumacc.cc:474:replace_alu$9599.C[45]
.sym 147743 cic_q0.int_stage[1][46]
.sym 147744 cic_q0.int_stage[2][46]
.sym 147745 $auto$alumacc.cc:474:replace_alu$9599.C[46]
.sym 147747 cic_q0.int_stage[1][47]
.sym 147748 cic_q0.int_stage[2][47]
.sym 147749 $auto$alumacc.cc:474:replace_alu$9599.C[47]
.sym 147751 cic_q0.int_stage[1][48]
.sym 147752 cic_q0.int_stage[2][48]
.sym 147753 $auto$alumacc.cc:474:replace_alu$9599.C[48]
.sym 147755 cic_q0.int_stage[1][49]
.sym 147756 cic_q0.int_stage[2][49]
.sym 147757 $auto$alumacc.cc:474:replace_alu$9599.C[49]
.sym 147759 cic_q0.int_stage[1][50]
.sym 147760 cic_q0.int_stage[2][50]
.sym 147761 $auto$alumacc.cc:474:replace_alu$9599.C[50]
.sym 147763 cic_q0.int_stage[1][51]
.sym 147764 cic_q0.int_stage[2][51]
.sym 147765 $auto$alumacc.cc:474:replace_alu$9599.C[51]
.sym 147767 cic_q0.int_stage[1][52]
.sym 147768 cic_q0.int_stage[2][52]
.sym 147769 $auto$alumacc.cc:474:replace_alu$9599.C[52]
.sym 147771 cic_q0.int_stage[1][53]
.sym 147772 cic_q0.int_stage[2][53]
.sym 147773 $auto$alumacc.cc:474:replace_alu$9599.C[53]
.sym 147775 cic_q0.int_stage[1][54]
.sym 147776 cic_q0.int_stage[2][54]
.sym 147777 $auto$alumacc.cc:474:replace_alu$9599.C[54]
.sym 147779 cic_q0.int_stage[1][55]
.sym 147780 cic_q0.int_stage[2][55]
.sym 147781 $auto$alumacc.cc:474:replace_alu$9599.C[55]
.sym 147783 cic_q0.int_stage[1][56]
.sym 147784 cic_q0.int_stage[2][56]
.sym 147785 $auto$alumacc.cc:474:replace_alu$9599.C[56]
.sym 147787 cic_q0.int_stage[1][57]
.sym 147788 cic_q0.int_stage[2][57]
.sym 147789 $auto$alumacc.cc:474:replace_alu$9599.C[57]
.sym 147791 cic_q0.int_stage[1][58]
.sym 147792 cic_q0.int_stage[2][58]
.sym 147793 $auto$alumacc.cc:474:replace_alu$9599.C[58]
.sym 147795 cic_q0.int_stage[1][59]
.sym 147796 cic_q0.int_stage[2][59]
.sym 147797 $auto$alumacc.cc:474:replace_alu$9599.C[59]
.sym 147799 cic_q0.int_stage[1][60]
.sym 147800 cic_q0.int_stage[2][60]
.sym 147801 $auto$alumacc.cc:474:replace_alu$9599.C[60]
.sym 147803 cic_q0.int_stage[1][61]
.sym 147804 cic_q0.int_stage[2][61]
.sym 147805 $auto$alumacc.cc:474:replace_alu$9599.C[61]
.sym 147807 cic_q0.int_stage[1][62]
.sym 147808 cic_q0.int_stage[2][62]
.sym 147809 $auto$alumacc.cc:474:replace_alu$9599.C[62]
.sym 147811 cic_q0.int_stage[1][63]
.sym 147812 cic_q0.int_stage[2][63]
.sym 147813 $auto$alumacc.cc:474:replace_alu$9599.C[63]
.sym 147815 cic_q0.int_stage[1][64]
.sym 147816 cic_q0.int_stage[2][64]
.sym 147817 $auto$alumacc.cc:474:replace_alu$9599.C[64]
.sym 147819 cic_q0.int_stage[1][65]
.sym 147820 cic_q0.int_stage[2][65]
.sym 147821 $auto$alumacc.cc:474:replace_alu$9599.C[65]
.sym 147823 cic_q0.int_stage[1][66]
.sym 147824 cic_q0.int_stage[2][66]
.sym 147825 $auto$alumacc.cc:474:replace_alu$9599.C[66]
.sym 147827 cic_q0.int_stage[1][67]
.sym 147828 cic_q0.int_stage[2][67]
.sym 147829 $auto$alumacc.cc:474:replace_alu$9599.C[67]
.sym 147831 cic_q0.int_stage[1][68]
.sym 147832 cic_q0.int_stage[2][68]
.sym 147833 $auto$alumacc.cc:474:replace_alu$9599.C[68]
.sym 147835 cic_q0.int_stage[1][69]
.sym 147836 cic_q0.int_stage[2][69]
.sym 147837 $auto$alumacc.cc:474:replace_alu$9599.C[69]
.sym 147839 cic_q0.int_stage[1][70]
.sym 147840 cic_q0.int_stage[2][70]
.sym 147841 $auto$alumacc.cc:474:replace_alu$9599.C[70]
.sym 147843 cic_q0.int_stage[1][71]
.sym 147844 cic_q0.int_stage[2][71]
.sym 147845 $auto$alumacc.cc:474:replace_alu$9599.C[71]
.sym 147847 cic_q0.int_stage[1][72]
.sym 147848 cic_q0.int_stage[2][72]
.sym 147849 $auto$alumacc.cc:474:replace_alu$9599.C[72]
.sym 147851 cic_q0.int_stage[1][73]
.sym 147852 cic_q0.int_stage[2][73]
.sym 147853 $auto$alumacc.cc:474:replace_alu$9599.C[73]
.sym 147855 cic_q0.int_stage[1][74]
.sym 147856 cic_q0.int_stage[2][74]
.sym 147857 $auto$alumacc.cc:474:replace_alu$9599.C[74]
.sym 147859 cic_q0.int_stage[1][75]
.sym 147860 cic_q0.int_stage[2][75]
.sym 147861 $auto$alumacc.cc:474:replace_alu$9599.C[75]
.sym 147863 cic_q0.int_stage[1][76]
.sym 147864 cic_q0.int_stage[2][76]
.sym 147865 $auto$alumacc.cc:474:replace_alu$9599.C[76]
.sym 147867 cic_q0.int_stage[1][77]
.sym 147868 cic_q0.int_stage[2][77]
.sym 147869 $auto$alumacc.cc:474:replace_alu$9599.C[77]
.sym 147871 cic_q0.int_stage[1][78]
.sym 147872 cic_q0.int_stage[2][78]
.sym 147873 $auto$alumacc.cc:474:replace_alu$9599.C[78]
.sym 147875 cic_q0.int_stage[1][79]
.sym 147876 cic_q0.int_stage[2][79]
.sym 147877 $auto$alumacc.cc:474:replace_alu$9599.C[79]
.sym 147879 cic_q0.int_stage[1][80]
.sym 147880 cic_q0.int_stage[2][80]
.sym 147881 $auto$alumacc.cc:474:replace_alu$9599.C[80]
.sym 147883 cic_q0.int_stage[1][81]
.sym 147884 cic_q0.int_stage[2][81]
.sym 147885 $auto$alumacc.cc:474:replace_alu$9599.C[81]
.sym 147887 cic_q0.int_stage[1][82]
.sym 147888 cic_q0.int_stage[2][82]
.sym 147889 $auto$alumacc.cc:474:replace_alu$9599.C[82]
.sym 147891 cic_q0.int_stage[1][83]
.sym 147892 cic_q0.int_stage[2][83]
.sym 147893 $auto$alumacc.cc:474:replace_alu$9599.C[83]
.sym 147895 cic_q0.int_stage[1][84]
.sym 147896 cic_q0.int_stage[2][84]
.sym 147897 $auto$alumacc.cc:474:replace_alu$9599.C[84]
.sym 147899 cic_q0.int_stage[1][85]
.sym 147900 cic_q0.int_stage[2][85]
.sym 147901 $auto$alumacc.cc:474:replace_alu$9599.C[85]
.sym 147903 cic_q0.int_stage[1][86]
.sym 147904 cic_q0.int_stage[2][86]
.sym 147905 $auto$alumacc.cc:474:replace_alu$9599.C[86]
.sym 147907 cic_q0.int_stage[1][87]
.sym 147908 cic_q0.int_stage[2][87]
.sym 147909 $auto$alumacc.cc:474:replace_alu$9599.C[87]
.sym 147911 cic_q0.int_stage[1][88]
.sym 147912 cic_q0.int_stage[2][88]
.sym 147913 $auto$alumacc.cc:474:replace_alu$9599.C[88]
.sym 147915 cic_q0.int_stage[1][89]
.sym 147916 cic_q0.int_stage[2][89]
.sym 147917 $auto$alumacc.cc:474:replace_alu$9599.C[89]
.sym 147919 cic_q0.int_stage[1][90]
.sym 147920 cic_q0.int_stage[2][90]
.sym 147921 $auto$alumacc.cc:474:replace_alu$9599.C[90]
.sym 147923 cic_q0.int_stage[1][91]
.sym 147924 cic_q0.int_stage[2][91]
.sym 147925 $auto$alumacc.cc:474:replace_alu$9599.C[91]
.sym 147927 cic_q0.int_stage[1][92]
.sym 147928 cic_q0.int_stage[2][92]
.sym 147929 $auto$alumacc.cc:474:replace_alu$9599.C[92]
.sym 147931 cic_q0.int_stage[1][93]
.sym 147932 cic_q0.int_stage[2][93]
.sym 147933 $auto$alumacc.cc:474:replace_alu$9599.C[93]
.sym 147935 cic_q0.int_stage[1][94]
.sym 147936 cic_q0.int_stage[2][94]
.sym 147937 $auto$alumacc.cc:474:replace_alu$9599.C[94]
.sym 147939 cic_q0.int_stage[1][95]
.sym 147940 cic_q0.int_stage[2][95]
.sym 147941 $auto$alumacc.cc:474:replace_alu$9599.C[95]
.sym 147943 cic_q0.int_stage[1][96]
.sym 147944 cic_q0.int_stage[2][96]
.sym 147945 $auto$alumacc.cc:474:replace_alu$9599.C[96]
.sym 147947 cic_q0.int_stage[1][97]
.sym 147948 cic_q0.int_stage[2][97]
.sym 147949 $auto$alumacc.cc:474:replace_alu$9599.C[97]
.sym 147951 cic_q0.int_stage[1][98]
.sym 147952 cic_q0.int_stage[2][98]
.sym 147953 $auto$alumacc.cc:474:replace_alu$9599.C[98]
.sym 147955 cic_q0.int_stage[1][99]
.sym 147956 cic_q0.int_stage[2][99]
.sym 147957 $auto$alumacc.cc:474:replace_alu$9599.C[99]
.sym 147959 cic_q0.int_stage[1][100]
.sym 147960 cic_q0.int_stage[2][100]
.sym 147961 $auto$alumacc.cc:474:replace_alu$9599.C[100]
.sym 147963 cic_q0.int_stage[1][101]
.sym 147964 cic_q0.int_stage[2][101]
.sym 147965 $auto$alumacc.cc:474:replace_alu$9599.C[101]
.sym 147967 cic_q0.int_stage[1][102]
.sym 147968 cic_q0.int_stage[2][102]
.sym 147969 $auto$alumacc.cc:474:replace_alu$9599.C[102]
.sym 147971 cic_q0.int_stage[1][103]
.sym 147972 cic_q0.int_stage[2][103]
.sym 147973 $auto$alumacc.cc:474:replace_alu$9599.C[103]
.sym 147975 cic_q0.int_stage[1][104]
.sym 147976 cic_q0.int_stage[2][104]
.sym 147977 $auto$alumacc.cc:474:replace_alu$9599.C[104]
.sym 147979 cic_q0.int_stage[1][105]
.sym 147980 cic_q0.int_stage[2][105]
.sym 147981 $auto$alumacc.cc:474:replace_alu$9599.C[105]
.sym 147982 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 147983 $abc$29715$new_n2658_
.sym 147986 min_data[4]
.sym 147987 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 147988 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 147989 min.i_array[7][0]
.sym 147990 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 147991 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 147994 min.i_array[10][0]
.sym 147995 min.i_array[10][5]
.sym 147996 min.i_array[10][6]
.sym 147998 min.i_array[7][0]
.sym 147999 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 148000 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 148001 min.data[24]
.sym 148002 $abc$29715$new_n2658_
.sym 148003 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13637[1]_new_inv_
.sym 148006 min.body_cnt[0]
.sym 148007 min.body_counter_rst
.sym 148008 min.body_counter_en
.sym 148010 $abc$29715$new_n2658_
.sym 148011 min.body_counter_en
.sym 148014 min.body_cnt[2]
.sym 148015 min.body_cnt[3]
.sym 148016 min.body_cnt[0]
.sym 148017 min.body_cnt[1]
.sym 148018 min.body_cnt[0]
.sym 148019 min.body_cnt[3]
.sym 148020 min.body_cnt[2]
.sym 148021 min.body_cnt[1]
.sym 148022 min.body_cnt[3]
.sym 148023 min.body_cnt[0]
.sym 148024 min.body_cnt[2]
.sym 148025 min.body_cnt[1]
.sym 148026 min.state_reg[2]
.sym 148027 min.state_reg[1]
.sym 148028 min.state_reg[0]
.sym 148030 min.body_cnt[1]
.sym 148034 min.state_reg[0]
.sym 148035 min.body_cnt[3]
.sym 148036 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 148037 min.state_reg[2]
.sym 148039 min.body_cnt[0]
.sym 148044 min.body_cnt[1]
.sym 148048 min.body_cnt[2]
.sym 148049 $auto$alumacc.cc:474:replace_alu$9653.C[2]
.sym 148052 min.body_cnt[3]
.sym 148053 $auto$alumacc.cc:474:replace_alu$9653.C[3]
.sym 148054 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 148055 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[0]
.sym 148058 min.body_cnt[0]
.sym 148059 min.body_cnt[1]
.sym 148060 min.body_cnt[2]
.sym 148061 min.body_cnt[3]
.sym 148062 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 148063 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[3]
.sym 148066 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 148067 $abc$29715$techmap\min.counter.$add$../counter_modn/counter_modn.v:40$8353_Y[2]
.sym 148070 min.i_array[10][5]
.sym 148071 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 148072 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 148074 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 148075 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148076 min.body_counter_en
.sym 148078 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 148079 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148080 min.body_counter_en
.sym 148082 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 148083 min.data[25]
.sym 148084 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 148085 min.data[1]
.sym 148086 $abc$29715$new_n2649_
.sym 148087 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 148088 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148089 min.body_counter_en
.sym 148090 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 148091 min.data[17]
.sym 148092 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 148093 min.data[9]
.sym 148094 $0\tx_wait[0:0]
.sym 148099 $PACKER_VCC_NET
.sym 148100 min.body_cnt[0]
.sym 148102 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[7]_new_inv_
.sym 148103 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148104 min.body_counter_en
.sym 148106 min.state_reg[0]
.sym 148107 min.state_reg[1]
.sym 148108 min.state_reg[2]
.sym 148110 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148111 packet_trigger
.sym 148114 cic_i0.comb_stage[0][24]
.sym 148118 packet_trigger
.sym 148119 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148122 min.state_reg[0]
.sym 148123 min.state_reg[1]
.sym 148124 min.state_reg[2]
.sym 148126 $abc$29715$new_n4004_
.sym 148127 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17635[2]_new_inv_
.sym 148130 cic_i0.comb_stage[0][31]
.sym 148134 cic_i0.comb_stage[0][35]
.sym 148138 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 148146 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 148150 cic_i0.comb_stage[0][37]
.sym 148154 cic_i0.comb_stage[1][53]
.sym 148158 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 148162 cic_i0.int_stage[5][31]
.sym 148166 cic_i0.comb_stage[0][34]
.sym 148178 $abc$29715$techmap\cic_i0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 148186 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 148187 min.data[6]
.sym 148190 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 148191 min.data[10]
.sym 148192 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 148193 min.data[2]
.sym 148194 cic_i0.int_stage[5][37]
.sym 148198 q0_long[91]
.sym 148202 q0_long[100]
.sym 148206 q0_long[92]
.sym 148214 q0_long[99]
.sym 148218 q0_long[96]
.sym 148225 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148231 transmit_fifo.addr_rd[0]
.sym 148236 transmit_fifo.addr_rd[1]
.sym 148240 transmit_fifo.addr_rd[2]
.sym 148241 $auto$alumacc.cc:474:replace_alu$9659.C[2]
.sym 148244 transmit_fifo.addr_rd[3]
.sym 148245 $auto$alumacc.cc:474:replace_alu$9659.C[3]
.sym 148248 transmit_fifo.addr_rd[4]
.sym 148249 $auto$alumacc.cc:474:replace_alu$9659.C[4]
.sym 148252 transmit_fifo.addr_rd[5]
.sym 148253 $auto$alumacc.cc:474:replace_alu$9659.C[5]
.sym 148256 transmit_fifo.addr_rd[6]
.sym 148257 $auto$alumacc.cc:474:replace_alu$9659.C[6]
.sym 148258 transmit_fifo.addr_rd[1]
.sym 148259 transmit_fifo.addr_rd[0]
.sym 148262 transmit_fifo.addr_rd[3]
.sym 148266 transmit_fifo.addr_rd[1]
.sym 148270 transmit_fifo.addr_rd[5]
.sym 148274 transmit_fifo.addr_rd[6]
.sym 148278 transmit_fifo.addr_rd[4]
.sym 148282 transmit_fifo.addr_rd[2]
.sym 148287 $PACKER_VCC_NET
.sym 148288 transmit_fifo.addr_rd[0]
.sym 148290 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 148291 transmit_fifo.addr_wr[0]
.sym 148295 transmit_fifo.addr_wr[0]
.sym 148296 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[0]
.sym 148299 transmit_fifo.addr_wr[1]
.sym 148300 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[1]
.sym 148301 $auto$alumacc.cc:474:replace_alu$9662.C[1]
.sym 148303 transmit_fifo.addr_wr[2]
.sym 148304 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[2]
.sym 148305 $auto$alumacc.cc:474:replace_alu$9662.C[2]
.sym 148307 transmit_fifo.addr_wr[3]
.sym 148308 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[3]
.sym 148309 $auto$alumacc.cc:474:replace_alu$9662.C[3]
.sym 148311 transmit_fifo.addr_wr[4]
.sym 148312 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[4]
.sym 148313 $auto$alumacc.cc:474:replace_alu$9662.C[4]
.sym 148315 transmit_fifo.addr_wr[5]
.sym 148316 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[5]
.sym 148317 $auto$alumacc.cc:474:replace_alu$9662.C[5]
.sym 148319 transmit_fifo.addr_wr[6]
.sym 148320 $abc$29715$auto$alumacc.cc:474:replace_alu$9662.BB[6]
.sym 148321 $auto$alumacc.cc:474:replace_alu$9662.C[6]
.sym 148322 transmit_fifo.addr_wr[1]
.sym 148327 transmit_fifo.addr_wr[0]
.sym 148332 transmit_fifo.addr_wr[1]
.sym 148336 transmit_fifo.addr_wr[2]
.sym 148337 $auto$alumacc.cc:474:replace_alu$9656.C[2]
.sym 148340 transmit_fifo.addr_wr[3]
.sym 148341 $auto$alumacc.cc:474:replace_alu$9656.C[3]
.sym 148344 transmit_fifo.addr_wr[4]
.sym 148345 $auto$alumacc.cc:474:replace_alu$9656.C[4]
.sym 148348 transmit_fifo.addr_wr[5]
.sym 148349 $auto$alumacc.cc:474:replace_alu$9656.C[5]
.sym 148352 transmit_fifo.addr_wr[6]
.sym 148353 $auto$alumacc.cc:474:replace_alu$9656.C[6]
.sym 148355 $PACKER_VCC_NET
.sym 148356 transmit_fifo.addr_wr[0]
.sym 148359 uart.tx_countdown[0]
.sym 148363 uart.tx_countdown[1]
.sym 148364 $PACKER_VCC_NET
.sym 148367 uart.tx_countdown[2]
.sym 148368 $PACKER_VCC_NET
.sym 148369 $auto$alumacc.cc:474:replace_alu$9671.C[2]
.sym 148371 uart.tx_countdown[3]
.sym 148372 $PACKER_VCC_NET
.sym 148373 $auto$alumacc.cc:474:replace_alu$9671.C[3]
.sym 148375 uart.tx_countdown[4]
.sym 148376 $PACKER_VCC_NET
.sym 148377 $auto$alumacc.cc:474:replace_alu$9671.C[4]
.sym 148379 uart.tx_countdown[5]
.sym 148380 $PACKER_VCC_NET
.sym 148381 $auto$alumacc.cc:474:replace_alu$9671.C[5]
.sym 148382 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 148383 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 148386 uart.tx_countdown[5]
.sym 148387 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 148388 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148389 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148390 uart.tx_countdown[2]
.sym 148391 $abc$29715$auto$wreduce.cc:455:run$9519[2]
.sym 148392 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148394 $abc$29715$new_n2729_
.sym 148395 $abc$29715$new_n2731_
.sym 148396 $abc$29715$new_n2733_
.sym 148402 $abc$29715$auto$ice40_ffinit.cc:141:execute$29691
.sym 148406 uart.tx_countdown[5]
.sym 148407 $abc$29715$auto$wreduce.cc:455:run$9519[5]
.sym 148408 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 148409 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148410 $abc$29715$auto$ice40_ffinit.cc:141:execute$29703
.sym 148414 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 148415 $abc$29715$new_n2731_
.sym 148416 $abc$29715$new_n2733_
.sym 148417 $abc$29715$new_n2729_
.sym 148418 cic_i0.dec[1]
.sym 148422 $abc$29715$auto$ice40_ffinit.cc:141:execute$29687
.sym 148426 $abc$29715$techmap\uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 148427 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148430 $abc$29715$new_n2771_
.sym 148431 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148432 $abc$29715$techmap\uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 148434 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148435 $abc$29715$techmap\uart.$4\tx_countdown[5:0][1]_new_
.sym 148438 $abc$29715$techmap\uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 148439 $abc$29715$techmap\uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 148442 uart.tx_countdown[0]
.sym 148443 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148444 uart.tx_countdown[1]
.sym 148446 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148447 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148448 $abc$29715$auto$wreduce.cc:455:run$9518[5]
.sym 148450 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148451 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 148452 $abc$29715$auto$wreduce.cc:455:run$9518[2]
.sym 148459 uart.tx_countdown[0]
.sym 148461 $PACKER_VCC_NET
.sym 148462 uart.tx_countdown[0]
.sym 148463 $abc$29715$auto$wreduce.cc:455:run$9519[0]
.sym 148464 $abc$29715$auto$simplemap.cc:168:logic_reduce$11359_new_inv_
.sym 148491 cic_q0.int_stage[3][0]
.sym 148492 cic_q0.int_stage[2][0]
.sym 148519 cic_q0.int_stage[3][0]
.sym 148520 cic_q0.int_stage[2][0]
.sym 148523 cic_q0.int_stage[3][1]
.sym 148524 cic_q0.int_stage[2][1]
.sym 148525 $auto$alumacc.cc:474:replace_alu$9602.C[1]
.sym 148527 cic_q0.int_stage[3][2]
.sym 148528 cic_q0.int_stage[2][2]
.sym 148529 $auto$alumacc.cc:474:replace_alu$9602.C[2]
.sym 148531 cic_q0.int_stage[3][3]
.sym 148532 cic_q0.int_stage[2][3]
.sym 148533 $auto$alumacc.cc:474:replace_alu$9602.C[3]
.sym 148535 cic_q0.int_stage[3][4]
.sym 148536 cic_q0.int_stage[2][4]
.sym 148537 $auto$alumacc.cc:474:replace_alu$9602.C[4]
.sym 148539 cic_q0.int_stage[3][5]
.sym 148540 cic_q0.int_stage[2][5]
.sym 148541 $auto$alumacc.cc:474:replace_alu$9602.C[5]
.sym 148543 cic_q0.int_stage[3][6]
.sym 148544 cic_q0.int_stage[2][6]
.sym 148545 $auto$alumacc.cc:474:replace_alu$9602.C[6]
.sym 148547 cic_q0.int_stage[3][7]
.sym 148548 cic_q0.int_stage[2][7]
.sym 148549 $auto$alumacc.cc:474:replace_alu$9602.C[7]
.sym 148551 cic_q0.int_stage[3][8]
.sym 148552 cic_q0.int_stage[2][8]
.sym 148553 $auto$alumacc.cc:474:replace_alu$9602.C[8]
.sym 148555 cic_q0.int_stage[3][9]
.sym 148556 cic_q0.int_stage[2][9]
.sym 148557 $auto$alumacc.cc:474:replace_alu$9602.C[9]
.sym 148559 cic_q0.int_stage[3][10]
.sym 148560 cic_q0.int_stage[2][10]
.sym 148561 $auto$alumacc.cc:474:replace_alu$9602.C[10]
.sym 148563 cic_q0.int_stage[3][11]
.sym 148564 cic_q0.int_stage[2][11]
.sym 148565 $auto$alumacc.cc:474:replace_alu$9602.C[11]
.sym 148567 cic_q0.int_stage[3][12]
.sym 148568 cic_q0.int_stage[2][12]
.sym 148569 $auto$alumacc.cc:474:replace_alu$9602.C[12]
.sym 148571 cic_q0.int_stage[3][13]
.sym 148572 cic_q0.int_stage[2][13]
.sym 148573 $auto$alumacc.cc:474:replace_alu$9602.C[13]
.sym 148575 cic_q0.int_stage[3][14]
.sym 148576 cic_q0.int_stage[2][14]
.sym 148577 $auto$alumacc.cc:474:replace_alu$9602.C[14]
.sym 148579 cic_q0.int_stage[3][15]
.sym 148580 cic_q0.int_stage[2][15]
.sym 148581 $auto$alumacc.cc:474:replace_alu$9602.C[15]
.sym 148583 cic_q0.int_stage[3][16]
.sym 148584 cic_q0.int_stage[2][16]
.sym 148585 $auto$alumacc.cc:474:replace_alu$9602.C[16]
.sym 148587 cic_q0.int_stage[3][17]
.sym 148588 cic_q0.int_stage[2][17]
.sym 148589 $auto$alumacc.cc:474:replace_alu$9602.C[17]
.sym 148591 cic_q0.int_stage[3][18]
.sym 148592 cic_q0.int_stage[2][18]
.sym 148593 $auto$alumacc.cc:474:replace_alu$9602.C[18]
.sym 148595 cic_q0.int_stage[3][19]
.sym 148596 cic_q0.int_stage[2][19]
.sym 148597 $auto$alumacc.cc:474:replace_alu$9602.C[19]
.sym 148599 cic_q0.int_stage[3][20]
.sym 148600 cic_q0.int_stage[2][20]
.sym 148601 $auto$alumacc.cc:474:replace_alu$9602.C[20]
.sym 148603 cic_q0.int_stage[3][21]
.sym 148604 cic_q0.int_stage[2][21]
.sym 148605 $auto$alumacc.cc:474:replace_alu$9602.C[21]
.sym 148607 cic_q0.int_stage[3][22]
.sym 148608 cic_q0.int_stage[2][22]
.sym 148609 $auto$alumacc.cc:474:replace_alu$9602.C[22]
.sym 148611 cic_q0.int_stage[3][23]
.sym 148612 cic_q0.int_stage[2][23]
.sym 148613 $auto$alumacc.cc:474:replace_alu$9602.C[23]
.sym 148615 cic_q0.int_stage[3][24]
.sym 148616 cic_q0.int_stage[2][24]
.sym 148617 $auto$alumacc.cc:474:replace_alu$9602.C[24]
.sym 148619 cic_q0.int_stage[3][25]
.sym 148620 cic_q0.int_stage[2][25]
.sym 148621 $auto$alumacc.cc:474:replace_alu$9602.C[25]
.sym 148623 cic_q0.int_stage[3][26]
.sym 148624 cic_q0.int_stage[2][26]
.sym 148625 $auto$alumacc.cc:474:replace_alu$9602.C[26]
.sym 148627 cic_q0.int_stage[3][27]
.sym 148628 cic_q0.int_stage[2][27]
.sym 148629 $auto$alumacc.cc:474:replace_alu$9602.C[27]
.sym 148631 cic_q0.int_stage[3][28]
.sym 148632 cic_q0.int_stage[2][28]
.sym 148633 $auto$alumacc.cc:474:replace_alu$9602.C[28]
.sym 148635 cic_q0.int_stage[3][29]
.sym 148636 cic_q0.int_stage[2][29]
.sym 148637 $auto$alumacc.cc:474:replace_alu$9602.C[29]
.sym 148639 cic_q0.int_stage[3][30]
.sym 148640 cic_q0.int_stage[2][30]
.sym 148641 $auto$alumacc.cc:474:replace_alu$9602.C[30]
.sym 148643 cic_q0.int_stage[3][31]
.sym 148644 cic_q0.int_stage[2][31]
.sym 148645 $auto$alumacc.cc:474:replace_alu$9602.C[31]
.sym 148647 cic_q0.int_stage[3][32]
.sym 148648 cic_q0.int_stage[2][32]
.sym 148649 $auto$alumacc.cc:474:replace_alu$9602.C[32]
.sym 148651 cic_q0.int_stage[3][33]
.sym 148652 cic_q0.int_stage[2][33]
.sym 148653 $auto$alumacc.cc:474:replace_alu$9602.C[33]
.sym 148655 cic_q0.int_stage[3][34]
.sym 148656 cic_q0.int_stage[2][34]
.sym 148657 $auto$alumacc.cc:474:replace_alu$9602.C[34]
.sym 148659 cic_q0.int_stage[3][35]
.sym 148660 cic_q0.int_stage[2][35]
.sym 148661 $auto$alumacc.cc:474:replace_alu$9602.C[35]
.sym 148663 cic_q0.int_stage[3][36]
.sym 148664 cic_q0.int_stage[2][36]
.sym 148665 $auto$alumacc.cc:474:replace_alu$9602.C[36]
.sym 148667 cic_q0.int_stage[3][37]
.sym 148668 cic_q0.int_stage[2][37]
.sym 148669 $auto$alumacc.cc:474:replace_alu$9602.C[37]
.sym 148671 cic_q0.int_stage[3][38]
.sym 148672 cic_q0.int_stage[2][38]
.sym 148673 $auto$alumacc.cc:474:replace_alu$9602.C[38]
.sym 148675 cic_q0.int_stage[3][39]
.sym 148676 cic_q0.int_stage[2][39]
.sym 148677 $auto$alumacc.cc:474:replace_alu$9602.C[39]
.sym 148679 cic_q0.int_stage[3][40]
.sym 148680 cic_q0.int_stage[2][40]
.sym 148681 $auto$alumacc.cc:474:replace_alu$9602.C[40]
.sym 148683 cic_q0.int_stage[3][41]
.sym 148684 cic_q0.int_stage[2][41]
.sym 148685 $auto$alumacc.cc:474:replace_alu$9602.C[41]
.sym 148687 cic_q0.int_stage[3][42]
.sym 148688 cic_q0.int_stage[2][42]
.sym 148689 $auto$alumacc.cc:474:replace_alu$9602.C[42]
.sym 148691 cic_q0.int_stage[3][43]
.sym 148692 cic_q0.int_stage[2][43]
.sym 148693 $auto$alumacc.cc:474:replace_alu$9602.C[43]
.sym 148695 cic_q0.int_stage[3][44]
.sym 148696 cic_q0.int_stage[2][44]
.sym 148697 $auto$alumacc.cc:474:replace_alu$9602.C[44]
.sym 148699 cic_q0.int_stage[3][45]
.sym 148700 cic_q0.int_stage[2][45]
.sym 148701 $auto$alumacc.cc:474:replace_alu$9602.C[45]
.sym 148703 cic_q0.int_stage[3][46]
.sym 148704 cic_q0.int_stage[2][46]
.sym 148705 $auto$alumacc.cc:474:replace_alu$9602.C[46]
.sym 148707 cic_q0.int_stage[3][47]
.sym 148708 cic_q0.int_stage[2][47]
.sym 148709 $auto$alumacc.cc:474:replace_alu$9602.C[47]
.sym 148711 cic_q0.int_stage[3][48]
.sym 148712 cic_q0.int_stage[2][48]
.sym 148713 $auto$alumacc.cc:474:replace_alu$9602.C[48]
.sym 148715 cic_q0.int_stage[3][49]
.sym 148716 cic_q0.int_stage[2][49]
.sym 148717 $auto$alumacc.cc:474:replace_alu$9602.C[49]
.sym 148719 cic_q0.int_stage[3][50]
.sym 148720 cic_q0.int_stage[2][50]
.sym 148721 $auto$alumacc.cc:474:replace_alu$9602.C[50]
.sym 148723 cic_q0.int_stage[3][51]
.sym 148724 cic_q0.int_stage[2][51]
.sym 148725 $auto$alumacc.cc:474:replace_alu$9602.C[51]
.sym 148727 cic_q0.int_stage[3][52]
.sym 148728 cic_q0.int_stage[2][52]
.sym 148729 $auto$alumacc.cc:474:replace_alu$9602.C[52]
.sym 148731 cic_q0.int_stage[3][53]
.sym 148732 cic_q0.int_stage[2][53]
.sym 148733 $auto$alumacc.cc:474:replace_alu$9602.C[53]
.sym 148735 cic_q0.int_stage[3][54]
.sym 148736 cic_q0.int_stage[2][54]
.sym 148737 $auto$alumacc.cc:474:replace_alu$9602.C[54]
.sym 148739 cic_q0.int_stage[3][55]
.sym 148740 cic_q0.int_stage[2][55]
.sym 148741 $auto$alumacc.cc:474:replace_alu$9602.C[55]
.sym 148743 cic_q0.int_stage[3][56]
.sym 148744 cic_q0.int_stage[2][56]
.sym 148745 $auto$alumacc.cc:474:replace_alu$9602.C[56]
.sym 148747 cic_q0.int_stage[3][57]
.sym 148748 cic_q0.int_stage[2][57]
.sym 148749 $auto$alumacc.cc:474:replace_alu$9602.C[57]
.sym 148751 cic_q0.int_stage[3][58]
.sym 148752 cic_q0.int_stage[2][58]
.sym 148753 $auto$alumacc.cc:474:replace_alu$9602.C[58]
.sym 148755 cic_q0.int_stage[3][59]
.sym 148756 cic_q0.int_stage[2][59]
.sym 148757 $auto$alumacc.cc:474:replace_alu$9602.C[59]
.sym 148759 cic_q0.int_stage[3][60]
.sym 148760 cic_q0.int_stage[2][60]
.sym 148761 $auto$alumacc.cc:474:replace_alu$9602.C[60]
.sym 148763 cic_q0.int_stage[3][61]
.sym 148764 cic_q0.int_stage[2][61]
.sym 148765 $auto$alumacc.cc:474:replace_alu$9602.C[61]
.sym 148767 cic_q0.int_stage[3][62]
.sym 148768 cic_q0.int_stage[2][62]
.sym 148769 $auto$alumacc.cc:474:replace_alu$9602.C[62]
.sym 148771 cic_q0.int_stage[3][63]
.sym 148772 cic_q0.int_stage[2][63]
.sym 148773 $auto$alumacc.cc:474:replace_alu$9602.C[63]
.sym 148775 cic_q0.int_stage[3][64]
.sym 148776 cic_q0.int_stage[2][64]
.sym 148777 $auto$alumacc.cc:474:replace_alu$9602.C[64]
.sym 148779 cic_q0.int_stage[3][65]
.sym 148780 cic_q0.int_stage[2][65]
.sym 148781 $auto$alumacc.cc:474:replace_alu$9602.C[65]
.sym 148783 cic_q0.int_stage[3][66]
.sym 148784 cic_q0.int_stage[2][66]
.sym 148785 $auto$alumacc.cc:474:replace_alu$9602.C[66]
.sym 148787 cic_q0.int_stage[3][67]
.sym 148788 cic_q0.int_stage[2][67]
.sym 148789 $auto$alumacc.cc:474:replace_alu$9602.C[67]
.sym 148791 cic_q0.int_stage[3][68]
.sym 148792 cic_q0.int_stage[2][68]
.sym 148793 $auto$alumacc.cc:474:replace_alu$9602.C[68]
.sym 148795 cic_q0.int_stage[3][69]
.sym 148796 cic_q0.int_stage[2][69]
.sym 148797 $auto$alumacc.cc:474:replace_alu$9602.C[69]
.sym 148799 cic_q0.int_stage[3][70]
.sym 148800 cic_q0.int_stage[2][70]
.sym 148801 $auto$alumacc.cc:474:replace_alu$9602.C[70]
.sym 148803 cic_q0.int_stage[3][71]
.sym 148804 cic_q0.int_stage[2][71]
.sym 148805 $auto$alumacc.cc:474:replace_alu$9602.C[71]
.sym 148807 cic_q0.int_stage[3][72]
.sym 148808 cic_q0.int_stage[2][72]
.sym 148809 $auto$alumacc.cc:474:replace_alu$9602.C[72]
.sym 148811 cic_q0.int_stage[3][73]
.sym 148812 cic_q0.int_stage[2][73]
.sym 148813 $auto$alumacc.cc:474:replace_alu$9602.C[73]
.sym 148815 cic_q0.int_stage[3][74]
.sym 148816 cic_q0.int_stage[2][74]
.sym 148817 $auto$alumacc.cc:474:replace_alu$9602.C[74]
.sym 148819 cic_q0.int_stage[3][75]
.sym 148820 cic_q0.int_stage[2][75]
.sym 148821 $auto$alumacc.cc:474:replace_alu$9602.C[75]
.sym 148823 cic_q0.int_stage[3][76]
.sym 148824 cic_q0.int_stage[2][76]
.sym 148825 $auto$alumacc.cc:474:replace_alu$9602.C[76]
.sym 148827 cic_q0.int_stage[3][77]
.sym 148828 cic_q0.int_stage[2][77]
.sym 148829 $auto$alumacc.cc:474:replace_alu$9602.C[77]
.sym 148831 cic_q0.int_stage[3][78]
.sym 148832 cic_q0.int_stage[2][78]
.sym 148833 $auto$alumacc.cc:474:replace_alu$9602.C[78]
.sym 148835 cic_q0.int_stage[3][79]
.sym 148836 cic_q0.int_stage[2][79]
.sym 148837 $auto$alumacc.cc:474:replace_alu$9602.C[79]
.sym 148839 cic_q0.int_stage[3][80]
.sym 148840 cic_q0.int_stage[2][80]
.sym 148841 $auto$alumacc.cc:474:replace_alu$9602.C[80]
.sym 148843 cic_q0.int_stage[3][81]
.sym 148844 cic_q0.int_stage[2][81]
.sym 148845 $auto$alumacc.cc:474:replace_alu$9602.C[81]
.sym 148847 cic_q0.int_stage[3][82]
.sym 148848 cic_q0.int_stage[2][82]
.sym 148849 $auto$alumacc.cc:474:replace_alu$9602.C[82]
.sym 148851 cic_q0.int_stage[3][83]
.sym 148852 cic_q0.int_stage[2][83]
.sym 148853 $auto$alumacc.cc:474:replace_alu$9602.C[83]
.sym 148855 cic_q0.int_stage[3][84]
.sym 148856 cic_q0.int_stage[2][84]
.sym 148857 $auto$alumacc.cc:474:replace_alu$9602.C[84]
.sym 148859 cic_q0.int_stage[3][85]
.sym 148860 cic_q0.int_stage[2][85]
.sym 148861 $auto$alumacc.cc:474:replace_alu$9602.C[85]
.sym 148863 cic_q0.int_stage[3][86]
.sym 148864 cic_q0.int_stage[2][86]
.sym 148865 $auto$alumacc.cc:474:replace_alu$9602.C[86]
.sym 148867 cic_q0.int_stage[3][87]
.sym 148868 cic_q0.int_stage[2][87]
.sym 148869 $auto$alumacc.cc:474:replace_alu$9602.C[87]
.sym 148871 cic_q0.int_stage[3][88]
.sym 148872 cic_q0.int_stage[2][88]
.sym 148873 $auto$alumacc.cc:474:replace_alu$9602.C[88]
.sym 148875 cic_q0.int_stage[3][89]
.sym 148876 cic_q0.int_stage[2][89]
.sym 148877 $auto$alumacc.cc:474:replace_alu$9602.C[89]
.sym 148879 cic_q0.int_stage[3][90]
.sym 148880 cic_q0.int_stage[2][90]
.sym 148881 $auto$alumacc.cc:474:replace_alu$9602.C[90]
.sym 148883 cic_q0.int_stage[3][91]
.sym 148884 cic_q0.int_stage[2][91]
.sym 148885 $auto$alumacc.cc:474:replace_alu$9602.C[91]
.sym 148887 cic_q0.int_stage[3][92]
.sym 148888 cic_q0.int_stage[2][92]
.sym 148889 $auto$alumacc.cc:474:replace_alu$9602.C[92]
.sym 148891 cic_q0.int_stage[3][93]
.sym 148892 cic_q0.int_stage[2][93]
.sym 148893 $auto$alumacc.cc:474:replace_alu$9602.C[93]
.sym 148895 cic_q0.int_stage[3][94]
.sym 148896 cic_q0.int_stage[2][94]
.sym 148897 $auto$alumacc.cc:474:replace_alu$9602.C[94]
.sym 148899 cic_q0.int_stage[3][95]
.sym 148900 cic_q0.int_stage[2][95]
.sym 148901 $auto$alumacc.cc:474:replace_alu$9602.C[95]
.sym 148903 cic_q0.int_stage[3][96]
.sym 148904 cic_q0.int_stage[2][96]
.sym 148905 $auto$alumacc.cc:474:replace_alu$9602.C[96]
.sym 148907 cic_q0.int_stage[3][97]
.sym 148908 cic_q0.int_stage[2][97]
.sym 148909 $auto$alumacc.cc:474:replace_alu$9602.C[97]
.sym 148911 cic_q0.int_stage[3][98]
.sym 148912 cic_q0.int_stage[2][98]
.sym 148913 $auto$alumacc.cc:474:replace_alu$9602.C[98]
.sym 148915 cic_q0.int_stage[3][99]
.sym 148916 cic_q0.int_stage[2][99]
.sym 148917 $auto$alumacc.cc:474:replace_alu$9602.C[99]
.sym 148919 cic_q0.int_stage[3][100]
.sym 148920 cic_q0.int_stage[2][100]
.sym 148921 $auto$alumacc.cc:474:replace_alu$9602.C[100]
.sym 148923 cic_q0.int_stage[3][101]
.sym 148924 cic_q0.int_stage[2][101]
.sym 148925 $auto$alumacc.cc:474:replace_alu$9602.C[101]
.sym 148927 cic_q0.int_stage[3][102]
.sym 148928 cic_q0.int_stage[2][102]
.sym 148929 $auto$alumacc.cc:474:replace_alu$9602.C[102]
.sym 148931 cic_q0.int_stage[3][103]
.sym 148932 cic_q0.int_stage[2][103]
.sym 148933 $auto$alumacc.cc:474:replace_alu$9602.C[103]
.sym 148935 cic_q0.int_stage[3][104]
.sym 148936 cic_q0.int_stage[2][104]
.sym 148937 $auto$alumacc.cc:474:replace_alu$9602.C[104]
.sym 148939 cic_q0.int_stage[3][105]
.sym 148940 cic_q0.int_stage[2][105]
.sym 148941 $auto$alumacc.cc:474:replace_alu$9602.C[105]
.sym 148942 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 148943 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 148950 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 148951 min.data[19]
.sym 148955 cic_q0.int_stage[1][0]
.sym 148956 q0[0]
.sym 148958 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[3]_new_
.sym 148959 $abc$29715$new_n2610_
.sym 148960 $abc$29715$new_n2611_
.sym 148961 $abc$29715$new_n2612_
.sym 148962 min.i_array[8][3]
.sym 148963 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 148964 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 148965 min.data[27]
.sym 148966 min.body_counter_rst
.sym 148970 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14402[1]_new_inv_
.sym 148971 min.i_array[10][5]
.sym 148972 min.i_array[10][6]
.sym 148974 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[5]_new_
.sym 148975 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17674[2]_new_inv_
.sym 148976 $abc$29715$new_n2647_
.sym 148977 $abc$29715$new_n2648_
.sym 148978 min.i_array[10][0]
.sym 148979 min.i_array[10][4]
.sym 148982 min.i_array[9][5]
.sym 148983 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 148984 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 148985 min.data[29]
.sym 148986 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 148987 min_data[6]
.sym 148988 min_data[5]
.sym 148990 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 148991 min.state_reg[2]
.sym 148992 $abc$29715$new_n4008_
.sym 148994 min.i_array[7][5]
.sym 148995 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 148996 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 148997 min.data[21]
.sym 148998 min_data[0]
.sym 148999 $abc$29715$new_n2688_
.sym 149000 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13682[1]_new_
.sym 149001 min.shift_crc
.sym 149002 $abc$29715$new_n2654_
.sym 149003 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 149004 min.i_array[10][0]
.sym 149005 min.i_array[10][6]
.sym 149006 $abc$29715$new_n2653_
.sym 149007 $abc$29715$new_n2656_
.sym 149008 min.i_array[9][4]
.sym 149009 min.shift_crc
.sym 149010 $abc$29715$new_n2656_
.sym 149011 min.i_array[10][0]
.sym 149012 min.i_array[10][6]
.sym 149013 min.shift_crc
.sym 149014 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 149015 min.i_array[10][0]
.sym 149016 min.i_array[10][4]
.sym 149017 min.i_array[10][6]
.sym 149018 min_data[0]
.sym 149019 $abc$29715$new_n2710_
.sym 149020 $abc$29715$new_n2654_
.sym 149021 min.shift_crc
.sym 149022 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 149023 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 149024 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13772[1]_new_inv_
.sym 149026 $abc$29715$new_n2666_
.sym 149027 $abc$29715$new_n2668_
.sym 149028 min.shift_crc
.sym 149030 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[6]_new_
.sym 149031 $abc$29715$new_n2601_
.sym 149032 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[3]_new_inv_
.sym 149033 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17687[0]_new_inv_
.sym 149034 $abc$29715$new_n2696_
.sym 149035 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 149036 min.i_array[7][4]
.sym 149037 min.shift_crc
.sym 149038 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 149039 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[4]_new_inv_
.sym 149040 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13907[1]_new_inv_
.sym 149042 min_data[0]
.sym 149043 $abc$29715$new_n2683_
.sym 149044 $abc$29715$new_n2654_
.sym 149045 min.shift_crc
.sym 149046 $abc$29715$new_n2666_
.sym 149047 $abc$29715$new_n2668_
.sym 149048 min.i_array[9][7]
.sym 149049 min.shift_crc
.sym 149050 min.i_array[10][1]
.sym 149051 min.i_array[10][3]
.sym 149052 min.i_array[10][4]
.sym 149053 min.i_array[10][6]
.sym 149054 min.i_array[9][3]
.sym 149055 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 149056 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 149057 min.data[3]
.sym 149058 min.i_array[9][4]
.sym 149059 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 149060 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 149061 min.i_array[8][4]
.sym 149062 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 149063 min.state_reg[1]
.sym 149064 min.state_reg[0]
.sym 149065 min.state_reg[2]
.sym 149066 min.body_cnt[3]
.sym 149067 min.body_cnt[2]
.sym 149068 min.body_cnt[1]
.sym 149069 min.body_cnt[0]
.sym 149070 min.body_cnt[0]
.sym 149071 min.body_cnt[2]
.sym 149072 min.body_cnt[1]
.sym 149073 min.body_cnt[3]
.sym 149074 min.body_cnt[2]
.sym 149075 min.body_cnt[1]
.sym 149076 min.body_cnt[0]
.sym 149077 min.body_cnt[3]
.sym 149078 min.body_cnt[3]
.sym 149079 min.body_cnt[1]
.sym 149080 min.body_cnt[2]
.sym 149081 min.body_cnt[0]
.sym 149082 min.body_cnt[0]
.sym 149083 min.body_cnt[2]
.sym 149084 min.body_cnt[3]
.sym 149085 min.body_cnt[1]
.sym 149086 $abc$29715$new_n2599_
.sym 149087 $abc$29715$new_n2604_
.sym 149090 min.body_cnt[0]
.sym 149091 min.body_cnt[3]
.sym 149092 min.body_cnt[1]
.sym 149093 min.body_cnt[2]
.sym 149094 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10961_Y[1]_new_
.sym 149095 $abc$29715$new_n2635_
.sym 149096 $abc$29715$new_n2637_
.sym 149097 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17944[3]_new_inv_
.sym 149098 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 149099 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 149100 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17631_new_inv_
.sym 149101 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17683_new_inv_
.sym 149102 $abc$29715$new_n2613_
.sym 149103 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17657_new_inv_
.sym 149104 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 149105 min.body_counter_en
.sym 149106 $abc$29715$new_n2639_
.sym 149107 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17631_new_inv_
.sym 149108 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 149109 min.body_counter_en
.sym 149110 min.i_array[10][1]
.sym 149111 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 149112 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 149114 min.i_array[10][7]
.sym 149115 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 149116 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 149117 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17709_new_inv_
.sym 149118 min.i_array[10][3]
.sym 149119 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 149120 $abc$29715$techmap$techmap\min.$procmux$8954.$reduce_or$C:\Users\brett\fpga\yosys\share\techmap.v:445$10898_Y_new_inv_
.sym 149122 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17517_new_inv_
.sym 149123 $abc$29715$new_n2780_
.sym 149124 $abc$29715$new_n2786_
.sym 149126 $abc$29715$auto$wreduce.cc:455:run$9516[3]_new_
.sym 149127 uart.tx_state[1]
.sym 149128 uart.tx_state[0]
.sym 149129 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 149130 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[2]_new_inv_
.sym 149131 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 149132 min.body_counter_en
.sym 149134 min.i_array[10][4]
.sym 149135 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 149136 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 149137 $abc$29715$new_n2627_
.sym 149138 uart.tx_state[0]
.sym 149139 uart.tx_state[1]
.sym 149142 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[2]_new_inv_
.sym 149143 min_data[3]
.sym 149146 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 149147 $abc$29715$new_n2588_
.sym 149148 $abc$29715$new_n4005_
.sym 149150 $abc$29715$new_n2744_
.sym 149151 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149152 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 149154 $abc$29715$new_n2787_
.sym 149155 $abc$29715$new_n4005_
.sym 149156 $abc$29715$new_n2599_
.sym 149157 $abc$29715$new_n2627_
.sym 149158 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 149159 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[1]_new_inv_
.sym 149160 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17986[2]_new_inv_
.sym 149161 $abc$29715$new_n2628_
.sym 149162 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 149163 min.state_reg[1]
.sym 149164 min.state_reg[2]
.sym 149166 min.i_array[7][4]
.sym 149167 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 149168 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 149169 min.data[4]
.sym 149170 i0_long[90]
.sym 149174 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[2]_new_inv_
.sym 149175 $abc$29715$new_n2621_
.sym 149178 min.data[12]
.sym 149179 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 149180 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10642_new_
.sym 149181 min.data[28]
.sym 149182 q0_long[102]
.sym 149186 q0_long[93]
.sym 149190 $abc$29715$new_n2739_
.sym 149191 uart.tx_data[2]
.sym 149194 fifo_data[2]
.sym 149195 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 149196 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[2]_new_
.sym 149197 $abc$29715$new_n2755_
.sym 149198 $abc$29715$new_n2728_
.sym 149199 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149200 uart.tx_data[7]
.sym 149201 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10923_Y[7]_new_inv_
.sym 149202 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 149203 min.data[13]
.sym 149204 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 149205 min.data[5]
.sym 149206 fifo_data[1]
.sym 149207 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 149208 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[1]_new_
.sym 149209 $abc$29715$new_n2752_
.sym 149210 $abc$29715$new_n2739_
.sym 149211 uart.tx_data[1]
.sym 149214 uart.tx_data[6]
.sym 149215 uart.tx_data[7]
.sym 149216 $abc$29715$new_n2728_
.sym 149217 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149218 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 149219 min.data[8]
.sym 149220 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 149221 min.data[0]
.sym 149222 q0_long[103]
.sym 149226 uart.tx_data[2]
.sym 149227 uart.tx_data[3]
.sym 149228 $abc$29715$new_n2728_
.sym 149229 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149230 q0_long[94]
.sym 149234 q0_long[101]
.sym 149238 q0_long[98]
.sym 149242 q0_long[95]
.sym 149246 q0_long[90]
.sym 149250 uart.tx_data[1]
.sym 149251 uart.tx_data[2]
.sym 149252 $abc$29715$new_n2728_
.sym 149253 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149254 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[54]
.sym 149258 pull_byte_delay
.sym 149259 $0\tx_wait[0:0]
.sym 149262 $abc$29715$techmap\min.$5\state_next[2:0][0]_new_
.sym 149263 min.state_reg[1]
.sym 149264 min.state_reg[0]
.sym 149265 $abc$29715$new_n4006_
.sym 149274 uart.tx_data[7]
.sym 149275 fifo_data[7]
.sym 149276 pull_byte_delay
.sym 149277 $0\tx_wait[0:0]
.sym 149278 uart.tx_state[0]
.sym 149279 uart.tx_state[1]
.sym 149286 cic_q0.comb_stage[4][61]
.sym 149290 cic_q0.comb_stage[4][62]
.sym 149294 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[62]
.sym 149298 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[63]
.sym 149302 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[60]
.sym 149306 cic_q0.comb_stage[3][54]
.sym 149310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[61]
.sym 149314 cic_q0.comb_stage[4][63]
.sym 149318 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[69]
.sym 149322 cic_q0.comb_stage[4][66]
.sym 149326 cic_q0.comb_stage[4][69]
.sym 149330 cic_q0.comb_stage[4][64]
.sym 149334 cic_q0.comb_stage[3][69]
.sym 149338 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[66]
.sym 149342 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[69]
.sym 149346 cic_q0.comb_stage[4][60]
.sym 149350 cic_q0.comb_stage[4][78]
.sym 149358 cic_q0.comb_stage[4][77]
.sym 149362 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[79]
.sym 149366 cic_q0.comb_stage[4][79]
.sym 149370 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[78]
.sym 149378 $abc$29715$auto$rtlil.cc:1969:NotGate$29707
.sym 149386 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[86]
.sym 149390 uart.tx_state[1]
.sym 149391 uart.tx_state[0]
.sym 149402 cic_q0.comb_stage[4][86]
.sym 149406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[85]
.sym 149410 cic_q0.comb_stage[4][85]
.sym 149414 uart.tx_state[1]
.sym 149418 uart.tx_data[4]
.sym 149419 uart.tx_data[5]
.sym 149420 $abc$29715$new_n2728_
.sym 149421 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149426 uart.tx_data[0]
.sym 149427 uart.tx_data[1]
.sym 149428 $abc$29715$new_n2728_
.sym 149429 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149430 cic_q0.comb_stage[4][91]
.sym 149434 uart.tx_data[3]
.sym 149435 uart.tx_data[4]
.sym 149436 $abc$29715$new_n2728_
.sym 149437 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149438 cic_q0.comb_stage[4][93]
.sym 149442 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[91]
.sym 149446 $abc$29715$new_n2739_
.sym 149447 uart.tx_bits_remaining[1]
.sym 149448 $abc$29715$techmap\uart.$3\tx_bits_remaining[3:0][1]_new_inv_
.sym 149449 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149450 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149451 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 149452 $abc$29715$new_n2739_
.sym 149454 $abc$29715$new_n2739_
.sym 149455 uart.tx_data[4]
.sym 149458 uart.tx_state[0]
.sym 149459 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 149460 uart.tx_state[1]
.sym 149461 uart.tx_bits_remaining[3]
.sym 149462 $abc$29715$new_n2728_
.sym 149463 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 149466 fifo_data[4]
.sym 149467 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 149468 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[4]_new_
.sym 149469 $abc$29715$new_n2761_
.sym 149470 uart.tx_bits_remaining[0]
.sym 149471 $abc$29715$new_n2728_
.sym 149472 uart.tx_bits_remaining[1]
.sym 149474 uart.tx_bits_remaining[0]
.sym 149475 uart.tx_bits_remaining[1]
.sym 149476 uart.tx_bits_remaining[2]
.sym 149477 uart.tx_bits_remaining[3]
.sym 149479 uart.tx_bits_remaining[0]
.sym 149483 uart.tx_bits_remaining[1]
.sym 149484 $PACKER_VCC_NET
.sym 149487 uart.tx_bits_remaining[2]
.sym 149488 $PACKER_VCC_NET
.sym 149489 $auto$alumacc.cc:474:replace_alu$9665.C[2]
.sym 149491 uart.tx_bits_remaining[3]
.sym 149492 $PACKER_VCC_NET
.sym 149493 $auto$alumacc.cc:474:replace_alu$9665.C[3]
.sym 149494 $abc$29715$new_n2772_
.sym 149495 uart.tx_bits_remaining[0]
.sym 149496 $abc$29715$new_n2771_
.sym 149497 $abc$29715$auto$wreduce.cc:455:run$9517[0]
.sym 149499 uart.tx_bits_remaining[0]
.sym 149501 $PACKER_VCC_NET
.sym 149502 $abc$29715$new_n2772_
.sym 149503 uart.tx_bits_remaining[2]
.sym 149504 $abc$29715$new_n2771_
.sym 149505 $abc$29715$auto$wreduce.cc:455:run$9517[2]
.sym 149506 $abc$29715$auto$wreduce.cc:455:run$9517[3]
.sym 149507 $abc$29715$new_n2771_
.sym 149508 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 149509 $abc$29715$new_n2777_
.sym 149543 cic_q0.int_stage[3][0]
.sym 149544 cic_q0.int_stage[4][0]
.sym 149547 cic_q0.int_stage[3][1]
.sym 149548 cic_q0.int_stage[4][1]
.sym 149549 $auto$alumacc.cc:474:replace_alu$9605.C[1]
.sym 149551 cic_q0.int_stage[3][2]
.sym 149552 cic_q0.int_stage[4][2]
.sym 149553 $auto$alumacc.cc:474:replace_alu$9605.C[2]
.sym 149555 cic_q0.int_stage[3][3]
.sym 149556 cic_q0.int_stage[4][3]
.sym 149557 $auto$alumacc.cc:474:replace_alu$9605.C[3]
.sym 149559 cic_q0.int_stage[3][4]
.sym 149560 cic_q0.int_stage[4][4]
.sym 149561 $auto$alumacc.cc:474:replace_alu$9605.C[4]
.sym 149563 cic_q0.int_stage[3][5]
.sym 149564 cic_q0.int_stage[4][5]
.sym 149565 $auto$alumacc.cc:474:replace_alu$9605.C[5]
.sym 149567 cic_q0.int_stage[3][6]
.sym 149568 cic_q0.int_stage[4][6]
.sym 149569 $auto$alumacc.cc:474:replace_alu$9605.C[6]
.sym 149571 cic_q0.int_stage[3][7]
.sym 149572 cic_q0.int_stage[4][7]
.sym 149573 $auto$alumacc.cc:474:replace_alu$9605.C[7]
.sym 149575 cic_q0.int_stage[3][8]
.sym 149576 cic_q0.int_stage[4][8]
.sym 149577 $auto$alumacc.cc:474:replace_alu$9605.C[8]
.sym 149579 cic_q0.int_stage[3][9]
.sym 149580 cic_q0.int_stage[4][9]
.sym 149581 $auto$alumacc.cc:474:replace_alu$9605.C[9]
.sym 149583 cic_q0.int_stage[3][10]
.sym 149584 cic_q0.int_stage[4][10]
.sym 149585 $auto$alumacc.cc:474:replace_alu$9605.C[10]
.sym 149587 cic_q0.int_stage[3][11]
.sym 149588 cic_q0.int_stage[4][11]
.sym 149589 $auto$alumacc.cc:474:replace_alu$9605.C[11]
.sym 149591 cic_q0.int_stage[3][12]
.sym 149592 cic_q0.int_stage[4][12]
.sym 149593 $auto$alumacc.cc:474:replace_alu$9605.C[12]
.sym 149595 cic_q0.int_stage[3][13]
.sym 149596 cic_q0.int_stage[4][13]
.sym 149597 $auto$alumacc.cc:474:replace_alu$9605.C[13]
.sym 149599 cic_q0.int_stage[3][14]
.sym 149600 cic_q0.int_stage[4][14]
.sym 149601 $auto$alumacc.cc:474:replace_alu$9605.C[14]
.sym 149603 cic_q0.int_stage[3][15]
.sym 149604 cic_q0.int_stage[4][15]
.sym 149605 $auto$alumacc.cc:474:replace_alu$9605.C[15]
.sym 149607 cic_q0.int_stage[3][16]
.sym 149608 cic_q0.int_stage[4][16]
.sym 149609 $auto$alumacc.cc:474:replace_alu$9605.C[16]
.sym 149611 cic_q0.int_stage[3][17]
.sym 149612 cic_q0.int_stage[4][17]
.sym 149613 $auto$alumacc.cc:474:replace_alu$9605.C[17]
.sym 149615 cic_q0.int_stage[3][18]
.sym 149616 cic_q0.int_stage[4][18]
.sym 149617 $auto$alumacc.cc:474:replace_alu$9605.C[18]
.sym 149619 cic_q0.int_stage[3][19]
.sym 149620 cic_q0.int_stage[4][19]
.sym 149621 $auto$alumacc.cc:474:replace_alu$9605.C[19]
.sym 149623 cic_q0.int_stage[3][20]
.sym 149624 cic_q0.int_stage[4][20]
.sym 149625 $auto$alumacc.cc:474:replace_alu$9605.C[20]
.sym 149627 cic_q0.int_stage[3][21]
.sym 149628 cic_q0.int_stage[4][21]
.sym 149629 $auto$alumacc.cc:474:replace_alu$9605.C[21]
.sym 149631 cic_q0.int_stage[3][22]
.sym 149632 cic_q0.int_stage[4][22]
.sym 149633 $auto$alumacc.cc:474:replace_alu$9605.C[22]
.sym 149635 cic_q0.int_stage[3][23]
.sym 149636 cic_q0.int_stage[4][23]
.sym 149637 $auto$alumacc.cc:474:replace_alu$9605.C[23]
.sym 149639 cic_q0.int_stage[3][24]
.sym 149640 cic_q0.int_stage[4][24]
.sym 149641 $auto$alumacc.cc:474:replace_alu$9605.C[24]
.sym 149643 cic_q0.int_stage[3][25]
.sym 149644 cic_q0.int_stage[4][25]
.sym 149645 $auto$alumacc.cc:474:replace_alu$9605.C[25]
.sym 149647 cic_q0.int_stage[3][26]
.sym 149648 cic_q0.int_stage[4][26]
.sym 149649 $auto$alumacc.cc:474:replace_alu$9605.C[26]
.sym 149651 cic_q0.int_stage[3][27]
.sym 149652 cic_q0.int_stage[4][27]
.sym 149653 $auto$alumacc.cc:474:replace_alu$9605.C[27]
.sym 149655 cic_q0.int_stage[3][28]
.sym 149656 cic_q0.int_stage[4][28]
.sym 149657 $auto$alumacc.cc:474:replace_alu$9605.C[28]
.sym 149659 cic_q0.int_stage[3][29]
.sym 149660 cic_q0.int_stage[4][29]
.sym 149661 $auto$alumacc.cc:474:replace_alu$9605.C[29]
.sym 149663 cic_q0.int_stage[3][30]
.sym 149664 cic_q0.int_stage[4][30]
.sym 149665 $auto$alumacc.cc:474:replace_alu$9605.C[30]
.sym 149667 cic_q0.int_stage[3][31]
.sym 149668 cic_q0.int_stage[4][31]
.sym 149669 $auto$alumacc.cc:474:replace_alu$9605.C[31]
.sym 149671 cic_q0.int_stage[3][32]
.sym 149672 cic_q0.int_stage[4][32]
.sym 149673 $auto$alumacc.cc:474:replace_alu$9605.C[32]
.sym 149675 cic_q0.int_stage[3][33]
.sym 149676 cic_q0.int_stage[4][33]
.sym 149677 $auto$alumacc.cc:474:replace_alu$9605.C[33]
.sym 149679 cic_q0.int_stage[3][34]
.sym 149680 cic_q0.int_stage[4][34]
.sym 149681 $auto$alumacc.cc:474:replace_alu$9605.C[34]
.sym 149683 cic_q0.int_stage[3][35]
.sym 149684 cic_q0.int_stage[4][35]
.sym 149685 $auto$alumacc.cc:474:replace_alu$9605.C[35]
.sym 149687 cic_q0.int_stage[3][36]
.sym 149688 cic_q0.int_stage[4][36]
.sym 149689 $auto$alumacc.cc:474:replace_alu$9605.C[36]
.sym 149691 cic_q0.int_stage[3][37]
.sym 149692 cic_q0.int_stage[4][37]
.sym 149693 $auto$alumacc.cc:474:replace_alu$9605.C[37]
.sym 149695 cic_q0.int_stage[3][38]
.sym 149696 cic_q0.int_stage[4][38]
.sym 149697 $auto$alumacc.cc:474:replace_alu$9605.C[38]
.sym 149699 cic_q0.int_stage[3][39]
.sym 149700 cic_q0.int_stage[4][39]
.sym 149701 $auto$alumacc.cc:474:replace_alu$9605.C[39]
.sym 149703 cic_q0.int_stage[3][40]
.sym 149704 cic_q0.int_stage[4][40]
.sym 149705 $auto$alumacc.cc:474:replace_alu$9605.C[40]
.sym 149707 cic_q0.int_stage[3][41]
.sym 149708 cic_q0.int_stage[4][41]
.sym 149709 $auto$alumacc.cc:474:replace_alu$9605.C[41]
.sym 149711 cic_q0.int_stage[3][42]
.sym 149712 cic_q0.int_stage[4][42]
.sym 149713 $auto$alumacc.cc:474:replace_alu$9605.C[42]
.sym 149715 cic_q0.int_stage[3][43]
.sym 149716 cic_q0.int_stage[4][43]
.sym 149717 $auto$alumacc.cc:474:replace_alu$9605.C[43]
.sym 149719 cic_q0.int_stage[3][44]
.sym 149720 cic_q0.int_stage[4][44]
.sym 149721 $auto$alumacc.cc:474:replace_alu$9605.C[44]
.sym 149723 cic_q0.int_stage[3][45]
.sym 149724 cic_q0.int_stage[4][45]
.sym 149725 $auto$alumacc.cc:474:replace_alu$9605.C[45]
.sym 149727 cic_q0.int_stage[3][46]
.sym 149728 cic_q0.int_stage[4][46]
.sym 149729 $auto$alumacc.cc:474:replace_alu$9605.C[46]
.sym 149731 cic_q0.int_stage[3][47]
.sym 149732 cic_q0.int_stage[4][47]
.sym 149733 $auto$alumacc.cc:474:replace_alu$9605.C[47]
.sym 149735 cic_q0.int_stage[3][48]
.sym 149736 cic_q0.int_stage[4][48]
.sym 149737 $auto$alumacc.cc:474:replace_alu$9605.C[48]
.sym 149739 cic_q0.int_stage[3][49]
.sym 149740 cic_q0.int_stage[4][49]
.sym 149741 $auto$alumacc.cc:474:replace_alu$9605.C[49]
.sym 149743 cic_q0.int_stage[3][50]
.sym 149744 cic_q0.int_stage[4][50]
.sym 149745 $auto$alumacc.cc:474:replace_alu$9605.C[50]
.sym 149747 cic_q0.int_stage[3][51]
.sym 149748 cic_q0.int_stage[4][51]
.sym 149749 $auto$alumacc.cc:474:replace_alu$9605.C[51]
.sym 149751 cic_q0.int_stage[3][52]
.sym 149752 cic_q0.int_stage[4][52]
.sym 149753 $auto$alumacc.cc:474:replace_alu$9605.C[52]
.sym 149755 cic_q0.int_stage[3][53]
.sym 149756 cic_q0.int_stage[4][53]
.sym 149757 $auto$alumacc.cc:474:replace_alu$9605.C[53]
.sym 149759 cic_q0.int_stage[3][54]
.sym 149760 cic_q0.int_stage[4][54]
.sym 149761 $auto$alumacc.cc:474:replace_alu$9605.C[54]
.sym 149763 cic_q0.int_stage[3][55]
.sym 149764 cic_q0.int_stage[4][55]
.sym 149765 $auto$alumacc.cc:474:replace_alu$9605.C[55]
.sym 149767 cic_q0.int_stage[3][56]
.sym 149768 cic_q0.int_stage[4][56]
.sym 149769 $auto$alumacc.cc:474:replace_alu$9605.C[56]
.sym 149771 cic_q0.int_stage[3][57]
.sym 149772 cic_q0.int_stage[4][57]
.sym 149773 $auto$alumacc.cc:474:replace_alu$9605.C[57]
.sym 149775 cic_q0.int_stage[3][58]
.sym 149776 cic_q0.int_stage[4][58]
.sym 149777 $auto$alumacc.cc:474:replace_alu$9605.C[58]
.sym 149779 cic_q0.int_stage[3][59]
.sym 149780 cic_q0.int_stage[4][59]
.sym 149781 $auto$alumacc.cc:474:replace_alu$9605.C[59]
.sym 149783 cic_q0.int_stage[3][60]
.sym 149784 cic_q0.int_stage[4][60]
.sym 149785 $auto$alumacc.cc:474:replace_alu$9605.C[60]
.sym 149787 cic_q0.int_stage[3][61]
.sym 149788 cic_q0.int_stage[4][61]
.sym 149789 $auto$alumacc.cc:474:replace_alu$9605.C[61]
.sym 149791 cic_q0.int_stage[3][62]
.sym 149792 cic_q0.int_stage[4][62]
.sym 149793 $auto$alumacc.cc:474:replace_alu$9605.C[62]
.sym 149795 cic_q0.int_stage[3][63]
.sym 149796 cic_q0.int_stage[4][63]
.sym 149797 $auto$alumacc.cc:474:replace_alu$9605.C[63]
.sym 149799 cic_q0.int_stage[3][64]
.sym 149800 cic_q0.int_stage[4][64]
.sym 149801 $auto$alumacc.cc:474:replace_alu$9605.C[64]
.sym 149803 cic_q0.int_stage[3][65]
.sym 149804 cic_q0.int_stage[4][65]
.sym 149805 $auto$alumacc.cc:474:replace_alu$9605.C[65]
.sym 149807 cic_q0.int_stage[3][66]
.sym 149808 cic_q0.int_stage[4][66]
.sym 149809 $auto$alumacc.cc:474:replace_alu$9605.C[66]
.sym 149811 cic_q0.int_stage[3][67]
.sym 149812 cic_q0.int_stage[4][67]
.sym 149813 $auto$alumacc.cc:474:replace_alu$9605.C[67]
.sym 149815 cic_q0.int_stage[3][68]
.sym 149816 cic_q0.int_stage[4][68]
.sym 149817 $auto$alumacc.cc:474:replace_alu$9605.C[68]
.sym 149819 cic_q0.int_stage[3][69]
.sym 149820 cic_q0.int_stage[4][69]
.sym 149821 $auto$alumacc.cc:474:replace_alu$9605.C[69]
.sym 149823 cic_q0.int_stage[3][70]
.sym 149824 cic_q0.int_stage[4][70]
.sym 149825 $auto$alumacc.cc:474:replace_alu$9605.C[70]
.sym 149827 cic_q0.int_stage[3][71]
.sym 149828 cic_q0.int_stage[4][71]
.sym 149829 $auto$alumacc.cc:474:replace_alu$9605.C[71]
.sym 149831 cic_q0.int_stage[3][72]
.sym 149832 cic_q0.int_stage[4][72]
.sym 149833 $auto$alumacc.cc:474:replace_alu$9605.C[72]
.sym 149835 cic_q0.int_stage[3][73]
.sym 149836 cic_q0.int_stage[4][73]
.sym 149837 $auto$alumacc.cc:474:replace_alu$9605.C[73]
.sym 149839 cic_q0.int_stage[3][74]
.sym 149840 cic_q0.int_stage[4][74]
.sym 149841 $auto$alumacc.cc:474:replace_alu$9605.C[74]
.sym 149843 cic_q0.int_stage[3][75]
.sym 149844 cic_q0.int_stage[4][75]
.sym 149845 $auto$alumacc.cc:474:replace_alu$9605.C[75]
.sym 149847 cic_q0.int_stage[3][76]
.sym 149848 cic_q0.int_stage[4][76]
.sym 149849 $auto$alumacc.cc:474:replace_alu$9605.C[76]
.sym 149851 cic_q0.int_stage[3][77]
.sym 149852 cic_q0.int_stage[4][77]
.sym 149853 $auto$alumacc.cc:474:replace_alu$9605.C[77]
.sym 149855 cic_q0.int_stage[3][78]
.sym 149856 cic_q0.int_stage[4][78]
.sym 149857 $auto$alumacc.cc:474:replace_alu$9605.C[78]
.sym 149859 cic_q0.int_stage[3][79]
.sym 149860 cic_q0.int_stage[4][79]
.sym 149861 $auto$alumacc.cc:474:replace_alu$9605.C[79]
.sym 149863 cic_q0.int_stage[3][80]
.sym 149864 cic_q0.int_stage[4][80]
.sym 149865 $auto$alumacc.cc:474:replace_alu$9605.C[80]
.sym 149867 cic_q0.int_stage[3][81]
.sym 149868 cic_q0.int_stage[4][81]
.sym 149869 $auto$alumacc.cc:474:replace_alu$9605.C[81]
.sym 149871 cic_q0.int_stage[3][82]
.sym 149872 cic_q0.int_stage[4][82]
.sym 149873 $auto$alumacc.cc:474:replace_alu$9605.C[82]
.sym 149875 cic_q0.int_stage[3][83]
.sym 149876 cic_q0.int_stage[4][83]
.sym 149877 $auto$alumacc.cc:474:replace_alu$9605.C[83]
.sym 149879 cic_q0.int_stage[3][84]
.sym 149880 cic_q0.int_stage[4][84]
.sym 149881 $auto$alumacc.cc:474:replace_alu$9605.C[84]
.sym 149883 cic_q0.int_stage[3][85]
.sym 149884 cic_q0.int_stage[4][85]
.sym 149885 $auto$alumacc.cc:474:replace_alu$9605.C[85]
.sym 149887 cic_q0.int_stage[3][86]
.sym 149888 cic_q0.int_stage[4][86]
.sym 149889 $auto$alumacc.cc:474:replace_alu$9605.C[86]
.sym 149891 cic_q0.int_stage[3][87]
.sym 149892 cic_q0.int_stage[4][87]
.sym 149893 $auto$alumacc.cc:474:replace_alu$9605.C[87]
.sym 149895 cic_q0.int_stage[3][88]
.sym 149896 cic_q0.int_stage[4][88]
.sym 149897 $auto$alumacc.cc:474:replace_alu$9605.C[88]
.sym 149899 cic_q0.int_stage[3][89]
.sym 149900 cic_q0.int_stage[4][89]
.sym 149901 $auto$alumacc.cc:474:replace_alu$9605.C[89]
.sym 149903 cic_q0.int_stage[3][90]
.sym 149904 cic_q0.int_stage[4][90]
.sym 149905 $auto$alumacc.cc:474:replace_alu$9605.C[90]
.sym 149907 cic_q0.int_stage[3][91]
.sym 149908 cic_q0.int_stage[4][91]
.sym 149909 $auto$alumacc.cc:474:replace_alu$9605.C[91]
.sym 149911 cic_q0.int_stage[3][92]
.sym 149912 cic_q0.int_stage[4][92]
.sym 149913 $auto$alumacc.cc:474:replace_alu$9605.C[92]
.sym 149915 cic_q0.int_stage[3][93]
.sym 149916 cic_q0.int_stage[4][93]
.sym 149917 $auto$alumacc.cc:474:replace_alu$9605.C[93]
.sym 149919 cic_q0.int_stage[3][94]
.sym 149920 cic_q0.int_stage[4][94]
.sym 149921 $auto$alumacc.cc:474:replace_alu$9605.C[94]
.sym 149923 cic_q0.int_stage[3][95]
.sym 149924 cic_q0.int_stage[4][95]
.sym 149925 $auto$alumacc.cc:474:replace_alu$9605.C[95]
.sym 149927 cic_q0.int_stage[3][96]
.sym 149928 cic_q0.int_stage[4][96]
.sym 149929 $auto$alumacc.cc:474:replace_alu$9605.C[96]
.sym 149931 cic_q0.int_stage[3][97]
.sym 149932 cic_q0.int_stage[4][97]
.sym 149933 $auto$alumacc.cc:474:replace_alu$9605.C[97]
.sym 149935 cic_q0.int_stage[3][98]
.sym 149936 cic_q0.int_stage[4][98]
.sym 149937 $auto$alumacc.cc:474:replace_alu$9605.C[98]
.sym 149939 cic_q0.int_stage[3][99]
.sym 149940 cic_q0.int_stage[4][99]
.sym 149941 $auto$alumacc.cc:474:replace_alu$9605.C[99]
.sym 149943 cic_q0.int_stage[3][100]
.sym 149944 cic_q0.int_stage[4][100]
.sym 149945 $auto$alumacc.cc:474:replace_alu$9605.C[100]
.sym 149947 cic_q0.int_stage[3][101]
.sym 149948 cic_q0.int_stage[4][101]
.sym 149949 $auto$alumacc.cc:474:replace_alu$9605.C[101]
.sym 149951 cic_q0.int_stage[3][102]
.sym 149952 cic_q0.int_stage[4][102]
.sym 149953 $auto$alumacc.cc:474:replace_alu$9605.C[102]
.sym 149955 cic_q0.int_stage[3][103]
.sym 149956 cic_q0.int_stage[4][103]
.sym 149957 $auto$alumacc.cc:474:replace_alu$9605.C[103]
.sym 149959 cic_q0.int_stage[3][104]
.sym 149960 cic_q0.int_stage[4][104]
.sym 149961 $auto$alumacc.cc:474:replace_alu$9605.C[104]
.sym 149963 cic_q0.int_stage[3][105]
.sym 149964 cic_q0.int_stage[4][105]
.sym 149965 $auto$alumacc.cc:474:replace_alu$9605.C[105]
.sym 149983 cic_q0.int_stage[3][0]
.sym 149984 cic_q0.int_stage[4][0]
.sym 149990 min_data[2]
.sym 149991 $abc$29715$new_n2632_
.sym 149994 $abc$29715$new_n2632_
.sym 149995 min_data[5]
.sym 149996 $abc$29715$new_n2676_
.sym 149997 min.shift_crc
.sym 149998 $abc$29715$new_n2688_
.sym 149999 $abc$29715$new_n2689_
.sym 150000 $abc$29715$new_n2690_
.sym 150001 min.shift_crc
.sym 150002 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 150003 min.i_array[8][5]
.sym 150006 min.i_array[10][0]
.sym 150007 min.i_array[10][1]
.sym 150008 min.i_array[10][5]
.sym 150009 min.i_array[8][5]
.sym 150010 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 150011 min.i_array[10][0]
.sym 150012 min.i_array[10][4]
.sym 150013 min.i_array[10][5]
.sym 150014 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 150015 $abc$29715$new_n2689_
.sym 150016 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13862[1]_new_
.sym 150017 min.shift_crc
.sym 150018 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13862[1]_new_
.sym 150019 min.i_array[10][6]
.sym 150020 min.i_array[7][2]
.sym 150022 min_data[2]
.sym 150023 min_data[1]
.sym 150026 min_data[3]
.sym 150027 min.i_array[10][3]
.sym 150028 min.i_array[8][3]
.sym 150029 min.shift_crc
.sym 150030 min.i_array[10][2]
.sym 150031 min.i_array[10][3]
.sym 150034 $abc$29715$new_n2693_
.sym 150035 min.i_array[7][3]
.sym 150036 min.shift_crc
.sym 150038 $abc$29715$new_n2693_
.sym 150039 min.i_array[7][6]
.sym 150040 min.shift_crc
.sym 150042 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13740[5]_new_inv_
.sym 150043 min.i_array[10][5]
.sym 150044 min.i_array[10][6]
.sym 150046 $abc$29715$new_n2654_
.sym 150047 $abc$29715$new_n2668_
.sym 150048 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 150050 min.i_array[10][1]
.sym 150051 min.i_array[10][2]
.sym 150054 min.i_array[9][7]
.sym 150055 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 150056 $abc$29715$new_n2782_
.sym 150057 $abc$29715$new_n2785_
.sym 150058 $abc$29715$new_n2696_
.sym 150059 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13896[0]_new_inv_
.sym 150060 min.i_array[7][7]
.sym 150061 min.shift_crc
.sym 150062 min.i_array[9][6]
.sym 150063 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 150064 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 150066 $abc$29715$new_n2654_
.sym 150067 min_data[1]
.sym 150068 $abc$29715$new_n2680_
.sym 150069 min.shift_crc
.sym 150070 min_data[2]
.sym 150071 min.i_array[10][2]
.sym 150072 min.i_array[8][2]
.sym 150073 min.shift_crc
.sym 150074 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 150075 $abc$29715$new_n2686_
.sym 150076 min.shift_crc
.sym 150078 min.i_array[7][6]
.sym 150079 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 150080 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 150081 min.data[14]
.sym 150082 min.i_array[7][3]
.sym 150083 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 150084 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 150085 min.data[11]
.sym 150086 min.i_array[10][6]
.sym 150087 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 150088 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 150089 min.i_array[8][6]
.sym 150090 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[6]_new_inv_
.sym 150091 min_data[5]
.sym 150094 min.i_array[9][0]
.sym 150095 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 150096 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 150097 min.data[16]
.sym 150098 min_data[2]
.sym 150099 min.i_array[9][0]
.sym 150100 min.i_array[10][2]
.sym 150101 min.shift_crc
.sym 150102 min_data[3]
.sym 150103 min_data[1]
.sym 150106 min_data[3]
.sym 150107 min.i_array[10][3]
.sym 150108 min.i_array[10][4]
.sym 150109 min.i_array[10][5]
.sym 150110 min_data[6]
.sym 150111 min.i_array[10][6]
.sym 150112 min.i_array[8][0]
.sym 150113 min.shift_crc
.sym 150114 min.i_array[8][0]
.sym 150115 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 150116 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17609[4]_new_
.sym 150117 $abc$29715$new_n2617_
.sym 150118 $abc$29715$new_n2632_
.sym 150119 min.i_array[10][0]
.sym 150120 min.i_array[10][1]
.sym 150121 min.i_array[7][1]
.sym 150122 min.i_array[9][2]
.sym 150123 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 150124 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 150125 min.i_array[8][6]
.sym 150126 $abc$29715$new_n2632_
.sym 150127 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13952[1]_new_
.sym 150128 min.i_array[10][0]
.sym 150129 min.i_array[10][1]
.sym 150130 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 150131 $abc$29715$new_n2685_
.sym 150132 $abc$29715$new_n2686_
.sym 150133 min.shift_crc
.sym 150134 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 150135 min.i_array[8][1]
.sym 150138 min_data[1]
.sym 150139 min.i_array[10][1]
.sym 150140 min.i_array[8][1]
.sym 150141 min.shift_crc
.sym 150142 min.i_array[9][1]
.sym 150143 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 150144 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10566_new_
.sym 150145 min.i_array[7][1]
.sym 150146 $abc$29715$new_n2708_
.sym 150147 $abc$29715$new_n2654_
.sym 150148 $abc$29715$new_n2668_
.sym 150149 min.shift_crc
.sym 150150 $abc$29715$new_n2606_
.sym 150151 $abc$29715$new_n2623_
.sym 150152 min.shift_crc
.sym 150154 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10528_new_
.sym 150155 min.i_array[9][2]
.sym 150156 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 150157 min.i_array[10][2]
.sym 150158 min_data[3]
.sym 150159 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 150162 min.i_array[10][0]
.sym 150163 min.i_array[10][3]
.sym 150164 min.i_array[9][1]
.sym 150166 min_data[4]
.sym 150167 $abc$29715$new_n2632_
.sym 150168 $abc$29715$new_n2640_
.sym 150169 min.shift_crc
.sym 150170 min.i_array[10][0]
.sym 150171 min.i_array[10][1]
.sym 150172 min.i_array[10][4]
.sym 150173 min.i_array[9][2]
.sym 150174 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10965_Y[4]_new_
.sym 150175 $abc$29715$new_n2619_
.sym 150176 $abc$29715$new_n2616_
.sym 150177 $abc$29715$new_n2788_
.sym 150178 $abc$29715$techmap$techmap\min.$procmux$8954.$ternary$C:\Users\brett\fpga\yosys\share\techmap.v:445$10899_Y[0]_new_inv_
.sym 150179 min_data[1]
.sym 150182 min.shift_crc
.sym 150183 min.latch_inputs
.sym 150186 cic_q0.comb_stage[4][11]
.sym 150190 cic_q0.comb_stage[4][20]
.sym 150194 cic_q0.comb_stage[4][10]
.sym 150198 $abc$29715$new_n2616_
.sym 150199 $abc$29715$new_n2619_
.sym 150200 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$17930[0]_new_inv_
.sym 150202 min.i_array[10][0]
.sym 150203 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10455_new_
.sym 150204 $abc$29715$auto$simplemap.cc:250:simplemap_eqne$25918[2]_new_
.sym 150206 cic_q0.comb_stage[4][13]
.sym 150210 cic_q0.comb_stage[4][22]
.sym 150214 uart.tx_data[5]
.sym 150215 uart.tx_data[6]
.sym 150216 $abc$29715$new_n2728_
.sym 150217 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 150218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[23]
.sym 150222 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[18]
.sym 150226 $abc$29715$new_n2739_
.sym 150227 uart.tx_data[6]
.sym 150230 $abc$29715$new_n2739_
.sym 150231 uart.tx_data[5]
.sym 150234 fifo_data[5]
.sym 150235 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 150236 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[5]_new_
.sym 150237 $abc$29715$new_n2764_
.sym 150238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[16]
.sym 150242 fifo_data[6]
.sym 150243 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 150244 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[6]_new_
.sym 150245 $abc$29715$new_n2767_
.sym 150246 cic_q0.comb_stage[4][37]
.sym 150250 cic_q0.comb_stage[4][23]
.sym 150254 cic_q0.comb_stage[4][18]
.sym 150258 cic_q0.comb_stage[4][27]
.sym 150262 cic_q0.comb_stage[4][31]
.sym 150266 cic_q0.comb_stage[4][16]
.sym 150270 cic_q0.comb_stage[4][25]
.sym 150274 cic_q0.comb_stage[4][26]
.sym 150278 cic_q0.comb_stage[4][42]
.sym 150282 cic_q0.comb_stage[4][32]
.sym 150286 cic_q0.comb_stage[4][43]
.sym 150290 cic_q0.comb_stage[4][35]
.sym 150294 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[28]
.sym 150298 cic_q0.comb_stage[4][36]
.sym 150302 cic_q0.comb_stage[4][28]
.sym 150306 cic_q0.comb_stage[4][44]
.sym 150310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[52]
.sym 150314 cic_q0.comb_stage[4][52]
.sym 150318 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[54]
.sym 150322 cic_q0.comb_stage[4][55]
.sym 150326 cic_q0.comb_stage[4][51]
.sym 150330 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[55]
.sym 150334 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[51]
.sym 150338 cic_q0.comb_stage[4][54]
.sym 150342 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[65]
.sym 150346 cic_q0.comb_stage[4][59]
.sym 150350 cic_q0.comb_stage[3][65]
.sym 150354 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[59]
.sym 150358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[67]
.sym 150362 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[64]
.sym 150366 cic_q0.comb_stage[4][67]
.sym 150370 cic_q0.comb_stage[4][53]
.sym 150374 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[74]
.sym 150378 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[68]
.sym 150382 cic_q0.comb_stage[4][41]
.sym 150386 cic_q0.comb_stage[4][74]
.sym 150390 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[77]
.sym 150394 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[73]
.sym 150398 cic_q0.comb_stage[4][68]
.sym 150402 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[41]
.sym 150406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[75]
.sym 150410 cic_q0.comb_stage[4][75]
.sym 150414 cic_q0.comb_stage[4][80]
.sym 150418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[82]
.sym 150422 cic_q0.comb_stage[4][73]
.sym 150426 cic_q0.comb_stage[3][33]
.sym 150430 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[80]
.sym 150434 cic_q0.comb_stage[4][82]
.sym 150438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[93]
.sym 150442 uart.tx_data[0]
.sym 150443 $abc$29715$new_n2728_
.sym 150444 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10421_new_
.sym 150446 $abc$29715$new_n2739_
.sym 150447 uart.tx_data[3]
.sym 150450 $abc$29715$auto$simplemap.cc:168:logic_reduce$11344_new_inv_
.sym 150451 $abc$29715$new_n2739_
.sym 150452 $abc$29715$new_n2727_
.sym 150453 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 150454 fifo_data[3]
.sym 150455 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 150456 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[3]_new_
.sym 150457 $abc$29715$new_n2758_
.sym 150458 $abc$29715$new_n2739_
.sym 150459 uart.tx_data[0]
.sym 150462 fifo_data[0]
.sym 150463 $abc$29715$techmap$techmap\uart.$procmux$9192.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$11199_Y[0]_new_
.sym 150464 $abc$29715$techmap$techmap\uart.$procmux$9178.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10922_Y[0]_new_
.sym 150465 $abc$29715$new_n2749_
.sym 150466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[33]
.sym 150470 cic_q0.comb_stage[4][95]
.sym 150474 cic_q0.comb_stage[4][90]
.sym 150478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[103]
.sym 150482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[95]
.sym 150486 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[92]
.sym 150490 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[90]
.sym 150494 cic_q0.comb_stage[4][92]
.sym 150498 cic_q0.comb_stage[4][103]
.sym 150506 cic_q0.comb_stage[4][101]
.sym 150510 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[88]
.sym 150522 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[101]
.sym 150526 cic_q0.comb_stage[4][88]
.sym 150567 cic_q0.int_stage[4][0]
.sym 150568 cic_q0.int_stage[5][0]
.sym 150571 cic_q0.int_stage[4][1]
.sym 150572 cic_q0.int_stage[5][1]
.sym 150573 $auto$alumacc.cc:474:replace_alu$9608.C[1]
.sym 150575 cic_q0.int_stage[4][2]
.sym 150576 cic_q0.int_stage[5][2]
.sym 150577 $auto$alumacc.cc:474:replace_alu$9608.C[2]
.sym 150579 cic_q0.int_stage[4][3]
.sym 150580 cic_q0.int_stage[5][3]
.sym 150581 $auto$alumacc.cc:474:replace_alu$9608.C[3]
.sym 150583 cic_q0.int_stage[4][4]
.sym 150584 cic_q0.int_stage[5][4]
.sym 150585 $auto$alumacc.cc:474:replace_alu$9608.C[4]
.sym 150587 cic_q0.int_stage[4][5]
.sym 150588 cic_q0.int_stage[5][5]
.sym 150589 $auto$alumacc.cc:474:replace_alu$9608.C[5]
.sym 150591 cic_q0.int_stage[4][6]
.sym 150592 cic_q0.int_stage[5][6]
.sym 150593 $auto$alumacc.cc:474:replace_alu$9608.C[6]
.sym 150595 cic_q0.int_stage[4][7]
.sym 150596 cic_q0.int_stage[5][7]
.sym 150597 $auto$alumacc.cc:474:replace_alu$9608.C[7]
.sym 150599 cic_q0.int_stage[4][8]
.sym 150600 cic_q0.int_stage[5][8]
.sym 150601 $auto$alumacc.cc:474:replace_alu$9608.C[8]
.sym 150603 cic_q0.int_stage[4][9]
.sym 150604 cic_q0.int_stage[5][9]
.sym 150605 $auto$alumacc.cc:474:replace_alu$9608.C[9]
.sym 150607 cic_q0.int_stage[4][10]
.sym 150608 cic_q0.int_stage[5][10]
.sym 150609 $auto$alumacc.cc:474:replace_alu$9608.C[10]
.sym 150611 cic_q0.int_stage[4][11]
.sym 150612 cic_q0.int_stage[5][11]
.sym 150613 $auto$alumacc.cc:474:replace_alu$9608.C[11]
.sym 150615 cic_q0.int_stage[4][12]
.sym 150616 cic_q0.int_stage[5][12]
.sym 150617 $auto$alumacc.cc:474:replace_alu$9608.C[12]
.sym 150619 cic_q0.int_stage[4][13]
.sym 150620 cic_q0.int_stage[5][13]
.sym 150621 $auto$alumacc.cc:474:replace_alu$9608.C[13]
.sym 150623 cic_q0.int_stage[4][14]
.sym 150624 cic_q0.int_stage[5][14]
.sym 150625 $auto$alumacc.cc:474:replace_alu$9608.C[14]
.sym 150627 cic_q0.int_stage[4][15]
.sym 150628 cic_q0.int_stage[5][15]
.sym 150629 $auto$alumacc.cc:474:replace_alu$9608.C[15]
.sym 150631 cic_q0.int_stage[4][16]
.sym 150632 cic_q0.int_stage[5][16]
.sym 150633 $auto$alumacc.cc:474:replace_alu$9608.C[16]
.sym 150635 cic_q0.int_stage[4][17]
.sym 150636 cic_q0.int_stage[5][17]
.sym 150637 $auto$alumacc.cc:474:replace_alu$9608.C[17]
.sym 150639 cic_q0.int_stage[4][18]
.sym 150640 cic_q0.int_stage[5][18]
.sym 150641 $auto$alumacc.cc:474:replace_alu$9608.C[18]
.sym 150643 cic_q0.int_stage[4][19]
.sym 150644 cic_q0.int_stage[5][19]
.sym 150645 $auto$alumacc.cc:474:replace_alu$9608.C[19]
.sym 150647 cic_q0.int_stage[4][20]
.sym 150648 cic_q0.int_stage[5][20]
.sym 150649 $auto$alumacc.cc:474:replace_alu$9608.C[20]
.sym 150651 cic_q0.int_stage[4][21]
.sym 150652 cic_q0.int_stage[5][21]
.sym 150653 $auto$alumacc.cc:474:replace_alu$9608.C[21]
.sym 150655 cic_q0.int_stage[4][22]
.sym 150656 cic_q0.int_stage[5][22]
.sym 150657 $auto$alumacc.cc:474:replace_alu$9608.C[22]
.sym 150659 cic_q0.int_stage[4][23]
.sym 150660 cic_q0.int_stage[5][23]
.sym 150661 $auto$alumacc.cc:474:replace_alu$9608.C[23]
.sym 150663 cic_q0.int_stage[4][24]
.sym 150664 cic_q0.int_stage[5][24]
.sym 150665 $auto$alumacc.cc:474:replace_alu$9608.C[24]
.sym 150667 cic_q0.int_stage[4][25]
.sym 150668 cic_q0.int_stage[5][25]
.sym 150669 $auto$alumacc.cc:474:replace_alu$9608.C[25]
.sym 150671 cic_q0.int_stage[4][26]
.sym 150672 cic_q0.int_stage[5][26]
.sym 150673 $auto$alumacc.cc:474:replace_alu$9608.C[26]
.sym 150675 cic_q0.int_stage[4][27]
.sym 150676 cic_q0.int_stage[5][27]
.sym 150677 $auto$alumacc.cc:474:replace_alu$9608.C[27]
.sym 150679 cic_q0.int_stage[4][28]
.sym 150680 cic_q0.int_stage[5][28]
.sym 150681 $auto$alumacc.cc:474:replace_alu$9608.C[28]
.sym 150683 cic_q0.int_stage[4][29]
.sym 150684 cic_q0.int_stage[5][29]
.sym 150685 $auto$alumacc.cc:474:replace_alu$9608.C[29]
.sym 150687 cic_q0.int_stage[4][30]
.sym 150688 cic_q0.int_stage[5][30]
.sym 150689 $auto$alumacc.cc:474:replace_alu$9608.C[30]
.sym 150691 cic_q0.int_stage[4][31]
.sym 150692 cic_q0.int_stage[5][31]
.sym 150693 $auto$alumacc.cc:474:replace_alu$9608.C[31]
.sym 150695 cic_q0.int_stage[4][32]
.sym 150696 cic_q0.int_stage[5][32]
.sym 150697 $auto$alumacc.cc:474:replace_alu$9608.C[32]
.sym 150699 cic_q0.int_stage[4][33]
.sym 150700 cic_q0.int_stage[5][33]
.sym 150701 $auto$alumacc.cc:474:replace_alu$9608.C[33]
.sym 150703 cic_q0.int_stage[4][34]
.sym 150704 cic_q0.int_stage[5][34]
.sym 150705 $auto$alumacc.cc:474:replace_alu$9608.C[34]
.sym 150707 cic_q0.int_stage[4][35]
.sym 150708 cic_q0.int_stage[5][35]
.sym 150709 $auto$alumacc.cc:474:replace_alu$9608.C[35]
.sym 150711 cic_q0.int_stage[4][36]
.sym 150712 cic_q0.int_stage[5][36]
.sym 150713 $auto$alumacc.cc:474:replace_alu$9608.C[36]
.sym 150715 cic_q0.int_stage[4][37]
.sym 150716 cic_q0.int_stage[5][37]
.sym 150717 $auto$alumacc.cc:474:replace_alu$9608.C[37]
.sym 150719 cic_q0.int_stage[4][38]
.sym 150720 cic_q0.int_stage[5][38]
.sym 150721 $auto$alumacc.cc:474:replace_alu$9608.C[38]
.sym 150723 cic_q0.int_stage[4][39]
.sym 150724 cic_q0.int_stage[5][39]
.sym 150725 $auto$alumacc.cc:474:replace_alu$9608.C[39]
.sym 150727 cic_q0.int_stage[4][40]
.sym 150728 cic_q0.int_stage[5][40]
.sym 150729 $auto$alumacc.cc:474:replace_alu$9608.C[40]
.sym 150731 cic_q0.int_stage[4][41]
.sym 150732 cic_q0.int_stage[5][41]
.sym 150733 $auto$alumacc.cc:474:replace_alu$9608.C[41]
.sym 150735 cic_q0.int_stage[4][42]
.sym 150736 cic_q0.int_stage[5][42]
.sym 150737 $auto$alumacc.cc:474:replace_alu$9608.C[42]
.sym 150739 cic_q0.int_stage[4][43]
.sym 150740 cic_q0.int_stage[5][43]
.sym 150741 $auto$alumacc.cc:474:replace_alu$9608.C[43]
.sym 150743 cic_q0.int_stage[4][44]
.sym 150744 cic_q0.int_stage[5][44]
.sym 150745 $auto$alumacc.cc:474:replace_alu$9608.C[44]
.sym 150747 cic_q0.int_stage[4][45]
.sym 150748 cic_q0.int_stage[5][45]
.sym 150749 $auto$alumacc.cc:474:replace_alu$9608.C[45]
.sym 150751 cic_q0.int_stage[4][46]
.sym 150752 cic_q0.int_stage[5][46]
.sym 150753 $auto$alumacc.cc:474:replace_alu$9608.C[46]
.sym 150755 cic_q0.int_stage[4][47]
.sym 150756 cic_q0.int_stage[5][47]
.sym 150757 $auto$alumacc.cc:474:replace_alu$9608.C[47]
.sym 150759 cic_q0.int_stage[4][48]
.sym 150760 cic_q0.int_stage[5][48]
.sym 150761 $auto$alumacc.cc:474:replace_alu$9608.C[48]
.sym 150763 cic_q0.int_stage[4][49]
.sym 150764 cic_q0.int_stage[5][49]
.sym 150765 $auto$alumacc.cc:474:replace_alu$9608.C[49]
.sym 150767 cic_q0.int_stage[4][50]
.sym 150768 cic_q0.int_stage[5][50]
.sym 150769 $auto$alumacc.cc:474:replace_alu$9608.C[50]
.sym 150771 cic_q0.int_stage[4][51]
.sym 150772 cic_q0.int_stage[5][51]
.sym 150773 $auto$alumacc.cc:474:replace_alu$9608.C[51]
.sym 150775 cic_q0.int_stage[4][52]
.sym 150776 cic_q0.int_stage[5][52]
.sym 150777 $auto$alumacc.cc:474:replace_alu$9608.C[52]
.sym 150779 cic_q0.int_stage[4][53]
.sym 150780 cic_q0.int_stage[5][53]
.sym 150781 $auto$alumacc.cc:474:replace_alu$9608.C[53]
.sym 150783 cic_q0.int_stage[4][54]
.sym 150784 cic_q0.int_stage[5][54]
.sym 150785 $auto$alumacc.cc:474:replace_alu$9608.C[54]
.sym 150787 cic_q0.int_stage[4][55]
.sym 150788 cic_q0.int_stage[5][55]
.sym 150789 $auto$alumacc.cc:474:replace_alu$9608.C[55]
.sym 150791 cic_q0.int_stage[4][56]
.sym 150792 cic_q0.int_stage[5][56]
.sym 150793 $auto$alumacc.cc:474:replace_alu$9608.C[56]
.sym 150795 cic_q0.int_stage[4][57]
.sym 150796 cic_q0.int_stage[5][57]
.sym 150797 $auto$alumacc.cc:474:replace_alu$9608.C[57]
.sym 150799 cic_q0.int_stage[4][58]
.sym 150800 cic_q0.int_stage[5][58]
.sym 150801 $auto$alumacc.cc:474:replace_alu$9608.C[58]
.sym 150803 cic_q0.int_stage[4][59]
.sym 150804 cic_q0.int_stage[5][59]
.sym 150805 $auto$alumacc.cc:474:replace_alu$9608.C[59]
.sym 150807 cic_q0.int_stage[4][60]
.sym 150808 cic_q0.int_stage[5][60]
.sym 150809 $auto$alumacc.cc:474:replace_alu$9608.C[60]
.sym 150811 cic_q0.int_stage[4][61]
.sym 150812 cic_q0.int_stage[5][61]
.sym 150813 $auto$alumacc.cc:474:replace_alu$9608.C[61]
.sym 150815 cic_q0.int_stage[4][62]
.sym 150816 cic_q0.int_stage[5][62]
.sym 150817 $auto$alumacc.cc:474:replace_alu$9608.C[62]
.sym 150819 cic_q0.int_stage[4][63]
.sym 150820 cic_q0.int_stage[5][63]
.sym 150821 $auto$alumacc.cc:474:replace_alu$9608.C[63]
.sym 150823 cic_q0.int_stage[4][64]
.sym 150824 cic_q0.int_stage[5][64]
.sym 150825 $auto$alumacc.cc:474:replace_alu$9608.C[64]
.sym 150827 cic_q0.int_stage[4][65]
.sym 150828 cic_q0.int_stage[5][65]
.sym 150829 $auto$alumacc.cc:474:replace_alu$9608.C[65]
.sym 150831 cic_q0.int_stage[4][66]
.sym 150832 cic_q0.int_stage[5][66]
.sym 150833 $auto$alumacc.cc:474:replace_alu$9608.C[66]
.sym 150835 cic_q0.int_stage[4][67]
.sym 150836 cic_q0.int_stage[5][67]
.sym 150837 $auto$alumacc.cc:474:replace_alu$9608.C[67]
.sym 150839 cic_q0.int_stage[4][68]
.sym 150840 cic_q0.int_stage[5][68]
.sym 150841 $auto$alumacc.cc:474:replace_alu$9608.C[68]
.sym 150843 cic_q0.int_stage[4][69]
.sym 150844 cic_q0.int_stage[5][69]
.sym 150845 $auto$alumacc.cc:474:replace_alu$9608.C[69]
.sym 150847 cic_q0.int_stage[4][70]
.sym 150848 cic_q0.int_stage[5][70]
.sym 150849 $auto$alumacc.cc:474:replace_alu$9608.C[70]
.sym 150851 cic_q0.int_stage[4][71]
.sym 150852 cic_q0.int_stage[5][71]
.sym 150853 $auto$alumacc.cc:474:replace_alu$9608.C[71]
.sym 150855 cic_q0.int_stage[4][72]
.sym 150856 cic_q0.int_stage[5][72]
.sym 150857 $auto$alumacc.cc:474:replace_alu$9608.C[72]
.sym 150859 cic_q0.int_stage[4][73]
.sym 150860 cic_q0.int_stage[5][73]
.sym 150861 $auto$alumacc.cc:474:replace_alu$9608.C[73]
.sym 150863 cic_q0.int_stage[4][74]
.sym 150864 cic_q0.int_stage[5][74]
.sym 150865 $auto$alumacc.cc:474:replace_alu$9608.C[74]
.sym 150867 cic_q0.int_stage[4][75]
.sym 150868 cic_q0.int_stage[5][75]
.sym 150869 $auto$alumacc.cc:474:replace_alu$9608.C[75]
.sym 150871 cic_q0.int_stage[4][76]
.sym 150872 cic_q0.int_stage[5][76]
.sym 150873 $auto$alumacc.cc:474:replace_alu$9608.C[76]
.sym 150875 cic_q0.int_stage[4][77]
.sym 150876 cic_q0.int_stage[5][77]
.sym 150877 $auto$alumacc.cc:474:replace_alu$9608.C[77]
.sym 150879 cic_q0.int_stage[4][78]
.sym 150880 cic_q0.int_stage[5][78]
.sym 150881 $auto$alumacc.cc:474:replace_alu$9608.C[78]
.sym 150883 cic_q0.int_stage[4][79]
.sym 150884 cic_q0.int_stage[5][79]
.sym 150885 $auto$alumacc.cc:474:replace_alu$9608.C[79]
.sym 150887 cic_q0.int_stage[4][80]
.sym 150888 cic_q0.int_stage[5][80]
.sym 150889 $auto$alumacc.cc:474:replace_alu$9608.C[80]
.sym 150891 cic_q0.int_stage[4][81]
.sym 150892 cic_q0.int_stage[5][81]
.sym 150893 $auto$alumacc.cc:474:replace_alu$9608.C[81]
.sym 150895 cic_q0.int_stage[4][82]
.sym 150896 cic_q0.int_stage[5][82]
.sym 150897 $auto$alumacc.cc:474:replace_alu$9608.C[82]
.sym 150899 cic_q0.int_stage[4][83]
.sym 150900 cic_q0.int_stage[5][83]
.sym 150901 $auto$alumacc.cc:474:replace_alu$9608.C[83]
.sym 150903 cic_q0.int_stage[4][84]
.sym 150904 cic_q0.int_stage[5][84]
.sym 150905 $auto$alumacc.cc:474:replace_alu$9608.C[84]
.sym 150907 cic_q0.int_stage[4][85]
.sym 150908 cic_q0.int_stage[5][85]
.sym 150909 $auto$alumacc.cc:474:replace_alu$9608.C[85]
.sym 150911 cic_q0.int_stage[4][86]
.sym 150912 cic_q0.int_stage[5][86]
.sym 150913 $auto$alumacc.cc:474:replace_alu$9608.C[86]
.sym 150915 cic_q0.int_stage[4][87]
.sym 150916 cic_q0.int_stage[5][87]
.sym 150917 $auto$alumacc.cc:474:replace_alu$9608.C[87]
.sym 150919 cic_q0.int_stage[4][88]
.sym 150920 cic_q0.int_stage[5][88]
.sym 150921 $auto$alumacc.cc:474:replace_alu$9608.C[88]
.sym 150923 cic_q0.int_stage[4][89]
.sym 150924 cic_q0.int_stage[5][89]
.sym 150925 $auto$alumacc.cc:474:replace_alu$9608.C[89]
.sym 150927 cic_q0.int_stage[4][90]
.sym 150928 cic_q0.int_stage[5][90]
.sym 150929 $auto$alumacc.cc:474:replace_alu$9608.C[90]
.sym 150931 cic_q0.int_stage[4][91]
.sym 150932 cic_q0.int_stage[5][91]
.sym 150933 $auto$alumacc.cc:474:replace_alu$9608.C[91]
.sym 150935 cic_q0.int_stage[4][92]
.sym 150936 cic_q0.int_stage[5][92]
.sym 150937 $auto$alumacc.cc:474:replace_alu$9608.C[92]
.sym 150939 cic_q0.int_stage[4][93]
.sym 150940 cic_q0.int_stage[5][93]
.sym 150941 $auto$alumacc.cc:474:replace_alu$9608.C[93]
.sym 150943 cic_q0.int_stage[4][94]
.sym 150944 cic_q0.int_stage[5][94]
.sym 150945 $auto$alumacc.cc:474:replace_alu$9608.C[94]
.sym 150947 cic_q0.int_stage[4][95]
.sym 150948 cic_q0.int_stage[5][95]
.sym 150949 $auto$alumacc.cc:474:replace_alu$9608.C[95]
.sym 150951 cic_q0.int_stage[4][96]
.sym 150952 cic_q0.int_stage[5][96]
.sym 150953 $auto$alumacc.cc:474:replace_alu$9608.C[96]
.sym 150955 cic_q0.int_stage[4][97]
.sym 150956 cic_q0.int_stage[5][97]
.sym 150957 $auto$alumacc.cc:474:replace_alu$9608.C[97]
.sym 150959 cic_q0.int_stage[4][98]
.sym 150960 cic_q0.int_stage[5][98]
.sym 150961 $auto$alumacc.cc:474:replace_alu$9608.C[98]
.sym 150963 cic_q0.int_stage[4][99]
.sym 150964 cic_q0.int_stage[5][99]
.sym 150965 $auto$alumacc.cc:474:replace_alu$9608.C[99]
.sym 150967 cic_q0.int_stage[4][100]
.sym 150968 cic_q0.int_stage[5][100]
.sym 150969 $auto$alumacc.cc:474:replace_alu$9608.C[100]
.sym 150971 cic_q0.int_stage[4][101]
.sym 150972 cic_q0.int_stage[5][101]
.sym 150973 $auto$alumacc.cc:474:replace_alu$9608.C[101]
.sym 150975 cic_q0.int_stage[4][102]
.sym 150976 cic_q0.int_stage[5][102]
.sym 150977 $auto$alumacc.cc:474:replace_alu$9608.C[102]
.sym 150979 cic_q0.int_stage[4][103]
.sym 150980 cic_q0.int_stage[5][103]
.sym 150981 $auto$alumacc.cc:474:replace_alu$9608.C[103]
.sym 150983 cic_q0.int_stage[4][104]
.sym 150984 cic_q0.int_stage[5][104]
.sym 150985 $auto$alumacc.cc:474:replace_alu$9608.C[104]
.sym 150987 cic_q0.int_stage[4][105]
.sym 150988 cic_q0.int_stage[5][105]
.sym 150989 $auto$alumacc.cc:474:replace_alu$9608.C[105]
.sym 151026 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 151027 min.i_array[10][4]
.sym 151028 min.i_array[10][5]
.sym 151029 min.i_array[7][5]
.sym 151034 min.i_array[10][3]
.sym 151035 min.i_array[10][4]
.sym 151036 min.i_array[9][5]
.sym 151038 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 151039 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 151040 $abc$29715$new_n2703_
.sym 151041 min.shift_crc
.sym 151046 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 151047 min.i_array[10][5]
.sym 151048 min.i_array[9][3]
.sym 151050 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13650[2]_new_inv_
.sym 151051 $abc$29715$new_n2664_
.sym 151052 min.shift_crc
.sym 151054 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 151055 min_data[5]
.sym 151056 $abc$29715$new_n2650_
.sym 151057 min.shift_crc
.sym 151058 min_data[4]
.sym 151059 min_data[5]
.sym 151062 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[0]_new_inv_
.sym 151063 min_data[6]
.sym 151064 $abc$29715$new_n2678_
.sym 151065 min.shift_crc
.sym 151066 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 151067 min.i_array[10][6]
.sym 151068 min.i_array[8][6]
.sym 151070 min.i_array[10][4]
.sym 151071 min.i_array[10][5]
.sym 151072 min.i_array[9][6]
.sym 151074 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$14717[0]_new_inv_
.sym 151075 $abc$29715$new_n2661_
.sym 151076 min.shift_crc
.sym 151078 q0_long[104]
.sym 151082 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10623_new_
.sym 151083 min.data[23]
.sym 151084 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10604_new_
.sym 151085 min.data[15]
.sym 151086 q0_long[105]
.sym 151090 min.i_array[8][7]
.sym 151091 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10547_new_
.sym 151092 $abc$29715$techmap$techmap\min.$procmux$8788.$and$C:\Users\brett\fpga\yosys\share\techmap.v:434$10963_Y[7]_new_
.sym 151093 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$18028[3]_new_inv_
.sym 151094 $abc$29715$auto$simplemap.cc:127:simplemap_reduce$13986[2]_new_inv_
.sym 151095 min.i_array[10][3]
.sym 151096 min.i_array[8][7]
.sym 151098 q0_long[97]
.sym 151102 $abc$29715$auto$simplemap.cc:309:simplemap_lut$10585_new_
.sym 151103 min.data[7]
.sym 151106 min_data[4]
.sym 151107 min_data[3]
.sym 151110 cic_q0.comb_stage[4][5]
.sym 151114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[7]
.sym 151118 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[3]
.sym 151122 cic_q0.comb_stage[4][3]
.sym 151126 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[1]
.sym 151130 cic_q0.comb_stage[4][7]
.sym 151134 cic_q0.comb_stage[4][1]
.sym 151138 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[5]
.sym 151142 cic_q0.comb_stage[4][9]
.sym 151146 cic_q0.comb_stage[4][0]
.sym 151150 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[9]
.sym 151154 cic_q0.comb_stage[4][6]
.sym 151158 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[6]
.sym 151162 cic_q0.comb_stage[4][2]
.sym 151166 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[2]
.sym 151170 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[0]
.sym 151174 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[11]
.sym 151178 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[15]
.sym 151182 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[8]
.sym 151186 cic_q0.comb_stage[4][8]
.sym 151190 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[12]
.sym 151194 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[13]
.sym 151198 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[10]
.sym 151202 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[14]
.sym 151206 cic_q0.comb_stage[4][15]
.sym 151210 cic_q0.comb_stage[4][12]
.sym 151214 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[17]
.sym 151218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[19]
.sym 151222 cic_q0.comb_stage[4][14]
.sym 151226 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[20]
.sym 151230 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[22]
.sym 151234 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[21]
.sym 151238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[31]
.sym 151242 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[25]
.sym 151246 cic_q0.comb_stage[4][21]
.sym 151250 cic_q0.comb_stage[4][17]
.sym 151254 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[26]
.sym 151258 cic_q0.comb_stage[4][19]
.sym 151262 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[27]
.sym 151266 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[24]
.sym 151270 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[35]
.sym 151274 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[32]
.sym 151278 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[33]
.sym 151282 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[37]
.sym 151286 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[39]
.sym 151290 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[36]
.sym 151294 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[34]
.sym 151298 cic_q0.comb_stage[4][24]
.sym 151302 cic_q0.comb_stage[4][34]
.sym 151306 cic_q0.comb_stage[4][33]
.sym 151310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[43]
.sym 151314 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[44]
.sym 151318 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[45]
.sym 151322 cic_q0.comb_stage[4][45]
.sym 151326 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[42]
.sym 151330 cic_q0.comb_stage[4][39]
.sym 151334 cic_q0.comb_stage[3][48]
.sym 151338 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[48]
.sym 151342 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[46]
.sym 151346 cic_q0.comb_stage[4][46]
.sym 151350 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[48]
.sym 151354 cic_q0.comb_stage[4][48]
.sym 151358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[30]
.sym 151362 cic_q0.comb_stage[4][30]
.sym 151366 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[40]
.sym 151370 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[56]
.sym 151374 cic_q0.comb_stage[4][40]
.sym 151378 cic_q0.comb_stage[4][47]
.sym 151382 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[47]
.sym 151386 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[57]
.sym 151390 cic_q0.comb_stage[4][57]
.sym 151394 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[53]
.sym 151398 cic_q0.comb_stage[4][29]
.sym 151402 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[71]
.sym 151406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[29]
.sym 151410 cic_q0.comb_stage[4][70]
.sym 151414 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[38]
.sym 151418 cic_q0.comb_stage[4][38]
.sym 151422 cic_q0.comb_stage[4][71]
.sym 151426 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[70]
.sym 151430 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[49]
.sym 151434 cic_q0.comb_stage[4][50]
.sym 151438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[50]
.sym 151442 cic_q0.comb_stage[4][56]
.sym 151446 cic_q0.comb_stage[4][58]
.sym 151450 cic_q0.comb_stage[4][49]
.sym 151454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[56]
.sym 151458 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[58]
.sym 151462 cic_q0.comb_stage[4][76]
.sym 151466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[65]
.sym 151470 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[89]
.sym 151474 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[76]
.sym 151478 cic_q0.comb_stage[4][89]
.sym 151482 cic_q0.comb_stage[4][72]
.sym 151486 cic_q0.comb_stage[4][65]
.sym 151490 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[72]
.sym 151494 cic_q0.comb_stage[4][81]
.sym 151498 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[83]
.sym 151502 cic_q0.comb_stage[4][94]
.sym 151506 cic_q0.comb_stage[4][100]
.sym 151510 cic_q0.comb_stage[4][83]
.sym 151514 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[81]
.sym 151518 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[94]
.sym 151522 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[100]
.sym 151526 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[105]
.sym 151530 cic_q0.comb_stage[4][105]
.sym 151534 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[97]
.sym 151538 cic_q0.comb_stage[4][99]
.sym 151542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[99]
.sym 151546 cic_q0.comb_stage[4][84]
.sym 151550 cic_q0.comb_stage[4][97]
.sym 151554 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[84]
.sym 151594 cic_q0.int_stage[5][4]
.sym 151635 cic_q0.int_stage[4][0]
.sym 151636 cic_q0.int_stage[5][0]
.sym 151674 cic_q0.int_stage[5][23]
.sym 151681 cic_q0.int_stage[5][11]
.sym 151686 cic_q0.int_stage[5][28]
.sym 151690 cic_q0.int_stage[5][17]
.sym 151713 cic_q0.int_stage[5][19]
.sym 151714 cic_q0.int_stage[5][29]
.sym 151718 cic_q0.int_stage[5][27]
.sym 151734 cic_q0.int_stage[5][16]
.sym 151738 cic_q0.int_stage[5][24]
.sym 151742 cic_q0.int_stage[5][31]
.sym 151750 cic_q0.int_stage[5][45]
.sym 151754 cic_q0.int_stage[5][32]
.sym 151766 cic_q0.int_stage[5][33]
.sym 151773 cic_q0.int_stage[5][37]
.sym 151774 cic_q0.int_stage[5][38]
.sym 151781 cic_q0.int_stage[5][34]
.sym 151782 cic_q0.int_stage[5][42]
.sym 151786 cic_q0.int_stage[5][46]
.sym 151794 cic_q0.int_stage[5][49]
.sym 151802 cic_q0.int_stage[5][40]
.sym 151806 cic_q0.int_stage[5][43]
.sym 151810 cic_q0.int_stage[5][41]
.sym 151818 cic_q0.int_stage[5][48]
.sym 151822 cic_q0.int_stage[5][60]
.sym 151826 cic_q0.int_stage[5][52]
.sym 151830 cic_q0.int_stage[5][62]
.sym 151837 cic_q0.int_stage[5][51]
.sym 151838 cic_q0.int_stage[5][44]
.sym 151846 cic_q0.int_stage[5][71]
.sym 151854 cic_q0.int_stage[5][69]
.sym 151862 cic_q0.int_stage[5][55]
.sym 151869 cic_q0.int_stage[5][59]
.sym 151870 cic_q0.int_stage[5][56]
.sym 151886 cic_q0.int_stage[5][68]
.sym 151890 cic_q0.int_stage[5][64]
.sym 151894 cic_q0.int_stage[5][65]
.sym 151898 cic_q0.int_stage[5][61]
.sym 151902 cic_q0.int_stage[5][57]
.sym 151910 cic_q0.int_stage[5][84]
.sym 151914 cic_q0.int_stage[5][78]
.sym 151921 cic_q0.int_stage[5][85]
.sym 151922 cic_q0.int_stage[5][76]
.sym 151933 cic_q0.int_stage[5][75]
.sym 151938 cic_q0.int_stage[5][66]
.sym 151942 cic_q0.int_stage[5][77]
.sym 151946 cic_q0.int_stage[5][94]
.sym 151950 cic_q0.int_stage[5][87]
.sym 151954 cic_q0.int_stage[5][83]
.sym 151958 cic_q0.int_stage[5][93]
.sym 151962 cic_q0.int_stage[5][89]
.sym 151966 cic_q0.int_stage[5][82]
.sym 151974 cic_q0.int_stage[5][99]
.sym 151978 cic_q0.int_stage[5][92]
.sym 151982 cic_q0.int_stage[5][103]
.sym 151986 cic_q0.int_stage[5][97]
.sym 151990 cic_q0.int_stage[5][100]
.sym 151994 cic_q0.int_stage[5][91]
.sym 151998 cic_q0.int_stage[5][95]
.sym 152002 cic_q0.int_stage[5][90]
.sym 152006 cic_q0.int_stage[5][105]
.sym 152010 cic_q0.int_stage[5][96]
.sym 152014 cic_q0.int_stage[5][98]
.sym 152018 cic_q0.comb_stage[0][95]
.sym 152026 cic_q0.int_stage[5][102]
.sym 152030 cic_q0.int_stage[5][101]
.sym 152034 cic_q0.int_stage[5][88]
.sym 152038 cic_q0.comb_stage[0][105]
.sym 152042 cic_q0.comb_stage[0][99]
.sym 152046 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[13]
.sym 152050 cic_q0.comb_stage[0][102]
.sym 152054 cic_q0.int_stage[5][104]
.sym 152058 cic_q0.comb_stage[3][13]
.sym 152062 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[99]
.sym 152066 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[102]
.sym 152070 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[105]
.sym 152074 cic_q0.comb_stage[3][26]
.sym 152078 cic_q0.comb_stage[3][0]
.sym 152082 cic_q0.comb_stage[3][44]
.sym 152086 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[26]
.sym 152090 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[21]
.sym 152094 cic_q0.comb_stage[3][21]
.sym 152098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[44]
.sym 152102 cic_q0.comb_stage[3][47]
.sym 152106 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[0]
.sym 152110 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[4]
.sym 152114 cic_q0.comb_stage[3][2]
.sym 152118 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[47]
.sym 152122 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[2]
.sym 152127 cic_q0.comb_stage[3][0]
.sym 152128 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 152129 $PACKER_VCC_NET
.sym 152130 cic_q0.comb_stage[4][4]
.sym 152135 cic_q0.comb_stage[4][0]
.sym 152136 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[0]
.sym 152139 cic_q0.comb_stage[4][1]
.sym 152140 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[1]
.sym 152143 cic_q0.comb_stage[4][2]
.sym 152144 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[2]
.sym 152147 cic_q0.comb_stage[4][3]
.sym 152148 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[3]
.sym 152151 cic_q0.comb_stage[4][4]
.sym 152152 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[4]
.sym 152155 cic_q0.comb_stage[4][5]
.sym 152156 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[5]
.sym 152159 cic_q0.comb_stage[4][6]
.sym 152160 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[6]
.sym 152163 cic_q0.comb_stage[4][7]
.sym 152164 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[7]
.sym 152167 cic_q0.comb_stage[4][8]
.sym 152168 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[8]
.sym 152171 cic_q0.comb_stage[4][9]
.sym 152172 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[9]
.sym 152175 cic_q0.comb_stage[4][10]
.sym 152176 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[10]
.sym 152179 cic_q0.comb_stage[4][11]
.sym 152180 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[11]
.sym 152183 cic_q0.comb_stage[4][12]
.sym 152184 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[12]
.sym 152187 cic_q0.comb_stage[4][13]
.sym 152188 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[13]
.sym 152191 cic_q0.comb_stage[4][14]
.sym 152192 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[14]
.sym 152195 cic_q0.comb_stage[4][15]
.sym 152196 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[15]
.sym 152199 cic_q0.comb_stage[4][16]
.sym 152200 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[16]
.sym 152203 cic_q0.comb_stage[4][17]
.sym 152204 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[17]
.sym 152207 cic_q0.comb_stage[4][18]
.sym 152208 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[18]
.sym 152211 cic_q0.comb_stage[4][19]
.sym 152212 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[19]
.sym 152215 cic_q0.comb_stage[4][20]
.sym 152216 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[20]
.sym 152219 cic_q0.comb_stage[4][21]
.sym 152220 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[21]
.sym 152223 cic_q0.comb_stage[4][22]
.sym 152224 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[22]
.sym 152227 cic_q0.comb_stage[4][23]
.sym 152228 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[23]
.sym 152231 cic_q0.comb_stage[4][24]
.sym 152232 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[24]
.sym 152235 cic_q0.comb_stage[4][25]
.sym 152236 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[25]
.sym 152239 cic_q0.comb_stage[4][26]
.sym 152240 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[26]
.sym 152243 cic_q0.comb_stage[4][27]
.sym 152244 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[27]
.sym 152247 cic_q0.comb_stage[4][28]
.sym 152248 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[28]
.sym 152251 cic_q0.comb_stage[4][29]
.sym 152252 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[29]
.sym 152255 cic_q0.comb_stage[4][30]
.sym 152256 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[30]
.sym 152259 cic_q0.comb_stage[4][31]
.sym 152260 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[31]
.sym 152263 cic_q0.comb_stage[4][32]
.sym 152264 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[32]
.sym 152267 cic_q0.comb_stage[4][33]
.sym 152268 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[33]
.sym 152271 cic_q0.comb_stage[4][34]
.sym 152272 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[34]
.sym 152275 cic_q0.comb_stage[4][35]
.sym 152276 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[35]
.sym 152279 cic_q0.comb_stage[4][36]
.sym 152280 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[36]
.sym 152283 cic_q0.comb_stage[4][37]
.sym 152284 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[37]
.sym 152287 cic_q0.comb_stage[4][38]
.sym 152288 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[38]
.sym 152291 cic_q0.comb_stage[4][39]
.sym 152292 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[39]
.sym 152295 cic_q0.comb_stage[4][40]
.sym 152296 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[40]
.sym 152299 cic_q0.comb_stage[4][41]
.sym 152300 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[41]
.sym 152303 cic_q0.comb_stage[4][42]
.sym 152304 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[42]
.sym 152307 cic_q0.comb_stage[4][43]
.sym 152308 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[43]
.sym 152311 cic_q0.comb_stage[4][44]
.sym 152312 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[44]
.sym 152315 cic_q0.comb_stage[4][45]
.sym 152316 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[45]
.sym 152319 cic_q0.comb_stage[4][46]
.sym 152320 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[46]
.sym 152323 cic_q0.comb_stage[4][47]
.sym 152324 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[47]
.sym 152327 cic_q0.comb_stage[4][48]
.sym 152328 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[48]
.sym 152331 cic_q0.comb_stage[4][49]
.sym 152332 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[49]
.sym 152335 cic_q0.comb_stage[4][50]
.sym 152336 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[50]
.sym 152339 cic_q0.comb_stage[4][51]
.sym 152340 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[51]
.sym 152343 cic_q0.comb_stage[4][52]
.sym 152344 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[52]
.sym 152347 cic_q0.comb_stage[4][53]
.sym 152348 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[53]
.sym 152351 cic_q0.comb_stage[4][54]
.sym 152352 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[54]
.sym 152355 cic_q0.comb_stage[4][55]
.sym 152356 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[55]
.sym 152359 cic_q0.comb_stage[4][56]
.sym 152360 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[56]
.sym 152363 cic_q0.comb_stage[4][57]
.sym 152364 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[57]
.sym 152367 cic_q0.comb_stage[4][58]
.sym 152368 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[58]
.sym 152371 cic_q0.comb_stage[4][59]
.sym 152372 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[59]
.sym 152375 cic_q0.comb_stage[4][60]
.sym 152376 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[60]
.sym 152379 cic_q0.comb_stage[4][61]
.sym 152380 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[61]
.sym 152383 cic_q0.comb_stage[4][62]
.sym 152384 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[62]
.sym 152387 cic_q0.comb_stage[4][63]
.sym 152388 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[63]
.sym 152391 cic_q0.comb_stage[4][64]
.sym 152392 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[64]
.sym 152395 cic_q0.comb_stage[4][65]
.sym 152396 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[65]
.sym 152399 cic_q0.comb_stage[4][66]
.sym 152400 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[66]
.sym 152403 cic_q0.comb_stage[4][67]
.sym 152404 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[67]
.sym 152407 cic_q0.comb_stage[4][68]
.sym 152408 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[68]
.sym 152411 cic_q0.comb_stage[4][69]
.sym 152412 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[69]
.sym 152415 cic_q0.comb_stage[4][70]
.sym 152416 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[70]
.sym 152419 cic_q0.comb_stage[4][71]
.sym 152420 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[71]
.sym 152423 cic_q0.comb_stage[4][72]
.sym 152424 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[72]
.sym 152427 cic_q0.comb_stage[4][73]
.sym 152428 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[73]
.sym 152431 cic_q0.comb_stage[4][74]
.sym 152432 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[74]
.sym 152435 cic_q0.comb_stage[4][75]
.sym 152436 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[75]
.sym 152439 cic_q0.comb_stage[4][76]
.sym 152440 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[76]
.sym 152443 cic_q0.comb_stage[4][77]
.sym 152444 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[77]
.sym 152447 cic_q0.comb_stage[4][78]
.sym 152448 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[78]
.sym 152451 cic_q0.comb_stage[4][79]
.sym 152452 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[79]
.sym 152455 cic_q0.comb_stage[4][80]
.sym 152456 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[80]
.sym 152459 cic_q0.comb_stage[4][81]
.sym 152460 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[81]
.sym 152463 cic_q0.comb_stage[4][82]
.sym 152464 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[82]
.sym 152467 cic_q0.comb_stage[4][83]
.sym 152468 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[83]
.sym 152471 cic_q0.comb_stage[4][84]
.sym 152472 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[84]
.sym 152475 cic_q0.comb_stage[4][85]
.sym 152476 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[85]
.sym 152479 cic_q0.comb_stage[4][86]
.sym 152480 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[86]
.sym 152483 cic_q0.comb_stage[4][87]
.sym 152484 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[87]
.sym 152487 cic_q0.comb_stage[4][88]
.sym 152488 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[88]
.sym 152491 cic_q0.comb_stage[4][89]
.sym 152492 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[89]
.sym 152495 cic_q0.comb_stage[4][90]
.sym 152496 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[90]
.sym 152497 $auto$alumacc.cc:474:replace_alu$9623.C[90]
.sym 152499 cic_q0.comb_stage[4][91]
.sym 152500 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[91]
.sym 152501 $auto$alumacc.cc:474:replace_alu$9623.C[91]
.sym 152503 cic_q0.comb_stage[4][92]
.sym 152504 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[92]
.sym 152505 $auto$alumacc.cc:474:replace_alu$9623.C[92]
.sym 152507 cic_q0.comb_stage[4][93]
.sym 152508 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[93]
.sym 152509 $auto$alumacc.cc:474:replace_alu$9623.C[93]
.sym 152511 cic_q0.comb_stage[4][94]
.sym 152512 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[94]
.sym 152513 $auto$alumacc.cc:474:replace_alu$9623.C[94]
.sym 152515 cic_q0.comb_stage[4][95]
.sym 152516 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[95]
.sym 152517 $auto$alumacc.cc:474:replace_alu$9623.C[95]
.sym 152519 cic_q0.comb_stage[4][96]
.sym 152520 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[96]
.sym 152521 $auto$alumacc.cc:474:replace_alu$9623.C[96]
.sym 152523 cic_q0.comb_stage[4][97]
.sym 152524 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[97]
.sym 152525 $auto$alumacc.cc:474:replace_alu$9623.C[97]
.sym 152527 cic_q0.comb_stage[4][98]
.sym 152528 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[98]
.sym 152529 $auto$alumacc.cc:474:replace_alu$9623.C[98]
.sym 152531 cic_q0.comb_stage[4][99]
.sym 152532 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[99]
.sym 152533 $auto$alumacc.cc:474:replace_alu$9623.C[99]
.sym 152535 cic_q0.comb_stage[4][100]
.sym 152536 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[100]
.sym 152537 $auto$alumacc.cc:474:replace_alu$9623.C[100]
.sym 152539 cic_q0.comb_stage[4][101]
.sym 152540 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[101]
.sym 152541 $auto$alumacc.cc:474:replace_alu$9623.C[101]
.sym 152543 cic_q0.comb_stage[4][102]
.sym 152544 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[102]
.sym 152545 $auto$alumacc.cc:474:replace_alu$9623.C[102]
.sym 152547 cic_q0.comb_stage[4][103]
.sym 152548 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[103]
.sym 152549 $auto$alumacc.cc:474:replace_alu$9623.C[103]
.sym 152551 cic_q0.comb_stage[4][104]
.sym 152552 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[104]
.sym 152553 $auto$alumacc.cc:474:replace_alu$9623.C[104]
.sym 152555 cic_q0.comb_stage[4][105]
.sym 152556 $abc$29715$auto$alumacc.cc:474:replace_alu$9623.BB[105]
.sym 152557 $auto$alumacc.cc:474:replace_alu$9623.C[105]
.sym 152558 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[104]
.sym 152562 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[96]
.sym 152566 cic_q0.comb_stage[4][96]
.sym 152570 cic_q0.comb_stage[4][98]
.sym 152574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[98]
.sym 152578 cic_q0.comb_stage[4][104]
.sym 152666 cic_q0.int_stage[5][14]
.sym 152714 cic_q0.int_stage[5][20]
.sym 152718 cic_q0.int_stage[5][11]
.sym 152758 cic_q0.int_stage[5][30]
.sym 152770 cic_q0.int_stage[5][19]
.sym 152777 cic_q0.comb_stage[0][24]
.sym 152782 cic_q0.int_stage[5][47]
.sym 152789 cic_q0.comb_stage[0][33]
.sym 152798 cic_q0.int_stage[5][37]
.sym 152810 cic_q0.comb_stage[0][38]
.sym 152814 cic_q0.int_stage[5][34]
.sym 152826 cic_q0.int_stage[5][36]
.sym 152834 cic_q0.int_stage[5][39]
.sym 152842 cic_q0.comb_stage[0][44]
.sym 152846 cic_q0.int_stage[5][53]
.sym 152850 cic_q0.int_stage[5][58]
.sym 152858 cic_q0.int_stage[5][50]
.sym 152862 cic_q0.comb_stage[0][40]
.sym 152870 cic_q0.int_stage[5][54]
.sym 152874 cic_q0.comb_stage[0][52]
.sym 152882 cic_q0.int_stage[5][70]
.sym 152886 cic_q0.int_stage[5][51]
.sym 152894 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[52]
.sym 152906 cic_q0.int_stage[5][74]
.sym 152910 cic_q0.comb_stage[0][61]
.sym 152914 cic_q0.int_stage[5][59]
.sym 152918 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[61]
.sym 152922 cic_q0.int_stage[5][67]
.sym 152930 cic_q0.int_stage[5][63]
.sym 152934 cic_q0.int_stage[5][86]
.sym 152950 cic_q0.int_stage[5][72]
.sym 152954 cic_q0.int_stage[5][79]
.sym 152958 cic_q0.int_stage[5][73]
.sym 152966 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[78]
.sym 152970 cic_q0.int_stage[5][85]
.sym 152974 cic_q0.comb_stage[0][78]
.sym 152982 cic_q0.int_stage[5][80]
.sym 152986 cic_q0.comb_stage[0][77]
.sym 152990 cic_q0.int_stage[5][81]
.sym 152994 cic_q0.int_stage[5][75]
.sym 152998 cic_q0.comb_stage[1][64]
.sym 153002 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[83]
.sym 153006 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[85]
.sym 153010 cic_q0.comb_stage[0][85]
.sym 153014 cic_q0.comb_stage[0][82]
.sym 153018 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[64]
.sym 153022 cic_q0.comb_stage[0][83]
.sym 153026 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[82]
.sym 153030 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[92]
.sym 153034 cic_q0.comb_stage[1][49]
.sym 153038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[95]
.sym 153042 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[101]
.sym 153046 cic_q0.comb_stage[0][101]
.sym 153050 cic_q0.comb_stage[1][44]
.sym 153054 cic_q0.comb_stage[0][92]
.sym 153058 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[49]
.sym 153062 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[44]
.sym 153066 cic_q0.comb_stage[1][55]
.sym 153070 cic_q0.comb_stage[0][96]
.sym 153074 cic_q0.comb_stage[3][7]
.sym 153078 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[96]
.sym 153082 cic_q0.comb_stage[3][38]
.sym 153086 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[38]
.sym 153090 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[7]
.sym 153094 cic_q0.comb_stage[3][63]
.sym 153098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[57]
.sym 153102 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[6]
.sym 153106 cic_q0.comb_stage[3][29]
.sym 153110 cic_q0.comb_stage[3][57]
.sym 153114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[63]
.sym 153118 cic_q0.comb_stage[3][6]
.sym 153122 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[29]
.sym 153126 cic_q0.comb_stage[3][24]
.sym 153130 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[14]
.sym 153134 cic_q0.comb_stage[3][14]
.sym 153138 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[24]
.sym 153142 cic_q0.comb_stage[3][36]
.sym 153146 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[36]
.sym 153150 cic_q0.comb_stage[3][3]
.sym 153154 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[3]
.sym 153159 cic_q0.comb_stage[3][0]
.sym 153160 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[0]
.sym 153163 cic_q0.comb_stage[3][1]
.sym 153164 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[1]
.sym 153165 $auto$alumacc.cc:474:replace_alu$9620.C[1]
.sym 153167 cic_q0.comb_stage[3][2]
.sym 153168 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[2]
.sym 153169 $auto$alumacc.cc:474:replace_alu$9620.C[2]
.sym 153171 cic_q0.comb_stage[3][3]
.sym 153172 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[3]
.sym 153173 $auto$alumacc.cc:474:replace_alu$9620.C[3]
.sym 153175 cic_q0.comb_stage[3][4]
.sym 153176 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[4]
.sym 153177 $auto$alumacc.cc:474:replace_alu$9620.C[4]
.sym 153179 cic_q0.comb_stage[3][5]
.sym 153180 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[5]
.sym 153181 $auto$alumacc.cc:474:replace_alu$9620.C[5]
.sym 153183 cic_q0.comb_stage[3][6]
.sym 153184 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[6]
.sym 153185 $auto$alumacc.cc:474:replace_alu$9620.C[6]
.sym 153187 cic_q0.comb_stage[3][7]
.sym 153188 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[7]
.sym 153189 $auto$alumacc.cc:474:replace_alu$9620.C[7]
.sym 153191 cic_q0.comb_stage[3][8]
.sym 153192 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[8]
.sym 153193 $auto$alumacc.cc:474:replace_alu$9620.C[8]
.sym 153195 cic_q0.comb_stage[3][9]
.sym 153196 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[9]
.sym 153197 $auto$alumacc.cc:474:replace_alu$9620.C[9]
.sym 153199 cic_q0.comb_stage[3][10]
.sym 153200 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[10]
.sym 153201 $auto$alumacc.cc:474:replace_alu$9620.C[10]
.sym 153203 cic_q0.comb_stage[3][11]
.sym 153204 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[11]
.sym 153205 $auto$alumacc.cc:474:replace_alu$9620.C[11]
.sym 153207 cic_q0.comb_stage[3][12]
.sym 153208 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[12]
.sym 153209 $auto$alumacc.cc:474:replace_alu$9620.C[12]
.sym 153211 cic_q0.comb_stage[3][13]
.sym 153212 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[13]
.sym 153213 $auto$alumacc.cc:474:replace_alu$9620.C[13]
.sym 153215 cic_q0.comb_stage[3][14]
.sym 153216 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[14]
.sym 153217 $auto$alumacc.cc:474:replace_alu$9620.C[14]
.sym 153219 cic_q0.comb_stage[3][15]
.sym 153220 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[15]
.sym 153221 $auto$alumacc.cc:474:replace_alu$9620.C[15]
.sym 153223 cic_q0.comb_stage[3][16]
.sym 153224 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[16]
.sym 153225 $auto$alumacc.cc:474:replace_alu$9620.C[16]
.sym 153227 cic_q0.comb_stage[3][17]
.sym 153228 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[17]
.sym 153229 $auto$alumacc.cc:474:replace_alu$9620.C[17]
.sym 153231 cic_q0.comb_stage[3][18]
.sym 153232 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[18]
.sym 153233 $auto$alumacc.cc:474:replace_alu$9620.C[18]
.sym 153235 cic_q0.comb_stage[3][19]
.sym 153236 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[19]
.sym 153237 $auto$alumacc.cc:474:replace_alu$9620.C[19]
.sym 153239 cic_q0.comb_stage[3][20]
.sym 153240 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[20]
.sym 153241 $auto$alumacc.cc:474:replace_alu$9620.C[20]
.sym 153243 cic_q0.comb_stage[3][21]
.sym 153244 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[21]
.sym 153245 $auto$alumacc.cc:474:replace_alu$9620.C[21]
.sym 153247 cic_q0.comb_stage[3][22]
.sym 153248 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[22]
.sym 153249 $auto$alumacc.cc:474:replace_alu$9620.C[22]
.sym 153251 cic_q0.comb_stage[3][23]
.sym 153252 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[23]
.sym 153253 $auto$alumacc.cc:474:replace_alu$9620.C[23]
.sym 153255 cic_q0.comb_stage[3][24]
.sym 153256 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[24]
.sym 153257 $auto$alumacc.cc:474:replace_alu$9620.C[24]
.sym 153259 cic_q0.comb_stage[3][25]
.sym 153260 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[25]
.sym 153261 $auto$alumacc.cc:474:replace_alu$9620.C[25]
.sym 153263 cic_q0.comb_stage[3][26]
.sym 153264 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[26]
.sym 153265 $auto$alumacc.cc:474:replace_alu$9620.C[26]
.sym 153267 cic_q0.comb_stage[3][27]
.sym 153268 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[27]
.sym 153269 $auto$alumacc.cc:474:replace_alu$9620.C[27]
.sym 153271 cic_q0.comb_stage[3][28]
.sym 153272 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[28]
.sym 153273 $auto$alumacc.cc:474:replace_alu$9620.C[28]
.sym 153275 cic_q0.comb_stage[3][29]
.sym 153276 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[29]
.sym 153277 $auto$alumacc.cc:474:replace_alu$9620.C[29]
.sym 153279 cic_q0.comb_stage[3][30]
.sym 153280 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[30]
.sym 153281 $auto$alumacc.cc:474:replace_alu$9620.C[30]
.sym 153283 cic_q0.comb_stage[3][31]
.sym 153284 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[31]
.sym 153285 $auto$alumacc.cc:474:replace_alu$9620.C[31]
.sym 153287 cic_q0.comb_stage[3][32]
.sym 153288 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[32]
.sym 153289 $auto$alumacc.cc:474:replace_alu$9620.C[32]
.sym 153291 cic_q0.comb_stage[3][33]
.sym 153292 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[33]
.sym 153293 $auto$alumacc.cc:474:replace_alu$9620.C[33]
.sym 153295 cic_q0.comb_stage[3][34]
.sym 153296 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[34]
.sym 153297 $auto$alumacc.cc:474:replace_alu$9620.C[34]
.sym 153299 cic_q0.comb_stage[3][35]
.sym 153300 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[35]
.sym 153301 $auto$alumacc.cc:474:replace_alu$9620.C[35]
.sym 153303 cic_q0.comb_stage[3][36]
.sym 153304 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[36]
.sym 153305 $auto$alumacc.cc:474:replace_alu$9620.C[36]
.sym 153307 cic_q0.comb_stage[3][37]
.sym 153308 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[37]
.sym 153309 $auto$alumacc.cc:474:replace_alu$9620.C[37]
.sym 153311 cic_q0.comb_stage[3][38]
.sym 153312 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[38]
.sym 153313 $auto$alumacc.cc:474:replace_alu$9620.C[38]
.sym 153315 cic_q0.comb_stage[3][39]
.sym 153316 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[39]
.sym 153317 $auto$alumacc.cc:474:replace_alu$9620.C[39]
.sym 153319 cic_q0.comb_stage[3][40]
.sym 153320 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[40]
.sym 153321 $auto$alumacc.cc:474:replace_alu$9620.C[40]
.sym 153323 cic_q0.comb_stage[3][41]
.sym 153324 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[41]
.sym 153325 $auto$alumacc.cc:474:replace_alu$9620.C[41]
.sym 153327 cic_q0.comb_stage[3][42]
.sym 153328 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[42]
.sym 153329 $auto$alumacc.cc:474:replace_alu$9620.C[42]
.sym 153331 cic_q0.comb_stage[3][43]
.sym 153332 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[43]
.sym 153333 $auto$alumacc.cc:474:replace_alu$9620.C[43]
.sym 153335 cic_q0.comb_stage[3][44]
.sym 153336 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[44]
.sym 153337 $auto$alumacc.cc:474:replace_alu$9620.C[44]
.sym 153339 cic_q0.comb_stage[3][45]
.sym 153340 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[45]
.sym 153341 $auto$alumacc.cc:474:replace_alu$9620.C[45]
.sym 153343 cic_q0.comb_stage[3][46]
.sym 153344 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[46]
.sym 153345 $auto$alumacc.cc:474:replace_alu$9620.C[46]
.sym 153347 cic_q0.comb_stage[3][47]
.sym 153348 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[47]
.sym 153349 $auto$alumacc.cc:474:replace_alu$9620.C[47]
.sym 153351 cic_q0.comb_stage[3][48]
.sym 153352 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[48]
.sym 153353 $auto$alumacc.cc:474:replace_alu$9620.C[48]
.sym 153355 cic_q0.comb_stage[3][49]
.sym 153356 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[49]
.sym 153357 $auto$alumacc.cc:474:replace_alu$9620.C[49]
.sym 153359 cic_q0.comb_stage[3][50]
.sym 153360 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[50]
.sym 153361 $auto$alumacc.cc:474:replace_alu$9620.C[50]
.sym 153363 cic_q0.comb_stage[3][51]
.sym 153364 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[51]
.sym 153365 $auto$alumacc.cc:474:replace_alu$9620.C[51]
.sym 153367 cic_q0.comb_stage[3][52]
.sym 153368 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[52]
.sym 153369 $auto$alumacc.cc:474:replace_alu$9620.C[52]
.sym 153371 cic_q0.comb_stage[3][53]
.sym 153372 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[53]
.sym 153373 $auto$alumacc.cc:474:replace_alu$9620.C[53]
.sym 153375 cic_q0.comb_stage[3][54]
.sym 153376 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[54]
.sym 153377 $auto$alumacc.cc:474:replace_alu$9620.C[54]
.sym 153379 cic_q0.comb_stage[3][55]
.sym 153380 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[55]
.sym 153381 $auto$alumacc.cc:474:replace_alu$9620.C[55]
.sym 153383 cic_q0.comb_stage[3][56]
.sym 153384 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[56]
.sym 153385 $auto$alumacc.cc:474:replace_alu$9620.C[56]
.sym 153387 cic_q0.comb_stage[3][57]
.sym 153388 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[57]
.sym 153389 $auto$alumacc.cc:474:replace_alu$9620.C[57]
.sym 153391 cic_q0.comb_stage[3][58]
.sym 153392 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[58]
.sym 153393 $auto$alumacc.cc:474:replace_alu$9620.C[58]
.sym 153395 cic_q0.comb_stage[3][59]
.sym 153396 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[59]
.sym 153397 $auto$alumacc.cc:474:replace_alu$9620.C[59]
.sym 153399 cic_q0.comb_stage[3][60]
.sym 153400 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[60]
.sym 153401 $auto$alumacc.cc:474:replace_alu$9620.C[60]
.sym 153403 cic_q0.comb_stage[3][61]
.sym 153404 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[61]
.sym 153405 $auto$alumacc.cc:474:replace_alu$9620.C[61]
.sym 153407 cic_q0.comb_stage[3][62]
.sym 153408 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[62]
.sym 153409 $auto$alumacc.cc:474:replace_alu$9620.C[62]
.sym 153411 cic_q0.comb_stage[3][63]
.sym 153412 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[63]
.sym 153413 $auto$alumacc.cc:474:replace_alu$9620.C[63]
.sym 153415 cic_q0.comb_stage[3][64]
.sym 153416 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[64]
.sym 153417 $auto$alumacc.cc:474:replace_alu$9620.C[64]
.sym 153419 cic_q0.comb_stage[3][65]
.sym 153420 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[65]
.sym 153421 $auto$alumacc.cc:474:replace_alu$9620.C[65]
.sym 153423 cic_q0.comb_stage[3][66]
.sym 153424 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[66]
.sym 153425 $auto$alumacc.cc:474:replace_alu$9620.C[66]
.sym 153427 cic_q0.comb_stage[3][67]
.sym 153428 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[67]
.sym 153429 $auto$alumacc.cc:474:replace_alu$9620.C[67]
.sym 153431 cic_q0.comb_stage[3][68]
.sym 153432 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[68]
.sym 153433 $auto$alumacc.cc:474:replace_alu$9620.C[68]
.sym 153435 cic_q0.comb_stage[3][69]
.sym 153436 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[69]
.sym 153437 $auto$alumacc.cc:474:replace_alu$9620.C[69]
.sym 153439 cic_q0.comb_stage[3][70]
.sym 153440 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[70]
.sym 153441 $auto$alumacc.cc:474:replace_alu$9620.C[70]
.sym 153443 cic_q0.comb_stage[3][71]
.sym 153444 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[71]
.sym 153445 $auto$alumacc.cc:474:replace_alu$9620.C[71]
.sym 153447 cic_q0.comb_stage[3][72]
.sym 153448 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[72]
.sym 153449 $auto$alumacc.cc:474:replace_alu$9620.C[72]
.sym 153451 cic_q0.comb_stage[3][73]
.sym 153452 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[73]
.sym 153453 $auto$alumacc.cc:474:replace_alu$9620.C[73]
.sym 153455 cic_q0.comb_stage[3][74]
.sym 153456 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[74]
.sym 153457 $auto$alumacc.cc:474:replace_alu$9620.C[74]
.sym 153459 cic_q0.comb_stage[3][75]
.sym 153460 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[75]
.sym 153461 $auto$alumacc.cc:474:replace_alu$9620.C[75]
.sym 153463 cic_q0.comb_stage[3][76]
.sym 153464 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[76]
.sym 153465 $auto$alumacc.cc:474:replace_alu$9620.C[76]
.sym 153467 cic_q0.comb_stage[3][77]
.sym 153468 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[77]
.sym 153469 $auto$alumacc.cc:474:replace_alu$9620.C[77]
.sym 153471 cic_q0.comb_stage[3][78]
.sym 153472 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[78]
.sym 153473 $auto$alumacc.cc:474:replace_alu$9620.C[78]
.sym 153475 cic_q0.comb_stage[3][79]
.sym 153476 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[79]
.sym 153477 $auto$alumacc.cc:474:replace_alu$9620.C[79]
.sym 153479 cic_q0.comb_stage[3][80]
.sym 153480 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[80]
.sym 153481 $auto$alumacc.cc:474:replace_alu$9620.C[80]
.sym 153483 cic_q0.comb_stage[3][81]
.sym 153484 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[81]
.sym 153485 $auto$alumacc.cc:474:replace_alu$9620.C[81]
.sym 153487 cic_q0.comb_stage[3][82]
.sym 153488 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[82]
.sym 153489 $auto$alumacc.cc:474:replace_alu$9620.C[82]
.sym 153491 cic_q0.comb_stage[3][83]
.sym 153492 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[83]
.sym 153493 $auto$alumacc.cc:474:replace_alu$9620.C[83]
.sym 153495 cic_q0.comb_stage[3][84]
.sym 153496 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[84]
.sym 153497 $auto$alumacc.cc:474:replace_alu$9620.C[84]
.sym 153499 cic_q0.comb_stage[3][85]
.sym 153500 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[85]
.sym 153501 $auto$alumacc.cc:474:replace_alu$9620.C[85]
.sym 153503 cic_q0.comb_stage[3][86]
.sym 153504 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[86]
.sym 153505 $auto$alumacc.cc:474:replace_alu$9620.C[86]
.sym 153507 cic_q0.comb_stage[3][87]
.sym 153508 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[87]
.sym 153509 $auto$alumacc.cc:474:replace_alu$9620.C[87]
.sym 153511 cic_q0.comb_stage[3][88]
.sym 153512 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[88]
.sym 153513 $auto$alumacc.cc:474:replace_alu$9620.C[88]
.sym 153515 cic_q0.comb_stage[3][89]
.sym 153516 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[89]
.sym 153517 $auto$alumacc.cc:474:replace_alu$9620.C[89]
.sym 153519 cic_q0.comb_stage[3][90]
.sym 153520 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[90]
.sym 153521 $auto$alumacc.cc:474:replace_alu$9620.C[90]
.sym 153523 cic_q0.comb_stage[3][91]
.sym 153524 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[91]
.sym 153525 $auto$alumacc.cc:474:replace_alu$9620.C[91]
.sym 153527 cic_q0.comb_stage[3][92]
.sym 153528 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[92]
.sym 153529 $auto$alumacc.cc:474:replace_alu$9620.C[92]
.sym 153531 cic_q0.comb_stage[3][93]
.sym 153532 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[93]
.sym 153533 $auto$alumacc.cc:474:replace_alu$9620.C[93]
.sym 153535 cic_q0.comb_stage[3][94]
.sym 153536 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[94]
.sym 153537 $auto$alumacc.cc:474:replace_alu$9620.C[94]
.sym 153539 cic_q0.comb_stage[3][95]
.sym 153540 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[95]
.sym 153541 $auto$alumacc.cc:474:replace_alu$9620.C[95]
.sym 153543 cic_q0.comb_stage[3][96]
.sym 153544 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[96]
.sym 153545 $auto$alumacc.cc:474:replace_alu$9620.C[96]
.sym 153547 cic_q0.comb_stage[3][97]
.sym 153548 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[97]
.sym 153549 $auto$alumacc.cc:474:replace_alu$9620.C[97]
.sym 153551 cic_q0.comb_stage[3][98]
.sym 153552 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[98]
.sym 153553 $auto$alumacc.cc:474:replace_alu$9620.C[98]
.sym 153555 cic_q0.comb_stage[3][99]
.sym 153556 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[99]
.sym 153557 $auto$alumacc.cc:474:replace_alu$9620.C[99]
.sym 153559 cic_q0.comb_stage[3][100]
.sym 153560 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[100]
.sym 153561 $auto$alumacc.cc:474:replace_alu$9620.C[100]
.sym 153563 cic_q0.comb_stage[3][101]
.sym 153564 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[101]
.sym 153565 $auto$alumacc.cc:474:replace_alu$9620.C[101]
.sym 153567 cic_q0.comb_stage[3][102]
.sym 153568 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[102]
.sym 153569 $auto$alumacc.cc:474:replace_alu$9620.C[102]
.sym 153571 cic_q0.comb_stage[3][103]
.sym 153572 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[103]
.sym 153573 $auto$alumacc.cc:474:replace_alu$9620.C[103]
.sym 153575 cic_q0.comb_stage[3][104]
.sym 153576 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[104]
.sym 153577 $auto$alumacc.cc:474:replace_alu$9620.C[104]
.sym 153579 cic_q0.comb_stage[3][105]
.sym 153580 $abc$29715$auto$alumacc.cc:474:replace_alu$9620.BB[105]
.sym 153581 $auto$alumacc.cc:474:replace_alu$9620.C[105]
.sym 153582 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[104]
.sym 153586 cic_q0.comb_stage[3][104]
.sym 153590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[71]
.sym 153594 cic_q0.comb_stage[3][71]
.sym 153598 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8480[4].\comb.delay[102]
.sym 153602 cic_q0.comb_stage[4][102]
.sym 153650 cic_q0.int_stage[5][6]
.sym 153674 cic_q0.int_stage[5][2]
.sym 153678 cic_q0.int_stage[5][5]
.sym 153690 cic_q0.int_stage[5][12]
.sym 153710 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[2]
.sym 153714 cic_q0.int_stage[5][22]
.sym 153718 cic_q0.int_stage[5][10]
.sym 153722 cic_q0.comb_stage[0][2]
.sym 153726 cic_q0.int_stage[5][15]
.sym 153734 cic_q0.comb_stage[0][9]
.sym 153738 cic_q0.int_stage[5][9]
.sym 153742 cic_q0.int_stage[5][8]
.sym 153746 cic_q0.int_stage[5][13]
.sym 153754 cic_q0.int_stage[5][18]
.sym 153762 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[9]
.sym 153766 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[19]
.sym 153770 cic_q0.comb_stage[0][20]
.sym 153774 cic_q0.int_stage[5][25]
.sym 153778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[20]
.sym 153782 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[23]
.sym 153786 cic_q0.comb_stage[0][23]
.sym 153790 cic_q0.comb_stage[0][19]
.sym 153794 cic_q0.int_stage[5][21]
.sym 153798 cic_q0.int_stage[5][26]
.sym 153802 cic_q0.int_stage[5][35]
.sym 153806 cic_q0.comb_stage[0][29]
.sym 153810 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[29]
.sym 153818 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[24]
.sym 153826 cic_q0.comb_stage[0][24]
.sym 153830 cic_q0.comb_stage[0][33]
.sym 153834 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[39]
.sym 153842 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[38]
.sym 153846 cic_q0.comb_stage[0][32]
.sym 153850 cic_q0.comb_stage[0][39]
.sym 153854 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[32]
.sym 153858 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[33]
.sym 153862 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[40]
.sym 153866 cic_q0.comb_stage[0][43]
.sym 153870 cic_q0.comb_stage[0][46]
.sym 153874 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[46]
.sym 153878 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[45]
.sym 153882 cic_q0.comb_stage[0][45]
.sym 153886 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[43]
.sym 153890 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[44]
.sym 153894 cic_q0.comb_stage[1][36]
.sym 153898 cic_q0.comb_stage[0][55]
.sym 153902 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[55]
.sym 153906 cic_q0.comb_stage[0][70]
.sym 153910 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[51]
.sym 153914 cic_q0.comb_stage[0][51]
.sym 153918 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[36]
.sym 153922 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[70]
.sym 153926 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[28]
.sym 153930 cic_q0.comb_stage[0][67]
.sym 153934 cic_q0.comb_stage[0][56]
.sym 153938 cic_q0.comb_stage[0][59]
.sym 153942 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[67]
.sym 153946 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[56]
.sym 153950 cic_q0.comb_stage[1][28]
.sym 153954 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[59]
.sym 153958 cic_q0.comb_stage[1][69]
.sym 153962 cic_q0.comb_stage[1][57]
.sym 153966 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[69]
.sym 153970 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[57]
.sym 153974 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[63]
.sym 153978 cic_q0.comb_stage[0][66]
.sym 153982 cic_q0.comb_stage[1][63]
.sym 153986 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[66]
.sym 153990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[87]
.sym 153994 cic_q0.comb_stage[1][2]
.sym 153998 cic_q0.comb_stage[0][87]
.sym 154002 cic_q0.comb_stage[0][94]
.sym 154006 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[94]
.sym 154010 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[81]
.sym 154014 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[77]
.sym 154018 cic_q0.comb_stage[0][81]
.sym 154022 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[80]
.sym 154026 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[2]
.sym 154030 cic_q0.comb_stage[1][79]
.sym 154034 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[43]
.sym 154038 cic_q0.comb_stage[1][82]
.sym 154042 cic_q0.comb_stage[1][43]
.sym 154046 cic_q0.comb_stage[0][80]
.sym 154050 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[79]
.sym 154054 cic_q0.comb_stage[0][93]
.sym 154058 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[0]
.sym 154062 cic_q0.comb_stage[1][0]
.sym 154066 cic_q0.comb_stage[1][70]
.sym 154070 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[93]
.sym 154074 cic_q0.comb_stage[1][39]
.sym 154078 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[39]
.sym 154082 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[70]
.sym 154086 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[22]
.sym 154090 cic_q0.comb_stage[1][62]
.sym 154094 cic_q0.comb_stage[1][10]
.sym 154098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[8]
.sym 154102 cic_q0.comb_stage[2][8]
.sym 154106 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[55]
.sym 154110 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[10]
.sym 154114 cic_q0.comb_stage[1][22]
.sym 154118 cic_q0.comb_stage[1][105]
.sym 154122 cic_q0.comb_stage[1][66]
.sym 154126 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[62]
.sym 154130 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[11]
.sym 154134 cic_q0.comb_stage[1][96]
.sym 154138 cic_q0.comb_stage[2][11]
.sym 154142 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[96]
.sym 154146 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[66]
.sym 154151 cic_q0.comb_stage[2][0]
.sym 154152 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 154153 $PACKER_VCC_NET
.sym 154154 cic_q0.comb_stage[3][67]
.sym 154158 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[105]
.sym 154162 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[103]
.sym 154166 cic_q0.comb_stage[1][104]
.sym 154170 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[67]
.sym 154174 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[104]
.sym 154178 cic_q0.comb_stage[1][103]
.sym 154182 cic_q0.comb_stage[3][23]
.sym 154186 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[0]
.sym 154190 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[5]
.sym 154194 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[4]
.sym 154198 cic_q0.comb_stage[2][0]
.sym 154202 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[23]
.sym 154206 cic_q0.comb_stage[3][4]
.sym 154210 cic_q0.comb_stage[3][5]
.sym 154214 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[15]
.sym 154218 cic_q0.comb_stage[3][8]
.sym 154222 cic_q0.comb_stage[2][38]
.sym 154226 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[8]
.sym 154230 cic_q0.comb_stage[3][15]
.sym 154234 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[38]
.sym 154238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[12]
.sym 154242 cic_q0.comb_stage[3][12]
.sym 154246 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[16]
.sym 154250 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[19]
.sym 154254 cic_q0.comb_stage[3][27]
.sym 154258 cic_q0.comb_stage[2][16]
.sym 154262 cic_q0.comb_stage[2][25]
.sym 154266 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[25]
.sym 154270 cic_q0.comb_stage[3][19]
.sym 154274 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[27]
.sym 154278 cic_q0.comb_stage[3][28]
.sym 154282 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[31]
.sym 154286 cic_q0.comb_stage[3][31]
.sym 154290 cic_q0.comb_stage[3][25]
.sym 154294 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[28]
.sym 154298 cic_q0.comb_stage[3][30]
.sym 154302 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[30]
.sym 154306 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[25]
.sym 154310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[34]
.sym 154314 cic_q0.comb_stage[3][34]
.sym 154318 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[32]
.sym 154322 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[35]
.sym 154326 cic_q0.comb_stage[1][90]
.sym 154330 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[90]
.sym 154334 cic_q0.comb_stage[3][35]
.sym 154338 cic_q0.comb_stage[3][32]
.sym 154342 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[41]
.sym 154346 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[42]
.sym 154350 cic_q0.comb_stage[3][45]
.sym 154354 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[43]
.sym 154358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[45]
.sym 154362 cic_q0.comb_stage[3][41]
.sym 154366 cic_q0.comb_stage[3][43]
.sym 154370 cic_q0.comb_stage[3][42]
.sym 154374 cic_q0.comb_stage[3][53]
.sym 154378 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[53]
.sym 154382 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[52]
.sym 154386 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[50]
.sym 154390 cic_q0.comb_stage[3][50]
.sym 154394 cic_q0.comb_stage[3][52]
.sym 154398 cic_q0.comb_stage[3][51]
.sym 154402 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[51]
.sym 154406 cic_q0.comb_stage[3][60]
.sym 154410 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[62]
.sym 154414 cic_q0.comb_stage[3][62]
.sym 154418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[62]
.sym 154422 cic_q0.comb_stage[2][62]
.sym 154426 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[61]
.sym 154430 cic_q0.comb_stage[3][61]
.sym 154434 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[60]
.sym 154438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[68]
.sym 154442 cic_q0.comb_stage[3][66]
.sym 154446 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[64]
.sym 154450 cic_q0.comb_stage[3][56]
.sym 154454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[66]
.sym 154458 cic_q0.comb_stage[3][64]
.sym 154462 cic_q0.comb_stage[3][68]
.sym 154466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[61]
.sym 154470 cic_q0.comb_stage[3][73]
.sym 154474 cic_q0.comb_stage[3][72]
.sym 154478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[72]
.sym 154482 cic_q0.comb_stage[3][78]
.sym 154486 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[78]
.sym 154490 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[75]
.sym 154494 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[73]
.sym 154498 cic_q0.comb_stage[3][75]
.sym 154502 cic_q0.comb_stage[3][81]
.sym 154506 cic_q0.comb_stage[3][84]
.sym 154510 cic_q0.comb_stage[3][83]
.sym 154514 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[83]
.sym 154518 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[84]
.sym 154522 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[81]
.sym 154526 cic_q0.comb_stage[3][86]
.sym 154530 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[86]
.sym 154534 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[91]
.sym 154538 cic_q0.comb_stage[3][92]
.sym 154542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[88]
.sym 154546 cic_q0.comb_stage[3][91]
.sym 154550 cic_q0.comb_stage[3][94]
.sym 154554 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[94]
.sym 154558 cic_q0.comb_stage[3][88]
.sym 154562 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[92]
.sym 154566 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[93]
.sym 154570 cic_q0.comb_stage[3][98]
.sym 154574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[76]
.sym 154578 cic_q0.comb_stage[3][93]
.sym 154582 cic_q0.comb_stage[3][76]
.sym 154586 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[98]
.sym 154590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[89]
.sym 154594 cic_q0.comb_stage[3][89]
.sym 154598 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[103]
.sym 154602 cic_q0.comb_stage[3][101]
.sym 154606 cic_q0.comb_stage[3][102]
.sym 154610 cic_q0.comb_stage[3][103]
.sym 154614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[101]
.sym 154618 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[102]
.sym 154622 cic_q0.comb_stage[3][85]
.sym 154626 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[85]
.sym 154697 cic_q0.comb_stage[0][6]
.sym 154698 cic_q0.int_stage[5][7]
.sym 154706 cic_q0.int_stage[5][1]
.sym 154710 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[5]
.sym 154714 cic_q0.int_stage[5][0]
.sym 154718 cic_q0.int_stage[5][3]
.sym 154722 cic_q0.comb_stage[0][5]
.sym 154726 cic_q0.comb_stage[0][100]
.sym 154730 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[4]
.sym 154734 cic_q0.comb_stage[0][6]
.sym 154738 cic_q0.comb_stage[0][4]
.sym 154742 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[6]
.sym 154746 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[100]
.sym 154750 cic_q0.comb_stage[0][3]
.sym 154754 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[3]
.sym 154758 cic_q0.comb_stage[0][22]
.sym 154762 cic_q0.comb_stage[0][0]
.sym 154766 cic_q0.comb_stage[0][10]
.sym 154770 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[22]
.sym 154774 cic_q0.comb_stage[0][15]
.sym 154778 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[10]
.sym 154782 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[0]
.sym 154786 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[15]
.sym 154790 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[16]
.sym 154794 cic_q0.comb_stage[0][17]
.sym 154798 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[17]
.sym 154802 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[18]
.sym 154806 cic_q0.comb_stage[0][25]
.sym 154810 cic_q0.comb_stage[0][18]
.sym 154814 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[25]
.sym 154818 cic_q0.comb_stage[0][16]
.sym 154822 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[28]
.sym 154826 cic_q0.comb_stage[0][27]
.sym 154830 cic_q0.comb_stage[0][28]
.sym 154834 cic_q0.comb_stage[0][47]
.sym 154838 cic_q0.comb_stage[0][35]
.sym 154842 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[35]
.sym 154846 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[27]
.sym 154850 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[47]
.sym 154854 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[18]
.sym 154858 cic_q0.comb_stage[1][33]
.sym 154862 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[74]
.sym 154866 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[33]
.sym 154870 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[35]
.sym 154874 cic_q0.comb_stage[1][18]
.sym 154878 cic_q0.comb_stage[0][74]
.sym 154882 cic_q0.comb_stage[1][35]
.sym 154886 cic_q0.comb_stage[1][6]
.sym 154890 cic_q0.comb_stage[0][62]
.sym 154894 cic_q0.comb_stage[1][38]
.sym 154898 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[38]
.sym 154902 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[6]
.sym 154906 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[62]
.sym 154910 cic_q0.comb_stage[1][37]
.sym 154914 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[37]
.sym 154918 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[23]
.sym 154922 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[52]
.sym 154926 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[50]
.sym 154930 cic_q0.comb_stage[1][26]
.sym 154934 cic_q0.comb_stage[1][50]
.sym 154938 cic_q0.comb_stage[1][23]
.sym 154942 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[26]
.sym 154946 cic_q0.comb_stage[1][52]
.sym 154950 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[16]
.sym 154954 cic_q0.comb_stage[0][69]
.sym 154958 cic_q0.comb_stage[1][16]
.sym 154962 cic_q0.comb_stage[1][20]
.sym 154966 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[69]
.sym 154970 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[20]
.sym 154974 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[53]
.sym 154978 cic_q0.comb_stage[1][53]
.sym 154982 cic_q0.comb_stage[1][54]
.sym 154986 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[54]
.sym 154990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[68]
.sym 154994 cic_q0.comb_stage[0][68]
.sym 154998 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[14]
.sym 155002 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[48]
.sym 155006 cic_q0.comb_stage[1][48]
.sym 155010 cic_q0.comb_stage[1][14]
.sym 155014 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[31]
.sym 155018 cic_q0.comb_stage[1][75]
.sym 155022 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[78]
.sym 155026 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[27]
.sym 155030 cic_q0.comb_stage[1][78]
.sym 155034 cic_q0.comb_stage[1][31]
.sym 155038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[75]
.sym 155042 cic_q0.comb_stage[1][27]
.sym 155046 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[82]
.sym 155050 cic_q0.comb_stage[1][80]
.sym 155054 cic_q0.comb_stage[1][77]
.sym 155058 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[80]
.sym 155062 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[84]
.sym 155066 cic_q0.comb_stage[1][84]
.sym 155070 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[77]
.sym 155075 cic_q0.comb_stage[0][0]
.sym 155076 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 155077 $PACKER_VCC_NET
.sym 155079 cic_q0.comb_stage[1][0]
.sym 155080 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 155083 cic_q0.comb_stage[1][1]
.sym 155084 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[1]
.sym 155085 $auto$alumacc.cc:474:replace_alu$9614.C[1]
.sym 155087 cic_q0.comb_stage[1][2]
.sym 155088 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[2]
.sym 155089 $auto$alumacc.cc:474:replace_alu$9614.C[2]
.sym 155091 cic_q0.comb_stage[1][3]
.sym 155092 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[3]
.sym 155093 $auto$alumacc.cc:474:replace_alu$9614.C[3]
.sym 155095 cic_q0.comb_stage[1][4]
.sym 155096 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[4]
.sym 155097 $auto$alumacc.cc:474:replace_alu$9614.C[4]
.sym 155099 cic_q0.comb_stage[1][5]
.sym 155100 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[5]
.sym 155101 $auto$alumacc.cc:474:replace_alu$9614.C[5]
.sym 155103 cic_q0.comb_stage[1][6]
.sym 155104 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[6]
.sym 155105 $auto$alumacc.cc:474:replace_alu$9614.C[6]
.sym 155107 cic_q0.comb_stage[1][7]
.sym 155108 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[7]
.sym 155109 $auto$alumacc.cc:474:replace_alu$9614.C[7]
.sym 155111 cic_q0.comb_stage[1][8]
.sym 155112 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[8]
.sym 155113 $auto$alumacc.cc:474:replace_alu$9614.C[8]
.sym 155115 cic_q0.comb_stage[1][9]
.sym 155116 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[9]
.sym 155117 $auto$alumacc.cc:474:replace_alu$9614.C[9]
.sym 155119 cic_q0.comb_stage[1][10]
.sym 155120 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[10]
.sym 155121 $auto$alumacc.cc:474:replace_alu$9614.C[10]
.sym 155123 cic_q0.comb_stage[1][11]
.sym 155124 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[11]
.sym 155125 $auto$alumacc.cc:474:replace_alu$9614.C[11]
.sym 155127 cic_q0.comb_stage[1][12]
.sym 155128 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[12]
.sym 155129 $auto$alumacc.cc:474:replace_alu$9614.C[12]
.sym 155131 cic_q0.comb_stage[1][13]
.sym 155132 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[13]
.sym 155133 $auto$alumacc.cc:474:replace_alu$9614.C[13]
.sym 155135 cic_q0.comb_stage[1][14]
.sym 155136 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[14]
.sym 155137 $auto$alumacc.cc:474:replace_alu$9614.C[14]
.sym 155139 cic_q0.comb_stage[1][15]
.sym 155140 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[15]
.sym 155141 $auto$alumacc.cc:474:replace_alu$9614.C[15]
.sym 155143 cic_q0.comb_stage[1][16]
.sym 155144 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[16]
.sym 155145 $auto$alumacc.cc:474:replace_alu$9614.C[16]
.sym 155147 cic_q0.comb_stage[1][17]
.sym 155148 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[17]
.sym 155149 $auto$alumacc.cc:474:replace_alu$9614.C[17]
.sym 155151 cic_q0.comb_stage[1][18]
.sym 155152 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[18]
.sym 155153 $auto$alumacc.cc:474:replace_alu$9614.C[18]
.sym 155155 cic_q0.comb_stage[1][19]
.sym 155156 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[19]
.sym 155157 $auto$alumacc.cc:474:replace_alu$9614.C[19]
.sym 155159 cic_q0.comb_stage[1][20]
.sym 155160 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[20]
.sym 155161 $auto$alumacc.cc:474:replace_alu$9614.C[20]
.sym 155163 cic_q0.comb_stage[1][21]
.sym 155164 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[21]
.sym 155165 $auto$alumacc.cc:474:replace_alu$9614.C[21]
.sym 155167 cic_q0.comb_stage[1][22]
.sym 155168 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[22]
.sym 155169 $auto$alumacc.cc:474:replace_alu$9614.C[22]
.sym 155171 cic_q0.comb_stage[1][23]
.sym 155172 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[23]
.sym 155173 $auto$alumacc.cc:474:replace_alu$9614.C[23]
.sym 155175 cic_q0.comb_stage[1][24]
.sym 155176 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[24]
.sym 155177 $auto$alumacc.cc:474:replace_alu$9614.C[24]
.sym 155179 cic_q0.comb_stage[1][25]
.sym 155180 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[25]
.sym 155181 $auto$alumacc.cc:474:replace_alu$9614.C[25]
.sym 155183 cic_q0.comb_stage[1][26]
.sym 155184 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[26]
.sym 155185 $auto$alumacc.cc:474:replace_alu$9614.C[26]
.sym 155187 cic_q0.comb_stage[1][27]
.sym 155188 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[27]
.sym 155189 $auto$alumacc.cc:474:replace_alu$9614.C[27]
.sym 155191 cic_q0.comb_stage[1][28]
.sym 155192 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[28]
.sym 155193 $auto$alumacc.cc:474:replace_alu$9614.C[28]
.sym 155195 cic_q0.comb_stage[1][29]
.sym 155196 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[29]
.sym 155197 $auto$alumacc.cc:474:replace_alu$9614.C[29]
.sym 155199 cic_q0.comb_stage[1][30]
.sym 155200 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[30]
.sym 155201 $auto$alumacc.cc:474:replace_alu$9614.C[30]
.sym 155203 cic_q0.comb_stage[1][31]
.sym 155204 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[31]
.sym 155205 $auto$alumacc.cc:474:replace_alu$9614.C[31]
.sym 155207 cic_q0.comb_stage[1][32]
.sym 155208 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[32]
.sym 155209 $auto$alumacc.cc:474:replace_alu$9614.C[32]
.sym 155211 cic_q0.comb_stage[1][33]
.sym 155212 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[33]
.sym 155213 $auto$alumacc.cc:474:replace_alu$9614.C[33]
.sym 155215 cic_q0.comb_stage[1][34]
.sym 155216 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[34]
.sym 155217 $auto$alumacc.cc:474:replace_alu$9614.C[34]
.sym 155219 cic_q0.comb_stage[1][35]
.sym 155220 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[35]
.sym 155221 $auto$alumacc.cc:474:replace_alu$9614.C[35]
.sym 155223 cic_q0.comb_stage[1][36]
.sym 155224 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[36]
.sym 155225 $auto$alumacc.cc:474:replace_alu$9614.C[36]
.sym 155227 cic_q0.comb_stage[1][37]
.sym 155228 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[37]
.sym 155229 $auto$alumacc.cc:474:replace_alu$9614.C[37]
.sym 155231 cic_q0.comb_stage[1][38]
.sym 155232 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[38]
.sym 155233 $auto$alumacc.cc:474:replace_alu$9614.C[38]
.sym 155235 cic_q0.comb_stage[1][39]
.sym 155236 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[39]
.sym 155237 $auto$alumacc.cc:474:replace_alu$9614.C[39]
.sym 155239 cic_q0.comb_stage[1][40]
.sym 155240 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[40]
.sym 155241 $auto$alumacc.cc:474:replace_alu$9614.C[40]
.sym 155243 cic_q0.comb_stage[1][41]
.sym 155244 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[41]
.sym 155245 $auto$alumacc.cc:474:replace_alu$9614.C[41]
.sym 155247 cic_q0.comb_stage[1][42]
.sym 155248 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[42]
.sym 155249 $auto$alumacc.cc:474:replace_alu$9614.C[42]
.sym 155251 cic_q0.comb_stage[1][43]
.sym 155252 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[43]
.sym 155253 $auto$alumacc.cc:474:replace_alu$9614.C[43]
.sym 155255 cic_q0.comb_stage[1][44]
.sym 155256 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[44]
.sym 155257 $auto$alumacc.cc:474:replace_alu$9614.C[44]
.sym 155259 cic_q0.comb_stage[1][45]
.sym 155260 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[45]
.sym 155261 $auto$alumacc.cc:474:replace_alu$9614.C[45]
.sym 155263 cic_q0.comb_stage[1][46]
.sym 155264 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[46]
.sym 155265 $auto$alumacc.cc:474:replace_alu$9614.C[46]
.sym 155267 cic_q0.comb_stage[1][47]
.sym 155268 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[47]
.sym 155269 $auto$alumacc.cc:474:replace_alu$9614.C[47]
.sym 155271 cic_q0.comb_stage[1][48]
.sym 155272 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[48]
.sym 155273 $auto$alumacc.cc:474:replace_alu$9614.C[48]
.sym 155275 cic_q0.comb_stage[1][49]
.sym 155276 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[49]
.sym 155277 $auto$alumacc.cc:474:replace_alu$9614.C[49]
.sym 155279 cic_q0.comb_stage[1][50]
.sym 155280 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[50]
.sym 155281 $auto$alumacc.cc:474:replace_alu$9614.C[50]
.sym 155283 cic_q0.comb_stage[1][51]
.sym 155284 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[51]
.sym 155285 $auto$alumacc.cc:474:replace_alu$9614.C[51]
.sym 155287 cic_q0.comb_stage[1][52]
.sym 155288 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[52]
.sym 155289 $auto$alumacc.cc:474:replace_alu$9614.C[52]
.sym 155291 cic_q0.comb_stage[1][53]
.sym 155292 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[53]
.sym 155293 $auto$alumacc.cc:474:replace_alu$9614.C[53]
.sym 155295 cic_q0.comb_stage[1][54]
.sym 155296 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[54]
.sym 155297 $auto$alumacc.cc:474:replace_alu$9614.C[54]
.sym 155299 cic_q0.comb_stage[1][55]
.sym 155300 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[55]
.sym 155301 $auto$alumacc.cc:474:replace_alu$9614.C[55]
.sym 155303 cic_q0.comb_stage[1][56]
.sym 155304 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[56]
.sym 155305 $auto$alumacc.cc:474:replace_alu$9614.C[56]
.sym 155307 cic_q0.comb_stage[1][57]
.sym 155308 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[57]
.sym 155309 $auto$alumacc.cc:474:replace_alu$9614.C[57]
.sym 155311 cic_q0.comb_stage[1][58]
.sym 155312 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[58]
.sym 155313 $auto$alumacc.cc:474:replace_alu$9614.C[58]
.sym 155315 cic_q0.comb_stage[1][59]
.sym 155316 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[59]
.sym 155317 $auto$alumacc.cc:474:replace_alu$9614.C[59]
.sym 155319 cic_q0.comb_stage[1][60]
.sym 155320 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[60]
.sym 155321 $auto$alumacc.cc:474:replace_alu$9614.C[60]
.sym 155323 cic_q0.comb_stage[1][61]
.sym 155324 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[61]
.sym 155325 $auto$alumacc.cc:474:replace_alu$9614.C[61]
.sym 155327 cic_q0.comb_stage[1][62]
.sym 155328 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[62]
.sym 155329 $auto$alumacc.cc:474:replace_alu$9614.C[62]
.sym 155331 cic_q0.comb_stage[1][63]
.sym 155332 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[63]
.sym 155333 $auto$alumacc.cc:474:replace_alu$9614.C[63]
.sym 155335 cic_q0.comb_stage[1][64]
.sym 155336 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[64]
.sym 155337 $auto$alumacc.cc:474:replace_alu$9614.C[64]
.sym 155339 cic_q0.comb_stage[1][65]
.sym 155340 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[65]
.sym 155341 $auto$alumacc.cc:474:replace_alu$9614.C[65]
.sym 155343 cic_q0.comb_stage[1][66]
.sym 155344 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[66]
.sym 155345 $auto$alumacc.cc:474:replace_alu$9614.C[66]
.sym 155347 cic_q0.comb_stage[1][67]
.sym 155348 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[67]
.sym 155349 $auto$alumacc.cc:474:replace_alu$9614.C[67]
.sym 155351 cic_q0.comb_stage[1][68]
.sym 155352 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[68]
.sym 155353 $auto$alumacc.cc:474:replace_alu$9614.C[68]
.sym 155355 cic_q0.comb_stage[1][69]
.sym 155356 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[69]
.sym 155357 $auto$alumacc.cc:474:replace_alu$9614.C[69]
.sym 155359 cic_q0.comb_stage[1][70]
.sym 155360 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[70]
.sym 155361 $auto$alumacc.cc:474:replace_alu$9614.C[70]
.sym 155363 cic_q0.comb_stage[1][71]
.sym 155364 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[71]
.sym 155365 $auto$alumacc.cc:474:replace_alu$9614.C[71]
.sym 155367 cic_q0.comb_stage[1][72]
.sym 155368 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[72]
.sym 155369 $auto$alumacc.cc:474:replace_alu$9614.C[72]
.sym 155371 cic_q0.comb_stage[1][73]
.sym 155372 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[73]
.sym 155373 $auto$alumacc.cc:474:replace_alu$9614.C[73]
.sym 155375 cic_q0.comb_stage[1][74]
.sym 155376 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[74]
.sym 155377 $auto$alumacc.cc:474:replace_alu$9614.C[74]
.sym 155379 cic_q0.comb_stage[1][75]
.sym 155380 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[75]
.sym 155381 $auto$alumacc.cc:474:replace_alu$9614.C[75]
.sym 155383 cic_q0.comb_stage[1][76]
.sym 155384 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[76]
.sym 155385 $auto$alumacc.cc:474:replace_alu$9614.C[76]
.sym 155387 cic_q0.comb_stage[1][77]
.sym 155388 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[77]
.sym 155389 $auto$alumacc.cc:474:replace_alu$9614.C[77]
.sym 155391 cic_q0.comb_stage[1][78]
.sym 155392 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[78]
.sym 155393 $auto$alumacc.cc:474:replace_alu$9614.C[78]
.sym 155395 cic_q0.comb_stage[1][79]
.sym 155396 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[79]
.sym 155397 $auto$alumacc.cc:474:replace_alu$9614.C[79]
.sym 155399 cic_q0.comb_stage[1][80]
.sym 155400 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[80]
.sym 155401 $auto$alumacc.cc:474:replace_alu$9614.C[80]
.sym 155403 cic_q0.comb_stage[1][81]
.sym 155404 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[81]
.sym 155405 $auto$alumacc.cc:474:replace_alu$9614.C[81]
.sym 155407 cic_q0.comb_stage[1][82]
.sym 155408 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[82]
.sym 155409 $auto$alumacc.cc:474:replace_alu$9614.C[82]
.sym 155411 cic_q0.comb_stage[1][83]
.sym 155412 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[83]
.sym 155413 $auto$alumacc.cc:474:replace_alu$9614.C[83]
.sym 155415 cic_q0.comb_stage[1][84]
.sym 155416 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[84]
.sym 155417 $auto$alumacc.cc:474:replace_alu$9614.C[84]
.sym 155419 cic_q0.comb_stage[1][85]
.sym 155420 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[85]
.sym 155421 $auto$alumacc.cc:474:replace_alu$9614.C[85]
.sym 155423 cic_q0.comb_stage[1][86]
.sym 155424 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[86]
.sym 155425 $auto$alumacc.cc:474:replace_alu$9614.C[86]
.sym 155427 cic_q0.comb_stage[1][87]
.sym 155428 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[87]
.sym 155429 $auto$alumacc.cc:474:replace_alu$9614.C[87]
.sym 155431 cic_q0.comb_stage[1][88]
.sym 155432 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[88]
.sym 155433 $auto$alumacc.cc:474:replace_alu$9614.C[88]
.sym 155435 cic_q0.comb_stage[1][89]
.sym 155436 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[89]
.sym 155437 $auto$alumacc.cc:474:replace_alu$9614.C[89]
.sym 155439 cic_q0.comb_stage[1][90]
.sym 155440 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[90]
.sym 155441 $auto$alumacc.cc:474:replace_alu$9614.C[90]
.sym 155443 cic_q0.comb_stage[1][91]
.sym 155444 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[91]
.sym 155445 $auto$alumacc.cc:474:replace_alu$9614.C[91]
.sym 155447 cic_q0.comb_stage[1][92]
.sym 155448 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[92]
.sym 155449 $auto$alumacc.cc:474:replace_alu$9614.C[92]
.sym 155451 cic_q0.comb_stage[1][93]
.sym 155452 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[93]
.sym 155453 $auto$alumacc.cc:474:replace_alu$9614.C[93]
.sym 155455 cic_q0.comb_stage[1][94]
.sym 155456 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[94]
.sym 155457 $auto$alumacc.cc:474:replace_alu$9614.C[94]
.sym 155459 cic_q0.comb_stage[1][95]
.sym 155460 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[95]
.sym 155461 $auto$alumacc.cc:474:replace_alu$9614.C[95]
.sym 155463 cic_q0.comb_stage[1][96]
.sym 155464 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[96]
.sym 155465 $auto$alumacc.cc:474:replace_alu$9614.C[96]
.sym 155467 cic_q0.comb_stage[1][97]
.sym 155468 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[97]
.sym 155469 $auto$alumacc.cc:474:replace_alu$9614.C[97]
.sym 155471 cic_q0.comb_stage[1][98]
.sym 155472 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[98]
.sym 155473 $auto$alumacc.cc:474:replace_alu$9614.C[98]
.sym 155475 cic_q0.comb_stage[1][99]
.sym 155476 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[99]
.sym 155477 $auto$alumacc.cc:474:replace_alu$9614.C[99]
.sym 155479 cic_q0.comb_stage[1][100]
.sym 155480 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[100]
.sym 155481 $auto$alumacc.cc:474:replace_alu$9614.C[100]
.sym 155483 cic_q0.comb_stage[1][101]
.sym 155484 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[101]
.sym 155485 $auto$alumacc.cc:474:replace_alu$9614.C[101]
.sym 155487 cic_q0.comb_stage[1][102]
.sym 155488 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[102]
.sym 155489 $auto$alumacc.cc:474:replace_alu$9614.C[102]
.sym 155491 cic_q0.comb_stage[1][103]
.sym 155492 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[103]
.sym 155493 $auto$alumacc.cc:474:replace_alu$9614.C[103]
.sym 155495 cic_q0.comb_stage[1][104]
.sym 155496 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[104]
.sym 155497 $auto$alumacc.cc:474:replace_alu$9614.C[104]
.sym 155499 cic_q0.comb_stage[1][105]
.sym 155500 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[105]
.sym 155501 $auto$alumacc.cc:474:replace_alu$9614.C[105]
.sym 155502 cic_q0.comb_stage[1][17]
.sym 155506 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[21]
.sym 155510 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[72]
.sym 155514 cic_q0.comb_stage[1][61]
.sym 155518 cic_q0.comb_stage[1][72]
.sym 155522 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[17]
.sym 155526 cic_q0.comb_stage[2][77]
.sym 155530 cic_q0.comb_stage[1][21]
.sym 155534 cic_q0.comb_stage[2][66]
.sym 155538 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[77]
.sym 155542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[70]
.sym 155546 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[66]
.sym 155550 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[82]
.sym 155554 cic_q0.comb_stage[2][70]
.sym 155558 cic_q0.comb_stage[3][82]
.sym 155562 cic_q0.comb_stage[2][85]
.sym 155566 cic_q0.comb_stage[2][87]
.sym 155570 cic_q0.comb_stage[3][95]
.sym 155574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[85]
.sym 155578 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[87]
.sym 155582 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[95]
.sym 155586 cic_q0.comb_stage[2][93]
.sym 155590 cic_q0.comb_stage[2][74]
.sym 155594 cic_q0.comb_stage[2][102]
.sym 155598 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[99]
.sym 155602 cic_q0.comb_stage[2][103]
.sym 155606 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[74]
.sym 155610 cic_q0.comb_stage[3][99]
.sym 155614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[103]
.sym 155618 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[102]
.sym 155622 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[105]
.sym 155626 cic_q0.comb_stage[3][96]
.sym 155630 cic_q0.comb_stage[3][105]
.sym 155634 cic_q0.comb_stage[2][96]
.sym 155638 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[96]
.sym 155642 cic_q0.comb_stage[3][97]
.sym 155646 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[97]
.sym 155650 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[96]
.sym 155718 cic_q0.comb_stage[0][7]
.sym 155722 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[7]
.sym 155726 cic_q0.comb_stage[0][1]
.sym 155730 cic_q0.comb_stage[0][12]
.sym 155734 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[12]
.sym 155738 cic_q0.comb_stage[0][14]
.sym 155742 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[14]
.sym 155746 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[1]
.sym 155751 cic_q0.comb_stage[0][0]
.sym 155752 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[0]
.sym 155755 cic_q0.comb_stage[0][1]
.sym 155756 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[1]
.sym 155757 $auto$alumacc.cc:474:replace_alu$9611.C[1]
.sym 155759 cic_q0.comb_stage[0][2]
.sym 155760 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[2]
.sym 155761 $auto$alumacc.cc:474:replace_alu$9611.C[2]
.sym 155763 cic_q0.comb_stage[0][3]
.sym 155764 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[3]
.sym 155765 $auto$alumacc.cc:474:replace_alu$9611.C[3]
.sym 155767 cic_q0.comb_stage[0][4]
.sym 155768 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[4]
.sym 155769 $auto$alumacc.cc:474:replace_alu$9611.C[4]
.sym 155771 cic_q0.comb_stage[0][5]
.sym 155772 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[5]
.sym 155773 $auto$alumacc.cc:474:replace_alu$9611.C[5]
.sym 155775 cic_q0.comb_stage[0][6]
.sym 155776 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[6]
.sym 155777 $auto$alumacc.cc:474:replace_alu$9611.C[6]
.sym 155779 cic_q0.comb_stage[0][7]
.sym 155780 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[7]
.sym 155781 $auto$alumacc.cc:474:replace_alu$9611.C[7]
.sym 155783 cic_q0.comb_stage[0][8]
.sym 155784 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[8]
.sym 155785 $auto$alumacc.cc:474:replace_alu$9611.C[8]
.sym 155787 cic_q0.comb_stage[0][9]
.sym 155788 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[9]
.sym 155789 $auto$alumacc.cc:474:replace_alu$9611.C[9]
.sym 155791 cic_q0.comb_stage[0][10]
.sym 155792 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[10]
.sym 155793 $auto$alumacc.cc:474:replace_alu$9611.C[10]
.sym 155795 cic_q0.comb_stage[0][11]
.sym 155796 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[11]
.sym 155797 $auto$alumacc.cc:474:replace_alu$9611.C[11]
.sym 155799 cic_q0.comb_stage[0][12]
.sym 155800 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[12]
.sym 155801 $auto$alumacc.cc:474:replace_alu$9611.C[12]
.sym 155803 cic_q0.comb_stage[0][13]
.sym 155804 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[13]
.sym 155805 $auto$alumacc.cc:474:replace_alu$9611.C[13]
.sym 155807 cic_q0.comb_stage[0][14]
.sym 155808 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[14]
.sym 155809 $auto$alumacc.cc:474:replace_alu$9611.C[14]
.sym 155811 cic_q0.comb_stage[0][15]
.sym 155812 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[15]
.sym 155813 $auto$alumacc.cc:474:replace_alu$9611.C[15]
.sym 155815 cic_q0.comb_stage[0][16]
.sym 155816 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[16]
.sym 155817 $auto$alumacc.cc:474:replace_alu$9611.C[16]
.sym 155819 cic_q0.comb_stage[0][17]
.sym 155820 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[17]
.sym 155821 $auto$alumacc.cc:474:replace_alu$9611.C[17]
.sym 155823 cic_q0.comb_stage[0][18]
.sym 155824 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[18]
.sym 155825 $auto$alumacc.cc:474:replace_alu$9611.C[18]
.sym 155827 cic_q0.comb_stage[0][19]
.sym 155828 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[19]
.sym 155829 $auto$alumacc.cc:474:replace_alu$9611.C[19]
.sym 155831 cic_q0.comb_stage[0][20]
.sym 155832 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[20]
.sym 155833 $auto$alumacc.cc:474:replace_alu$9611.C[20]
.sym 155835 cic_q0.comb_stage[0][21]
.sym 155836 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[21]
.sym 155837 $auto$alumacc.cc:474:replace_alu$9611.C[21]
.sym 155839 cic_q0.comb_stage[0][22]
.sym 155840 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[22]
.sym 155841 $auto$alumacc.cc:474:replace_alu$9611.C[22]
.sym 155843 cic_q0.comb_stage[0][23]
.sym 155844 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[23]
.sym 155845 $auto$alumacc.cc:474:replace_alu$9611.C[23]
.sym 155847 cic_q0.comb_stage[0][24]
.sym 155848 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[24]
.sym 155849 $auto$alumacc.cc:474:replace_alu$9611.C[24]
.sym 155851 cic_q0.comb_stage[0][25]
.sym 155852 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[25]
.sym 155853 $auto$alumacc.cc:474:replace_alu$9611.C[25]
.sym 155855 cic_q0.comb_stage[0][26]
.sym 155856 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[26]
.sym 155857 $auto$alumacc.cc:474:replace_alu$9611.C[26]
.sym 155859 cic_q0.comb_stage[0][27]
.sym 155860 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[27]
.sym 155861 $auto$alumacc.cc:474:replace_alu$9611.C[27]
.sym 155863 cic_q0.comb_stage[0][28]
.sym 155864 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[28]
.sym 155865 $auto$alumacc.cc:474:replace_alu$9611.C[28]
.sym 155867 cic_q0.comb_stage[0][29]
.sym 155868 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[29]
.sym 155869 $auto$alumacc.cc:474:replace_alu$9611.C[29]
.sym 155871 cic_q0.comb_stage[0][30]
.sym 155872 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[30]
.sym 155873 $auto$alumacc.cc:474:replace_alu$9611.C[30]
.sym 155875 cic_q0.comb_stage[0][31]
.sym 155876 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[31]
.sym 155877 $auto$alumacc.cc:474:replace_alu$9611.C[31]
.sym 155879 cic_q0.comb_stage[0][32]
.sym 155880 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[32]
.sym 155881 $auto$alumacc.cc:474:replace_alu$9611.C[32]
.sym 155883 cic_q0.comb_stage[0][33]
.sym 155884 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[33]
.sym 155885 $auto$alumacc.cc:474:replace_alu$9611.C[33]
.sym 155887 cic_q0.comb_stage[0][34]
.sym 155888 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[34]
.sym 155889 $auto$alumacc.cc:474:replace_alu$9611.C[34]
.sym 155891 cic_q0.comb_stage[0][35]
.sym 155892 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[35]
.sym 155893 $auto$alumacc.cc:474:replace_alu$9611.C[35]
.sym 155895 cic_q0.comb_stage[0][36]
.sym 155896 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[36]
.sym 155897 $auto$alumacc.cc:474:replace_alu$9611.C[36]
.sym 155899 cic_q0.comb_stage[0][37]
.sym 155900 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[37]
.sym 155901 $auto$alumacc.cc:474:replace_alu$9611.C[37]
.sym 155903 cic_q0.comb_stage[0][38]
.sym 155904 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[38]
.sym 155905 $auto$alumacc.cc:474:replace_alu$9611.C[38]
.sym 155907 cic_q0.comb_stage[0][39]
.sym 155908 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[39]
.sym 155909 $auto$alumacc.cc:474:replace_alu$9611.C[39]
.sym 155911 cic_q0.comb_stage[0][40]
.sym 155912 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[40]
.sym 155913 $auto$alumacc.cc:474:replace_alu$9611.C[40]
.sym 155915 cic_q0.comb_stage[0][41]
.sym 155916 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[41]
.sym 155917 $auto$alumacc.cc:474:replace_alu$9611.C[41]
.sym 155919 cic_q0.comb_stage[0][42]
.sym 155920 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[42]
.sym 155921 $auto$alumacc.cc:474:replace_alu$9611.C[42]
.sym 155923 cic_q0.comb_stage[0][43]
.sym 155924 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[43]
.sym 155925 $auto$alumacc.cc:474:replace_alu$9611.C[43]
.sym 155927 cic_q0.comb_stage[0][44]
.sym 155928 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[44]
.sym 155929 $auto$alumacc.cc:474:replace_alu$9611.C[44]
.sym 155931 cic_q0.comb_stage[0][45]
.sym 155932 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[45]
.sym 155933 $auto$alumacc.cc:474:replace_alu$9611.C[45]
.sym 155935 cic_q0.comb_stage[0][46]
.sym 155936 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[46]
.sym 155937 $auto$alumacc.cc:474:replace_alu$9611.C[46]
.sym 155939 cic_q0.comb_stage[0][47]
.sym 155940 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[47]
.sym 155941 $auto$alumacc.cc:474:replace_alu$9611.C[47]
.sym 155943 cic_q0.comb_stage[0][48]
.sym 155944 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[48]
.sym 155945 $auto$alumacc.cc:474:replace_alu$9611.C[48]
.sym 155947 cic_q0.comb_stage[0][49]
.sym 155948 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[49]
.sym 155949 $auto$alumacc.cc:474:replace_alu$9611.C[49]
.sym 155951 cic_q0.comb_stage[0][50]
.sym 155952 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[50]
.sym 155953 $auto$alumacc.cc:474:replace_alu$9611.C[50]
.sym 155955 cic_q0.comb_stage[0][51]
.sym 155956 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[51]
.sym 155957 $auto$alumacc.cc:474:replace_alu$9611.C[51]
.sym 155959 cic_q0.comb_stage[0][52]
.sym 155960 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[52]
.sym 155961 $auto$alumacc.cc:474:replace_alu$9611.C[52]
.sym 155963 cic_q0.comb_stage[0][53]
.sym 155964 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[53]
.sym 155965 $auto$alumacc.cc:474:replace_alu$9611.C[53]
.sym 155967 cic_q0.comb_stage[0][54]
.sym 155968 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[54]
.sym 155969 $auto$alumacc.cc:474:replace_alu$9611.C[54]
.sym 155971 cic_q0.comb_stage[0][55]
.sym 155972 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[55]
.sym 155973 $auto$alumacc.cc:474:replace_alu$9611.C[55]
.sym 155975 cic_q0.comb_stage[0][56]
.sym 155976 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[56]
.sym 155977 $auto$alumacc.cc:474:replace_alu$9611.C[56]
.sym 155979 cic_q0.comb_stage[0][57]
.sym 155980 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[57]
.sym 155981 $auto$alumacc.cc:474:replace_alu$9611.C[57]
.sym 155983 cic_q0.comb_stage[0][58]
.sym 155984 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[58]
.sym 155985 $auto$alumacc.cc:474:replace_alu$9611.C[58]
.sym 155987 cic_q0.comb_stage[0][59]
.sym 155988 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[59]
.sym 155989 $auto$alumacc.cc:474:replace_alu$9611.C[59]
.sym 155991 cic_q0.comb_stage[0][60]
.sym 155992 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[60]
.sym 155993 $auto$alumacc.cc:474:replace_alu$9611.C[60]
.sym 155995 cic_q0.comb_stage[0][61]
.sym 155996 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[61]
.sym 155997 $auto$alumacc.cc:474:replace_alu$9611.C[61]
.sym 155999 cic_q0.comb_stage[0][62]
.sym 156000 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[62]
.sym 156001 $auto$alumacc.cc:474:replace_alu$9611.C[62]
.sym 156003 cic_q0.comb_stage[0][63]
.sym 156004 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[63]
.sym 156005 $auto$alumacc.cc:474:replace_alu$9611.C[63]
.sym 156007 cic_q0.comb_stage[0][64]
.sym 156008 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[64]
.sym 156009 $auto$alumacc.cc:474:replace_alu$9611.C[64]
.sym 156011 cic_q0.comb_stage[0][65]
.sym 156012 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[65]
.sym 156013 $auto$alumacc.cc:474:replace_alu$9611.C[65]
.sym 156015 cic_q0.comb_stage[0][66]
.sym 156016 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[66]
.sym 156017 $auto$alumacc.cc:474:replace_alu$9611.C[66]
.sym 156019 cic_q0.comb_stage[0][67]
.sym 156020 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[67]
.sym 156021 $auto$alumacc.cc:474:replace_alu$9611.C[67]
.sym 156023 cic_q0.comb_stage[0][68]
.sym 156024 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[68]
.sym 156025 $auto$alumacc.cc:474:replace_alu$9611.C[68]
.sym 156027 cic_q0.comb_stage[0][69]
.sym 156028 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[69]
.sym 156029 $auto$alumacc.cc:474:replace_alu$9611.C[69]
.sym 156031 cic_q0.comb_stage[0][70]
.sym 156032 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[70]
.sym 156033 $auto$alumacc.cc:474:replace_alu$9611.C[70]
.sym 156035 cic_q0.comb_stage[0][71]
.sym 156036 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[71]
.sym 156037 $auto$alumacc.cc:474:replace_alu$9611.C[71]
.sym 156039 cic_q0.comb_stage[0][72]
.sym 156040 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[72]
.sym 156041 $auto$alumacc.cc:474:replace_alu$9611.C[72]
.sym 156043 cic_q0.comb_stage[0][73]
.sym 156044 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[73]
.sym 156045 $auto$alumacc.cc:474:replace_alu$9611.C[73]
.sym 156047 cic_q0.comb_stage[0][74]
.sym 156048 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[74]
.sym 156049 $auto$alumacc.cc:474:replace_alu$9611.C[74]
.sym 156051 cic_q0.comb_stage[0][75]
.sym 156052 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[75]
.sym 156053 $auto$alumacc.cc:474:replace_alu$9611.C[75]
.sym 156055 cic_q0.comb_stage[0][76]
.sym 156056 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[76]
.sym 156057 $auto$alumacc.cc:474:replace_alu$9611.C[76]
.sym 156059 cic_q0.comb_stage[0][77]
.sym 156060 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[77]
.sym 156061 $auto$alumacc.cc:474:replace_alu$9611.C[77]
.sym 156063 cic_q0.comb_stage[0][78]
.sym 156064 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[78]
.sym 156065 $auto$alumacc.cc:474:replace_alu$9611.C[78]
.sym 156067 cic_q0.comb_stage[0][79]
.sym 156068 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[79]
.sym 156069 $auto$alumacc.cc:474:replace_alu$9611.C[79]
.sym 156071 cic_q0.comb_stage[0][80]
.sym 156072 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[80]
.sym 156073 $auto$alumacc.cc:474:replace_alu$9611.C[80]
.sym 156075 cic_q0.comb_stage[0][81]
.sym 156076 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[81]
.sym 156077 $auto$alumacc.cc:474:replace_alu$9611.C[81]
.sym 156079 cic_q0.comb_stage[0][82]
.sym 156080 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[82]
.sym 156081 $auto$alumacc.cc:474:replace_alu$9611.C[82]
.sym 156083 cic_q0.comb_stage[0][83]
.sym 156084 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[83]
.sym 156085 $auto$alumacc.cc:474:replace_alu$9611.C[83]
.sym 156087 cic_q0.comb_stage[0][84]
.sym 156088 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[84]
.sym 156089 $auto$alumacc.cc:474:replace_alu$9611.C[84]
.sym 156091 cic_q0.comb_stage[0][85]
.sym 156092 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[85]
.sym 156093 $auto$alumacc.cc:474:replace_alu$9611.C[85]
.sym 156095 cic_q0.comb_stage[0][86]
.sym 156096 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[86]
.sym 156097 $auto$alumacc.cc:474:replace_alu$9611.C[86]
.sym 156099 cic_q0.comb_stage[0][87]
.sym 156100 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[87]
.sym 156101 $auto$alumacc.cc:474:replace_alu$9611.C[87]
.sym 156103 cic_q0.comb_stage[0][88]
.sym 156104 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[88]
.sym 156105 $auto$alumacc.cc:474:replace_alu$9611.C[88]
.sym 156107 cic_q0.comb_stage[0][89]
.sym 156108 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[89]
.sym 156109 $auto$alumacc.cc:474:replace_alu$9611.C[89]
.sym 156111 cic_q0.comb_stage[0][90]
.sym 156112 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[90]
.sym 156113 $auto$alumacc.cc:474:replace_alu$9611.C[90]
.sym 156115 cic_q0.comb_stage[0][91]
.sym 156116 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[91]
.sym 156117 $auto$alumacc.cc:474:replace_alu$9611.C[91]
.sym 156119 cic_q0.comb_stage[0][92]
.sym 156120 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[92]
.sym 156121 $auto$alumacc.cc:474:replace_alu$9611.C[92]
.sym 156123 cic_q0.comb_stage[0][93]
.sym 156124 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[93]
.sym 156125 $auto$alumacc.cc:474:replace_alu$9611.C[93]
.sym 156127 cic_q0.comb_stage[0][94]
.sym 156128 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[94]
.sym 156129 $auto$alumacc.cc:474:replace_alu$9611.C[94]
.sym 156131 cic_q0.comb_stage[0][95]
.sym 156132 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[95]
.sym 156133 $auto$alumacc.cc:474:replace_alu$9611.C[95]
.sym 156135 cic_q0.comb_stage[0][96]
.sym 156136 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[96]
.sym 156137 $auto$alumacc.cc:474:replace_alu$9611.C[96]
.sym 156139 cic_q0.comb_stage[0][97]
.sym 156140 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[97]
.sym 156141 $auto$alumacc.cc:474:replace_alu$9611.C[97]
.sym 156143 cic_q0.comb_stage[0][98]
.sym 156144 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[98]
.sym 156145 $auto$alumacc.cc:474:replace_alu$9611.C[98]
.sym 156147 cic_q0.comb_stage[0][99]
.sym 156148 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[99]
.sym 156149 $auto$alumacc.cc:474:replace_alu$9611.C[99]
.sym 156151 cic_q0.comb_stage[0][100]
.sym 156152 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[100]
.sym 156153 $auto$alumacc.cc:474:replace_alu$9611.C[100]
.sym 156155 cic_q0.comb_stage[0][101]
.sym 156156 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[101]
.sym 156157 $auto$alumacc.cc:474:replace_alu$9611.C[101]
.sym 156159 cic_q0.comb_stage[0][102]
.sym 156160 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[102]
.sym 156161 $auto$alumacc.cc:474:replace_alu$9611.C[102]
.sym 156163 cic_q0.comb_stage[0][103]
.sym 156164 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[103]
.sym 156165 $auto$alumacc.cc:474:replace_alu$9611.C[103]
.sym 156167 cic_q0.comb_stage[0][104]
.sym 156168 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[104]
.sym 156169 $auto$alumacc.cc:474:replace_alu$9611.C[104]
.sym 156171 cic_q0.comb_stage[0][105]
.sym 156172 $abc$29715$auto$alumacc.cc:474:replace_alu$9611.BB[105]
.sym 156173 $auto$alumacc.cc:474:replace_alu$9611.C[105]
.sym 156174 cic_q0.comb_stage[0][104]
.sym 156178 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[104]
.sym 156182 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[3]
.sym 156186 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[18]
.sym 156190 cic_q0.comb_stage[2][3]
.sym 156194 cic_q0.comb_stage[2][18]
.sym 156198 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[58]
.sym 156202 cic_q0.comb_stage[1][58]
.sym 156206 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[100]
.sym 156211 cic_q0.comb_stage[1][0]
.sym 156212 $abc$29715$auto$alumacc.cc:474:replace_alu$9614.BB[0]
.sym 156213 $PACKER_VCC_NET
.sym 156214 cic_q0.comb_stage[1][95]
.sym 156218 cic_q0.comb_stage[1][100]
.sym 156222 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[95]
.sym 156226 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[98]
.sym 156231 cic_q0.comb_stage[2][0]
.sym 156232 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[0]
.sym 156235 cic_q0.comb_stage[2][1]
.sym 156236 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[1]
.sym 156237 $auto$alumacc.cc:474:replace_alu$9617.C[1]
.sym 156239 cic_q0.comb_stage[2][2]
.sym 156240 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[2]
.sym 156241 $auto$alumacc.cc:474:replace_alu$9617.C[2]
.sym 156243 cic_q0.comb_stage[2][3]
.sym 156244 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[3]
.sym 156245 $auto$alumacc.cc:474:replace_alu$9617.C[3]
.sym 156247 cic_q0.comb_stage[2][4]
.sym 156248 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[4]
.sym 156249 $auto$alumacc.cc:474:replace_alu$9617.C[4]
.sym 156251 cic_q0.comb_stage[2][5]
.sym 156252 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[5]
.sym 156253 $auto$alumacc.cc:474:replace_alu$9617.C[5]
.sym 156255 cic_q0.comb_stage[2][6]
.sym 156256 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[6]
.sym 156257 $auto$alumacc.cc:474:replace_alu$9617.C[6]
.sym 156259 cic_q0.comb_stage[2][7]
.sym 156260 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[7]
.sym 156261 $auto$alumacc.cc:474:replace_alu$9617.C[7]
.sym 156263 cic_q0.comb_stage[2][8]
.sym 156264 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[8]
.sym 156265 $auto$alumacc.cc:474:replace_alu$9617.C[8]
.sym 156267 cic_q0.comb_stage[2][9]
.sym 156268 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[9]
.sym 156269 $auto$alumacc.cc:474:replace_alu$9617.C[9]
.sym 156271 cic_q0.comb_stage[2][10]
.sym 156272 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[10]
.sym 156273 $auto$alumacc.cc:474:replace_alu$9617.C[10]
.sym 156275 cic_q0.comb_stage[2][11]
.sym 156276 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[11]
.sym 156277 $auto$alumacc.cc:474:replace_alu$9617.C[11]
.sym 156279 cic_q0.comb_stage[2][12]
.sym 156280 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[12]
.sym 156281 $auto$alumacc.cc:474:replace_alu$9617.C[12]
.sym 156283 cic_q0.comb_stage[2][13]
.sym 156284 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[13]
.sym 156285 $auto$alumacc.cc:474:replace_alu$9617.C[13]
.sym 156287 cic_q0.comb_stage[2][14]
.sym 156288 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[14]
.sym 156289 $auto$alumacc.cc:474:replace_alu$9617.C[14]
.sym 156291 cic_q0.comb_stage[2][15]
.sym 156292 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[15]
.sym 156293 $auto$alumacc.cc:474:replace_alu$9617.C[15]
.sym 156295 cic_q0.comb_stage[2][16]
.sym 156296 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[16]
.sym 156297 $auto$alumacc.cc:474:replace_alu$9617.C[16]
.sym 156299 cic_q0.comb_stage[2][17]
.sym 156300 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[17]
.sym 156301 $auto$alumacc.cc:474:replace_alu$9617.C[17]
.sym 156303 cic_q0.comb_stage[2][18]
.sym 156304 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[18]
.sym 156305 $auto$alumacc.cc:474:replace_alu$9617.C[18]
.sym 156307 cic_q0.comb_stage[2][19]
.sym 156308 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[19]
.sym 156309 $auto$alumacc.cc:474:replace_alu$9617.C[19]
.sym 156311 cic_q0.comb_stage[2][20]
.sym 156312 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[20]
.sym 156313 $auto$alumacc.cc:474:replace_alu$9617.C[20]
.sym 156315 cic_q0.comb_stage[2][21]
.sym 156316 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[21]
.sym 156317 $auto$alumacc.cc:474:replace_alu$9617.C[21]
.sym 156319 cic_q0.comb_stage[2][22]
.sym 156320 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[22]
.sym 156321 $auto$alumacc.cc:474:replace_alu$9617.C[22]
.sym 156323 cic_q0.comb_stage[2][23]
.sym 156324 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[23]
.sym 156325 $auto$alumacc.cc:474:replace_alu$9617.C[23]
.sym 156327 cic_q0.comb_stage[2][24]
.sym 156328 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[24]
.sym 156329 $auto$alumacc.cc:474:replace_alu$9617.C[24]
.sym 156331 cic_q0.comb_stage[2][25]
.sym 156332 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[25]
.sym 156333 $auto$alumacc.cc:474:replace_alu$9617.C[25]
.sym 156335 cic_q0.comb_stage[2][26]
.sym 156336 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[26]
.sym 156337 $auto$alumacc.cc:474:replace_alu$9617.C[26]
.sym 156339 cic_q0.comb_stage[2][27]
.sym 156340 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[27]
.sym 156341 $auto$alumacc.cc:474:replace_alu$9617.C[27]
.sym 156343 cic_q0.comb_stage[2][28]
.sym 156344 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[28]
.sym 156345 $auto$alumacc.cc:474:replace_alu$9617.C[28]
.sym 156347 cic_q0.comb_stage[2][29]
.sym 156348 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[29]
.sym 156349 $auto$alumacc.cc:474:replace_alu$9617.C[29]
.sym 156351 cic_q0.comb_stage[2][30]
.sym 156352 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[30]
.sym 156353 $auto$alumacc.cc:474:replace_alu$9617.C[30]
.sym 156355 cic_q0.comb_stage[2][31]
.sym 156356 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[31]
.sym 156357 $auto$alumacc.cc:474:replace_alu$9617.C[31]
.sym 156359 cic_q0.comb_stage[2][32]
.sym 156360 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[32]
.sym 156361 $auto$alumacc.cc:474:replace_alu$9617.C[32]
.sym 156363 cic_q0.comb_stage[2][33]
.sym 156364 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[33]
.sym 156365 $auto$alumacc.cc:474:replace_alu$9617.C[33]
.sym 156367 cic_q0.comb_stage[2][34]
.sym 156368 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[34]
.sym 156369 $auto$alumacc.cc:474:replace_alu$9617.C[34]
.sym 156371 cic_q0.comb_stage[2][35]
.sym 156372 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[35]
.sym 156373 $auto$alumacc.cc:474:replace_alu$9617.C[35]
.sym 156375 cic_q0.comb_stage[2][36]
.sym 156376 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[36]
.sym 156377 $auto$alumacc.cc:474:replace_alu$9617.C[36]
.sym 156379 cic_q0.comb_stage[2][37]
.sym 156380 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[37]
.sym 156381 $auto$alumacc.cc:474:replace_alu$9617.C[37]
.sym 156383 cic_q0.comb_stage[2][38]
.sym 156384 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[38]
.sym 156385 $auto$alumacc.cc:474:replace_alu$9617.C[38]
.sym 156387 cic_q0.comb_stage[2][39]
.sym 156388 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[39]
.sym 156389 $auto$alumacc.cc:474:replace_alu$9617.C[39]
.sym 156391 cic_q0.comb_stage[2][40]
.sym 156392 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[40]
.sym 156393 $auto$alumacc.cc:474:replace_alu$9617.C[40]
.sym 156395 cic_q0.comb_stage[2][41]
.sym 156396 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[41]
.sym 156397 $auto$alumacc.cc:474:replace_alu$9617.C[41]
.sym 156399 cic_q0.comb_stage[2][42]
.sym 156400 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[42]
.sym 156401 $auto$alumacc.cc:474:replace_alu$9617.C[42]
.sym 156403 cic_q0.comb_stage[2][43]
.sym 156404 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[43]
.sym 156405 $auto$alumacc.cc:474:replace_alu$9617.C[43]
.sym 156407 cic_q0.comb_stage[2][44]
.sym 156408 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[44]
.sym 156409 $auto$alumacc.cc:474:replace_alu$9617.C[44]
.sym 156411 cic_q0.comb_stage[2][45]
.sym 156412 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[45]
.sym 156413 $auto$alumacc.cc:474:replace_alu$9617.C[45]
.sym 156415 cic_q0.comb_stage[2][46]
.sym 156416 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[46]
.sym 156417 $auto$alumacc.cc:474:replace_alu$9617.C[46]
.sym 156419 cic_q0.comb_stage[2][47]
.sym 156420 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[47]
.sym 156421 $auto$alumacc.cc:474:replace_alu$9617.C[47]
.sym 156423 cic_q0.comb_stage[2][48]
.sym 156424 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[48]
.sym 156425 $auto$alumacc.cc:474:replace_alu$9617.C[48]
.sym 156427 cic_q0.comb_stage[2][49]
.sym 156428 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[49]
.sym 156429 $auto$alumacc.cc:474:replace_alu$9617.C[49]
.sym 156431 cic_q0.comb_stage[2][50]
.sym 156432 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[50]
.sym 156433 $auto$alumacc.cc:474:replace_alu$9617.C[50]
.sym 156435 cic_q0.comb_stage[2][51]
.sym 156436 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[51]
.sym 156437 $auto$alumacc.cc:474:replace_alu$9617.C[51]
.sym 156439 cic_q0.comb_stage[2][52]
.sym 156440 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[52]
.sym 156441 $auto$alumacc.cc:474:replace_alu$9617.C[52]
.sym 156443 cic_q0.comb_stage[2][53]
.sym 156444 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[53]
.sym 156445 $auto$alumacc.cc:474:replace_alu$9617.C[53]
.sym 156447 cic_q0.comb_stage[2][54]
.sym 156448 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[54]
.sym 156449 $auto$alumacc.cc:474:replace_alu$9617.C[54]
.sym 156451 cic_q0.comb_stage[2][55]
.sym 156452 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[55]
.sym 156453 $auto$alumacc.cc:474:replace_alu$9617.C[55]
.sym 156455 cic_q0.comb_stage[2][56]
.sym 156456 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[56]
.sym 156457 $auto$alumacc.cc:474:replace_alu$9617.C[56]
.sym 156459 cic_q0.comb_stage[2][57]
.sym 156460 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[57]
.sym 156461 $auto$alumacc.cc:474:replace_alu$9617.C[57]
.sym 156463 cic_q0.comb_stage[2][58]
.sym 156464 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[58]
.sym 156465 $auto$alumacc.cc:474:replace_alu$9617.C[58]
.sym 156467 cic_q0.comb_stage[2][59]
.sym 156468 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[59]
.sym 156469 $auto$alumacc.cc:474:replace_alu$9617.C[59]
.sym 156471 cic_q0.comb_stage[2][60]
.sym 156472 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[60]
.sym 156473 $auto$alumacc.cc:474:replace_alu$9617.C[60]
.sym 156475 cic_q0.comb_stage[2][61]
.sym 156476 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[61]
.sym 156477 $auto$alumacc.cc:474:replace_alu$9617.C[61]
.sym 156479 cic_q0.comb_stage[2][62]
.sym 156480 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[62]
.sym 156481 $auto$alumacc.cc:474:replace_alu$9617.C[62]
.sym 156483 cic_q0.comb_stage[2][63]
.sym 156484 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[63]
.sym 156485 $auto$alumacc.cc:474:replace_alu$9617.C[63]
.sym 156487 cic_q0.comb_stage[2][64]
.sym 156488 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[64]
.sym 156489 $auto$alumacc.cc:474:replace_alu$9617.C[64]
.sym 156491 cic_q0.comb_stage[2][65]
.sym 156492 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[65]
.sym 156493 $auto$alumacc.cc:474:replace_alu$9617.C[65]
.sym 156495 cic_q0.comb_stage[2][66]
.sym 156496 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[66]
.sym 156497 $auto$alumacc.cc:474:replace_alu$9617.C[66]
.sym 156499 cic_q0.comb_stage[2][67]
.sym 156500 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[67]
.sym 156501 $auto$alumacc.cc:474:replace_alu$9617.C[67]
.sym 156503 cic_q0.comb_stage[2][68]
.sym 156504 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[68]
.sym 156505 $auto$alumacc.cc:474:replace_alu$9617.C[68]
.sym 156507 cic_q0.comb_stage[2][69]
.sym 156508 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[69]
.sym 156509 $auto$alumacc.cc:474:replace_alu$9617.C[69]
.sym 156511 cic_q0.comb_stage[2][70]
.sym 156512 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[70]
.sym 156513 $auto$alumacc.cc:474:replace_alu$9617.C[70]
.sym 156515 cic_q0.comb_stage[2][71]
.sym 156516 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[71]
.sym 156517 $auto$alumacc.cc:474:replace_alu$9617.C[71]
.sym 156519 cic_q0.comb_stage[2][72]
.sym 156520 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[72]
.sym 156521 $auto$alumacc.cc:474:replace_alu$9617.C[72]
.sym 156523 cic_q0.comb_stage[2][73]
.sym 156524 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[73]
.sym 156525 $auto$alumacc.cc:474:replace_alu$9617.C[73]
.sym 156527 cic_q0.comb_stage[2][74]
.sym 156528 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[74]
.sym 156529 $auto$alumacc.cc:474:replace_alu$9617.C[74]
.sym 156531 cic_q0.comb_stage[2][75]
.sym 156532 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[75]
.sym 156533 $auto$alumacc.cc:474:replace_alu$9617.C[75]
.sym 156535 cic_q0.comb_stage[2][76]
.sym 156536 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[76]
.sym 156537 $auto$alumacc.cc:474:replace_alu$9617.C[76]
.sym 156539 cic_q0.comb_stage[2][77]
.sym 156540 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[77]
.sym 156541 $auto$alumacc.cc:474:replace_alu$9617.C[77]
.sym 156543 cic_q0.comb_stage[2][78]
.sym 156544 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[78]
.sym 156545 $auto$alumacc.cc:474:replace_alu$9617.C[78]
.sym 156547 cic_q0.comb_stage[2][79]
.sym 156548 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[79]
.sym 156549 $auto$alumacc.cc:474:replace_alu$9617.C[79]
.sym 156551 cic_q0.comb_stage[2][80]
.sym 156552 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[80]
.sym 156553 $auto$alumacc.cc:474:replace_alu$9617.C[80]
.sym 156555 cic_q0.comb_stage[2][81]
.sym 156556 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[81]
.sym 156557 $auto$alumacc.cc:474:replace_alu$9617.C[81]
.sym 156559 cic_q0.comb_stage[2][82]
.sym 156560 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[82]
.sym 156561 $auto$alumacc.cc:474:replace_alu$9617.C[82]
.sym 156563 cic_q0.comb_stage[2][83]
.sym 156564 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[83]
.sym 156565 $auto$alumacc.cc:474:replace_alu$9617.C[83]
.sym 156567 cic_q0.comb_stage[2][84]
.sym 156568 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[84]
.sym 156569 $auto$alumacc.cc:474:replace_alu$9617.C[84]
.sym 156571 cic_q0.comb_stage[2][85]
.sym 156572 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[85]
.sym 156573 $auto$alumacc.cc:474:replace_alu$9617.C[85]
.sym 156575 cic_q0.comb_stage[2][86]
.sym 156576 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[86]
.sym 156577 $auto$alumacc.cc:474:replace_alu$9617.C[86]
.sym 156579 cic_q0.comb_stage[2][87]
.sym 156580 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[87]
.sym 156581 $auto$alumacc.cc:474:replace_alu$9617.C[87]
.sym 156583 cic_q0.comb_stage[2][88]
.sym 156584 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[88]
.sym 156585 $auto$alumacc.cc:474:replace_alu$9617.C[88]
.sym 156587 cic_q0.comb_stage[2][89]
.sym 156588 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[89]
.sym 156589 $auto$alumacc.cc:474:replace_alu$9617.C[89]
.sym 156591 cic_q0.comb_stage[2][90]
.sym 156592 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[90]
.sym 156593 $auto$alumacc.cc:474:replace_alu$9617.C[90]
.sym 156595 cic_q0.comb_stage[2][91]
.sym 156596 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[91]
.sym 156597 $auto$alumacc.cc:474:replace_alu$9617.C[91]
.sym 156599 cic_q0.comb_stage[2][92]
.sym 156600 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[92]
.sym 156601 $auto$alumacc.cc:474:replace_alu$9617.C[92]
.sym 156603 cic_q0.comb_stage[2][93]
.sym 156604 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[93]
.sym 156605 $auto$alumacc.cc:474:replace_alu$9617.C[93]
.sym 156607 cic_q0.comb_stage[2][94]
.sym 156608 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[94]
.sym 156609 $auto$alumacc.cc:474:replace_alu$9617.C[94]
.sym 156611 cic_q0.comb_stage[2][95]
.sym 156612 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[95]
.sym 156613 $auto$alumacc.cc:474:replace_alu$9617.C[95]
.sym 156615 cic_q0.comb_stage[2][96]
.sym 156616 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[96]
.sym 156617 $auto$alumacc.cc:474:replace_alu$9617.C[96]
.sym 156619 cic_q0.comb_stage[2][97]
.sym 156620 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[97]
.sym 156621 $auto$alumacc.cc:474:replace_alu$9617.C[97]
.sym 156623 cic_q0.comb_stage[2][98]
.sym 156624 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[98]
.sym 156625 $auto$alumacc.cc:474:replace_alu$9617.C[98]
.sym 156627 cic_q0.comb_stage[2][99]
.sym 156628 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[99]
.sym 156629 $auto$alumacc.cc:474:replace_alu$9617.C[99]
.sym 156631 cic_q0.comb_stage[2][100]
.sym 156632 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[100]
.sym 156633 $auto$alumacc.cc:474:replace_alu$9617.C[100]
.sym 156635 cic_q0.comb_stage[2][101]
.sym 156636 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[101]
.sym 156637 $auto$alumacc.cc:474:replace_alu$9617.C[101]
.sym 156639 cic_q0.comb_stage[2][102]
.sym 156640 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[102]
.sym 156641 $auto$alumacc.cc:474:replace_alu$9617.C[102]
.sym 156643 cic_q0.comb_stage[2][103]
.sym 156644 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[103]
.sym 156645 $auto$alumacc.cc:474:replace_alu$9617.C[103]
.sym 156647 cic_q0.comb_stage[2][104]
.sym 156648 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[104]
.sym 156649 $auto$alumacc.cc:474:replace_alu$9617.C[104]
.sym 156651 cic_q0.comb_stage[2][105]
.sym 156652 $abc$29715$auto$alumacc.cc:474:replace_alu$9617.BB[105]
.sym 156653 $auto$alumacc.cc:474:replace_alu$9617.C[105]
.sym 156654 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[105]
.sym 156658 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[100]
.sym 156662 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[104]
.sym 156666 cic_q0.comb_stage[2][105]
.sym 156670 cic_q0.comb_stage[2][100]
.sym 156674 cic_q0.comb_stage[2][104]
.sym 156810 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[13]
.sym 156814 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[8]
.sym 156818 cic_q0.comb_stage[0][11]
.sym 156822 o_adcfb_p$SB_IO_OUT
.sym 156826 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[11]
.sym 156830 cic_q0.comb_stage[0][8]
.sym 156834 cic_q0.comb_stage[0][13]
.sym 156854 cic_q0.comb_stage[0][21]
.sym 156862 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[21]
.sym 156870 cic_q0.comb_stage[0][31]
.sym 156874 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[26]
.sym 156878 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[31]
.sym 156882 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[37]
.sym 156886 cic_q0.comb_stage[0][37]
.sym 156890 cic_q0.comb_stage[0][30]
.sym 156894 cic_q0.comb_stage[0][26]
.sym 156898 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[30]
.sym 156902 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[34]
.sym 156906 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[49]
.sym 156910 cic_q0.comb_stage[0][49]
.sym 156914 cic_q0.comb_stage[0][41]
.sym 156918 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[41]
.sym 156922 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[36]
.sym 156926 cic_q0.comb_stage[0][36]
.sym 156930 cic_q0.comb_stage[0][34]
.sym 156934 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[58]
.sym 156938 cic_q0.comb_stage[1][45]
.sym 156942 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[45]
.sym 156946 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[60]
.sym 156950 cic_q0.comb_stage[0][60]
.sym 156954 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[42]
.sym 156958 cic_q0.comb_stage[0][58]
.sym 156962 cic_q0.comb_stage[0][42]
.sym 156966 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[48]
.sym 156970 cic_q0.comb_stage[0][71]
.sym 156974 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[50]
.sym 156978 cic_q0.comb_stage[1][30]
.sym 156982 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[30]
.sym 156986 cic_q0.comb_stage[0][50]
.sym 156990 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[71]
.sym 156994 cic_q0.comb_stage[0][48]
.sym 156998 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[64]
.sym 157002 cic_q0.comb_stage[1][7]
.sym 157006 cic_q0.comb_stage[0][86]
.sym 157010 cic_q0.comb_stage[0][65]
.sym 157014 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[65]
.sym 157018 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[7]
.sym 157022 cic_q0.comb_stage[0][64]
.sym 157026 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[86]
.sym 157030 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[73]
.sym 157034 cic_q0.comb_stage[0][73]
.sym 157038 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[76]
.sym 157042 cic_q0.comb_stage[0][72]
.sym 157046 cic_q0.comb_stage[0][97]
.sym 157050 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[97]
.sym 157054 cic_q0.comb_stage[1][3]
.sym 157058 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[72]
.sym 157062 cic_q0.comb_stage[1][32]
.sym 157066 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[75]
.sym 157070 cic_q0.comb_stage[1][11]
.sym 157074 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[32]
.sym 157078 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[11]
.sym 157082 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[3]
.sym 157086 cic_q0.comb_stage[0][75]
.sym 157090 cic_q0.comb_stage[1][5]
.sym 157094 cic_q0.comb_stage[1][74]
.sym 157098 cic_q0.comb_stage[1][71]
.sym 157102 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[12]
.sym 157106 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[71]
.sym 157110 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[5]
.sym 157114 cic_q0.comb_stage[1][24]
.sym 157118 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[24]
.sym 157122 cic_q0.comb_stage[1][12]
.sym 157126 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[15]
.sym 157130 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[9]
.sym 157134 cic_q0.comb_stage[1][9]
.sym 157138 cic_q0.comb_stage[1][51]
.sym 157142 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[98]
.sym 157146 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[74]
.sym 157150 cic_q0.comb_stage[1][15]
.sym 157154 cic_q0.comb_stage[0][98]
.sym 157158 cic_q0.comb_stage[1][76]
.sym 157162 cic_q0.comb_stage[1][68]
.sym 157166 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[76]
.sym 157170 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[51]
.sym 157174 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[1]
.sym 157178 cic_q0.comb_stage[1][34]
.sym 157182 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[34]
.sym 157186 cic_q0.comb_stage[2][1]
.sym 157190 cic_q0.comb_stage[1][101]
.sym 157194 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[4]
.sym 157198 cic_q0.comb_stage[2][21]
.sym 157202 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[21]
.sym 157206 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[12]
.sym 157210 cic_q0.comb_stage[2][12]
.sym 157214 cic_q0.comb_stage[2][4]
.sym 157218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[68]
.sym 157222 cic_q0.comb_stage[2][30]
.sym 157226 cic_q0.comb_stage[2][5]
.sym 157230 cic_q0.comb_stage[1][83]
.sym 157234 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[83]
.sym 157238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[30]
.sym 157242 cic_q0.comb_stage[1][98]
.sym 157246 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[5]
.sym 157250 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[101]
.sym 157254 cic_q0.comb_stage[2][10]
.sym 157258 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[29]
.sym 157262 cic_q0.comb_stage[2][24]
.sym 157266 cic_q0.comb_stage[2][29]
.sym 157270 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[10]
.sym 157274 cic_q0.comb_stage[3][1]
.sym 157278 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[1]
.sym 157282 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[24]
.sym 157286 cic_q0.comb_stage[2][15]
.sym 157290 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[20]
.sym 157294 cic_q0.comb_stage[2][22]
.sym 157298 cic_q0.comb_stage[3][11]
.sym 157302 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[22]
.sym 157306 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[15]
.sym 157310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[11]
.sym 157314 cic_q0.comb_stage[2][20]
.sym 157318 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[46]
.sym 157322 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[17]
.sym 157326 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[18]
.sym 157330 cic_q0.comb_stage[2][23]
.sym 157334 cic_q0.comb_stage[3][18]
.sym 157338 cic_q0.comb_stage[2][17]
.sym 157342 cic_q0.comb_stage[2][46]
.sym 157346 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[23]
.sym 157350 cic_q0.comb_stage[1][81]
.sym 157354 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[28]
.sym 157358 cic_q0.comb_stage[2][28]
.sym 157362 cic_q0.comb_stage[2][31]
.sym 157366 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[31]
.sym 157370 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[81]
.sym 157374 cic_q0.comb_stage[2][34]
.sym 157378 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[34]
.sym 157382 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[41]
.sym 157386 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[32]
.sym 157390 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[37]
.sym 157394 cic_q0.comb_stage[2][41]
.sym 157398 cic_q0.comb_stage[2][32]
.sym 157402 cic_q0.comb_stage[2][39]
.sym 157406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[39]
.sym 157410 cic_q0.comb_stage[3][37]
.sym 157414 cic_q0.comb_stage[2][45]
.sym 157418 cic_q0.comb_stage[2][43]
.sym 157422 cic_q0.comb_stage[2][44]
.sym 157426 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[45]
.sym 157430 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[44]
.sym 157434 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[43]
.sym 157438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[40]
.sym 157442 cic_q0.comb_stage[3][40]
.sym 157446 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[53]
.sym 157450 cic_q0.comb_stage[2][54]
.sym 157454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[50]
.sym 157458 cic_q0.comb_stage[2][53]
.sym 157462 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[52]
.sym 157466 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[54]
.sym 157470 cic_q0.comb_stage[2][50]
.sym 157474 cic_q0.comb_stage[2][52]
.sym 157478 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[58]
.sym 157482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[59]
.sym 157486 cic_q0.comb_stage[3][58]
.sym 157490 cic_q0.comb_stage[3][59]
.sym 157494 cic_q0.comb_stage[2][57]
.sym 157498 cic_q0.comb_stage[2][48]
.sym 157502 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[48]
.sym 157506 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[57]
.sym 157510 cic_q0.comb_stage[2][61]
.sym 157514 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[60]
.sym 157518 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[61]
.sym 157522 cic_q0.comb_stage[2][60]
.sym 157526 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[65]
.sym 157530 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[68]
.sym 157534 cic_q0.comb_stage[2][68]
.sym 157538 cic_q0.comb_stage[2][65]
.sym 157542 cic_q0.comb_stage[3][79]
.sym 157546 cic_q0.comb_stage[2][75]
.sym 157550 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[79]
.sym 157554 cic_q0.comb_stage[2][79]
.sym 157558 cic_q0.comb_stage[2][78]
.sym 157562 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[79]
.sym 157566 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[78]
.sym 157570 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[73]
.sym 157574 cic_q0.comb_stage[3][80]
.sym 157578 cic_q0.comb_stage[2][94]
.sym 157582 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[86]
.sym 157586 cic_q0.comb_stage[2][86]
.sym 157590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[80]
.sym 157594 cic_q0.comb_stage[2][80]
.sym 157598 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[80]
.sym 157602 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[75]
.sym 157606 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[90]
.sym 157610 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[94]
.sym 157614 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[93]
.sym 157618 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[92]
.sym 157622 cic_q0.comb_stage[2][89]
.sym 157626 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[89]
.sym 157630 cic_q0.comb_stage[3][90]
.sym 157634 cic_q0.comb_stage[2][92]
.sym 157638 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[101]
.sym 157642 cic_q0.comb_stage[2][97]
.sym 157646 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[90]
.sym 157650 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[81]
.sym 157654 cic_q0.comb_stage[2][101]
.sym 157658 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[97]
.sym 157662 cic_q0.comb_stage[2][81]
.sym 157666 cic_q0.comb_stage[2][90]
.sym 157670 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[99]
.sym 157682 cic_q0.comb_stage[2][98]
.sym 157686 $abc$29715$auto$ice40_ffinit.cc:141:execute$29695
.sym 157690 cic_q0.comb_stage[2][99]
.sym 157694 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[98]
.sym 157994 cic_q0.comb_stage[0][54]
.sym 157998 cic_q0.comb_stage[0][53]
.sym 158002 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[53]
.sym 158010 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[54]
.sym 158022 cic_q0.comb_stage[0][63]
.sym 158026 cic_q0.comb_stage[1][29]
.sym 158030 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[57]
.sym 158034 cic_q0.comb_stage[0][57]
.sym 158038 cic_q0.comb_stage[1][1]
.sym 158042 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[63]
.sym 158050 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[1]
.sym 158054 cic_q0.comb_stage[0][76]
.sym 158058 cic_q0.comb_stage[1][25]
.sym 158062 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[29]
.sym 158066 cic_q0.comb_stage[0][84]
.sym 158070 cic_q0.comb_stage[0][79]
.sym 158074 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[84]
.sym 158078 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[25]
.sym 158082 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[79]
.sym 158086 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[47]
.sym 158090 cic_q0.comb_stage[1][42]
.sym 158094 cic_q0.comb_stage[1][47]
.sym 158098 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[59]
.sym 158102 cic_q0.comb_stage[0][89]
.sym 158106 cic_q0.comb_stage[1][59]
.sym 158110 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[42]
.sym 158114 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[89]
.sym 158118 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[8]
.sym 158122 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[46]
.sym 158126 cic_q0.comb_stage[1][46]
.sym 158130 cic_q0.comb_stage[0][103]
.sym 158134 cic_q0.comb_stage[0][90]
.sym 158138 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[90]
.sym 158142 cic_q0.comb_stage[1][8]
.sym 158146 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[103]
.sym 158150 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[88]
.sym 158154 cic_q0.comb_stage[1][13]
.sym 158158 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[4]
.sym 158162 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8468[0].\comb.delay[91]
.sym 158166 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[13]
.sym 158170 cic_q0.comb_stage[1][4]
.sym 158174 cic_q0.comb_stage[0][91]
.sym 158178 cic_q0.comb_stage[0][88]
.sym 158182 cic_q0.comb_stage[1][85]
.sym 158186 cic_q0.comb_stage[1][40]
.sym 158190 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[40]
.sym 158194 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[85]
.sym 158198 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[89]
.sym 158202 cic_q0.comb_stage[1][102]
.sym 158206 cic_q0.comb_stage[1][89]
.sym 158210 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[102]
.sym 158214 cic_q0.comb_stage[1][88]
.sym 158218 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[88]
.sym 158222 cic_q0.comb_stage[1][73]
.sym 158226 cic_q0.comb_stage[1][92]
.sym 158230 cic_q0.comb_stage[2][7]
.sym 158234 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[73]
.sym 158238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[92]
.sym 158242 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[7]
.sym 158246 cic_q0.comb_stage[2][13]
.sym 158250 cic_q0.comb_stage[1][99]
.sym 158254 cic_q0.comb_stage[2][6]
.sym 158258 cic_q0.comb_stage[1][60]
.sym 158262 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[99]
.sym 158266 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[13]
.sym 158270 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[60]
.sym 158274 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[6]
.sym 158278 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[9]
.sym 158282 cic_q0.comb_stage[2][9]
.sym 158286 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[2]
.sym 158290 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[86]
.sym 158294 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[14]
.sym 158298 cic_q0.comb_stage[2][14]
.sym 158302 cic_q0.comb_stage[1][86]
.sym 158306 cic_q0.comb_stage[2][2]
.sym 158310 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[9]
.sym 158314 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[36]
.sym 158318 cic_q0.comb_stage[2][19]
.sym 158322 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[65]
.sym 158326 cic_q0.comb_stage[3][9]
.sym 158330 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[19]
.sym 158334 cic_q0.comb_stage[2][36]
.sym 158338 cic_q0.comb_stage[1][65]
.sym 158342 cic_q0.comb_stage[3][17]
.sym 158346 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[17]
.sym 158350 cic_q0.comb_stage[3][16]
.sym 158354 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[22]
.sym 158358 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[20]
.sym 158362 cic_q0.comb_stage[3][22]
.sym 158366 cic_q0.comb_stage[3][20]
.sym 158370 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[16]
.sym 158374 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[33]
.sym 158378 cic_q0.comb_stage[2][33]
.sym 158382 cic_q0.comb_stage[2][27]
.sym 158386 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[26]
.sym 158390 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[55]
.sym 158394 cic_q0.comb_stage[2][55]
.sym 158398 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[27]
.sym 158402 cic_q0.comb_stage[2][26]
.sym 158406 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[37]
.sym 158410 cic_q0.comb_stage[2][35]
.sym 158414 cic_q0.comb_stage[2][37]
.sym 158418 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[67]
.sym 158422 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[39]
.sym 158426 cic_q0.comb_stage[1][67]
.sym 158430 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[35]
.sym 158434 cic_q0.comb_stage[3][39]
.sym 158438 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[46]
.sym 158442 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[40]
.sym 158446 cic_q0.comb_stage[2][40]
.sym 158450 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[47]
.sym 158454 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[42]
.sym 158458 cic_q0.comb_stage[3][46]
.sym 158462 cic_q0.comb_stage[2][42]
.sym 158466 cic_q0.comb_stage[2][47]
.sym 158470 cic_q0.comb_stage[3][49]
.sym 158474 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[51]
.sym 158478 cic_q0.comb_stage[2][51]
.sym 158482 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[49]
.sym 158486 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[55]
.sym 158490 cic_q0.comb_stage[3][55]
.sym 158494 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[49]
.sym 158498 cic_q0.comb_stage[2][49]
.sym 158502 cic_q0.comb_stage[2][63]
.sym 158506 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[58]
.sym 158510 cic_q0.comb_stage[1][93]
.sym 158514 cic_q0.comb_stage[2][58]
.sym 158518 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[56]
.sym 158522 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[93]
.sym 158526 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[63]
.sym 158530 cic_q0.comb_stage[2][56]
.sym 158534 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[71]
.sym 158538 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[69]
.sym 158542 cic_q0.comb_stage[2][71]
.sym 158546 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[64]
.sym 158550 cic_q0.comb_stage[2][64]
.sym 158554 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[67]
.sym 158558 cic_q0.comb_stage[2][72]
.sym 158562 cic_q0.comb_stage[2][67]
.sym 158566 cic_q0.comb_stage[3][74]
.sym 158570 cic_q0.comb_stage[1][97]
.sym 158574 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[77]
.sym 158578 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[74]
.sym 158582 cic_q0.comb_stage[3][77]
.sym 158586 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[72]
.sym 158590 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[97]
.sym 158594 cic_q0.comb_stage[2][73]
.sym 158598 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[83]
.sym 158602 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[82]
.sym 158606 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[84]
.sym 158610 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[87]
.sym 158614 cic_q0.comb_stage[2][82]
.sym 158618 cic_q0.comb_stage[2][83]
.sym 158622 cic_q0.comb_stage[2][84]
.sym 158626 cic_q0.comb_stage[3][87]
.sym 158630 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[91]
.sym 158634 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[88]
.sym 158638 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[76]
.sym 158642 cic_q0.comb_stage[2][95]
.sym 158646 cic_q0.comb_stage[2][91]
.sym 158650 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[95]
.sym 158654 cic_q0.comb_stage[2][88]
.sym 158658 cic_q0.comb_stage[2][76]
.sym 158666 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[100]
.sym 158678 cic_q0.comb_stage[3][100]
.sym 159238 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[19]
.sym 159258 cic_q0.comb_stage[1][19]
.sym 159342 cic_q0.comb_stage[3][10]
.sym 159346 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[10]
.sym 159350 cic_q0.comb_stage[1][41]
.sym 159362 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[41]
.sym 159402 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[56]
.sym 159410 cic_q0.comb_stage[1][56]
.sym 159494 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[87]
.sym 159498 cic_q0.comb_stage[1][87]
.sym 159530 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[91]
.sym 159534 cic_q0.comb_stage[1][91]
.sym 159538 cic_q0.comb_stage[1][94]
.sym 159542 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8471[1].\comb.delay[94]
.sym 159546 cic_q0.comb_stage[2][59]
.sym 159550 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8474[2].\comb.delay[59]
.sym 159558 $abc$29715$techmap\cic_q0.$genblock$../cic/cic.v:96$8477[3].\comb.delay[70]
.sym 159574 cic_q0.comb_stage[2][69]
.sym 159578 cic_q0.comb_stage[3][70]
.sym 165605 o_adcfb_p$SB_IO_OUT
.sym 165777 o_adcfb_n$SB_IO_OUT
