#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18433d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1835d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1844790 .functor NOT 1, L_0x18842e0, C4<0>, C4<0>, C4<0>;
L_0x18840c0 .functor XOR 298, L_0x1883da0, L_0x1883ff0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x18841d0 .functor XOR 298, L_0x18840c0, L_0x1884130, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1881260_0 .net *"_ivl_10", 297 0, L_0x18840c0;  1 drivers
v0x1881360_0 .net *"_ivl_12", 297 0, L_0x1884130;  1 drivers
v0x1881440_0 .net *"_ivl_14", 297 0, L_0x18841d0;  1 drivers
v0x1881500_0 .net *"_ivl_4", 297 0, L_0x1883d00;  1 drivers
v0x18815e0_0 .net *"_ivl_6", 297 0, L_0x1883da0;  1 drivers
v0x1881710_0 .net *"_ivl_8", 297 0, L_0x1883ff0;  1 drivers
v0x18817f0_0 .var "clk", 0 0;
v0x1881890_0 .net "in", 99 0, v0x187fce0_0;  1 drivers
v0x1881930_0 .net "out_any_dut", 99 1, L_0x1883c10;  1 drivers
v0x1881aa0_0 .net "out_any_ref", 99 1, L_0x1882890;  1 drivers
v0x1881b60_0 .net "out_both_dut", 98 0, L_0x1883240;  1 drivers
v0x1881c30_0 .net "out_both_ref", 98 0, L_0x1882480;  1 drivers
v0x1881d00_0 .net "out_different_dut", 99 0, L_0x18837a0;  1 drivers
v0x1881dd0_0 .net "out_different_ref", 99 0, L_0x1882df0;  1 drivers
v0x1881ea0_0 .var/2u "stats1", 287 0;
v0x1881f60_0 .var/2u "strobe", 0 0;
v0x1882020_0 .net "tb_match", 0 0, L_0x18842e0;  1 drivers
v0x18820f0_0 .net "tb_mismatch", 0 0, L_0x1844790;  1 drivers
E_0x1848f30/0 .event negedge, v0x187fc00_0;
E_0x1848f30/1 .event posedge, v0x187fc00_0;
E_0x1848f30 .event/or E_0x1848f30/0, E_0x1848f30/1;
L_0x1883c10 .part L_0x18833b0, 0, 99;
L_0x1883d00 .concat [ 100 99 99 0], L_0x1882df0, L_0x1882890, L_0x1882480;
L_0x1883da0 .concat [ 100 99 99 0], L_0x1882df0, L_0x1882890, L_0x1882480;
L_0x1883ff0 .concat [ 100 99 99 0], L_0x18837a0, L_0x1883c10, L_0x1883240;
L_0x1884130 .concat [ 100 99 99 0], L_0x1882df0, L_0x1882890, L_0x1882480;
L_0x18842e0 .cmp/eeq 298, L_0x1883d00, L_0x18841d0;
S_0x1835aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1835d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x18823c0 .functor AND 100, v0x187fce0_0, L_0x1882280, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x18827d0 .functor OR 100, v0x187fce0_0, L_0x1882690, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1882df0 .functor XOR 100, v0x187fce0_0, L_0x1882cb0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x18467f0_0 .net *"_ivl_1", 98 0, L_0x18821e0;  1 drivers
v0x184fcb0_0 .net *"_ivl_11", 98 0, L_0x18825c0;  1 drivers
v0x187ed50_0 .net *"_ivl_12", 99 0, L_0x1882690;  1 drivers
L_0x7f8660df7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187ee10_0 .net *"_ivl_15", 0 0, L_0x7f8660df7060;  1 drivers
v0x187eef0_0 .net *"_ivl_16", 99 0, L_0x18827d0;  1 drivers
v0x187f020_0 .net *"_ivl_2", 99 0, L_0x1882280;  1 drivers
v0x187f100_0 .net *"_ivl_21", 0 0, L_0x1882a10;  1 drivers
v0x187f1e0_0 .net *"_ivl_23", 98 0, L_0x1882bc0;  1 drivers
v0x187f2c0_0 .net *"_ivl_24", 99 0, L_0x1882cb0;  1 drivers
L_0x7f8660df7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x187f430_0 .net *"_ivl_5", 0 0, L_0x7f8660df7018;  1 drivers
v0x187f510_0 .net *"_ivl_6", 99 0, L_0x18823c0;  1 drivers
v0x187f5f0_0 .net "in", 99 0, v0x187fce0_0;  alias, 1 drivers
v0x187f6d0_0 .net "out_any", 99 1, L_0x1882890;  alias, 1 drivers
v0x187f7b0_0 .net "out_both", 98 0, L_0x1882480;  alias, 1 drivers
v0x187f890_0 .net "out_different", 99 0, L_0x1882df0;  alias, 1 drivers
L_0x18821e0 .part v0x187fce0_0, 1, 99;
L_0x1882280 .concat [ 99 1 0 0], L_0x18821e0, L_0x7f8660df7018;
L_0x1882480 .part L_0x18823c0, 0, 99;
L_0x18825c0 .part v0x187fce0_0, 1, 99;
L_0x1882690 .concat [ 99 1 0 0], L_0x18825c0, L_0x7f8660df7060;
L_0x1882890 .part L_0x18827d0, 0, 99;
L_0x1882a10 .part v0x187fce0_0, 0, 1;
L_0x1882bc0 .part v0x187fce0_0, 1, 99;
L_0x1882cb0 .concat [ 99 1 0 0], L_0x1882bc0, L_0x1882a10;
S_0x187f9f0 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1835d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x187fc00_0 .net "clk", 0 0, v0x18817f0_0;  1 drivers
v0x187fce0_0 .var "in", 99 0;
v0x187fda0_0 .net "tb_match", 0 0, L_0x18842e0;  alias, 1 drivers
E_0x1848ab0 .event posedge, v0x187fc00_0;
E_0x18493c0 .event negedge, v0x187fc00_0;
S_0x187fea0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1835d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1883180 .functor AND 100, v0x187fce0_0, L_0x1883040, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x18833b0 .functor OR 100, v0x187fce0_0, L_0x1883040, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x18835f0 .functor XOR 100, v0x187fce0_0, L_0x18834c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1883ad0 .functor XOR 1, L_0x1883930, L_0x18839d0, C4<0>, C4<0>;
v0x1880110_0 .net *"_ivl_1", 0 0, L_0x1882f00;  1 drivers
v0x18801d0_0 .net *"_ivl_15", 98 0, L_0x1883420;  1 drivers
v0x18802b0_0 .net *"_ivl_16", 99 0, L_0x18834c0;  1 drivers
L_0x7f8660df70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18803a0_0 .net *"_ivl_19", 0 0, L_0x7f8660df70a8;  1 drivers
v0x1880480_0 .net *"_ivl_20", 99 0, L_0x18835f0;  1 drivers
v0x18805b0_0 .net *"_ivl_23", 98 0, L_0x18836b0;  1 drivers
v0x1880690_0 .net *"_ivl_28", 0 0, L_0x1883930;  1 drivers
v0x1880770_0 .net *"_ivl_3", 98 0, L_0x1882fa0;  1 drivers
v0x1880850_0 .net *"_ivl_30", 0 0, L_0x18839d0;  1 drivers
v0x18809c0_0 .net *"_ivl_31", 0 0, L_0x1883ad0;  1 drivers
v0x1880aa0_0 .net *"_ivl_6", 99 0, L_0x1883180;  1 drivers
v0x1880b80_0 .net "in", 99 0, v0x187fce0_0;  alias, 1 drivers
v0x1880c40_0 .net "in_shifted", 99 0, L_0x1883040;  1 drivers
v0x1880d20_0 .net "out_any", 99 0, L_0x18833b0;  1 drivers
v0x1880e00_0 .net "out_both", 98 0, L_0x1883240;  alias, 1 drivers
v0x1880ee0_0 .net "out_different", 99 0, L_0x18837a0;  alias, 1 drivers
L_0x1882f00 .part v0x187fce0_0, 0, 1;
L_0x1882fa0 .part v0x187fce0_0, 1, 99;
L_0x1883040 .concat [ 99 1 0 0], L_0x1882fa0, L_0x1882f00;
L_0x1883240 .part L_0x1883180, 0, 99;
L_0x1883420 .part L_0x1883040, 1, 99;
L_0x18834c0 .concat [ 99 1 0 0], L_0x1883420, L_0x7f8660df70a8;
L_0x18836b0 .part L_0x18835f0, 0, 99;
L_0x18837a0 .concat8 [ 1 99 0 0], L_0x1883ad0, L_0x18836b0;
L_0x1883930 .part v0x187fce0_0, 0, 1;
L_0x18839d0 .part L_0x1883040, 99, 1;
S_0x1881040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1835d00;
 .timescale -12 -12;
E_0x1832a20 .event anyedge, v0x1881f60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1881f60_0;
    %nor/r;
    %assign/vec4 v0x1881f60_0, 0;
    %wait E_0x1832a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x187f9f0;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x187fce0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18493c0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x187fce0_0, 0;
    %wait E_0x1848ab0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x187fce0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1835d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18817f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1881f60_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1835d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18817f0_0;
    %inv;
    %store/vec4 v0x18817f0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1835d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x187fc00_0, v0x18820f0_0, v0x1881890_0, v0x1881c30_0, v0x1881b60_0, v0x1881aa0_0, v0x1881930_0, v0x1881dd0_0, v0x1881d00_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1835d00;
T_5 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1835d00;
T_6 ;
    %wait E_0x1848f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1881ea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
    %load/vec4 v0x1882020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1881ea0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1881c30_0;
    %load/vec4 v0x1881c30_0;
    %load/vec4 v0x1881b60_0;
    %xor;
    %load/vec4 v0x1881c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1881aa0_0;
    %load/vec4 v0x1881aa0_0;
    %load/vec4 v0x1881930_0;
    %xor;
    %load/vec4 v0x1881aa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1881dd0_0;
    %load/vec4 v0x1881dd0_0;
    %load/vec4 v0x1881d00_0;
    %xor;
    %load/vec4 v0x1881dd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1881ea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881ea0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth1/machine/gatesv100/iter0/response0/top_module.sv";
