<stg><name>top_kernel_Pipeline_VITIS_LOOP_103_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln103 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln103 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %add_ln103 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln103 = br i1 %icmp_ln103, void %for.inc.split, void %VITIS_LOOP_109_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="7">
<![CDATA[
for.inc.split:0 %trunc_ln103 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc.split:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_7, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:5 %zext_ln103 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %col_sums_addr = getelementptr i24 %col_sums, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %col_sums_1_addr = getelementptr i24 %col_sums_1, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %col_sums_2_addr = getelementptr i24 %col_sums_2, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %col_sums_3_addr = getelementptr i24 %col_sums_3, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %col_sums_4_addr = getelementptr i24 %col_sums_4, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_4_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %col_sums_5_addr = getelementptr i24 %col_sums_5, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %col_sums_6_addr = getelementptr i24 %col_sums_6, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %col_sums_7_addr = getelementptr i24 %col_sums_7, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_7_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %col_sums_8_addr = getelementptr i24 %col_sums_8, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_8_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %col_sums_9_addr = getelementptr i24 %col_sums_9, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_9_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %col_sums_10_addr = getelementptr i24 %col_sums_10, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_10_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %col_sums_11_addr = getelementptr i24 %col_sums_11, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_11_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %col_sums_12_addr = getelementptr i24 %col_sums_12, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_12_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %col_sums_13_addr = getelementptr i24 %col_sums_13, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_13_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %col_sums_14_addr = getelementptr i24 %col_sums_14, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_14_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %col_sums_15_addr = getelementptr i24 %col_sums_15, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_15_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %col_sums_16_addr = getelementptr i24 %col_sums_16, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_16_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %col_sums_17_addr = getelementptr i24 %col_sums_17, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_17_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:24 %col_sums_18_addr = getelementptr i24 %col_sums_18, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_18_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:25 %col_sums_19_addr = getelementptr i24 %col_sums_19, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_19_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %col_sums_20_addr = getelementptr i24 %col_sums_20, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_20_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %col_sums_21_addr = getelementptr i24 %col_sums_21, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_21_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %col_sums_22_addr = getelementptr i24 %col_sums_22, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_22_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:29 %col_sums_23_addr = getelementptr i24 %col_sums_23, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_23_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:30 %col_sums_24_addr = getelementptr i24 %col_sums_24, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_24_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %col_sums_25_addr = getelementptr i24 %col_sums_25, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_25_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:32 %col_sums_26_addr = getelementptr i24 %col_sums_26, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_26_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %col_sums_27_addr = getelementptr i24 %col_sums_27, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_27_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:34 %col_sums_28_addr = getelementptr i24 %col_sums_28, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_28_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:35 %col_sums_29_addr = getelementptr i24 %col_sums_29, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_29_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:36 %col_sums_30_addr = getelementptr i24 %col_sums_30, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_30_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:37 %col_sums_31_addr = getelementptr i24 %col_sums_31, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="col_sums_31_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
for.inc.split:38 %switch_ln105 = switch i5 %trunc_ln103, void %arrayidx.case.31, i5 0, void %arrayidx.case.0, i5 1, void %arrayidx.case.1, i5 2, void %arrayidx.case.2, i5 3, void %arrayidx.case.3, i5 4, void %arrayidx.case.4, i5 5, void %arrayidx.case.5, i5 6, void %arrayidx.case.6, i5 7, void %arrayidx.case.7, i5 8, void %arrayidx.case.8, i5 9, void %arrayidx.case.9, i5 10, void %arrayidx.case.10, i5 11, void %arrayidx.case.11, i5 12, void %arrayidx.case.12, i5 13, void %arrayidx.case.13, i5 14, void %arrayidx.case.14, i5 15, void %arrayidx.case.15, i5 16, void %arrayidx.case.16, i5 17, void %arrayidx.case.17, i5 18, void %arrayidx.case.18, i5 19, void %arrayidx.case.19, i5 20, void %arrayidx.case.20, i5 21, void %arrayidx.case.21, i5 22, void %arrayidx.case.22, i5 23, void %arrayidx.case.23, i5 24, void %arrayidx.case.24, i5 25, void %arrayidx.case.25, i5 26, void %arrayidx.case.26, i5 27, void %arrayidx.case.27, i5 28, void %arrayidx.case.28, i5 29, void %arrayidx.case.29, i5 30, void %arrayidx.case.30

]]></Node>
<StgValue><ssdm name="switch_ln105"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.30:0 %store_ln105 = store i24 0, i1 %col_sums_30_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.30:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.29:0 %store_ln105 = store i24 0, i1 %col_sums_29_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.29:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.28:0 %store_ln105 = store i24 0, i1 %col_sums_28_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.28:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.27:0 %store_ln105 = store i24 0, i1 %col_sums_27_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.27:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.26:0 %store_ln105 = store i24 0, i1 %col_sums_26_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.26:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.25:0 %store_ln105 = store i24 0, i1 %col_sums_25_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.25:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.24:0 %store_ln105 = store i24 0, i1 %col_sums_24_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.24:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.23:0 %store_ln105 = store i24 0, i1 %col_sums_23_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.23:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.22:0 %store_ln105 = store i24 0, i1 %col_sums_22_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.22:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.21:0 %store_ln105 = store i24 0, i1 %col_sums_21_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.21:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.20:0 %store_ln105 = store i24 0, i1 %col_sums_20_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.20:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.19:0 %store_ln105 = store i24 0, i1 %col_sums_19_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.19:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.18:0 %store_ln105 = store i24 0, i1 %col_sums_18_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.18:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.17:0 %store_ln105 = store i24 0, i1 %col_sums_17_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.17:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.16:0 %store_ln105 = store i24 0, i1 %col_sums_16_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.16:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.15:0 %store_ln105 = store i24 0, i1 %col_sums_15_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.15:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.14:0 %store_ln105 = store i24 0, i1 %col_sums_14_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.14:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.13:0 %store_ln105 = store i24 0, i1 %col_sums_13_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.13:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.12:0 %store_ln105 = store i24 0, i1 %col_sums_12_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.12:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.11:0 %store_ln105 = store i24 0, i1 %col_sums_11_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.11:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.10:0 %store_ln105 = store i24 0, i1 %col_sums_10_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.10:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.9:0 %store_ln105 = store i24 0, i1 %col_sums_9_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.9:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.8:0 %store_ln105 = store i24 0, i1 %col_sums_8_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.7:0 %store_ln105 = store i24 0, i1 %col_sums_7_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.6:0 %store_ln105 = store i24 0, i1 %col_sums_6_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.5:0 %store_ln105 = store i24 0, i1 %col_sums_5_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.4:0 %store_ln105 = store i24 0, i1 %col_sums_4_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.3:0 %store_ln105 = store i24 0, i1 %col_sums_3_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.2:0 %store_ln105 = store i24 0, i1 %col_sums_2_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.1:0 %store_ln105 = store i24 0, i1 %col_sums_1_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.0:0 %store_ln105 = store i24 0, i1 %col_sums_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="24" op_1_bw="1">
<![CDATA[
arrayidx.case.31:0 %store_ln105 = store i24 0, i1 %col_sums_31_addr

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="trunc_ln103" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.31:1 %br_ln105 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.exit:0 %store_ln103 = store i7 %add_ln103, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.exit:1 %br_ln103 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0">
<![CDATA[
VITIS_LOOP_109_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
