// Seed: 2808845742
program module_0;
  module_2 modCall_1 ();
  wire id_1;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(-1'b0)
  );
  assign module_1.id_2 = 0;
endmodule
module module_1;
  module_0 modCall_1 ();
  always id_2 <= 'h0;
endmodule
module module_2;
  assign id_1 = 1'b0 - 1 == -1;
  wire id_2;
  assign module_3.id_3 = 0;
  wire id_3, id_4;
endmodule
module module_3 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output logic id_3
);
  wire id_5;
  module_2 modCall_1 ();
  always begin : LABEL_0
    begin : LABEL_0
      if ("" == id_2) id_3 = 1;
      else begin : LABEL_0
        id_3 <= 1;
      end
    end
    id_3 = 1;
    @(-1'd0 or posedge -1)
    if (id_2)
      if ("") @(id_0);
      else id_3 = -1 * -1;
  end
  id_6(
      1 - -1, 1'b0, 1, -1
  );
endmodule
