0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_axi_master_gmem0.v,1718295653,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_axi_master_gmem1.v,1718295653,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_axi_s_inStreamTop.v,1718295653,systemVerilog,,,,AESL_axi_s_inStreamTop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_axi_s_outStreamTop.v,1718295653,systemVerilog,,,,AESL_axi_s_outStreamTop,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_axi_slave_control.v,1718295653,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1718295653,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1718295653,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v,1718295653,systemVerilog,,,,AESL_deadlock_idx0_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v,1718295653,systemVerilog,,,,AESL_deadlock_kernel_monitor_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1718295653,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/AESL_fifo.v,1718295653,systemVerilog,,,,fifo,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/csv_file_dump.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/dataflow_monitor.sv,1718295653,systemVerilog,/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_process_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/pp_loop_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/seq_loop_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/upc_loop_interface.svh,,/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/dump_file_agent.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/csv_file_dump.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/sample_agent.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/loop_sample_agent.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/sample_manager.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/nodf_module_monitor.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_fifo_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_fifo_monitor.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_process_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_process_monitor.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/pp_loop_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/pp_loop_monitor.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/seq_loop_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/seq_loop_monitor.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/upc_loop_interface.svh;/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_fifo_interface.svh,1718295653,verilog,,,,df_fifo_intf,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_fifo_monitor.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_process_interface.svh,1718295653,verilog,,,,df_process_intf,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/df_process_monitor.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/dump_file_agent.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/fifo_para.vh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/loop_sample_agent.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/nodf_module_interface.svh,1718295653,verilog,,,,nodf_module_intf,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/nodf_module_monitor.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/pp_loop_interface.svh,1718295653,verilog,,,,pp_loop_intf,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/pp_loop_monitor.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/sample_agent.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/sample_manager.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/seq_loop_interface.svh,1718295653,verilog,,,,seq_loop_intf,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/seq_loop_monitor.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/upc_loop_interface.svh,1718295653,verilog,,,,upc_loop_intf,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/upc_loop_monitor.svh,1718295653,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma.autotb.v,1718295653,systemVerilog,,,/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/fifo_para.vh,apatb_userdma_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma.v,1718295644,systemVerilog,,,,userdma,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_control_s_axi.v,1718295644,systemVerilog,,,,userdma_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_entry_proc.v,1718295643,systemVerilog,,,,userdma_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w1_d2_S.v,1718295644,systemVerilog,,,,userdma_fifo_w1_d2_S;userdma_fifo_w1_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w1_d3_S.v,1718295644,systemVerilog,,,,userdma_fifo_w1_d3_S;userdma_fifo_w1_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w32_d2_S.v,1718295644,systemVerilog,,,,userdma_fifo_w32_d2_S;userdma_fifo_w32_d2_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w32_d64_A.v,1718295644,systemVerilog,,,,userdma_fifo_w32_d64_A;userdma_fifo_w32_d64_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w33_d1024_A.v,1718295644,systemVerilog,,,,userdma_fifo_w33_d1024_A;userdma_fifo_w33_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w40_d1024_A.v,1718295644,systemVerilog,,,,userdma_fifo_w40_d1024_A;userdma_fifo_w40_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_fifo_w64_d3_S.v,1718295644,systemVerilog,,,,userdma_fifo_w64_d3_S;userdma_fifo_w64_d3_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_flow_control_loop_pipe_sequential_init.v,1718295644,systemVerilog,,,,userdma_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_getinstream.v,1718295643,systemVerilog,,,,userdma_getinstream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_48_1.v,1718295643,systemVerilog,,,,userdma_getinstream_Pipeline_VITIS_LOOP_48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_gmem0_m_axi.v,1718295644,systemVerilog,,,,userdma_gmem0_m_axi;userdma_gmem0_m_axi_fifo;userdma_gmem0_m_axi_flushManager;userdma_gmem0_m_axi_load;userdma_gmem0_m_axi_mem;userdma_gmem0_m_axi_read;userdma_gmem0_m_axi_reg_slice;userdma_gmem0_m_axi_srl;userdma_gmem0_m_axi_store;userdma_gmem0_m_axi_throttle;userdma_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_gmem1_m_axi.v,1718295644,systemVerilog,,,,userdma_gmem1_m_axi;userdma_gmem1_m_axi_fifo;userdma_gmem1_m_axi_flushManager;userdma_gmem1_m_axi_load;userdma_gmem1_m_axi_mem;userdma_gmem1_m_axi_read;userdma_gmem1_m_axi_reg_slice;userdma_gmem1_m_axi_srl;userdma_gmem1_m_axi_store;userdma_gmem1_m_axi_throttle;userdma_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_paralleltostreamwithburst.v,1718295644,systemVerilog,,,,userdma_paralleltostreamwithburst,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.v,1718295644,systemVerilog,,,,userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_regslice_both.v,1718295644,systemVerilog,,,,userdma_regslice_both;userdma_regslice_both_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_sendoutstream.v,1718295644,systemVerilog,,,,userdma_sendoutstream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2.v,1718295644,systemVerilog,,,,userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_start_for_sendoutstream_U0.v,1718295644,systemVerilog,,,,userdma_start_for_sendoutstream_U0;userdma_start_for_sendoutstream_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_start_for_streamtoparallelwithburst_U0.v,1718295644,systemVerilog,,,,userdma_start_for_streamtoparallelwithburst_U0;userdma_start_for_streamtoparallelwithburst_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_streamtoparallelwithburst.v,1718295644,systemVerilog,,,,userdma_streamtoparallelwithburst,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/fsic_fpga/vivado/vitis_prj/hls_userdma/userdma_prj/solution1/sim/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.v,1718295643,systemVerilog,,,,userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
