{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710261864521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710261864521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 10:44:24 2024 " "Processing started: Tue Mar 12 10:44:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710261864521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261864521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLMOV -c VHDLMOV " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLMOV -c VHDLMOV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261864521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710261865121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710261865121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador20bits/contador20bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador20bits/contador20bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR20BITS-Behavioral " "Found design unit 1: CONTADOR20BITS-Behavioral" {  } { { "../CONTADOR20BITS/CONTADOR20BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR20BITS/CONTADOR20BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR20BITS " "Found entity 1: CONTADOR20BITS" {  } { { "../CONTADOR20BITS/CONTADOR20BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR20BITS/CONTADOR20BITS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/movobst/movobst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/movobst/movobst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOVOBST-Behavioral " "Found design unit 1: MOVOBST-Behavioral" {  } { { "../MOVOBST/MOVOBST.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVOBST/MOVOBST.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOVOBST " "Found entity 1: MOVOBST" {  } { { "../MOVOBST/MOVOBST.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVOBST/MOVOBST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/obstacle/obstacle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/obstacle/obstacle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OBSTACLE-ARC " "Found design unit 1: OBSTACLE-ARC" {  } { { "../OBSTACLE/OBSTACLE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/OBSTACLE/OBSTACLE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""} { "Info" "ISGN_ENTITY_NAME" "1 OBSTACLE " "Found entity 1: OBSTACLE" {  } { { "../OBSTACLE/OBSTACLE.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/OBSTACLE/OBSTACLE.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador8bits/contador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador8bits/contador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR8BITS-RTL " "Found design unit 1: CONTADOR8BITS-RTL" {  } { { "../CONTADOR8BITS/CONTADOR8BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR8BITS/CONTADOR8BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR8BITS " "Found entity 1: CONTADOR8BITS" {  } { { "../CONTADOR8BITS/CONTADOR8BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR8BITS/CONTADOR8BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador24bits/contador24bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador24bits/contador24bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR24BITS-RTL " "Found design unit 1: CONTADOR24BITS-RTL" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR24BITS " "Found entity 1: CONTADOR24BITS" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno24/sumauno24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno24/sumauno24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO24-RTL " "Found design unit 1: SUMAUNO24-RTL" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO24 " "Found entity 1: SUMAUNO24" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno8/sumauno8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno8/sumauno8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO8-RTL " "Found design unit 1: SUMAUNO8-RTL" {  } { { "../SUMAUNO8/SUMAUNO8.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO8/SUMAUNO8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO8 " "Found entity 1: SUMAUNO8" {  } { { "../SUMAUNO8/SUMAUNO8.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO8/SUMAUNO8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/movv/movv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/movv/movv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOVV-Behavioral " "Found design unit 1: MOVV-Behavioral" {  } { { "../MOVV/MOVV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVV/MOVV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOVV " "Found entity 1: MOVV" {  } { { "../MOVV/MOVV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVV/MOVV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/movh/movh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/movh/movh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOVH-Behavioral " "Found design unit 1: MOVH-Behavioral" {  } { { "../MOVH/MOVH.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVH/MOVH.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873618 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOVH " "Found entity 1: MOVH" {  } { { "../MOVH/MOVH.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVH/MOVH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador16bits/contador16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador16bits/contador16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR16BITS-RTL " "Found design unit 1: CONTADOR16BITS-RTL" {  } { { "../CONTADOR16BITS/CONTADOR16BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR16BITS/CONTADOR16BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873618 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR16BITS " "Found entity 1: CONTADOR16BITS" {  } { { "../CONTADOR16BITS/CONTADOR16BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR16BITS/CONTADOR16BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno16/sumauno16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno16/sumauno16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO16-RTL " "Found design unit 1: SUMAUNO16-RTL" {  } { { "../SUMAUNO16/SUMAUNO16.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO16/SUMAUNO16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873618 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO16 " "Found entity 1: SUMAUNO16" {  } { { "../SUMAUNO16/SUMAUNO16.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO16/SUMAUNO16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadoshmov/mestadoshmov.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadoshmov/mestadoshmov.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSHMOV-ARC " "Found design unit 1: MESTADOSHMOV-ARC" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSHMOV " "Found entity 1: MESTADOSHMOV" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadoshsync/mestadoshsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadoshsync/mestadoshsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSHSYNC-ARC " "Found design unit 1: MESTADOSHSYNC-ARC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSHSYNC " "Found entity 1: MESTADOSHSYNC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestadosvsync/mestadosvsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestadosvsync/mestadosvsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSVSYNC-ARC " "Found design unit 1: MESTADOSVSYNC-ARC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSVSYNC " "Found entity 1: MESTADOSVSYNC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/conta10bits/conta10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/conta10bits/conta10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA10BITS-RTL " "Found design unit 1: CONTA10BITS-RTL" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTA10BITS/CONTA10BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA10BITS " "Found entity 1: CONTA10BITS" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTA10BITS/CONTA10BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/divfreq2/divfreq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/divfreq2/divfreq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ2-RTL " "Found design unit 1: DIVFREQ2-RTL" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ2 " "Found entity 1: DIVFREQ2" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-RTL " "Found design unit 1: FFD-RTL" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contmod525/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contmod525/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/cont800/cont800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/cont800/cont800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT800-RTL " "Found design unit 1: CONT800-RTL" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT800 " "Found entity 1: CONT800" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno10/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno10/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873667 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873667 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vhdlmov.vhd 2 1 " "Using design file vhdlmov.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDLMOV-RTL " "Found design unit 1: VHDLMOV-RTL" {  } { { "vhdlmov.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873715 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDLMOV " "Found entity 1: VHDLMOV" {  } { { "vhdlmov.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710261873715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1710261873715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDLMOV " "Elaborating entity \"VHDLMOV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710261873715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ2 DIVFREQ2:I0 " "Elaborating entity \"DIVFREQ2\" for hierarchy \"DIVFREQ2:I0\"" {  } { { "vhdlmov.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD DIVFREQ2:I0\|FFD:I0 " "Elaborating entity \"FFD\" for hierarchy \"DIVFREQ2:I0\|FFD:I0\"" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/DIVFREQ2/DIVFREQ2.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT800 CONT800:I1 " "Elaborating entity \"CONT800\" for hierarchy \"CONT800:I1\"" {  } { { "vhdlmov.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 CONT800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\"" {  } { { "../CONT800/CONT800.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONT800/CONT800.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONT800:I1\|SUMAUNO10:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONT800:I1\|SUMAUNO10:I0\|ha:I0\"" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO10/SUMAUNO10.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"CONTMOD525:I2\"" {  } { { "vhdlmov.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873762 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873762 "|VHDLMOV|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA10BITS CONTMOD525:I2\|CONTA10BITS:I0 " "Elaborating entity \"CONTA10BITS\" for hierarchy \"CONTMOD525:I2\|CONTA10BITS:I0\"" {  } { { "../CONTMOD525/CONTMOD525.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTMOD525/CONTMOD525.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSVSYNC MESTADOSVSYNC:I3 " "Elaborating entity \"MESTADOSVSYNC\" for hierarchy \"MESTADOSVSYNC:I3\"" {  } { { "vhdlmov.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR16BITS CONTADOR16BITS:I4 " "Elaborating entity \"CONTADOR16BITS\" for hierarchy \"CONTADOR16BITS:I4\"" {  } { { "vhdlmov.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO16 CONTADOR16BITS:I4\|SUMAUNO16:I0 " "Elaborating entity \"SUMAUNO16\" for hierarchy \"CONTADOR16BITS:I4\|SUMAUNO16:I0\"" {  } { { "../CONTADOR16BITS/CONTADOR16BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR16BITS/CONTADOR16BITS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR20BITS CONTADOR20BITS:I5 " "Elaborating entity \"CONTADOR20BITS\" for hierarchy \"CONTADOR20BITS:I5\"" {  } { { "vhdlmov.vhd" "I5" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR8BITS CONTADOR8BITS:I6 " "Elaborating entity \"CONTADOR8BITS\" for hierarchy \"CONTADOR8BITS:I6\"" {  } { { "vhdlmov.vhd" "I6" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO8 CONTADOR8BITS:I6\|SUMAUNO8:I0 " "Elaborating entity \"SUMAUNO8\" for hierarchy \"CONTADOR8BITS:I6\|SUMAUNO8:I0\"" {  } { { "../CONTADOR8BITS/CONTADOR8BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR8BITS/CONTADOR8BITS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OBSTACLE OBSTACLE:I7 " "Elaborating entity \"OBSTACLE\" for hierarchy \"OBSTACLE:I7\"" {  } { { "vhdlmov.vhd" "I7" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVOBST MOVOBST:I8 " "Elaborating entity \"MOVOBST\" for hierarchy \"MOVOBST:I8\"" {  } { { "vhdlmov.vhd" "I8" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVH MOVH:I9 " "Elaborating entity \"MOVH\" for hierarchy \"MOVH:I9\"" {  } { { "vhdlmov.vhd" "I9" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOVV MOVV:I10 " "Elaborating entity \"MOVV\" for hierarchy \"MOVV:I10\"" {  } { { "vhdlmov.vhd" "I10" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSHMOV MESTADOSHMOV:I11 " "Elaborating entity \"MESTADOSHMOV\" for hierarchy \"MESTADOSHMOV:I11\"" {  } { { "vhdlmov.vhd" "I11" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/VHDLMOV/vhdlmov.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cuenta MESTADOSHMOV.vhd(102) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(102): signal \"cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONTMOV1 MESTADOSHMOV.vhd(102) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(102): signal \"CONTMOV1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONTMOV2 MESTADOSHMOV.vhd(102) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(102): signal \"CONTMOV2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CUENTAV MESTADOSHMOV.vhd(102) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(102): signal \"CUENTAV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONTMOV3 MESTADOSHMOV.vhd(102) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(102): signal \"CONTMOV3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONTMOV4 MESTADOSHMOV.vhd(102) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(102): signal \"CONTMOV4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cuenta MESTADOSHMOV.vhd(124) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(124): signal \"cuenta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CUENTAV MESTADOSHMOV.vhd(124) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(124): signal \"CUENTAV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OBS1 MESTADOSHMOV.vhd(124) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(124): signal \"OBS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OBS2 MESTADOSHMOV.vhd(124) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(124): signal \"OBS2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R MESTADOSHMOV.vhd(83) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(83): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G MESTADOSHMOV.vhd(83) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(83): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B MESTADOSHMOV.vhd(83) " "VHDL Process Statement warning at MESTADOSHMOV.vhd(83): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"B\[0\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"B\[1\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"B\[2\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"B\[3\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"G\[0\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"G\[1\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"G\[2\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"G\[3\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"R\[0\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"R\[1\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"R\[2\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] MESTADOSHMOV.vhd(83) " "Inferred latch for \"R\[3\]\" at MESTADOSHMOV.vhd(83)" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261873856 "|VHDLMOV|MESTADOSHMOV:I11"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|R\[3\] MESTADOSHMOV:I11\|R\[0\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|R\[3\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|R\[0\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|R\[2\] MESTADOSHMOV:I11\|R\[0\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|R\[2\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|R\[0\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|R\[1\] MESTADOSHMOV:I11\|R\[0\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|R\[1\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|R\[0\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|B\[3\] MESTADOSHMOV:I11\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|B\[3\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|G\[1\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|B\[2\] MESTADOSHMOV:I11\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|B\[2\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|G\[1\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|B\[1\] MESTADOSHMOV:I11\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|B\[1\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|G\[1\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MESTADOSHMOV:I11\|B\[0\] MESTADOSHMOV:I11\|G\[1\] " "Duplicate LATCH primitive \"MESTADOSHMOV:I11\|B\[0\]\" merged with LATCH primitive \"MESTADOSHMOV:I11\|G\[1\]\"" {  } { { "../MESTADOSHMOV/MESTADOSHMOV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOSHMOV/MESTADOSHMOV.vhd" 83 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1710261874319 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1710261874319 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../MOVH/MOVH.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVH/MOVH.vhd" 21 -1 0 } } { "../MOVV/MOVV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVV/MOVV.vhd" 21 -1 0 } } { "../MOVV/MOVV.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MOVV/MOVV.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710261874319 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710261874319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710261874504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710261875252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710261875252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710261875333 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710261875333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Implemented 467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710261875333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710261875333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710261875358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 10:44:35 2024 " "Processing ended: Tue Mar 12 10:44:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710261875358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710261875358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710261875358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710261875358 ""}
