/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [9:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [11:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [22:0] _04_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 23'h000000;
    else _04_ <= { celloutsig_0_7z[3:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z[4:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign { _02_[23:4], _02_[2:0] } = _04_;
  assign celloutsig_0_1z = !(in_data[30] ? celloutsig_0_0z[0] : in_data[70]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] | celloutsig_1_0z) & (celloutsig_1_1z[0] | in_data[158]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[3] | celloutsig_1_1z[1]) & (in_data[157] | in_data[160]));
  assign celloutsig_1_6z = ~((celloutsig_1_1z[1] | celloutsig_1_4z[4]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_6z = ~((celloutsig_0_1z | celloutsig_0_5z) & (celloutsig_0_4z | celloutsig_0_0z[3]));
  assign celloutsig_1_11z = ~((celloutsig_1_4z[4] | celloutsig_1_7z) & (celloutsig_1_1z[3] | celloutsig_1_6z));
  assign celloutsig_1_18z = ~((in_data[154] | celloutsig_1_6z) & (celloutsig_1_5z | celloutsig_1_5z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z | celloutsig_1_12z[3]) & (celloutsig_1_11z | in_data[101]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z[13] | celloutsig_0_1z) & (celloutsig_0_1z | in_data[79]));
  assign celloutsig_0_24z = ~((celloutsig_0_23z | _00_) & (celloutsig_0_0z[0] | celloutsig_0_4z));
  assign celloutsig_1_1z = { in_data[153:151], celloutsig_1_0z } + { in_data[156:155], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[49:40], celloutsig_0_1z } + { in_data[64:56], celloutsig_0_2z, celloutsig_0_5z };
  reg [9:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 10'h000;
    else _18_ <= _02_[19:10];
  assign { _03_[9:8], _01_, _03_[6:5], _00_, _03_[3:0] } = _18_;
  assign celloutsig_0_39z = { celloutsig_0_11z[17:11], celloutsig_0_33z } & { celloutsig_0_12z[2], celloutsig_0_31z };
  assign celloutsig_0_18z = { celloutsig_0_0z[6:3], celloutsig_0_17z } & { celloutsig_0_8z[3:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_25z = { in_data[40:25], celloutsig_0_22z } & { celloutsig_0_0z[3:0], celloutsig_0_24z, _03_[9:8], _01_, _03_[6:5], _00_, _03_[3:0], celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_31z = { _02_[11:6], celloutsig_0_14z } & { celloutsig_0_25z[10:8], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_4z = { in_data[169:166], celloutsig_1_0z } / { 1'h1, in_data[160:157] };
  assign celloutsig_0_51z = { celloutsig_0_11z[14:6], celloutsig_0_2z } >= { in_data[80:79], celloutsig_0_39z };
  assign celloutsig_0_10z = in_data[41:36] >= { celloutsig_0_0z[4:0], celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_0z[4:0] >= celloutsig_0_0z[4:0];
  assign celloutsig_0_17z = { celloutsig_0_7z[9:4], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z } && { _02_[16:8], celloutsig_0_14z };
  assign celloutsig_0_20z = ! { _02_[21:17], celloutsig_0_5z };
  assign celloutsig_0_16z = - { _02_[12:8], celloutsig_0_8z[4:1], 1'h0, celloutsig_0_6z };
  assign celloutsig_1_7z = | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[179] & in_data[151];
  assign celloutsig_0_13z = | celloutsig_0_0z[6:3];
  assign celloutsig_0_19z = | { celloutsig_0_17z, celloutsig_0_16z[3], celloutsig_0_4z };
  assign celloutsig_0_23z = | { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_0z[6:1] };
  assign celloutsig_0_27z = | { _01_, _00_, celloutsig_0_22z, _03_[9:8], _03_[6:5], _03_[3:0] };
  assign celloutsig_0_33z = ~^ { celloutsig_0_12z[3], celloutsig_0_2z, celloutsig_0_24z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_3z = ^ { in_data[24:1], celloutsig_0_2z };
  assign celloutsig_0_4z = ^ { in_data[23:15], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_8z = ^ celloutsig_1_1z;
  assign celloutsig_0_0z = in_data[72:66] - in_data[18:12];
  assign celloutsig_0_11z = { in_data[49:44], celloutsig_0_8z[4:1], 1'h0, celloutsig_0_0z } - { celloutsig_0_7z[10:7], celloutsig_0_8z[4:1], 1'h0, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 12'h000;
    else if (clkin_data[160]) celloutsig_1_12z = { in_data[132:123], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_52z = ~((celloutsig_0_1z & celloutsig_0_19z) | (celloutsig_0_16z[6] & in_data[85]));
  assign celloutsig_0_22z = ~((in_data[71] & celloutsig_0_13z) | (celloutsig_0_14z & celloutsig_0_5z));
  assign { celloutsig_0_8z[1], celloutsig_0_8z[3:2], celloutsig_0_8z[4] } = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, in_data[73] } ^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_12z[5:1] = in_data[9:5] ^ { celloutsig_0_11z[13:10], celloutsig_0_1z };
  assign _02_[3] = 1'h0;
  assign { _03_[7], _03_[4] } = { _01_, _00_ };
  assign celloutsig_0_12z[0] = 1'h0;
  assign celloutsig_0_8z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
