// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lsc_out_data243_dout,
        lsc_out_data243_num_data_valid,
        lsc_out_data243_fifo_cap,
        lsc_out_data243_empty_n,
        lsc_out_data243_read,
        aecin_data245_din,
        aecin_data245_num_data_valid,
        aecin_data245_fifo_cap,
        aecin_data245_full_n,
        aecin_data245_write,
        mul_ln165,
        offset_buffer_V_2_address0,
        offset_buffer_V_2_ce0,
        offset_buffer_V_2_we0,
        offset_buffer_V_2_d0,
        offset_buffer_V_2_address1,
        offset_buffer_V_2_ce1,
        offset_buffer_V_2_q1,
        offset_buffer_V_1_address0,
        offset_buffer_V_1_ce0,
        offset_buffer_V_1_we0,
        offset_buffer_V_1_d0,
        offset_buffer_V_1_address1,
        offset_buffer_V_1_ce1,
        offset_buffer_V_1_q1,
        zext_ln97,
        offset_buffer_V_address0,
        offset_buffer_V_ce0,
        offset_buffer_V_we0,
        offset_buffer_V_d0,
        offset_buffer_V_address1,
        offset_buffer_V_ce1,
        offset_buffer_V_q1,
        add_ln165
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] lsc_out_data243_dout;
input  [1:0] lsc_out_data243_num_data_valid;
input  [1:0] lsc_out_data243_fifo_cap;
input   lsc_out_data243_empty_n;
output   lsc_out_data243_read;
output  [23:0] aecin_data245_din;
input  [1:0] aecin_data245_num_data_valid;
input  [1:0] aecin_data245_fifo_cap;
input   aecin_data245_full_n;
output   aecin_data245_write;
input  [21:0] mul_ln165;
output  [10:0] offset_buffer_V_2_address0;
output   offset_buffer_V_2_ce0;
output   offset_buffer_V_2_we0;
output  [8:0] offset_buffer_V_2_d0;
output  [10:0] offset_buffer_V_2_address1;
output   offset_buffer_V_2_ce1;
input  [8:0] offset_buffer_V_2_q1;
output  [10:0] offset_buffer_V_1_address0;
output   offset_buffer_V_1_ce0;
output   offset_buffer_V_1_we0;
output  [8:0] offset_buffer_V_1_d0;
output  [10:0] offset_buffer_V_1_address1;
output   offset_buffer_V_1_ce1;
input  [8:0] offset_buffer_V_1_q1;
input  [10:0] zext_ln97;
output  [10:0] offset_buffer_V_address0;
output   offset_buffer_V_ce0;
output   offset_buffer_V_we0;
output  [8:0] offset_buffer_V_d0;
output  [10:0] offset_buffer_V_address1;
output   offset_buffer_V_ce1;
input  [8:0] offset_buffer_V_q1;
input  [11:0] add_ln165;

reg ap_idle;
reg lsc_out_data243_read;
reg aecin_data245_write;
reg offset_buffer_V_2_ce0;
reg offset_buffer_V_2_we0;
reg offset_buffer_V_2_ce1;
reg offset_buffer_V_1_ce0;
reg offset_buffer_V_1_we0;
reg offset_buffer_V_1_ce1;
reg offset_buffer_V_ce0;
reg offset_buffer_V_we0;
reg offset_buffer_V_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg   [0:0] icmp_ln165_reg_1517;
reg   [0:0] icmp_ln165_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln179_reg_1532;
reg   [0:0] icmp_ln179_reg_1532_pp0_iter2_reg;
reg    ap_predicate_op53_read_state3;
reg    ap_block_state3_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] icmp_ln179_reg_1532_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln165_fu_334_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    aecin_data245_blk_n;
wire    ap_block_pp0_stage0;
reg    lsc_out_data243_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [11:0] zext_ln97_cast_fu_287_p1;
reg   [11:0] zext_ln97_cast_reg_1511;
wire   [11:0] select_ln165_fu_353_p3;
reg   [11:0] select_ln165_reg_1521;
wire   [10:0] trunc_ln170_fu_361_p1;
reg   [10:0] trunc_ln170_reg_1527;
reg   [10:0] trunc_ln170_reg_1527_pp0_iter2_reg;
reg   [10:0] trunc_ln170_reg_1527_pp0_iter3_reg;
reg   [10:0] trunc_ln170_reg_1527_pp0_iter4_reg;
wire   [0:0] icmp_ln179_fu_365_p2;
reg   [0:0] icmp_ln179_reg_1532_pp0_iter3_reg;
wire   [0:0] cmp239_fu_370_p2;
reg   [0:0] cmp239_reg_1536;
reg   [0:0] cmp239_reg_1536_pp0_iter2_reg;
reg   [0:0] cmp239_reg_1536_pp0_iter3_reg;
reg   [0:0] cmp239_reg_1536_pp0_iter4_reg;
reg  signed [8:0] offset_buffer_V_load_reg_1554;
wire   [1:0] trunc_ln75_2_fu_391_p1;
reg   [1:0] trunc_ln75_2_reg_1559;
reg  signed [8:0] offset_buffer_V_1_load_reg_1564;
wire   [1:0] trunc_ln75_5_fu_395_p1;
reg   [1:0] trunc_ln75_5_reg_1569;
reg  signed [8:0] offset_buffer_V_2_load_reg_1574;
wire   [1:0] trunc_ln75_8_fu_399_p1;
reg   [1:0] trunc_ln75_8_reg_1579;
wire   [0:0] cmp221_fu_409_p2;
reg   [0:0] cmp221_reg_1584;
reg   [0:0] cmp221_reg_1584_pp0_iter3_reg;
reg   [0:0] cmp221_reg_1584_pp0_iter4_reg;
reg  signed [2:0] p_load78_reg_1603;
reg  signed [2:0] conv_i5868_load_reg_1608;
wire   [0:0] p_Result_s_fu_514_p3;
reg   [0:0] p_Result_s_reg_1614;
wire   [0:0] tmp_26_fu_522_p3;
reg   [0:0] tmp_26_reg_1619;
reg   [8:0] tmp_reg_1624;
wire   [9:0] p_Val2_4_fu_544_p2;
reg   [9:0] p_Val2_4_reg_1629;
wire   [1:0] trunc_ln674_fu_550_p1;
reg   [1:0] trunc_ln674_reg_1635;
wire  signed [2:0] q_err_3rd_local_V_fu_554_p3;
reg  signed [2:0] q_err_3rd_local_V_reg_1640;
reg  signed [2:0] p_load77_reg_1645;
reg  signed [2:0] conv_i58_170_load_reg_1650;
wire   [0:0] p_Result_7_fu_691_p3;
reg   [0:0] p_Result_7_reg_1656;
wire   [0:0] tmp_32_fu_699_p3;
reg   [0:0] tmp_32_reg_1661;
reg   [8:0] tmp_s_reg_1666;
wire   [9:0] p_Val2_8_fu_721_p2;
reg   [9:0] p_Val2_8_reg_1671;
wire   [1:0] trunc_ln674_2_fu_727_p1;
reg   [1:0] trunc_ln674_2_reg_1677;
wire  signed [2:0] q_err_3rd_local_V_1_fu_731_p3;
reg  signed [2:0] q_err_3rd_local_V_1_reg_1682;
reg  signed [2:0] p_load_reg_1687;
reg  signed [2:0] conv_i58_272_load_reg_1692;
wire   [0:0] p_Result_10_fu_868_p3;
reg   [0:0] p_Result_10_reg_1698;
wire   [0:0] tmp_38_fu_876_p3;
reg   [0:0] tmp_38_reg_1703;
reg   [8:0] tmp_8_reg_1708;
wire   [9:0] p_Val2_12_fu_898_p2;
reg   [9:0] p_Val2_12_reg_1713;
wire   [1:0] trunc_ln674_4_fu_904_p1;
reg   [1:0] trunc_ln674_4_reg_1719;
wire  signed [2:0] q_err_3rd_local_V_2_fu_908_p3;
reg  signed [2:0] q_err_3rd_local_V_2_reg_1724;
wire   [29:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_276;
reg   [29:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_276;
reg   [29:0] ap_phi_reg_pp0_iter2_p_Val2_s_reg_276;
reg   [29:0] ap_phi_reg_pp0_iter3_p_Val2_s_reg_276;
reg   [29:0] ap_phi_reg_pp0_iter4_p_Val2_s_reg_276;
wire   [63:0] idxprom191_fu_403_p1;
wire   [63:0] idxprom233_fu_968_p1;
reg   [11:0] col_index_1_fu_126;
wire   [11:0] col_index_fu_375_p2;
wire    ap_loop_init;
reg   [2:0] empty_fu_130;
wire   [2:0] select_ln218_1_fu_578_p3;
reg   [8:0] p_0_0_045228_fu_134;
wire  signed [8:0] sext_ln674_fu_1057_p1;
reg   [2:0] empty_102_fu_138;
wire   [2:0] select_ln218_3_fu_755_p3;
reg   [8:0] p_0_0_0452_132_fu_142;
wire  signed [8:0] sext_ln674_1_fu_1198_p1;
reg   [2:0] empty_103_fu_146;
wire   [2:0] select_ln218_5_fu_926_p3;
reg   [8:0] p_0_0_0452_236_fu_150;
wire  signed [8:0] sext_ln674_2_fu_1339_p1;
reg   [2:0] conv_i5868_fu_154;
wire   [2:0] select_ln218_fu_571_p3;
reg   [2:0] conv_i58_170_fu_158;
wire   [2:0] select_ln218_2_fu_748_p3;
reg   [2:0] conv_i58_272_fu_162;
wire   [2:0] select_ln218_4_fu_919_p3;
reg   [21:0] indvar_flatten_fu_166;
wire   [21:0] add_ln165_1_fu_339_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln170_fu_348_p2;
wire  signed [8:0] trunc_ln75_2_fu_391_p0;
wire  signed [8:0] trunc_ln75_5_fu_395_p0;
wire  signed [8:0] trunc_ln75_8_fu_399_p0;
wire  signed [2:0] sext_ln1540_fu_424_p0;
wire  signed [2:0] tmp_24_fu_428_p1;
wire   [5:0] tmp_24_fu_428_p3;
wire  signed [11:0] sext_ln75_2_fu_436_p1;
wire  signed [11:0] sext_ln1540_fu_424_p1;
wire   [11:0] q_2nd_err_scale7_2_fu_440_p2;
wire   [9:0] in_pixel_fu_420_p1;
wire   [7:0] q_2nd_err_scale7by16_V_fu_446_p4;
wire  signed [11:0] sext_ln75_fu_456_p1;
wire   [11:0] zext_ln75_fu_459_p1;
wire   [11:0] add_ln75_fu_481_p2;
wire  signed [11:0] sext_ln75_1_fu_463_p1;
wire   [1:0] trunc_ln75_fu_467_p1;
wire   [1:0] add_ln200_fu_493_p2;
wire   [1:0] trunc_ln75_1_fu_471_p4;
wire   [11:0] quatizer_in_V_2_fu_487_p2;
wire   [1:0] add_ln200_1_fu_498_p2;
wire   [9:0] lhs_V_fu_504_p4;
wire   [9:0] zext_ln1541_fu_530_p1;
wire  signed [2:0] sext_ln1540_1_fu_595_p0;
wire  signed [2:0] tmp_30_fu_599_p1;
wire   [5:0] tmp_30_fu_599_p3;
wire  signed [11:0] sext_ln75_13_fu_607_p1;
wire  signed [11:0] sext_ln1540_1_fu_595_p1;
wire   [11:0] q_2nd_err_scale7_1_fu_611_p2;
wire   [9:0] in_pixel_1_fu_585_p4;
wire   [7:0] q_2nd_err_scale7by16_V_1_fu_617_p4;
wire  signed [11:0] sext_ln75_7_fu_627_p1;
wire   [11:0] zext_ln75_1_fu_630_p1;
wire   [11:0] add_ln75_5_fu_658_p2;
wire  signed [11:0] sext_ln75_8_fu_634_p1;
wire   [1:0] trunc_ln75_3_fu_638_p4;
wire   [1:0] add_ln200_2_fu_670_p2;
wire   [1:0] trunc_ln75_4_fu_648_p4;
wire   [11:0] quatizer_in_V_1_fu_664_p2;
wire   [1:0] add_ln200_3_fu_675_p2;
wire   [9:0] lhs_V_6_fu_681_p4;
wire   [9:0] zext_ln1541_2_fu_707_p1;
wire  signed [2:0] sext_ln1540_2_fu_772_p0;
wire  signed [2:0] tmp_36_fu_776_p1;
wire   [5:0] tmp_36_fu_776_p3;
wire  signed [11:0] sext_ln75_22_fu_784_p1;
wire  signed [11:0] sext_ln1540_2_fu_772_p1;
wire   [11:0] q_2nd_err_scale7_fu_788_p2;
wire   [9:0] in_pixel_2_fu_762_p4;
wire   [7:0] q_2nd_err_scale7by16_V_2_fu_794_p4;
wire  signed [11:0] sext_ln75_14_fu_804_p1;
wire   [11:0] zext_ln75_2_fu_807_p1;
wire   [11:0] add_ln75_10_fu_835_p2;
wire  signed [11:0] sext_ln75_15_fu_811_p1;
wire   [1:0] trunc_ln75_6_fu_815_p4;
wire   [1:0] add_ln200_4_fu_847_p2;
wire   [1:0] trunc_ln75_7_fu_825_p4;
wire   [11:0] quatizer_in_V_fu_841_p2;
wire   [1:0] add_ln200_5_fu_852_p2;
wire   [9:0] lhs_V_7_fu_858_p4;
wire   [9:0] zext_ln1541_4_fu_884_p1;
wire   [10:0] sub232_fu_963_p2;
wire   [8:0] zext_ln1541_1_fu_978_p1;
wire   [4:0] shl_ln75_1_fu_986_p3;
wire   [4:0] shl_ln75_2_fu_1003_p4;
wire  signed [5:0] sext_ln75_5_fu_1011_p1;
wire  signed [5:0] sext_ln75_4_fu_1000_p1;
wire  signed [5:0] sext_ln75_3_fu_993_p1;
wire  signed [5:0] sext_ln1540_3_fu_975_p1;
wire   [5:0] add_ln75_2_fu_1021_p2;
wire  signed [5:0] sext_ln75_6_fu_997_p1;
wire   [5:0] sub_ln75_fu_1015_p2;
wire   [5:0] add_ln75_3_fu_1031_p2;
wire  signed [6:0] sext_ln75_10_fu_1037_p1;
wire  signed [6:0] sext_ln75_9_fu_1027_p1;
wire   [6:0] sum_tmp_V_2_fu_1041_p2;
wire   [2:0] tmp_27_fu_1047_p4;
wire   [0:0] p_Result_6_fu_1065_p3;
wire   [8:0] add_ln204_fu_981_p2;
wire   [0:0] tmp_29_fu_1077_p3;
wire   [0:0] or_ln232_fu_1072_p2;
wire   [0:0] or_ln1088_fu_1088_p2;
wire   [0:0] or_ln232_3_fu_1102_p2;
wire   [7:0] select_ln232_fu_1094_p3;
wire   [7:0] out_tmp_V_fu_1085_p1;
wire   [8:0] zext_ln1541_3_fu_1119_p1;
wire   [4:0] shl_ln75_4_fu_1127_p3;
wire   [4:0] shl_ln75_5_fu_1144_p4;
wire  signed [5:0] sext_ln75_12_fu_1152_p1;
wire  signed [5:0] sext_ln75_11_fu_1141_p1;
wire  signed [5:0] sext_ln75_16_fu_1134_p1;
wire  signed [5:0] sext_ln1540_4_fu_1116_p1;
wire   [5:0] add_ln75_7_fu_1162_p2;
wire  signed [5:0] sext_ln75_17_fu_1138_p1;
wire   [5:0] sub_ln75_2_fu_1156_p2;
wire   [5:0] add_ln75_8_fu_1172_p2;
wire  signed [6:0] sext_ln75_21_fu_1178_p1;
wire  signed [6:0] sext_ln75_20_fu_1168_p1;
wire   [6:0] sum_tmp_V_1_fu_1182_p2;
wire   [2:0] tmp_33_fu_1188_p4;
wire   [0:0] p_Result_9_fu_1206_p3;
wire   [8:0] add_ln204_1_fu_1122_p2;
wire   [0:0] tmp_35_fu_1218_p3;
wire   [0:0] or_ln232_1_fu_1213_p2;
wire   [0:0] or_ln1088_1_fu_1229_p2;
wire   [0:0] or_ln232_4_fu_1243_p2;
wire   [7:0] select_ln232_2_fu_1235_p3;
wire   [7:0] out_tmp_V_2_fu_1226_p1;
wire   [8:0] zext_ln1541_5_fu_1260_p1;
wire   [4:0] shl_ln75_7_fu_1268_p3;
wire   [4:0] shl_ln75_8_fu_1285_p4;
wire  signed [5:0] sext_ln75_19_fu_1293_p1;
wire  signed [5:0] sext_ln75_18_fu_1282_p1;
wire  signed [5:0] sext_ln75_23_fu_1275_p1;
wire  signed [5:0] sext_ln1540_5_fu_1257_p1;
wire   [5:0] add_ln75_12_fu_1303_p2;
wire  signed [5:0] sext_ln75_24_fu_1279_p1;
wire   [5:0] sub_ln75_4_fu_1297_p2;
wire   [5:0] add_ln75_13_fu_1313_p2;
wire  signed [6:0] sext_ln75_26_fu_1319_p1;
wire  signed [6:0] sext_ln75_25_fu_1309_p1;
wire   [6:0] sum_tmp_V_fu_1323_p2;
wire   [2:0] tmp_39_fu_1329_p4;
wire   [0:0] p_Result_12_fu_1347_p3;
wire   [8:0] add_ln204_2_fu_1263_p2;
wire   [0:0] tmp_41_fu_1359_p3;
wire   [0:0] or_ln232_2_fu_1354_p2;
wire   [0:0] or_ln1088_2_fu_1370_p2;
wire   [0:0] or_ln232_5_fu_1384_p2;
wire   [7:0] select_ln232_4_fu_1376_p3;
wire   [7:0] out_tmp_V_4_fu_1367_p1;
wire   [7:0] out_tmp_V_5_fu_1390_p3;
wire   [7:0] out_tmp_V_3_fu_1249_p3;
wire   [7:0] out_tmp_V_1_fu_1108_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
wire    ap_enable_operation_64;
reg    ap_enable_state4_pp0_iter2_stage0;
wire    ap_enable_operation_55;
reg    ap_enable_state3_pp0_iter3_stage0;
reg    ap_enable_operation_184;
reg    ap_enable_state6_pp0_iter5_stage0;
wire    ap_enable_operation_67;
wire    ap_enable_operation_57;
reg    ap_enable_operation_213;
wire    ap_enable_operation_70;
wire    ap_enable_operation_59;
reg    ap_enable_operation_242;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((icmp_ln179_reg_1532_pp0_iter2_reg == 1'd1) & (icmp_ln165_reg_1517_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_p_Val2_s_reg_276 <= lsc_out_data243_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_p_Val2_s_reg_276 <= ap_phi_reg_pp0_iter3_p_Val2_s_reg_276;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            col_index_1_fu_126 <= 12'd0;
        end else if (((icmp_ln165_fu_334_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            col_index_1_fu_126 <= col_index_fu_375_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_i5868_fu_154 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            conv_i5868_fu_154 <= select_ln218_fu_571_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_i58_170_fu_158 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            conv_i58_170_fu_158 <= select_ln218_2_fu_748_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_i58_272_fu_162 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            conv_i58_272_fu_162 <= select_ln218_4_fu_919_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_102_fu_138 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_102_fu_138 <= select_ln218_3_fu_755_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_103_fu_146 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_103_fu_146 <= select_ln218_5_fu_926_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_130 <= 3'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            empty_fu_130 <= select_ln218_1_fu_578_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_166 <= 22'd0;
        end else if (((icmp_ln165_fu_334_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_166 <= add_ln165_1_fu_339_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln165_reg_1517 <= icmp_ln165_fu_334_p2;
        zext_ln97_cast_reg_1511[10 : 0] <= zext_ln97_cast_fu_287_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        cmp221_reg_1584 <= cmp221_fu_409_p2;
        cmp221_reg_1584_pp0_iter3_reg <= cmp221_reg_1584;
        cmp221_reg_1584_pp0_iter4_reg <= cmp221_reg_1584_pp0_iter3_reg;
        cmp239_reg_1536_pp0_iter2_reg <= cmp239_reg_1536;
        cmp239_reg_1536_pp0_iter3_reg <= cmp239_reg_1536_pp0_iter2_reg;
        cmp239_reg_1536_pp0_iter4_reg <= cmp239_reg_1536_pp0_iter3_reg;
        conv_i5868_load_reg_1608 <= conv_i5868_fu_154;
        conv_i58_170_load_reg_1650 <= conv_i58_170_fu_158;
        conv_i58_272_load_reg_1692 <= conv_i58_272_fu_162;
        icmp_ln165_reg_1517_pp0_iter2_reg <= icmp_ln165_reg_1517;
        icmp_ln179_reg_1532_pp0_iter2_reg <= icmp_ln179_reg_1532;
        icmp_ln179_reg_1532_pp0_iter3_reg <= icmp_ln179_reg_1532_pp0_iter2_reg;
        icmp_ln179_reg_1532_pp0_iter4_reg <= icmp_ln179_reg_1532_pp0_iter3_reg;
        p_Result_10_reg_1698 <= add_ln200_5_fu_852_p2[32'd1];
        p_Result_7_reg_1656 <= add_ln200_3_fu_675_p2[32'd1];
        p_Result_s_reg_1614 <= add_ln200_1_fu_498_p2[32'd1];
        p_Val2_12_reg_1713 <= p_Val2_12_fu_898_p2;
        p_Val2_4_reg_1629 <= p_Val2_4_fu_544_p2;
        p_Val2_8_reg_1671 <= p_Val2_8_fu_721_p2;
        p_load77_reg_1645 <= empty_102_fu_138;
        p_load78_reg_1603 <= empty_fu_130;
        p_load_reg_1687 <= empty_103_fu_146;
        q_err_3rd_local_V_1_reg_1682 <= q_err_3rd_local_V_1_fu_731_p3;
        q_err_3rd_local_V_2_reg_1724 <= q_err_3rd_local_V_2_fu_908_p3;
        q_err_3rd_local_V_reg_1640 <= q_err_3rd_local_V_fu_554_p3;
        tmp_26_reg_1619 <= add_ln200_1_fu_498_p2[32'd1];
        tmp_32_reg_1661 <= add_ln200_3_fu_675_p2[32'd1];
        tmp_38_reg_1703 <= add_ln200_5_fu_852_p2[32'd1];
        tmp_8_reg_1708 <= {{quatizer_in_V_fu_841_p2[10:2]}};
        tmp_reg_1624 <= {{quatizer_in_V_2_fu_487_p2[10:2]}};
        tmp_s_reg_1666 <= {{quatizer_in_V_1_fu_664_p2[10:2]}};
        trunc_ln170_reg_1527_pp0_iter2_reg <= trunc_ln170_reg_1527;
        trunc_ln170_reg_1527_pp0_iter3_reg <= trunc_ln170_reg_1527_pp0_iter2_reg;
        trunc_ln170_reg_1527_pp0_iter4_reg <= trunc_ln170_reg_1527_pp0_iter3_reg;
        trunc_ln674_2_reg_1677 <= trunc_ln674_2_fu_727_p1;
        trunc_ln674_4_reg_1719 <= trunc_ln674_4_fu_904_p1;
        trunc_ln674_reg_1635 <= trunc_ln674_fu_550_p1;
        trunc_ln75_2_reg_1559 <= trunc_ln75_2_fu_391_p1;
        trunc_ln75_5_reg_1569 <= trunc_ln75_5_fu_395_p1;
        trunc_ln75_8_reg_1579 <= trunc_ln75_8_fu_399_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_276 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_Val2_s_reg_276 <= ap_phi_reg_pp0_iter1_p_Val2_s_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_Val2_s_reg_276 <= ap_phi_reg_pp0_iter2_p_Val2_s_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln165_fu_334_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp239_reg_1536 <= cmp239_fu_370_p2;
        icmp_ln179_reg_1532 <= icmp_ln179_fu_365_p2;
        select_ln165_reg_1521 <= select_ln165_fu_353_p3;
        trunc_ln170_reg_1527 <= trunc_ln170_fu_361_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        offset_buffer_V_1_load_reg_1564 <= offset_buffer_V_1_q1;
        offset_buffer_V_2_load_reg_1574 <= offset_buffer_V_2_q1;
        offset_buffer_V_load_reg_1554 <= offset_buffer_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_0_0_045228_fu_134 <= sext_ln674_fu_1057_p1;
        p_0_0_0452_132_fu_142 <= sext_ln674_1_fu_1198_p1;
        p_0_0_0452_236_fu_150 <= sext_ln674_2_fu_1339_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln179_reg_1532_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        aecin_data245_blk_n = aecin_data245_full_n;
    end else begin
        aecin_data245_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln179_reg_1532_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        aecin_data245_write = 1'b1;
    end else begin
        aecin_data245_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln165_fu_334_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lsc_out_data243_blk_n = lsc_out_data243_empty_n;
    end else begin
        lsc_out_data243_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lsc_out_data243_read = 1'b1;
    end else begin
        lsc_out_data243_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        offset_buffer_V_1_ce0 = 1'b1;
    end else begin
        offset_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_1_ce1 = 1'b1;
    end else begin
        offset_buffer_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (cmp221_reg_1584_pp0_iter4_reg == 1'd1))) begin
        offset_buffer_V_1_we0 = 1'b1;
    end else begin
        offset_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        offset_buffer_V_2_ce0 = 1'b1;
    end else begin
        offset_buffer_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_2_ce1 = 1'b1;
    end else begin
        offset_buffer_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (cmp221_reg_1584_pp0_iter4_reg == 1'd1))) begin
        offset_buffer_V_2_we0 = 1'b1;
    end else begin
        offset_buffer_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        offset_buffer_V_ce0 = 1'b1;
    end else begin
        offset_buffer_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        offset_buffer_V_ce1 = 1'b1;
    end else begin
        offset_buffer_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (cmp221_reg_1584_pp0_iter4_reg == 1'd1))) begin
        offset_buffer_V_we0 = 1'b1;
    end else begin
        offset_buffer_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln165_1_fu_339_p2 = (indvar_flatten_fu_166 + 22'd1);

assign add_ln200_1_fu_498_p2 = (add_ln200_fu_493_p2 + trunc_ln75_1_fu_471_p4);

assign add_ln200_2_fu_670_p2 = (trunc_ln75_3_fu_638_p4 + trunc_ln75_5_reg_1569);

assign add_ln200_3_fu_675_p2 = (add_ln200_2_fu_670_p2 + trunc_ln75_4_fu_648_p4);

assign add_ln200_4_fu_847_p2 = (trunc_ln75_6_fu_815_p4 + trunc_ln75_8_reg_1579);

assign add_ln200_5_fu_852_p2 = (add_ln200_4_fu_847_p2 + trunc_ln75_7_fu_825_p4);

assign add_ln200_fu_493_p2 = (trunc_ln75_fu_467_p1 + trunc_ln75_2_reg_1559);

assign add_ln204_1_fu_1122_p2 = (tmp_s_reg_1666 + zext_ln1541_3_fu_1119_p1);

assign add_ln204_2_fu_1263_p2 = (tmp_8_reg_1708 + zext_ln1541_5_fu_1260_p1);

assign add_ln204_fu_981_p2 = (tmp_reg_1624 + zext_ln1541_1_fu_978_p1);

assign add_ln75_10_fu_835_p2 = ($signed(sext_ln75_14_fu_804_p1) + $signed(zext_ln75_2_fu_807_p1));

assign add_ln75_12_fu_1303_p2 = ($signed(sext_ln75_23_fu_1275_p1) + $signed(sext_ln1540_5_fu_1257_p1));

assign add_ln75_13_fu_1313_p2 = ($signed(sext_ln75_24_fu_1279_p1) + $signed(sub_ln75_4_fu_1297_p2));

assign add_ln75_2_fu_1021_p2 = ($signed(sext_ln75_3_fu_993_p1) + $signed(sext_ln1540_3_fu_975_p1));

assign add_ln75_3_fu_1031_p2 = ($signed(sext_ln75_6_fu_997_p1) + $signed(sub_ln75_fu_1015_p2));

assign add_ln75_5_fu_658_p2 = ($signed(sext_ln75_7_fu_627_p1) + $signed(zext_ln75_1_fu_630_p1));

assign add_ln75_7_fu_1162_p2 = ($signed(sext_ln75_16_fu_1134_p1) + $signed(sext_ln1540_4_fu_1116_p1));

assign add_ln75_8_fu_1172_p2 = ($signed(sext_ln75_17_fu_1138_p1) + $signed(sub_ln75_2_fu_1156_p2));

assign add_ln75_fu_481_p2 = ($signed(sext_ln75_fu_456_p1) + $signed(zext_ln75_fu_459_p1));

assign aecin_data245_din = {{{out_tmp_V_5_fu_1390_p3}, {out_tmp_V_3_fu_1249_p3}}, {out_tmp_V_1_fu_1108_p3}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln179_reg_1532_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == aecin_data245_full_n)) | ((ap_predicate_op53_read_state3 == 1'b1) & (lsc_out_data243_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln179_reg_1532_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == aecin_data245_full_n)) | ((ap_predicate_op53_read_state3 == 1'b1) & (lsc_out_data243_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln179_reg_1532_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == aecin_data245_full_n)) | ((ap_predicate_op53_read_state3 == 1'b1) & (lsc_out_data243_empty_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter3 = ((ap_predicate_op53_read_state3 == 1'b1) & (lsc_out_data243_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln179_reg_1532_pp0_iter4_reg == 1'd1) & (1'b0 == aecin_data245_full_n));
end

always @ (*) begin
    ap_enable_operation_184 = (cmp221_reg_1584_pp0_iter4_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_213 = (cmp221_reg_1584_pp0_iter4_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_242 = (cmp221_reg_1584_pp0_iter4_reg == 1'd1);
end

assign ap_enable_operation_55 = (1'b1 == 1'b1);

assign ap_enable_operation_57 = (1'b1 == 1'b1);

assign ap_enable_operation_59 = (1'b1 == 1'b1);

assign ap_enable_operation_64 = (1'b1 == 1'b1);

assign ap_enable_operation_67 = (1'b1 == 1'b1);

assign ap_enable_operation_70 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_276 = 'bx;

always @ (*) begin
    ap_predicate_op53_read_state3 = ((icmp_ln179_reg_1532_pp0_iter2_reg == 1'd1) & (icmp_ln165_reg_1517_pp0_iter2_reg == 1'd0));
end

assign cmp221_fu_409_p2 = ((select_ln165_reg_1521 != 12'd0) ? 1'b1 : 1'b0);

assign cmp239_fu_370_p2 = ((select_ln165_fu_353_p3 == zext_ln97_cast_reg_1511) ? 1'b1 : 1'b0);

assign col_index_fu_375_p2 = (select_ln165_fu_353_p3 + 12'd1);

assign icmp_ln165_fu_334_p2 = ((indvar_flatten_fu_166 == mul_ln165) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_348_p2 = ((col_index_1_fu_126 == add_ln165) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_365_p2 = ((select_ln165_fu_353_p3 < zext_ln97_cast_reg_1511) ? 1'b1 : 1'b0);

assign idxprom191_fu_403_p1 = select_ln165_reg_1521;

assign idxprom233_fu_968_p1 = sub232_fu_963_p2;

assign in_pixel_1_fu_585_p4 = {{ap_phi_reg_pp0_iter4_p_Val2_s_reg_276[19:10]}};

assign in_pixel_2_fu_762_p4 = {{ap_phi_reg_pp0_iter4_p_Val2_s_reg_276[29:20]}};

assign in_pixel_fu_420_p1 = ap_phi_reg_pp0_iter4_p_Val2_s_reg_276[9:0];

assign lhs_V_6_fu_681_p4 = {{quatizer_in_V_1_fu_664_p2[11:2]}};

assign lhs_V_7_fu_858_p4 = {{quatizer_in_V_fu_841_p2[11:2]}};

assign lhs_V_fu_504_p4 = {{quatizer_in_V_2_fu_487_p2[11:2]}};

assign offset_buffer_V_1_address0 = idxprom233_fu_968_p1;

assign offset_buffer_V_1_address1 = idxprom191_fu_403_p1;

assign offset_buffer_V_1_d0 = p_0_0_0452_132_fu_142;

assign offset_buffer_V_2_address0 = idxprom233_fu_968_p1;

assign offset_buffer_V_2_address1 = idxprom191_fu_403_p1;

assign offset_buffer_V_2_d0 = p_0_0_0452_236_fu_150;

assign offset_buffer_V_address0 = idxprom233_fu_968_p1;

assign offset_buffer_V_address1 = idxprom191_fu_403_p1;

assign offset_buffer_V_d0 = p_0_0_045228_fu_134;

assign or_ln1088_1_fu_1229_p2 = (tmp_35_fu_1218_p3 | or_ln232_1_fu_1213_p2);

assign or_ln1088_2_fu_1370_p2 = (tmp_41_fu_1359_p3 | or_ln232_2_fu_1354_p2);

assign or_ln1088_fu_1088_p2 = (tmp_29_fu_1077_p3 | or_ln232_fu_1072_p2);

assign or_ln232_1_fu_1213_p2 = (p_Result_9_fu_1206_p3 | cmp239_reg_1536_pp0_iter4_reg);

assign or_ln232_2_fu_1354_p2 = (p_Result_12_fu_1347_p3 | cmp239_reg_1536_pp0_iter4_reg);

assign or_ln232_3_fu_1102_p2 = (or_ln232_fu_1072_p2 | or_ln1088_fu_1088_p2);

assign or_ln232_4_fu_1243_p2 = (or_ln232_1_fu_1213_p2 | or_ln1088_1_fu_1229_p2);

assign or_ln232_5_fu_1384_p2 = (or_ln232_2_fu_1354_p2 | or_ln1088_2_fu_1370_p2);

assign or_ln232_fu_1072_p2 = (p_Result_6_fu_1065_p3 | cmp239_reg_1536_pp0_iter4_reg);

assign out_tmp_V_1_fu_1108_p3 = ((or_ln232_3_fu_1102_p2[0:0] == 1'b1) ? select_ln232_fu_1094_p3 : out_tmp_V_fu_1085_p1);

assign out_tmp_V_2_fu_1226_p1 = p_Val2_8_reg_1671[7:0];

assign out_tmp_V_3_fu_1249_p3 = ((or_ln232_4_fu_1243_p2[0:0] == 1'b1) ? select_ln232_2_fu_1235_p3 : out_tmp_V_2_fu_1226_p1);

assign out_tmp_V_4_fu_1367_p1 = p_Val2_12_reg_1713[7:0];

assign out_tmp_V_5_fu_1390_p3 = ((or_ln232_5_fu_1384_p2[0:0] == 1'b1) ? select_ln232_4_fu_1376_p3 : out_tmp_V_4_fu_1367_p1);

assign out_tmp_V_fu_1085_p1 = p_Val2_4_reg_1629[7:0];

assign p_Result_10_fu_868_p3 = add_ln200_5_fu_852_p2[32'd1];

assign p_Result_12_fu_1347_p3 = p_Val2_12_reg_1713[32'd9];

assign p_Result_6_fu_1065_p3 = p_Val2_4_reg_1629[32'd9];

assign p_Result_7_fu_691_p3 = add_ln200_3_fu_675_p2[32'd1];

assign p_Result_9_fu_1206_p3 = p_Val2_8_reg_1671[32'd9];

assign p_Result_s_fu_514_p3 = add_ln200_1_fu_498_p2[32'd1];

assign p_Val2_12_fu_898_p2 = (lhs_V_7_fu_858_p4 + zext_ln1541_4_fu_884_p1);

assign p_Val2_4_fu_544_p2 = (lhs_V_fu_504_p4 + zext_ln1541_fu_530_p1);

assign p_Val2_8_fu_721_p2 = (lhs_V_6_fu_681_p4 + zext_ln1541_2_fu_707_p1);

assign q_2nd_err_scale7_1_fu_611_p2 = ($signed(sext_ln75_13_fu_607_p1) - $signed(sext_ln1540_1_fu_595_p1));

assign q_2nd_err_scale7_2_fu_440_p2 = ($signed(sext_ln75_2_fu_436_p1) - $signed(sext_ln1540_fu_424_p1));

assign q_2nd_err_scale7_fu_788_p2 = ($signed(sext_ln75_22_fu_784_p1) - $signed(sext_ln1540_2_fu_772_p1));

assign q_2nd_err_scale7by16_V_1_fu_617_p4 = {{q_2nd_err_scale7_1_fu_611_p2[11:4]}};

assign q_2nd_err_scale7by16_V_2_fu_794_p4 = {{q_2nd_err_scale7_fu_788_p2[11:4]}};

assign q_2nd_err_scale7by16_V_fu_446_p4 = {{q_2nd_err_scale7_2_fu_440_p2[11:4]}};

assign q_err_3rd_local_V_1_fu_731_p3 = {{p_Result_7_fu_691_p3}, {trunc_ln674_2_fu_727_p1}};

assign q_err_3rd_local_V_2_fu_908_p3 = {{p_Result_10_fu_868_p3}, {trunc_ln674_4_fu_904_p1}};

assign q_err_3rd_local_V_fu_554_p3 = {{p_Result_s_fu_514_p3}, {trunc_ln674_fu_550_p1}};

assign quatizer_in_V_1_fu_664_p2 = ($signed(add_ln75_5_fu_658_p2) + $signed(sext_ln75_8_fu_634_p1));

assign quatizer_in_V_2_fu_487_p2 = ($signed(add_ln75_fu_481_p2) + $signed(sext_ln75_1_fu_463_p1));

assign quatizer_in_V_fu_841_p2 = ($signed(add_ln75_10_fu_835_p2) + $signed(sext_ln75_15_fu_811_p1));

assign select_ln165_fu_353_p3 = ((icmp_ln170_fu_348_p2[0:0] == 1'b1) ? 12'd0 : col_index_1_fu_126);

assign select_ln218_1_fu_578_p3 = ((cmp239_reg_1536_pp0_iter3_reg[0:0] == 1'b1) ? 3'd0 : conv_i5868_fu_154);

assign select_ln218_2_fu_748_p3 = ((cmp239_reg_1536_pp0_iter3_reg[0:0] == 1'b1) ? 3'd0 : q_err_3rd_local_V_1_fu_731_p3);

assign select_ln218_3_fu_755_p3 = ((cmp239_reg_1536_pp0_iter3_reg[0:0] == 1'b1) ? 3'd0 : conv_i58_170_fu_158);

assign select_ln218_4_fu_919_p3 = ((cmp239_reg_1536_pp0_iter3_reg[0:0] == 1'b1) ? 3'd0 : q_err_3rd_local_V_2_fu_908_p3);

assign select_ln218_5_fu_926_p3 = ((cmp239_reg_1536_pp0_iter3_reg[0:0] == 1'b1) ? 3'd0 : conv_i58_272_fu_162);

assign select_ln218_fu_571_p3 = ((cmp239_reg_1536_pp0_iter3_reg[0:0] == 1'b1) ? 3'd0 : q_err_3rd_local_V_fu_554_p3);

assign select_ln232_2_fu_1235_p3 = ((or_ln232_1_fu_1213_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_4_fu_1376_p3 = ((or_ln232_2_fu_1354_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign select_ln232_fu_1094_p3 = ((or_ln232_fu_1072_p2[0:0] == 1'b1) ? 8'd0 : 8'd255);

assign sext_ln1540_1_fu_595_p0 = conv_i58_170_fu_158;

assign sext_ln1540_1_fu_595_p1 = sext_ln1540_1_fu_595_p0;

assign sext_ln1540_2_fu_772_p0 = conv_i58_272_fu_162;

assign sext_ln1540_2_fu_772_p1 = sext_ln1540_2_fu_772_p0;

assign sext_ln1540_3_fu_975_p1 = conv_i5868_load_reg_1608;

assign sext_ln1540_4_fu_1116_p1 = conv_i58_170_load_reg_1650;

assign sext_ln1540_5_fu_1257_p1 = conv_i58_272_load_reg_1692;

assign sext_ln1540_fu_424_p0 = conv_i5868_fu_154;

assign sext_ln1540_fu_424_p1 = sext_ln1540_fu_424_p0;

assign sext_ln674_1_fu_1198_p1 = $signed(tmp_33_fu_1188_p4);

assign sext_ln674_2_fu_1339_p1 = $signed(tmp_39_fu_1329_p4);

assign sext_ln674_fu_1057_p1 = $signed(tmp_27_fu_1047_p4);

assign sext_ln75_10_fu_1037_p1 = $signed(add_ln75_3_fu_1031_p2);

assign sext_ln75_11_fu_1141_p1 = q_err_3rd_local_V_1_reg_1682;

assign sext_ln75_12_fu_1152_p1 = $signed(shl_ln75_5_fu_1144_p4);

assign sext_ln75_13_fu_607_p1 = $signed(tmp_30_fu_599_p3);

assign sext_ln75_14_fu_804_p1 = offset_buffer_V_2_load_reg_1574;

assign sext_ln75_15_fu_811_p1 = $signed(q_2nd_err_scale7by16_V_2_fu_794_p4);

assign sext_ln75_16_fu_1134_p1 = $signed(shl_ln75_4_fu_1127_p3);

assign sext_ln75_17_fu_1138_p1 = p_load77_reg_1645;

assign sext_ln75_18_fu_1282_p1 = q_err_3rd_local_V_2_reg_1724;

assign sext_ln75_19_fu_1293_p1 = $signed(shl_ln75_8_fu_1285_p4);

assign sext_ln75_1_fu_463_p1 = $signed(q_2nd_err_scale7by16_V_fu_446_p4);

assign sext_ln75_20_fu_1168_p1 = $signed(add_ln75_7_fu_1162_p2);

assign sext_ln75_21_fu_1178_p1 = $signed(add_ln75_8_fu_1172_p2);

assign sext_ln75_22_fu_784_p1 = $signed(tmp_36_fu_776_p3);

assign sext_ln75_23_fu_1275_p1 = $signed(shl_ln75_7_fu_1268_p3);

assign sext_ln75_24_fu_1279_p1 = p_load_reg_1687;

assign sext_ln75_25_fu_1309_p1 = $signed(add_ln75_12_fu_1303_p2);

assign sext_ln75_26_fu_1319_p1 = $signed(add_ln75_13_fu_1313_p2);

assign sext_ln75_2_fu_436_p1 = $signed(tmp_24_fu_428_p3);

assign sext_ln75_3_fu_993_p1 = $signed(shl_ln75_1_fu_986_p3);

assign sext_ln75_4_fu_1000_p1 = q_err_3rd_local_V_reg_1640;

assign sext_ln75_5_fu_1011_p1 = $signed(shl_ln75_2_fu_1003_p4);

assign sext_ln75_6_fu_997_p1 = p_load78_reg_1603;

assign sext_ln75_7_fu_627_p1 = offset_buffer_V_1_load_reg_1564;

assign sext_ln75_8_fu_634_p1 = $signed(q_2nd_err_scale7by16_V_1_fu_617_p4);

assign sext_ln75_9_fu_1027_p1 = $signed(add_ln75_2_fu_1021_p2);

assign sext_ln75_fu_456_p1 = offset_buffer_V_load_reg_1554;

assign shl_ln75_1_fu_986_p3 = {{conv_i5868_load_reg_1608}, {2'd0}};

assign shl_ln75_2_fu_1003_p4 = {{{p_Result_s_reg_1614}, {trunc_ln674_reg_1635}}, {2'd0}};

assign shl_ln75_4_fu_1127_p3 = {{conv_i58_170_load_reg_1650}, {2'd0}};

assign shl_ln75_5_fu_1144_p4 = {{{p_Result_7_reg_1656}, {trunc_ln674_2_reg_1677}}, {2'd0}};

assign shl_ln75_7_fu_1268_p3 = {{conv_i58_272_load_reg_1692}, {2'd0}};

assign shl_ln75_8_fu_1285_p4 = {{{p_Result_10_reg_1698}, {trunc_ln674_4_reg_1719}}, {2'd0}};

assign sub232_fu_963_p2 = ($signed(trunc_ln170_reg_1527_pp0_iter4_reg) + $signed(11'd2047));

assign sub_ln75_2_fu_1156_p2 = ($signed(sext_ln75_12_fu_1152_p1) - $signed(sext_ln75_11_fu_1141_p1));

assign sub_ln75_4_fu_1297_p2 = ($signed(sext_ln75_19_fu_1293_p1) - $signed(sext_ln75_18_fu_1282_p1));

assign sub_ln75_fu_1015_p2 = ($signed(sext_ln75_5_fu_1011_p1) - $signed(sext_ln75_4_fu_1000_p1));

assign sum_tmp_V_1_fu_1182_p2 = ($signed(sext_ln75_21_fu_1178_p1) + $signed(sext_ln75_20_fu_1168_p1));

assign sum_tmp_V_2_fu_1041_p2 = ($signed(sext_ln75_10_fu_1037_p1) + $signed(sext_ln75_9_fu_1027_p1));

assign sum_tmp_V_fu_1323_p2 = ($signed(sext_ln75_26_fu_1319_p1) + $signed(sext_ln75_25_fu_1309_p1));

assign tmp_24_fu_428_p1 = conv_i5868_fu_154;

assign tmp_24_fu_428_p3 = {{tmp_24_fu_428_p1}, {3'd0}};

assign tmp_26_fu_522_p3 = add_ln200_1_fu_498_p2[32'd1];

assign tmp_27_fu_1047_p4 = {{sum_tmp_V_2_fu_1041_p2[6:4]}};

assign tmp_29_fu_1077_p3 = add_ln204_fu_981_p2[32'd8];

assign tmp_30_fu_599_p1 = conv_i58_170_fu_158;

assign tmp_30_fu_599_p3 = {{tmp_30_fu_599_p1}, {3'd0}};

assign tmp_32_fu_699_p3 = add_ln200_3_fu_675_p2[32'd1];

assign tmp_33_fu_1188_p4 = {{sum_tmp_V_1_fu_1182_p2[6:4]}};

assign tmp_35_fu_1218_p3 = add_ln204_1_fu_1122_p2[32'd8];

assign tmp_36_fu_776_p1 = conv_i58_272_fu_162;

assign tmp_36_fu_776_p3 = {{tmp_36_fu_776_p1}, {3'd0}};

assign tmp_38_fu_876_p3 = add_ln200_5_fu_852_p2[32'd1];

assign tmp_39_fu_1329_p4 = {{sum_tmp_V_fu_1323_p2[6:4]}};

assign tmp_41_fu_1359_p3 = add_ln204_2_fu_1263_p2[32'd8];

assign trunc_ln170_fu_361_p1 = select_ln165_fu_353_p3[10:0];

assign trunc_ln674_2_fu_727_p1 = quatizer_in_V_1_fu_664_p2[1:0];

assign trunc_ln674_4_fu_904_p1 = quatizer_in_V_fu_841_p2[1:0];

assign trunc_ln674_fu_550_p1 = quatizer_in_V_2_fu_487_p2[1:0];

assign trunc_ln75_1_fu_471_p4 = {{q_2nd_err_scale7_2_fu_440_p2[5:4]}};

assign trunc_ln75_2_fu_391_p0 = offset_buffer_V_q1;

assign trunc_ln75_2_fu_391_p1 = trunc_ln75_2_fu_391_p0[1:0];

assign trunc_ln75_3_fu_638_p4 = {{ap_phi_reg_pp0_iter4_p_Val2_s_reg_276[11:10]}};

assign trunc_ln75_4_fu_648_p4 = {{q_2nd_err_scale7_1_fu_611_p2[5:4]}};

assign trunc_ln75_5_fu_395_p0 = offset_buffer_V_1_q1;

assign trunc_ln75_5_fu_395_p1 = trunc_ln75_5_fu_395_p0[1:0];

assign trunc_ln75_6_fu_815_p4 = {{ap_phi_reg_pp0_iter4_p_Val2_s_reg_276[21:20]}};

assign trunc_ln75_7_fu_825_p4 = {{q_2nd_err_scale7_fu_788_p2[5:4]}};

assign trunc_ln75_8_fu_399_p0 = offset_buffer_V_2_q1;

assign trunc_ln75_8_fu_399_p1 = trunc_ln75_8_fu_399_p0[1:0];

assign trunc_ln75_fu_467_p1 = ap_phi_reg_pp0_iter4_p_Val2_s_reg_276[1:0];

assign zext_ln1541_1_fu_978_p1 = tmp_26_reg_1619;

assign zext_ln1541_2_fu_707_p1 = tmp_32_fu_699_p3;

assign zext_ln1541_3_fu_1119_p1 = tmp_32_reg_1661;

assign zext_ln1541_4_fu_884_p1 = tmp_38_fu_876_p3;

assign zext_ln1541_5_fu_1260_p1 = tmp_38_reg_1703;

assign zext_ln1541_fu_530_p1 = tmp_26_fu_522_p3;

assign zext_ln75_1_fu_630_p1 = in_pixel_1_fu_585_p4;

assign zext_ln75_2_fu_807_p1 = in_pixel_2_fu_762_p4;

assign zext_ln75_fu_459_p1 = in_pixel_fu_420_p1;

assign zext_ln97_cast_fu_287_p1 = zext_ln97;

always @ (posedge ap_clk) begin
    zext_ln97_cast_reg_1511[11] <= 1'b0;
end

endmodule //ISPPipeline_accel_xf_QuatizationDithering_Pipeline_LOOP_ROW_LOOP_COL
