
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : CDC-report
#     Report Created by: ICer
#     Report Created on:  Sun Aug 24 23:37:10 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : CDC Setup and Analysis Report 
#
################################################################################

################################################################################
# 
# This report consists of the following sections:
# A. Run Information  
#    This section lists the total time taken to run the design and the peak memory.
#    Also shows the list of user-specified parameters.
# B. Design Information 
#    This section lists the flat instances and flops in the design.
#    It also shows the count of blackboxes.
# C. Setup Information 
#    This section reports the total clocks and resets in the design.
# D. Setup Audit Information: To be reviewed for setup signoff 
#    This section reports result of the setup rules to ensure that 
#    a. Registers are properly clocked
#    b. no clocks are defined in the fanout of other clocks
#    c. BlackBoxes are properly constrained 
# E. Analysis and Verification: Structural CDC Violations 
#    This section reports results of the rules which ensure that
#    a. There is no meta-stability problem across clock-domain
#    b. All crossings involving quasi-static signals have been analyzed
# F. Analysis and Verification: Information 
#    This section reports the count of qualifiers specified by user
#    or auto-inferred by spyglass
# G. Analysis and Verification: Functional CDC Violations 
#    This section reports results of the rules which ensure that
#    a. There is no issue with correlated signals crossing clock domains
#    b. There is no data loss for signal crossing a fast clock domain to a 
#      slow clock domain
# H. Analysis and Verification: Asynchronous Reset Verification 
#    This section reports results of the rules which ensure that
#    a. Asynchronous resets have been properly synchronized in each domain
#    b. Asynchronous resets have been deasserted properly
#    c. All registers have been properly reset
# I. Hierarchical CDC Verification : Abstraction Validation
#    This section reports results of the rules which ensure that
#    a. All abstracted blocks are in sync with top-level constraints 
################################################################################

================================================================================
A. Run Information 
================================================================================

  Total Time (in sec)                                                      : 51
  Memory used (in KB)                                                      : 3397516
  User defined Parameter values :
  ------------------------------------------------------------------------------
    -enable_generated_clocks                                     :yes 
    -hier_wild_card                                              :no 
    -enable_mux_sync                                             :all 
    -enable_and_sync                                             :yes 
    -cdc_reduce_pessimism                                        :'+ignore_multi_domain' 
    -strict_sync_check                                           :yes 
    -allow_combo_logic                                           :yes 
    -handle_combo_arc                                            :yes 
    -enable_debug_data                                           :yes 
    -fa_vcdfulltrace                                             :allnets 
    -fa_msgmode                                                  :all 
    -reset_reduce_pessimism                                      :'+remove_overlap' 
    -distributed_fifo                                            :yes 



================================================================================
B. Design Information 
================================================================================

  Total Flat Instances in design                                           : 1098
  Number of registers in design                                            : 338
  Number of black-box (AnalyzeBBox)                                        : 0
      Black-boxes without definition or synthesis error (ErrorAnalyzeBBox) : 0



================================================================================
C. Setup Information 
================================================================================

 Number of total clocks                                                    : 3
    Number of user defined clocks                                          : 2
    Number of user defined generated clocks                                : 1
    Number of user defined virtual clocks                                  : 0
    Number of user defined domains                                         : 2
    Number of inferred clocks                                              : 0
    Number of black-box clocks                                             : 0
  Number of total resets                                                   : 1
    Number of user defined resets                                          : 1
    Number of BB resets                                                    : 0
  Number of set_case_analysis constraint                                   : 0
  Number of quasi_static constraint                                        : 0
  Number of assume_path constraint                                         : 0
  Number of cdc_false_path constraint                                      : 0

  For more details, refer to following files:
  --------------------------------------
   - clocks.csv
   - resets.csv
   - parameterList.csv



================================================================================
D. Setup Audit: To be reviewed for setup signoff 
================================================================================

  Number of registers missing clock definition (Clock_info03a)                                     : 0 
  Number of clock convergences on unselected MUX(Clock_info05)                                     : 0 
  Number of clock convergences at non-mux gate (Clock_info05b)                                     : 0 
  Number of multi-definition on clock (Clock_check07)                                              : 0 
  Number of registers missing asynchronous reset definition (Reset_info09a)                        : 0 
  Number of registers without asynchronous reset assertion (Reset_check12)                         : 0 
  Number of Constant functional flops in synchronous reset de-assert mode(Ar_syncrst_setupcheck01) : 0 
  Number of primary ports not associated with clocks (Setup_port01)                                : 1(25.00 %) 
  Number of black-boxes not fully constrained (Setup_blackbox01)                                   : 0 




================================================================================
E. Analysis and Verification: Structural CDC Violations
================================================================================

  Number of Scalar Signal Crossings                                          : 8
    Unsynchronized Scalar Signal Crossings (Ac_unsync01)                     : 8 
    Synchronized Scalar Signal Crossings (Ac_sync01)                         : 0 
  Number of Vector Signal Crossings                                          : 14
    Unsynchronized Vector Signal Crossings (Ac_unsync02)                     : 8 
    Synchronized Vector Signal Crossings (Ac_sync02)                         : 6 
  Number of quasi-static crossings                                           : 0 
  Number of crossings filtered by cdc_false_path                             : 0 
  Multi-sampled clock inputs (Clock_sync05)                                  : 0 
  Multi-Transitioned clocks (Clock_sync06)                                   : 0 
  Multi Synchronized control signal (Ac_coherency06)                         : 6 

  For more details, refer to following files:
  --------------------------------------
   - Ac_sync02.csv
   - Ac_unsync01.csv
   - Ac_unsync02.csv
   - Ac_coherency06.csv



================================================================================
F. Analysis and Verification: Information
================================================================================


  User-defined qualifiers used to synchronize data crossings                     : 0
  Inferred qualifiers used to synchronize data crossings                         : 2
  Qualifiers specified through abstract_port                                     : 0



================================================================================
G. Analysis and Verification: Functional CDC Violations
================================================================================

  Sequential Convergence of same domain synchronized signals (Ac_conv01)                                     : 1 
  Combinational Convergence of same domain synchronized signals (Ac_conv02)                                  : 2 
  Convergence of different domain synchronized signals (Ac_conv03)                                           : 0 
  Non-converging buses crossing domain (Ac_conv04)                                                           : 1 

  Data-loss for fast to slow synchronized control crossings (Ac_cdc01a)                                      : 1 
  Incorrect data-enable sequence in synchronized data crossings (Ac_datahold01a)                             : 3
  Glitches in synchronized control crossing paths (Ac_glitch03)                                              : 3 

  For more details, refer to following files:
  --------------------------------------
   - Ac_conv01.csv
   - Ac_conv02.csv
   - Ac_conv04.csv
   - Ac_cdc01a.csv
   - Ac_datahold01a.csv
   - Ac_glitch03.csv



================================================================================
H. Analysis and Verification: Asynchronous Reset Verification
================================================================================

   Asynchronous resets without reset synchronizers (Ar_unsync01)                 : 0 
   Asynchronous resets with reset synchronizers (Ar_sync01)                      : 3 
   Asynchronous resets with asynchronous deassertion (Ar_asyncdeassert01)        : 0 
   Asynchronous resets with synchronous deassertion (Ar_syncdeassert01)          : 3 
   Asynchronous resets synchronized multiple times in same domain (Reset_sync04) : 0 
   Asynchronous resets generated from a different domain (Reset_sync02)          : 0 
   Glitch due to asynchronous reset re-convergence (Ar_converge01)               : 0 

  For more details, refer to following files:
  --------------------------------------
   - Ar_sync01.csv
   - Ar_syncdeassert01.csv



================================================================================
I : Hierarchical Verification : Abstraction Validation 
================================================================================


================================================================================



