TimeQuest Timing Analyzer report for ram
Fri Jul 14 05:43:37 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ram                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 343.05 MHz ; 235.07 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -1.915 ; -30.640       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 2.646 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.627 ; -160.826              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.037     ; 2.843      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
; 2.646 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.037     ; 2.843      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADDR[*]     ; CLK        ; 3.676 ; 3.676 ; Rise       ; CLK             ;
;  ADDR[0]    ; CLK        ; 3.676 ; 3.676 ; Rise       ; CLK             ;
;  ADDR[1]    ; CLK        ; 3.152 ; 3.152 ; Rise       ; CLK             ;
;  ADDR[2]    ; CLK        ; 3.434 ; 3.434 ; Rise       ; CLK             ;
;  ADDR[3]    ; CLK        ; 3.423 ; 3.423 ; Rise       ; CLK             ;
;  ADDR[4]    ; CLK        ; 3.441 ; 3.441 ; Rise       ; CLK             ;
;  ADDR[5]    ; CLK        ; 3.214 ; 3.214 ; Rise       ; CLK             ;
;  ADDR[6]    ; CLK        ; 3.203 ; 3.203 ; Rise       ; CLK             ;
;  ADDR[7]    ; CLK        ; 3.165 ; 3.165 ; Rise       ; CLK             ;
; RD          ; CLK        ; 0.711 ; 0.711 ; Rise       ; CLK             ;
; WR          ; CLK        ; 0.836 ; 0.836 ; Rise       ; CLK             ;
; W_DATA[*]   ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  W_DATA[0]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  W_DATA[1]  ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  W_DATA[2]  ; CLK        ; 3.812 ; 3.812 ; Rise       ; CLK             ;
;  W_DATA[3]  ; CLK        ; 3.355 ; 3.355 ; Rise       ; CLK             ;
;  W_DATA[4]  ; CLK        ; 3.609 ; 3.609 ; Rise       ; CLK             ;
;  W_DATA[5]  ; CLK        ; 3.585 ; 3.585 ; Rise       ; CLK             ;
;  W_DATA[6]  ; CLK        ; 3.821 ; 3.821 ; Rise       ; CLK             ;
;  W_DATA[7]  ; CLK        ; 3.818 ; 3.818 ; Rise       ; CLK             ;
;  W_DATA[8]  ; CLK        ; 3.362 ; 3.362 ; Rise       ; CLK             ;
;  W_DATA[9]  ; CLK        ; 3.395 ; 3.395 ; Rise       ; CLK             ;
;  W_DATA[10] ; CLK        ; 3.820 ; 3.820 ; Rise       ; CLK             ;
;  W_DATA[11] ; CLK        ; 3.601 ; 3.601 ; Rise       ; CLK             ;
;  W_DATA[12] ; CLK        ; 3.368 ; 3.368 ; Rise       ; CLK             ;
;  W_DATA[13] ; CLK        ; 3.807 ; 3.807 ; Rise       ; CLK             ;
;  W_DATA[14] ; CLK        ; 3.579 ; 3.579 ; Rise       ; CLK             ;
;  W_DATA[15] ; CLK        ; 3.388 ; 3.388 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADDR[*]     ; CLK        ; -2.855 ; -2.855 ; Rise       ; CLK             ;
;  ADDR[0]    ; CLK        ; -3.381 ; -3.381 ; Rise       ; CLK             ;
;  ADDR[1]    ; CLK        ; -2.855 ; -2.855 ; Rise       ; CLK             ;
;  ADDR[2]    ; CLK        ; -3.137 ; -3.137 ; Rise       ; CLK             ;
;  ADDR[3]    ; CLK        ; -3.126 ; -3.126 ; Rise       ; CLK             ;
;  ADDR[4]    ; CLK        ; -3.144 ; -3.144 ; Rise       ; CLK             ;
;  ADDR[5]    ; CLK        ; -2.917 ; -2.917 ; Rise       ; CLK             ;
;  ADDR[6]    ; CLK        ; -2.906 ; -2.906 ; Rise       ; CLK             ;
;  ADDR[7]    ; CLK        ; -2.868 ; -2.868 ; Rise       ; CLK             ;
; RD          ; CLK        ; -0.094 ; -0.094 ; Rise       ; CLK             ;
; WR          ; CLK        ; -0.219 ; -0.219 ; Rise       ; CLK             ;
; W_DATA[*]   ; CLK        ; -3.086 ; -3.086 ; Rise       ; CLK             ;
;  W_DATA[0]  ; CLK        ; -3.567 ; -3.567 ; Rise       ; CLK             ;
;  W_DATA[1]  ; CLK        ; -3.302 ; -3.302 ; Rise       ; CLK             ;
;  W_DATA[2]  ; CLK        ; -3.543 ; -3.543 ; Rise       ; CLK             ;
;  W_DATA[3]  ; CLK        ; -3.086 ; -3.086 ; Rise       ; CLK             ;
;  W_DATA[4]  ; CLK        ; -3.340 ; -3.340 ; Rise       ; CLK             ;
;  W_DATA[5]  ; CLK        ; -3.316 ; -3.316 ; Rise       ; CLK             ;
;  W_DATA[6]  ; CLK        ; -3.552 ; -3.552 ; Rise       ; CLK             ;
;  W_DATA[7]  ; CLK        ; -3.549 ; -3.549 ; Rise       ; CLK             ;
;  W_DATA[8]  ; CLK        ; -3.093 ; -3.093 ; Rise       ; CLK             ;
;  W_DATA[9]  ; CLK        ; -3.126 ; -3.126 ; Rise       ; CLK             ;
;  W_DATA[10] ; CLK        ; -3.551 ; -3.551 ; Rise       ; CLK             ;
;  W_DATA[11] ; CLK        ; -3.332 ; -3.332 ; Rise       ; CLK             ;
;  W_DATA[12] ; CLK        ; -3.099 ; -3.099 ; Rise       ; CLK             ;
;  W_DATA[13] ; CLK        ; -3.538 ; -3.538 ; Rise       ; CLK             ;
;  W_DATA[14] ; CLK        ; -3.310 ; -3.310 ; Rise       ; CLK             ;
;  W_DATA[15] ; CLK        ; -3.119 ; -3.119 ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; R_DATA[*]   ; CLK        ; 10.267 ; 10.267 ; Rise       ; CLK             ;
;  R_DATA[0]  ; CLK        ; 10.001 ; 10.001 ; Rise       ; CLK             ;
;  R_DATA[1]  ; CLK        ; 9.285  ; 9.285  ; Rise       ; CLK             ;
;  R_DATA[2]  ; CLK        ; 9.944  ; 9.944  ; Rise       ; CLK             ;
;  R_DATA[3]  ; CLK        ; 9.960  ; 9.960  ; Rise       ; CLK             ;
;  R_DATA[4]  ; CLK        ; 9.713  ; 9.713  ; Rise       ; CLK             ;
;  R_DATA[5]  ; CLK        ; 9.518  ; 9.518  ; Rise       ; CLK             ;
;  R_DATA[6]  ; CLK        ; 9.795  ; 9.795  ; Rise       ; CLK             ;
;  R_DATA[7]  ; CLK        ; 10.246 ; 10.246 ; Rise       ; CLK             ;
;  R_DATA[8]  ; CLK        ; 10.000 ; 10.000 ; Rise       ; CLK             ;
;  R_DATA[9]  ; CLK        ; 9.998  ; 9.998  ; Rise       ; CLK             ;
;  R_DATA[10] ; CLK        ; 9.520  ; 9.520  ; Rise       ; CLK             ;
;  R_DATA[11] ; CLK        ; 9.535  ; 9.535  ; Rise       ; CLK             ;
;  R_DATA[12] ; CLK        ; 9.809  ; 9.809  ; Rise       ; CLK             ;
;  R_DATA[13] ; CLK        ; 10.267 ; 10.267 ; Rise       ; CLK             ;
;  R_DATA[14] ; CLK        ; 9.523  ; 9.523  ; Rise       ; CLK             ;
;  R_DATA[15] ; CLK        ; 10.012 ; 10.012 ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; R_DATA[*]   ; CLK        ; 9.285  ; 9.285  ; Rise       ; CLK             ;
;  R_DATA[0]  ; CLK        ; 10.001 ; 10.001 ; Rise       ; CLK             ;
;  R_DATA[1]  ; CLK        ; 9.285  ; 9.285  ; Rise       ; CLK             ;
;  R_DATA[2]  ; CLK        ; 9.944  ; 9.944  ; Rise       ; CLK             ;
;  R_DATA[3]  ; CLK        ; 9.960  ; 9.960  ; Rise       ; CLK             ;
;  R_DATA[4]  ; CLK        ; 9.713  ; 9.713  ; Rise       ; CLK             ;
;  R_DATA[5]  ; CLK        ; 9.518  ; 9.518  ; Rise       ; CLK             ;
;  R_DATA[6]  ; CLK        ; 9.795  ; 9.795  ; Rise       ; CLK             ;
;  R_DATA[7]  ; CLK        ; 10.246 ; 10.246 ; Rise       ; CLK             ;
;  R_DATA[8]  ; CLK        ; 10.000 ; 10.000 ; Rise       ; CLK             ;
;  R_DATA[9]  ; CLK        ; 9.998  ; 9.998  ; Rise       ; CLK             ;
;  R_DATA[10] ; CLK        ; 9.520  ; 9.520  ; Rise       ; CLK             ;
;  R_DATA[11] ; CLK        ; 9.535  ; 9.535  ; Rise       ; CLK             ;
;  R_DATA[12] ; CLK        ; 9.809  ; 9.809  ; Rise       ; CLK             ;
;  R_DATA[13] ; CLK        ; 10.267 ; 10.267 ; Rise       ; CLK             ;
;  R_DATA[14] ; CLK        ; 9.523  ; 9.523  ; Rise       ; CLK             ;
;  R_DATA[15] ; CLK        ; 10.012 ; 10.012 ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -1.457 ; -23.312       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 2.318 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.627 ; -160.826              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ; CLK          ; CLK         ; 1.000        ; -0.018     ; 2.438      ;
+--------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ; CLK          ; CLK         ; 0.000        ; -0.018     ; 2.438      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a10~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a11~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a12~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a13~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a14~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a15~portb_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a8~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; altsyncram:memory_rtl_0|altsyncram_cod1:auto_generated|altsyncram_ebh1:altsyncram1|ram_block2a9~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADDR[*]     ; CLK        ; 1.925  ; 1.925  ; Rise       ; CLK             ;
;  ADDR[0]    ; CLK        ; 1.925  ; 1.925  ; Rise       ; CLK             ;
;  ADDR[1]    ; CLK        ; 1.659  ; 1.659  ; Rise       ; CLK             ;
;  ADDR[2]    ; CLK        ; 1.810  ; 1.810  ; Rise       ; CLK             ;
;  ADDR[3]    ; CLK        ; 1.802  ; 1.802  ; Rise       ; CLK             ;
;  ADDR[4]    ; CLK        ; 1.813  ; 1.813  ; Rise       ; CLK             ;
;  ADDR[5]    ; CLK        ; 1.720  ; 1.720  ; Rise       ; CLK             ;
;  ADDR[6]    ; CLK        ; 1.720  ; 1.720  ; Rise       ; CLK             ;
;  ADDR[7]    ; CLK        ; 1.671  ; 1.671  ; Rise       ; CLK             ;
; RD          ; CLK        ; -0.004 ; -0.004 ; Rise       ; CLK             ;
; WR          ; CLK        ; 0.073  ; 0.073  ; Rise       ; CLK             ;
; W_DATA[*]   ; CLK        ; 1.992  ; 1.992  ; Rise       ; CLK             ;
;  W_DATA[0]  ; CLK        ; 1.992  ; 1.992  ; Rise       ; CLK             ;
;  W_DATA[1]  ; CLK        ; 1.852  ; 1.852  ; Rise       ; CLK             ;
;  W_DATA[2]  ; CLK        ; 1.973  ; 1.973  ; Rise       ; CLK             ;
;  W_DATA[3]  ; CLK        ; 1.760  ; 1.760  ; Rise       ; CLK             ;
;  W_DATA[4]  ; CLK        ; 1.887  ; 1.887  ; Rise       ; CLK             ;
;  W_DATA[5]  ; CLK        ; 1.862  ; 1.862  ; Rise       ; CLK             ;
;  W_DATA[6]  ; CLK        ; 1.967  ; 1.967  ; Rise       ; CLK             ;
;  W_DATA[7]  ; CLK        ; 1.968  ; 1.968  ; Rise       ; CLK             ;
;  W_DATA[8]  ; CLK        ; 1.765  ; 1.765  ; Rise       ; CLK             ;
;  W_DATA[9]  ; CLK        ; 1.790  ; 1.790  ; Rise       ; CLK             ;
;  W_DATA[10] ; CLK        ; 1.975  ; 1.975  ; Rise       ; CLK             ;
;  W_DATA[11] ; CLK        ; 1.878  ; 1.878  ; Rise       ; CLK             ;
;  W_DATA[12] ; CLK        ; 1.775  ; 1.775  ; Rise       ; CLK             ;
;  W_DATA[13] ; CLK        ; 1.964  ; 1.964  ; Rise       ; CLK             ;
;  W_DATA[14] ; CLK        ; 1.862  ; 1.862  ; Rise       ; CLK             ;
;  W_DATA[15] ; CLK        ; 1.788  ; 1.788  ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADDR[*]     ; CLK        ; -1.516 ; -1.516 ; Rise       ; CLK             ;
;  ADDR[0]    ; CLK        ; -1.782 ; -1.782 ; Rise       ; CLK             ;
;  ADDR[1]    ; CLK        ; -1.516 ; -1.516 ; Rise       ; CLK             ;
;  ADDR[2]    ; CLK        ; -1.667 ; -1.667 ; Rise       ; CLK             ;
;  ADDR[3]    ; CLK        ; -1.659 ; -1.659 ; Rise       ; CLK             ;
;  ADDR[4]    ; CLK        ; -1.670 ; -1.670 ; Rise       ; CLK             ;
;  ADDR[5]    ; CLK        ; -1.577 ; -1.577 ; Rise       ; CLK             ;
;  ADDR[6]    ; CLK        ; -1.577 ; -1.577 ; Rise       ; CLK             ;
;  ADDR[7]    ; CLK        ; -1.528 ; -1.528 ; Rise       ; CLK             ;
; RD          ; CLK        ; 0.364  ; 0.364  ; Rise       ; CLK             ;
; WR          ; CLK        ; 0.287  ; 0.287  ; Rise       ; CLK             ;
; W_DATA[*]   ; CLK        ; -1.621 ; -1.621 ; Rise       ; CLK             ;
;  W_DATA[0]  ; CLK        ; -1.853 ; -1.853 ; Rise       ; CLK             ;
;  W_DATA[1]  ; CLK        ; -1.713 ; -1.713 ; Rise       ; CLK             ;
;  W_DATA[2]  ; CLK        ; -1.834 ; -1.834 ; Rise       ; CLK             ;
;  W_DATA[3]  ; CLK        ; -1.621 ; -1.621 ; Rise       ; CLK             ;
;  W_DATA[4]  ; CLK        ; -1.748 ; -1.748 ; Rise       ; CLK             ;
;  W_DATA[5]  ; CLK        ; -1.723 ; -1.723 ; Rise       ; CLK             ;
;  W_DATA[6]  ; CLK        ; -1.828 ; -1.828 ; Rise       ; CLK             ;
;  W_DATA[7]  ; CLK        ; -1.829 ; -1.829 ; Rise       ; CLK             ;
;  W_DATA[8]  ; CLK        ; -1.626 ; -1.626 ; Rise       ; CLK             ;
;  W_DATA[9]  ; CLK        ; -1.651 ; -1.651 ; Rise       ; CLK             ;
;  W_DATA[10] ; CLK        ; -1.836 ; -1.836 ; Rise       ; CLK             ;
;  W_DATA[11] ; CLK        ; -1.739 ; -1.739 ; Rise       ; CLK             ;
;  W_DATA[12] ; CLK        ; -1.636 ; -1.636 ; Rise       ; CLK             ;
;  W_DATA[13] ; CLK        ; -1.825 ; -1.825 ; Rise       ; CLK             ;
;  W_DATA[14] ; CLK        ; -1.723 ; -1.723 ; Rise       ; CLK             ;
;  W_DATA[15] ; CLK        ; -1.649 ; -1.649 ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; R_DATA[*]   ; CLK        ; 6.020 ; 6.020 ; Rise       ; CLK             ;
;  R_DATA[0]  ; CLK        ; 5.879 ; 5.879 ; Rise       ; CLK             ;
;  R_DATA[1]  ; CLK        ; 5.551 ; 5.551 ; Rise       ; CLK             ;
;  R_DATA[2]  ; CLK        ; 5.898 ; 5.898 ; Rise       ; CLK             ;
;  R_DATA[3]  ; CLK        ; 5.853 ; 5.853 ; Rise       ; CLK             ;
;  R_DATA[4]  ; CLK        ; 5.735 ; 5.735 ; Rise       ; CLK             ;
;  R_DATA[5]  ; CLK        ; 5.663 ; 5.663 ; Rise       ; CLK             ;
;  R_DATA[6]  ; CLK        ; 5.789 ; 5.789 ; Rise       ; CLK             ;
;  R_DATA[7]  ; CLK        ; 6.004 ; 6.004 ; Rise       ; CLK             ;
;  R_DATA[8]  ; CLK        ; 5.887 ; 5.887 ; Rise       ; CLK             ;
;  R_DATA[9]  ; CLK        ; 5.882 ; 5.882 ; Rise       ; CLK             ;
;  R_DATA[10] ; CLK        ; 5.655 ; 5.655 ; Rise       ; CLK             ;
;  R_DATA[11] ; CLK        ; 5.671 ; 5.671 ; Rise       ; CLK             ;
;  R_DATA[12] ; CLK        ; 5.806 ; 5.806 ; Rise       ; CLK             ;
;  R_DATA[13] ; CLK        ; 6.020 ; 6.020 ; Rise       ; CLK             ;
;  R_DATA[14] ; CLK        ; 5.669 ; 5.669 ; Rise       ; CLK             ;
;  R_DATA[15] ; CLK        ; 5.895 ; 5.895 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; R_DATA[*]   ; CLK        ; 5.551 ; 5.551 ; Rise       ; CLK             ;
;  R_DATA[0]  ; CLK        ; 5.879 ; 5.879 ; Rise       ; CLK             ;
;  R_DATA[1]  ; CLK        ; 5.551 ; 5.551 ; Rise       ; CLK             ;
;  R_DATA[2]  ; CLK        ; 5.898 ; 5.898 ; Rise       ; CLK             ;
;  R_DATA[3]  ; CLK        ; 5.853 ; 5.853 ; Rise       ; CLK             ;
;  R_DATA[4]  ; CLK        ; 5.735 ; 5.735 ; Rise       ; CLK             ;
;  R_DATA[5]  ; CLK        ; 5.663 ; 5.663 ; Rise       ; CLK             ;
;  R_DATA[6]  ; CLK        ; 5.789 ; 5.789 ; Rise       ; CLK             ;
;  R_DATA[7]  ; CLK        ; 6.004 ; 6.004 ; Rise       ; CLK             ;
;  R_DATA[8]  ; CLK        ; 5.887 ; 5.887 ; Rise       ; CLK             ;
;  R_DATA[9]  ; CLK        ; 5.882 ; 5.882 ; Rise       ; CLK             ;
;  R_DATA[10] ; CLK        ; 5.655 ; 5.655 ; Rise       ; CLK             ;
;  R_DATA[11] ; CLK        ; 5.671 ; 5.671 ; Rise       ; CLK             ;
;  R_DATA[12] ; CLK        ; 5.806 ; 5.806 ; Rise       ; CLK             ;
;  R_DATA[13] ; CLK        ; 6.020 ; 6.020 ; Rise       ; CLK             ;
;  R_DATA[14] ; CLK        ; 5.669 ; 5.669 ; Rise       ; CLK             ;
;  R_DATA[15] ; CLK        ; 5.895 ; 5.895 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.915  ; 2.318 ; N/A      ; N/A     ; -1.627              ;
;  CLK             ; -1.915  ; 2.318 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -30.64  ; 0.0   ; 0.0      ; 0.0     ; -160.826            ;
;  CLK             ; -30.640 ; 0.000 ; N/A      ; N/A     ; -160.826            ;
+------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ADDR[*]     ; CLK        ; 3.676 ; 3.676 ; Rise       ; CLK             ;
;  ADDR[0]    ; CLK        ; 3.676 ; 3.676 ; Rise       ; CLK             ;
;  ADDR[1]    ; CLK        ; 3.152 ; 3.152 ; Rise       ; CLK             ;
;  ADDR[2]    ; CLK        ; 3.434 ; 3.434 ; Rise       ; CLK             ;
;  ADDR[3]    ; CLK        ; 3.423 ; 3.423 ; Rise       ; CLK             ;
;  ADDR[4]    ; CLK        ; 3.441 ; 3.441 ; Rise       ; CLK             ;
;  ADDR[5]    ; CLK        ; 3.214 ; 3.214 ; Rise       ; CLK             ;
;  ADDR[6]    ; CLK        ; 3.203 ; 3.203 ; Rise       ; CLK             ;
;  ADDR[7]    ; CLK        ; 3.165 ; 3.165 ; Rise       ; CLK             ;
; RD          ; CLK        ; 0.711 ; 0.711 ; Rise       ; CLK             ;
; WR          ; CLK        ; 0.836 ; 0.836 ; Rise       ; CLK             ;
; W_DATA[*]   ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  W_DATA[0]  ; CLK        ; 3.836 ; 3.836 ; Rise       ; CLK             ;
;  W_DATA[1]  ; CLK        ; 3.571 ; 3.571 ; Rise       ; CLK             ;
;  W_DATA[2]  ; CLK        ; 3.812 ; 3.812 ; Rise       ; CLK             ;
;  W_DATA[3]  ; CLK        ; 3.355 ; 3.355 ; Rise       ; CLK             ;
;  W_DATA[4]  ; CLK        ; 3.609 ; 3.609 ; Rise       ; CLK             ;
;  W_DATA[5]  ; CLK        ; 3.585 ; 3.585 ; Rise       ; CLK             ;
;  W_DATA[6]  ; CLK        ; 3.821 ; 3.821 ; Rise       ; CLK             ;
;  W_DATA[7]  ; CLK        ; 3.818 ; 3.818 ; Rise       ; CLK             ;
;  W_DATA[8]  ; CLK        ; 3.362 ; 3.362 ; Rise       ; CLK             ;
;  W_DATA[9]  ; CLK        ; 3.395 ; 3.395 ; Rise       ; CLK             ;
;  W_DATA[10] ; CLK        ; 3.820 ; 3.820 ; Rise       ; CLK             ;
;  W_DATA[11] ; CLK        ; 3.601 ; 3.601 ; Rise       ; CLK             ;
;  W_DATA[12] ; CLK        ; 3.368 ; 3.368 ; Rise       ; CLK             ;
;  W_DATA[13] ; CLK        ; 3.807 ; 3.807 ; Rise       ; CLK             ;
;  W_DATA[14] ; CLK        ; 3.579 ; 3.579 ; Rise       ; CLK             ;
;  W_DATA[15] ; CLK        ; 3.388 ; 3.388 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ADDR[*]     ; CLK        ; -1.516 ; -1.516 ; Rise       ; CLK             ;
;  ADDR[0]    ; CLK        ; -1.782 ; -1.782 ; Rise       ; CLK             ;
;  ADDR[1]    ; CLK        ; -1.516 ; -1.516 ; Rise       ; CLK             ;
;  ADDR[2]    ; CLK        ; -1.667 ; -1.667 ; Rise       ; CLK             ;
;  ADDR[3]    ; CLK        ; -1.659 ; -1.659 ; Rise       ; CLK             ;
;  ADDR[4]    ; CLK        ; -1.670 ; -1.670 ; Rise       ; CLK             ;
;  ADDR[5]    ; CLK        ; -1.577 ; -1.577 ; Rise       ; CLK             ;
;  ADDR[6]    ; CLK        ; -1.577 ; -1.577 ; Rise       ; CLK             ;
;  ADDR[7]    ; CLK        ; -1.528 ; -1.528 ; Rise       ; CLK             ;
; RD          ; CLK        ; 0.364  ; 0.364  ; Rise       ; CLK             ;
; WR          ; CLK        ; 0.287  ; 0.287  ; Rise       ; CLK             ;
; W_DATA[*]   ; CLK        ; -1.621 ; -1.621 ; Rise       ; CLK             ;
;  W_DATA[0]  ; CLK        ; -1.853 ; -1.853 ; Rise       ; CLK             ;
;  W_DATA[1]  ; CLK        ; -1.713 ; -1.713 ; Rise       ; CLK             ;
;  W_DATA[2]  ; CLK        ; -1.834 ; -1.834 ; Rise       ; CLK             ;
;  W_DATA[3]  ; CLK        ; -1.621 ; -1.621 ; Rise       ; CLK             ;
;  W_DATA[4]  ; CLK        ; -1.748 ; -1.748 ; Rise       ; CLK             ;
;  W_DATA[5]  ; CLK        ; -1.723 ; -1.723 ; Rise       ; CLK             ;
;  W_DATA[6]  ; CLK        ; -1.828 ; -1.828 ; Rise       ; CLK             ;
;  W_DATA[7]  ; CLK        ; -1.829 ; -1.829 ; Rise       ; CLK             ;
;  W_DATA[8]  ; CLK        ; -1.626 ; -1.626 ; Rise       ; CLK             ;
;  W_DATA[9]  ; CLK        ; -1.651 ; -1.651 ; Rise       ; CLK             ;
;  W_DATA[10] ; CLK        ; -1.836 ; -1.836 ; Rise       ; CLK             ;
;  W_DATA[11] ; CLK        ; -1.739 ; -1.739 ; Rise       ; CLK             ;
;  W_DATA[12] ; CLK        ; -1.636 ; -1.636 ; Rise       ; CLK             ;
;  W_DATA[13] ; CLK        ; -1.825 ; -1.825 ; Rise       ; CLK             ;
;  W_DATA[14] ; CLK        ; -1.723 ; -1.723 ; Rise       ; CLK             ;
;  W_DATA[15] ; CLK        ; -1.649 ; -1.649 ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; R_DATA[*]   ; CLK        ; 10.267 ; 10.267 ; Rise       ; CLK             ;
;  R_DATA[0]  ; CLK        ; 10.001 ; 10.001 ; Rise       ; CLK             ;
;  R_DATA[1]  ; CLK        ; 9.285  ; 9.285  ; Rise       ; CLK             ;
;  R_DATA[2]  ; CLK        ; 9.944  ; 9.944  ; Rise       ; CLK             ;
;  R_DATA[3]  ; CLK        ; 9.960  ; 9.960  ; Rise       ; CLK             ;
;  R_DATA[4]  ; CLK        ; 9.713  ; 9.713  ; Rise       ; CLK             ;
;  R_DATA[5]  ; CLK        ; 9.518  ; 9.518  ; Rise       ; CLK             ;
;  R_DATA[6]  ; CLK        ; 9.795  ; 9.795  ; Rise       ; CLK             ;
;  R_DATA[7]  ; CLK        ; 10.246 ; 10.246 ; Rise       ; CLK             ;
;  R_DATA[8]  ; CLK        ; 10.000 ; 10.000 ; Rise       ; CLK             ;
;  R_DATA[9]  ; CLK        ; 9.998  ; 9.998  ; Rise       ; CLK             ;
;  R_DATA[10] ; CLK        ; 9.520  ; 9.520  ; Rise       ; CLK             ;
;  R_DATA[11] ; CLK        ; 9.535  ; 9.535  ; Rise       ; CLK             ;
;  R_DATA[12] ; CLK        ; 9.809  ; 9.809  ; Rise       ; CLK             ;
;  R_DATA[13] ; CLK        ; 10.267 ; 10.267 ; Rise       ; CLK             ;
;  R_DATA[14] ; CLK        ; 9.523  ; 9.523  ; Rise       ; CLK             ;
;  R_DATA[15] ; CLK        ; 10.012 ; 10.012 ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; R_DATA[*]   ; CLK        ; 5.551 ; 5.551 ; Rise       ; CLK             ;
;  R_DATA[0]  ; CLK        ; 5.879 ; 5.879 ; Rise       ; CLK             ;
;  R_DATA[1]  ; CLK        ; 5.551 ; 5.551 ; Rise       ; CLK             ;
;  R_DATA[2]  ; CLK        ; 5.898 ; 5.898 ; Rise       ; CLK             ;
;  R_DATA[3]  ; CLK        ; 5.853 ; 5.853 ; Rise       ; CLK             ;
;  R_DATA[4]  ; CLK        ; 5.735 ; 5.735 ; Rise       ; CLK             ;
;  R_DATA[5]  ; CLK        ; 5.663 ; 5.663 ; Rise       ; CLK             ;
;  R_DATA[6]  ; CLK        ; 5.789 ; 5.789 ; Rise       ; CLK             ;
;  R_DATA[7]  ; CLK        ; 6.004 ; 6.004 ; Rise       ; CLK             ;
;  R_DATA[8]  ; CLK        ; 5.887 ; 5.887 ; Rise       ; CLK             ;
;  R_DATA[9]  ; CLK        ; 5.882 ; 5.882 ; Rise       ; CLK             ;
;  R_DATA[10] ; CLK        ; 5.655 ; 5.655 ; Rise       ; CLK             ;
;  R_DATA[11] ; CLK        ; 5.671 ; 5.671 ; Rise       ; CLK             ;
;  R_DATA[12] ; CLK        ; 5.806 ; 5.806 ; Rise       ; CLK             ;
;  R_DATA[13] ; CLK        ; 6.020 ; 6.020 ; Rise       ; CLK             ;
;  R_DATA[14] ; CLK        ; 5.669 ; 5.669 ; Rise       ; CLK             ;
;  R_DATA[15] ; CLK        ; 5.895 ; 5.895 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 98    ; 98   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 14 05:43:36 2023
Info: Command: quartus_sta ram -c ram
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.915
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.915       -30.640 CLK 
Info (332146): Worst-case hold slack is 2.646
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.646         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -160.826 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -23.312 CLK 
Info (332146): Worst-case hold slack is 2.318
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.318         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -160.826 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4537 megabytes
    Info: Processing ended: Fri Jul 14 05:43:37 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


