[
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "98b8b0d0aa0ca7b24d607fe41bd91a2394de1b73",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/98b8b0d0aa0ca7b24d607fe41bd91a2394de1b73"
  },
  {
    "path": "Figures",
    "mode": "040000",
    "type": "tree",
    "sha": "519cb5889b1775692dcce585c7cd356b18d96eb4",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/519cb5889b1775692dcce585c7cd356b18d96eb4"
  },
  {
    "path": "Guide to HDL Coding Styles for Synthesis",
    "mode": "040000",
    "type": "tree",
    "sha": "48c196b40d9769cd55cafb960cd418aae94001aa",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/48c196b40d9769cd55cafb960cd418aae94001aa"
  },
  {
    "path": "HDL Compiler for Verilog Reference Manual",
    "mode": "040000",
    "type": "tree",
    "sha": "0b0d68b122f0215e486595e10ffc7f1f5009f32b",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/0b0d68b122f0215e486595e10ffc7f1f5009f32b"
  },
  {
    "path": "IC Compiler II",
    "mode": "040000",
    "type": "tree",
    "sha": "66e511124a222ecd12869c24fa1cae5cde7d79b4",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/66e511124a222ecd12869c24fa1cae5cde7d79b4"
  },
  {
    "path": "IC Compiler",
    "mode": "040000",
    "type": "tree",
    "sha": "73a0705b87434765adf91546f00fdeb23e57b281",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/73a0705b87434765adf91546f00fdeb23e57b281"
  },
  {
    "path": "LEF2FRAM",
    "mode": "040000",
    "type": "tree",
    "sha": "6e822e461ef7caa5783e7cdfa620e1ebae540f95",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/6e822e461ef7caa5783e7cdfa620e1ebae540f95"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "b6062e06c0288a942dc0a51b0a0d6b2c4e83e957",
    "size": 1073,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/b6062e06c0288a942dc0a51b0a0d6b2c4e83e957"
  },
  {
    "path": "Logo.pl",
    "mode": "100644",
    "type": "blob",
    "sha": "f1401a4b0c836922d9cf6b067552ea127f308f5a",
    "size": 2237,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/f1401a4b0c836922d9cf6b067552ea127f308f5a"
  },
  {
    "path": "MY-Design",
    "mode": "040000",
    "type": "tree",
    "sha": "feabee6fa2d57fb4d55f01f26430d3db68204cd3",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/feabee6fa2d57fb4d55f01f26430d3db68204cd3"
  },
  {
    "path": "PrimeTime",
    "mode": "040000",
    "type": "tree",
    "sha": "008cf4774aea38a6299035b5ce815539acf9e772",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/008cf4774aea38a6299035b5ce815539acf9e772"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "df20222d7effaddf4048de94c0bb8cd3368a8cf0",
    "size": 13993,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/df20222d7effaddf4048de94c0bb8cd3368a8cf0"
  },
  {
    "path": "cmsdk",
    "mode": "040000",
    "type": "tree",
    "sha": "d5e0b3228e1bf371f5e0c7fb188b4ce44545a245",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/d5e0b3228e1bf371f5e0c7fb188b4ce44545a245"
  },
  {
    "path": "good online sites and books for learning ASIC Design",
    "mode": "040000",
    "type": "tree",
    "sha": "49f8dddc270f8bf0d39e0dc6f3d84188db7343cb",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/49f8dddc270f8bf0d39e0dc6f3d84188db7343cb"
  },
  {
    "path": "inputs_for_primeTime.zip",
    "mode": "100644",
    "type": "blob",
    "sha": "e56fef9cb14083f620c2472375dfe5781465788c",
    "size": 3082940,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/e56fef9cb14083f620c2472375dfe5781465788c"
  },
  {
    "path": "lef_layer_tf_number_mapper.pl",
    "mode": "100644",
    "type": "blob",
    "sha": "7fc880081486c9b5783604d692e80bd75f8a0b34",
    "size": 5658,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/7fc880081486c9b5783604d692e80bd75f8a0b34"
  },
  {
    "path": "low_power.upf",
    "mode": "100644",
    "type": "blob",
    "sha": "7275d29181e117bd72aac684ed08339134aacf4a",
    "size": 1838,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/7275d29181e117bd72aac684ed08339134aacf4a"
  },
  {
    "path": "memories",
    "mode": "040000",
    "type": "tree",
    "sha": "004bce16e3ad09f47c63154e5dc6eb5a25dffefc",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/004bce16e3ad09f47c63154e5dc6eb5a25dffefc"
  },
  {
    "path": "mentor_scripts",
    "mode": "040000",
    "type": "tree",
    "sha": "28633ec392e6a274f8df0baf90661be115201420",
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/trees/28633ec392e6a274f8df0baf90661be115201420"
  },
  {
    "path": "yosys_manual.pdf",
    "mode": "100644",
    "type": "blob",
    "sha": "a04a5c1decd45fdca737587f89f657dfd7562e30",
    "size": 1174135,
    "url": "https://api.github.com/repos/abdelazeem201/ASIC-Design-Roadmap/git/blobs/a04a5c1decd45fdca737587f89f657dfd7562e30"
  }
]