# do week4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:19:20 on Sep 26,2023
# vlog -work work week4.vo 
# -- Compiling module double_four_bit_register
# 
# Top level modules:
# 	double_four_bit_register
# End time: 20:19:20 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:19:20 on Sep 26,2023
# vlog -work work double_four_bit_register.vwf.vt 
# -- Compiling module double_four_bit_register_vlg_vec_tst
# 
# Top level modules:
# 	double_four_bit_register_vlg_vec_tst
# End time: 20:19:20 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.double_four_bit_register_vlg_vec_tst 
# Start time: 20:19:20 on Sep 26,2023
# Loading work.double_four_bit_register_vlg_vec_tst
# Loading work.double_four_bit_register
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Note: $finish    : double_four_bit_register.vwf.vt(71)
#    Time: 1 us  Iteration: 0  Instance: /double_four_bit_register_vlg_vec_tst
# End time: 20:19:21 on Sep 26,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
