# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.cache/wt [current_project]
set_property parent.project_path D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/ip_repo [current_project]
set_property ip_cache_permissions disable [current_project]
add_files D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/imports/system_ability_2018/ram_init_os.coe
read_verilog -library xil_defaultlib D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v
add_files D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_ahblite_axi_bridge_0_0/MIPSfpga_system_ahblite_axi_bridge_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_bram_ctrl_0_0/MIPSfpga_system_axi_bram_ctrl_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0_board.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_blk_mem_gen_0_0/MIPSfpga_system_blk_mem_gen_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0_board.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0_board.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_xbar_0/MIPSfpga_system_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1_board.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_5/MIPSfpga_system_auto_ds_5_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_5/MIPSfpga_system_auto_ds_5_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_5/MIPSfpga_system_auto_ds_5_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_4/MIPSfpga_system_auto_pc_4_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_4/MIPSfpga_system_auto_ds_4_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_4/MIPSfpga_system_auto_ds_4_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_4/MIPSfpga_system_auto_ds_4_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_3/MIPSfpga_system_auto_pc_3_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_3/MIPSfpga_system_auto_ds_3_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_3/MIPSfpga_system_auto_ds_3_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_3/MIPSfpga_system_auto_ds_3_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_2/MIPSfpga_system_auto_pc_2_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_cc_0/MIPSfpga_system_auto_cc_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_cc_0/MIPSfpga_system_auto_cc_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_cc_0/MIPSfpga_system_auto_cc_0_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_2/MIPSfpga_system_auto_ds_2_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_2/MIPSfpga_system_auto_ds_2_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_2/MIPSfpga_system_auto_ds_2_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_1/MIPSfpga_system_auto_pc_1_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_1/MIPSfpga_system_auto_ds_1_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_1/MIPSfpga_system_auto_ds_1_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_1/MIPSfpga_system_auto_ds_1_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_0/MIPSfpga_system_auto_ds_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_0/MIPSfpga_system_auto_ds_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_ds_0/MIPSfpga_system_auto_ds_0_ooc.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_pc_0/MIPSfpga_system_auto_pc_0_ooc.xdc]
set_property used_in_synthesis false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_us_0/MIPSfpga_system_auto_us_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_us_0/MIPSfpga_system_auto_us_0_clocks.xdc]
set_property used_in_implementation false [get_files -all d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_auto_us_0/MIPSfpga_system_auto_us_0_ooc.xdc]
set_property used_in_implementation false [get_files -all D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc
set_property used_in_implementation false [get_files D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 0
close [open __synthesis_is_running__ w]

synth_design -top MIPSfpga_system_wrapper -part xc7a100tcsg324-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef MIPSfpga_system_wrapper.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file MIPSfpga_system_wrapper_utilization_synth.rpt -pb MIPSfpga_system_wrapper_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
