{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638389885320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638389885336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 12:18:05 2021 " "Processing started: Wed Dec 01 12:18:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638389885336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389885336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Homework4 -c Homework4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Homework4 -c Homework4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389885336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638389887565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638389887565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "avalon_aes_interface.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/avalon_aes_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "unsaved/synthesis/unsaved.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B " "Found entity 1: unsaved_Nios2_B" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_irq_mapper " "Found entity 1: unsaved_Nios2_B_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_irq_mapper.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389902995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389902995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903042 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903180 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903180 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_006 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_006" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903196 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_004 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_004" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903196 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_003 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903196 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_002 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903211 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router_001 " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_B_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_B_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_B_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389903227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_Nios2_B_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903227 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_mm_interconnect_0_router " "Found entity 2: unsaved_Nios2_B_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "unsaved/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_timer_0 " "Found entity 1: unsaved_Nios2_A_timer_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_sysid_qsys_0 " "Found entity 1: unsaved_Nios2_B_sysid_qsys_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_sysid_qsys_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ro16_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/ro16_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ro16_mm " "Found entity 1: ro16_mm" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/ro16.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/ro16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ro16 " "Found entity 1: ro16" {  } { { "unsaved/synthesis/submodules/ro16.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/rocell.v 4 4 " "Found 4 design units, including 4 entities, in source file unsaved/synthesis/submodules/rocell.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_cell " "Found entity 1: inv_cell" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903343 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_cell " "Found entity 2: nand_cell" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903343 ""} { "Info" "ISGN_ENTITY_NAME" "3 ro " "Found entity 3: ro" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903343 ""} { "Info" "ISGN_ENTITY_NAME" "4 rocell " "Found entity 4: rocell" {  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_onchip_memory2_0 " "Found entity 1: unsaved_Nios2_B_onchip_memory2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0 " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389903374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389903374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_Nios2_B_nios2_gen2_0_cpu " "Found entity 27: unsaved_Nios2_B_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0 " "Found entity 1: unsaved_Nios2_B_master_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0_p2b_adapter " "Found entity 1: unsaved_Nios2_B_master_0_p2b_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_p2b_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0_b2p_adapter " "Found entity 1: unsaved_Nios2_B_master_0_b2p_adapter" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_b_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_b_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_B_master_0_timing_adt " "Found entity 1: unsaved_Nios2_B_master_0_timing_adt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904684 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904684 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_Nios2_A_jtag_uart_0_sim_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904800 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_Nios2_A_jtag_uart_0_scfifo_w" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904800 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_A_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_Nios2_A_jtag_uart_0_sim_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904800 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_A_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_Nios2_A_jtag_uart_0_scfifo_r" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904800 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_A_jtag_uart_0 " "Found entity 5: unsaved_Nios2_A_jtag_uart_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A " "Found entity 1: unsaved_Nios2_A" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_irq_mapper " "Found entity 1: unsaved_Nios2_A_irq_mapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_irq_mapper.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_rsp_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389904985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389904985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_mux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_cmd_demux" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905032 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_005 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_005" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905048 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_002 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_002" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905063 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router_001 " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router_001" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_Nios2_A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_Nios2_A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_Nios2_A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638389905063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_Nios2_A_mm_interconnect_0_router_default_decode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905063 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_mm_interconnect_0_router " "Found entity 2: unsaved_Nios2_A_mm_interconnect_0_router" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sysid_qsys_0 " "Found entity 1: unsaved_Nios2_A_sysid_qsys_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sysid_qsys_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_switches " "Found entity 1: unsaved_Nios2_A_switches" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_switches.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_sdram_input_efifo_module " "Found entity 1: unsaved_Nios2_A_sdram_input_efifo_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905101 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_sdram " "Found entity 2: unsaved_Nios2_A_sdram" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0 " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389905117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389905117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module " "Found entity 3: unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "24 unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "25 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "26 unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""} { "Info" "ISGN_ENTITY_NAME" "27 unsaved_Nios2_A_nios2_gen2_0_cpu " "Found entity 27: unsaved_Nios2_A_nios2_gen2_0_cpu" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench " "Found entity 1: unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_key.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_key " "Found entity 1: unsaved_Nios2_A_key" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_key.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_highres.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_highres.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_highres " "Found entity 1: unsaved_Nios2_A_highres" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/avalon_aes_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/avalon_aes_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_aes_interface " "Found entity 1: avalon_aes_interface" {  } { { "unsaved/synthesis/submodules/avalon_aes_interface.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/avalon_aes_interface.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "unsaved/synthesis/submodules/AES.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "unsaved/synthesis/submodules/counters.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/counters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file unsaved/synthesis/submodules/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "unsaved/synthesis/submodules/mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906404 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "unsaved/synthesis/submodules/mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "unsaved/synthesis/submodules/AddRoundKey.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "unsaved/synthesis/submodules/control.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_LEDR " "Found entity 1: unsaved_Nios2_A_LEDR" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_LEDR.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_LEDR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_LEDG " "Found entity 1: unsaved_Nios2_A_LEDG" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_LEDG.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsaved/synthesis/submodules/unsaved_nios2_a_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file unsaved/synthesis/submodules/unsaved_nios2_a_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_Nios2_A_HEX_0 " "Found entity 1: unsaved_Nios2_A_HEX_0" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_HEX_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_HEX_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework4.v 1 1 " "Found 1 design units, including 1 entities, in source file homework4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Homework4 " "Found entity 1: Homework4" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.v 1 1 " "Found 1 design units, including 1 entities, in source file aes.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes " "Found entity 1: aes" {  } { { "aes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/aes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906467 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rO.v " "Can't analyze file -- file rO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1638389906483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes.sv 1 1 " "Found 1 design units, including 1 entities, in source file aes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES " "Found entity 1: AES" {  } { { "AES.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/AES.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters.sv 1 1 " "Found 1 design units, including 1 entities, in source file counters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counters.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/counters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/mux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906489 ""} { "Info" "ISGN_ENTITY_NAME" "2 selector " "Found entity 2: selector" {  } { { "mux.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.sv 1 1 " "Found 1 design units, including 1 entities, in source file addroundkey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addRoundKey " "Found entity 1: addRoundKey" {  } { { "AddRoundKey.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/AddRoundKey.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.v(25) " "Verilog HDL warning at hexdriver.v(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/hexdriver.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638389906489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/hexdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invshiftrows.v 1 1 " "Found 1 design units, including 1 entities, in source file invshiftrows.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvShiftRows " "Found entity 1: InvShiftRows" {  } { { "InvShiftRows.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvShiftRows.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invmixcolumns.v 5 5 " "Found 5 design units, including 5 entities, in source file invmixcolumns.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvMixColumns " "Found entity 1: InvMixColumns" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906505 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_Mul_9 " "Found entity 2: GF_Mul_9" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906505 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_Mul_b " "Found entity 3: GF_Mul_b" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906505 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_Mul_d " "Found entity 4: GF_Mul_d" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906505 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_Mul_e " "Found entity 5: GF_Mul_e" {  } { { "InvMixColumns.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyexpansion.v 2 2 " "Found 2 design units, including 2 entities, in source file keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyExpansion " "Found entity 1: KeyExpansion" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906520 ""} { "Info" "ISGN_ENTITY_NAME" "2 KeyExpansionOne " "Found entity 2: KeyExpansionOne" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.v 3 3 " "Found 3 design units, including 3 entities, in source file subbytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906520 ""} { "Info" "ISGN_ENTITY_NAME" "2 InvSubBytes " "Found entity 2: InvSubBytes" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906520 ""} { "Info" "ISGN_ENTITY_NAME" "3 InvSub_16 " "Found entity 3: InvSub_16" {  } { { "SubBytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_128.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_128 " "Found entity 1: reg_128" {  } { { "reg_128.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/reg_128.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/reg_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmod_32.v 1 1 " "Found 1 design units, including 1 entities, in source file regmod_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmod_32 " "Found entity 1: regmod_32" {  } { { "regmod_32.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/regmod_32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_128b.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_128b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_128b " "Found entity 1: SR_128b" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389906552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389906552 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(318) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(318): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638389906605 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(328) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(328): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638389906605 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(338) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(338): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638389906605 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_Nios2_A_sdram.v(682) " "Verilog HDL or VHDL warning at unsaved_Nios2_A_sdram.v(682): conditional expression evaluates to a constant" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1638389906605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Homework4 " "Elaborating entity \"Homework4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638389907022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Homework4.v(133) " "Verilog HDL assignment warning at Homework4.v(133): truncated value with size 32 to match size of target (4)" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638389907022 "|Homework4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Homework4.v(46) " "Output port \"DRAM_CLK\" at Homework4.v(46) has no driver" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638389907037 "|Homework4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved unsaved:NiosII " "Elaborating entity \"unsaved\" for hierarchy \"unsaved:NiosII\"" {  } { { "Homework4.v" "NiosII" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A unsaved:NiosII\|unsaved_Nios2_A:nios2_a " "Elaborating entity \"unsaved_Nios2_A\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/unsaved.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_HEX_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_HEX_0:hex_0 " "Elaborating entity \"unsaved_Nios2_A_HEX_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_HEX_0:hex_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "hex_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_LEDG unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDG:ledg " "Elaborating entity \"unsaved_Nios2_A_LEDG\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDG:ledg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "ledg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_LEDR unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDR:ledr " "Elaborating entity \"unsaved_Nios2_A_LEDR\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_LEDR:ledr\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "ledr" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_aes_interface unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0 " "Elaborating entity \"avalon_aes_interface\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "avalon_aes_interface_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0 " "Elaborating entity \"AES\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\"" {  } { { "unsaved/synthesis/submodules/avalon_aes_interface.sv" "aes_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/avalon_aes_interface.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_128b unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR " "Elaborating entity \"SR_128b\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "key_SR" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|counter:k_counter " "Elaborating entity \"counter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|counter:k_counter\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "k_counter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansion unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV " "Elaborating entity \"KeyExpansion\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "key_exp_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 10 KeyExpansion.v(20) " "Verilog HDL assignment warning at KeyExpansion.v(20): truncated value with size 80 to match size of target (10)" {  } { { "KeyExpansion.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638389907670 "|Homework4|unsaved:NiosII|unsaved_Nios2_A:nios2_a|avalon_aes_interface:avalon_aes_interface_0|AES:aes_0|KeyExpansion:key_exp_INV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyExpansionOne unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0 " "Elaborating entity \"KeyExpansionOne\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\"" {  } { { "KeyExpansion.v" "key_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubBytes unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0 " "Elaborating entity \"SubBytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\"" {  } { { "KeyExpansion.v" "subbytes_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/KeyExpansion.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvShiftRows unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvShiftRows:shift_rows_INV " "Elaborating entity \"InvShiftRows\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvShiftRows:shift_rows_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "shift_rows_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSub_16 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV " "Elaborating entity \"InvSub_16\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "sub_16_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvSubBytes unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0 " "Elaborating entity \"InvSubBytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\"" {  } { { "SubBytes.v" "isb0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SubBytes.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389907908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addRoundKey unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|addRoundKey:add_round_key_INV " "Elaborating entity \"addRoundKey\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|addRoundKey:add_round_key_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "add_round_key_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:word_selector " "Elaborating entity \"MUX_41\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:word_selector\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "word_selector" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvMixColumns unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV " "Elaborating entity \"InvMixColumns\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "mix_col_INV" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_9 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_9:gfmul9_0 " "Elaborating entity \"GF_Mul_9\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_9:gfmul9_0\"" {  } { { "InvMixColumns.v" "gfmul9_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_b unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_b:gfmulb_0 " "Elaborating entity \"GF_Mul_b\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_b:gfmulb_0\"" {  } { { "InvMixColumns.v" "gfmulb_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_d unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_d:gfmuld_0 " "Elaborating entity \"GF_Mul_d\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_d:gfmuld_0\"" {  } { { "InvMixColumns.v" "gfmuld_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_Mul_e unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_e:gfmule_0 " "Elaborating entity \"GF_Mul_e\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvMixColumns:mix_col_INV\|GF_Mul_e:gfmule_0\"" {  } { { "InvMixColumns.v" "gfmule_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/InvMixColumns.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|selector:imc_sel " "Elaborating entity \"selector\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|selector:imc_sel\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "imc_sel" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:instr_selector " "Elaborating entity \"MUX_41\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|MUX_41:instr_selector\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "instr_selector" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|control_unit:state_machine\"" {  } { { "unsaved/synthesis/submodules/AES.sv" "state_machine" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/AES.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_highres unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_highres:highres " "Elaborating entity \"unsaved_Nios2_A_highres\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_highres:highres\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "highres" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "jtag_uart_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0_scfifo_w unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0_scfifo_w\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "the_unsaved_Nios2_A_jtag_uart_0_scfifo_w" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389908772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "wfifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389909275 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389909275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389909375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389909375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389909413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389909413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389909444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389909444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389909545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389909545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389909629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389909629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389909714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389909714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_w:the_unsaved_Nios2_A_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_jtag_uart_0_scfifo_r unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_r:the_unsaved_Nios2_A_jtag_uart_0_scfifo_r " "Elaborating entity \"unsaved_Nios2_A_jtag_uart_0_scfifo_r\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|unsaved_Nios2_A_jtag_uart_0_scfifo_r:the_unsaved_Nios2_A_jtag_uart_0_scfifo_r\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "the_unsaved_Nios2_A_jtag_uart_0_scfifo_r" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389909745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389910193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389910231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389910231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389910231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389910231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389910231 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389910231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:unsaved_Nios2_A_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_key unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_key:key " "Elaborating entity \"unsaved_Nios2_A_key\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_key:key\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "key" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "nios2_gen2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" "cpu" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389911564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389912912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389913213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389913213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389913455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389913455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_bht" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389913639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389913639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_A_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389913855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389913855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389913977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389914124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389914124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389914943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389915963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389916023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389917283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389917283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389917504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389917504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389917707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389917707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_A_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 10240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389917928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389918028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389918191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389918453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389918594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389918753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389919961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389920474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389920474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_A_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" "unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389920837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:unsaved_Nios2_A_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sdram unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram " "Elaborating entity \"unsaved_Nios2_A_sdram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sdram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sdram_input_efifo_module unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|unsaved_Nios2_A_sdram_input_efifo_module:the_unsaved_Nios2_A_sdram_input_efifo_module " "Elaborating entity \"unsaved_Nios2_A_sdram_input_efifo_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|unsaved_Nios2_A_sdram_input_efifo_module:the_unsaved_Nios2_A_sdram_input_efifo_module\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "the_unsaved_Nios2_A_sdram_input_efifo_module" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_switches unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_switches:switches " "Elaborating entity \"unsaved_Nios2_A_switches\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_switches:switches\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "switches" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_sysid_qsys_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"unsaved_Nios2_A_sysid_qsys_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sysid_qsys_0:sysid_qsys_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "sysid_qsys_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_timer_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_timer_0:timer_0 " "Elaborating entity \"unsaved_Nios2_A_timer_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_timer_0:timer_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "timer_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "mm_interconnect_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389921677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_aes_interface_0_aes_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_aes_interface_0_aes_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "ledr_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalon_aes_interface_0_aes_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_aes_interface_0_aes_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalon_aes_interface_0_aes_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_aes_interface_0_aes_slave_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389923700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389924562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389924836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\|unsaved_Nios2_A_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router:router\|unsaved_Nios2_A_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389924957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389924996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_A_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_002 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_A_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_005 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_005\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "router_005" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_router_005:router_005\|unsaved_Nios2_A_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_demux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_mux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 5846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_demux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389925963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_mux unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux.sv" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0.v" 6619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_A_irq_mapper unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_Nios2_A_irq_mapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "irq_mapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389926896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389927045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389927096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A.v" "rst_controller_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389927227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B unsaved:NiosII\|unsaved_Nios2_B:nios2_b " "Elaborating entity \"unsaved_Nios2_B\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\"" {  } { { "unsaved/synthesis/unsaved.v" "nios2_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/unsaved.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389927306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0 " "Elaborating entity \"unsaved_Nios2_B_master_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "master_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928638 ""}  } { { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389928638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "unsaved/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928766 ""}  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389928766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389928904 ""}  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389928904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389928989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0_timing_adt unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_timing_adt:timing_adt " "Elaborating entity \"unsaved_Nios2_B_master_0_timing_adt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_timing_adt:timing_adt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "timing_adt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929136 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready unsaved_Nios2_B_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at unsaved_Nios2_B_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638389929136 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_master_0:master_0|unsaved_Nios2_B_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "b2p" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "p2b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "transacto" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0_b2p_adapter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"unsaved_Nios2_B_master_0_b2p_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "b2p_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel unsaved_Nios2_B_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at unsaved_Nios2_B_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638389929437 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_master_0:master_0|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 unsaved_Nios2_B_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at unsaved_Nios2_B_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638389929437 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_master_0:master_0|unsaved_Nios2_B_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_master_0_p2b_adapter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"unsaved_Nios2_B_master_0_p2b_adapter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|unsaved_Nios2_B_master_0_p2b_adapter:p2b_adapter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "p2b_adapter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "nios2_gen2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" "cpu" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389929622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench:the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389930270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389930371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389930606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389930727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ad1 " "Found entity 1: altsyncram_8ad1" {  } { { "db/altsyncram_8ad1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_8ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389930908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389930908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ad1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated " "Elaborating entity \"altsyncram_8ad1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389930908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_B_nios2_gen2_0_cpu_bht " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_bht_module:unsaved_Nios2_B_nios2_gen2_0_cpu_bht\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_bht" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389931060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389931243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b_module:unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389931495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 8795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389931576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_1gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389933301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389933301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gc1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated " "Elaborating entity \"altsyncram_1gc1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim_module:unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 9395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 10174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389933993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389934162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_dtrace\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_td_mode:unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389934591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389934711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389934893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389934986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_ocimem\|unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram_module:unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "unsaved_Nios2_B_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper\|unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk:the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_onchip_memory2_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"unsaved_Nios2_B_onchip_memory2_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "onchip_memory2_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389935905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file unsaved_Nios2_B_onchip_memory2_0.hex " "Parameter \"init_file\" = \"unsaved_Nios2_B_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5100 " "Parameter \"maximum_depth\" = \"5100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5100 " "Parameter \"numwords_a\" = \"5100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389935905 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389935905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8th1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8th1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8th1 " "Found entity 1: altsyncram_8th1" {  } { { "db/altsyncram_8th1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_8th1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389936005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389936005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8th1 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8th1:auto_generated " "Elaborating entity \"altsyncram_8th1\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8th1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro16_mm unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0 " "Elaborating entity \"ro16_mm\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "ro16_mm_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro16 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16 " "Elaborating entity \"ro16\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\"" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "myro16" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rocell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\] " "Elaborating entity \"rocell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\"" {  } { { "unsaved/synthesis/submodules/ro16.v" "myro\[15\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ro unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro " "Elaborating entity \"ro\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "myro" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|nand_cell:nc " "Elaborating entity \"nand_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|nand_cell:nc\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "nc" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_cell unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|inv_cell:ic\[7\] " "Elaborating entity \"inv_cell\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|inv_cell:ic\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "ic\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389936569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_sysid_qsys_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"unsaved_Nios2_B_sysid_qsys_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_sysid_qsys_0:sysid_qsys_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "sysid_qsys_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389938491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "mm_interconnect_0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389938522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389938923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389938976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ro16_mm_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ro16_mm_0_avalon_slave_0_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "ro16_mm_0_avalon_slave_0_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\|unsaved_Nios2_B_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router:router\|unsaved_Nios2_B_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389939894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_001:router_001\|unsaved_Nios2_B_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_002:router_002\|unsaved_Nios2_B_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_003 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_003\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_003" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003\|unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_003:router_003\|unsaved_Nios2_B_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_004 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_004\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_004" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004\|unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_004:router_004\|unsaved_Nios2_B_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_006 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_006\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "router_006" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006\|unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_router_006:router_006\|unsaved_Nios2_B_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_mux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389940997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002 unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_mm_interconnect_0:mm_interconnect_0\|unsaved_Nios2_B_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_mm_interconnect_0.v" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsaved_Nios2_B_irq_mapper unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_irq_mapper:irq_mapper " "Elaborating entity \"unsaved_Nios2_B_irq_mapper\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_irq_mapper:irq_mapper\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "irq_mapper" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\"" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B.v" "rst_controller" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hexdrv0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hexdrv0\"" {  } { { "Homework4.v" "hexdrv0" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389941715 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638389946767 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1638389947639 "|Homework4|unsaved:NiosII|unsaved_Nios2_A:nios2_a|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638389949894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.01.12:19:17 Progress: Loading sld71d7e6ce/alt_sld_fab_wrapper_hw.tcl " "2021.12.01.12:19:17 Progress: Loading sld71d7e6ce/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389957408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389962152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389962569 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389968531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389968700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389968894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389969132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389969132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389969132 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638389969934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld71d7e6ce/alt_sld_fab.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389970304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389970536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389970551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389970651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970821 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389970821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/ip/sld71d7e6ce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389970968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389970968 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "57 " "Inferred 57 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb4\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb4\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb8\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb8\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb12\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb12\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb6\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb6\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb10\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb10\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb14\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb14\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_2\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_2\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb1\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb1\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb5\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb5\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb9\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb9\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb13\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb13\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb3\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb3\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_3\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_5\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_7\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_9\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_0\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_2\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_4\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_6\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_0\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_8\|SubBytes:subbytes_0\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb7\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb7\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb11\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb11\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb15\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb15\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter INIT_FILE set to db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638389995095 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638389995095 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638389995126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638389995126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638389995126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638389995126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638389995126 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_B_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638389995126 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638389995126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389995357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389995357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389995411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389995411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389995458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|KeyExpansion:key_exp_INV\|KeyExpansionOne:key_1\|SubBytes:subbytes_3\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Homework4.rom0_SubBytes_30aef7a4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995458 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389995458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0a71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a71 " "Found entity 1: altsyncram_0a71" {  } { { "db/altsyncram_0a71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_0a71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389995527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389995527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389995680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|InvSub_16:sub_16_INV\|InvSubBytes:isb0\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Homework4.rom0_InvSubBytes_b45f9bbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389995680 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389995680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m71 " "Found entity 1: altsyncram_2m71" {  } { { "db/altsyncram_2m71.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/altsyncram_2m71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389995743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389995743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389996402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996402 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389996402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389996573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389996573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638389996714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell:the_unsaved_Nios2_A_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638389996714 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638389996714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638389996792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638389996792 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1638390000412 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1638390000412 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1638390000594 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1638390000594 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1638390000594 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1638390000594 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1638390000594 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1638390000594 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638390000663 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 442 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 356 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 352 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7655 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5916 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 7664 -1 0 } } { "unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_timer_0.v" 167 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_highres.v" 167 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 5835 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7641 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5902 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 7650 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.v" 5821 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638390001233 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638390001233 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[0\] GND " "Pin \"AES_EXPORT_DATA\[0\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[1\] GND " "Pin \"AES_EXPORT_DATA\[1\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[2\] GND " "Pin \"AES_EXPORT_DATA\[2\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[3\] GND " "Pin \"AES_EXPORT_DATA\[3\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[4\] GND " "Pin \"AES_EXPORT_DATA\[4\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[5\] GND " "Pin \"AES_EXPORT_DATA\[5\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[6\] GND " "Pin \"AES_EXPORT_DATA\[6\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[7\] GND " "Pin \"AES_EXPORT_DATA\[7\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[8\] GND " "Pin \"AES_EXPORT_DATA\[8\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[9\] GND " "Pin \"AES_EXPORT_DATA\[9\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[10\] GND " "Pin \"AES_EXPORT_DATA\[10\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[11\] GND " "Pin \"AES_EXPORT_DATA\[11\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[12\] GND " "Pin \"AES_EXPORT_DATA\[12\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[13\] GND " "Pin \"AES_EXPORT_DATA\[13\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[14\] GND " "Pin \"AES_EXPORT_DATA\[14\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[15\] GND " "Pin \"AES_EXPORT_DATA\[15\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[16\] GND " "Pin \"AES_EXPORT_DATA\[16\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[17\] GND " "Pin \"AES_EXPORT_DATA\[17\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[18\] GND " "Pin \"AES_EXPORT_DATA\[18\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[19\] GND " "Pin \"AES_EXPORT_DATA\[19\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[20\] GND " "Pin \"AES_EXPORT_DATA\[20\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[21\] GND " "Pin \"AES_EXPORT_DATA\[21\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[22\] GND " "Pin \"AES_EXPORT_DATA\[22\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[23\] GND " "Pin \"AES_EXPORT_DATA\[23\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[24\] GND " "Pin \"AES_EXPORT_DATA\[24\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[25\] GND " "Pin \"AES_EXPORT_DATA\[25\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[26\] GND " "Pin \"AES_EXPORT_DATA\[26\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[27\] GND " "Pin \"AES_EXPORT_DATA\[27\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[28\] GND " "Pin \"AES_EXPORT_DATA\[28\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[29\] GND " "Pin \"AES_EXPORT_DATA\[29\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[30\] GND " "Pin \"AES_EXPORT_DATA\[30\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AES_EXPORT_DATA\[31\] GND " "Pin \"AES_EXPORT_DATA\[31\]\" is stuck at GND" {  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638390011509 "|Homework4|AES_EXPORT_DATA[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638390011509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638390012744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "259 " "259 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638390030278 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[6\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[6\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[6\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[5\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[5\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[5\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[4\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[4\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[4\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[3\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[3\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[3\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[2\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[2\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[2\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[1\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[1\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[1\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[0\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[0\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[0\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[15\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[14\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[13\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[12\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[11\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[10\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[9\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[8\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[7\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[6\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[5\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[4\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[3\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[2\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[1\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""} { "Info" "ISCL_SCL_CELL_NAME" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[7\] " "Logic cell \"unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|rocell:myro\[0\]\|ro:myro\|no\[7\]\"" {  } { { "unsaved/synthesis/submodules/rocell.v" "no\[7\]" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390030431 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638390030431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638390031193 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638390031845 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638390031845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638390032215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/output_files/Homework4.map.smsg " "Generated suppressed messages file C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/output_files/Homework4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638390037072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638390045255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638390045255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15689 " "Implemented 15689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638390047292 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638390047292 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638390047292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14503 " "Implemented 14503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638390047292 ""} { "Info" "ICUT_CUT_TM_RAMS" "974 " "Implemented 974 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638390047292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1638390047292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638390047292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638390047693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 12:20:47 2021 " "Processing ended: Wed Dec 01 12:20:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638390047693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638390047693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638390047693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638390047693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638390050376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638390050376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 12:20:49 2021 " "Processing started: Wed Dec 01 12:20:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638390050376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638390050376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Homework4 -c Homework4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Homework4 -c Homework4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638390050376 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638390050614 ""}
{ "Info" "0" "" "Project  = Homework4" {  } {  } 0 0 "Project  = Homework4" 0 0 "Fitter" 0 0 1638390050614 ""}
{ "Info" "0" "" "Revision = Homework4" {  } {  } 0 0 "Revision = Homework4" 0 0 "Fitter" 0 0 1638390050614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638390051147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638390051147 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Homework4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Homework4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638390051394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638390051463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638390051463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638390052700 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638390052716 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638390053866 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638390053866 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41644 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638390053919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41646 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638390053919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638390053919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41650 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638390053919 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41652 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638390053919 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638390053919 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638390053950 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638390057777 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 195 " "No exact pin location assignment(s) for 33 pins of 195 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638390060036 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390062690 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1638390062690 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638390063092 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638390063129 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638390063245 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638390063261 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063430 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063430 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063430 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063430 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063446 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063446 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|dataa " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390063461 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1638390063461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390063493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1638390063493 "|Homework4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Node: unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[31\] unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[31\] is being clocked by unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390063493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1638390063493 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ro16_mm:ro16_mm_0|reg00[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390063831 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390063831 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390063831 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1638390063831 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638390063831 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638390063831 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638390063831 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638390063831 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638390063831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41612 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 40433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|WideXor0  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|WideXor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "unsaved/synthesis/submodules/ro16.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2585 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 40679 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 40518 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 40540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ref_reset_reset\[0\]~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node ref_reset_reset\[0\]~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 17927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 25218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 41613 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066015 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 7205 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066015 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066015 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 14830 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_B_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 12418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 14832 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[24\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[24\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[25\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[25\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[26\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[26\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[27\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[27\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[28\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[28\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[29\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[29\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[30\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[30\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[31\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[31\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[56\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[56\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[57\] " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|avalon_aes_interface:avalon_aes_interface_0\|AES:aes_0\|SR_128b:key_SR\|Data_Out\[57\]" {  } { { "SR_128b.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/SR_128b.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638390066031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 5772 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 13004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 12988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 18584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|unsaved_Nios2_B_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_B_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 14832 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2276 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[16\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[16\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[17\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[17\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[1\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[1\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2654 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[2\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[2\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[3\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[3\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[4\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[4\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[5\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[5\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2658 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[6\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[6\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2659 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[7\] " "Destination node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[7\]" {  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2660 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638390066031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 11887 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 13282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[17\]  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/ro16_mm.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/ro16_mm.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 2670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 17927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 17927 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_nios2_gen2_0:nios2_gen2_0\|unsaved_Nios2_A_nios2_gen2_0_cpu:cpu\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci\|unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug:the_unsaved_Nios2_A_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 7210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638390066031 ""}  } { { "unsaved/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 25218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638390066031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638390069347 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638390069378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638390069378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638390069425 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638390069525 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1638390069525 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1638390069525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638390069525 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638390069578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638390072618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "28 Block RAM " "Packed 28 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638390072649 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Embedded multiplier block " "Packed 96 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638390072649 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier output " "Packed 128 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638390072649 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638390072649 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1638390072649 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "162 " "Created 162 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1638390072649 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638390072649 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 2.5V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638390072903 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638390072903 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638390072903 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 41 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 70 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 32 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638390072903 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638390072903 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638390072903 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638390077269 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1638390077269 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638390077284 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638390077316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638390084714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638390092821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638390093137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638390103079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638390103079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638390107307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X34_Y37 X45_Y48 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48" {  } { { "loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X34_Y37 to location X45_Y48"} { { 12 { 0 ""} 34 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638390119071 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638390119071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638390121732 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638390121732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638390121732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638390121732 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638390122519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638390122969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638390125794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638390125804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638390128425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638390132481 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638390136377 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1530 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1532 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1536 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1537 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1538 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1539 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1540 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1541 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1542 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1543 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1544 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1545 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1546 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1547 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1548 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1549 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1550 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1551 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1552 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1554 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1555 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1556 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1557 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1559 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1560 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1561 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ref_reset_reset\[0\] 2.5 V AH14 " "Pin ref_reset_reset\[0\] uses I/O standard 2.5 V at AH14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ref_reset_reset[0] } } } { "Homework4.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/Homework4.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/" { { 0 { 0 ""} 0 1414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638390136728 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638390136728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/output_files/Homework4.fit.smsg " "Generated suppressed messages file C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/output_files/Homework4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638390138020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 682 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 682 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5620 " "Peak virtual memory: 5620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638390143480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 12:22:23 2021 " "Processing ended: Wed Dec 01 12:22:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638390143480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638390143480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638390143480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638390143480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638390145259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638390145275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 12:22:25 2021 " "Processing started: Wed Dec 01 12:22:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638390145275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638390145275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Homework4 -c Homework4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Homework4 -c Homework4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638390145275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638390147035 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638390152837 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638390153015 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1638390153015 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1638390153438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638390153739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 12:22:33 2021 " "Processing ended: Wed Dec 01 12:22:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638390153739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638390153739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638390153739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638390153739 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638390154753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638390156116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638390156124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 01 12:22:35 2021 " "Processing started: Wed Dec 01 12:22:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638390156124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390156124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Homework4 -c Homework4 " "Command: quartus_sta Homework4 -c Homework4" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390156124 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1638390156365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390157515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390157515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390157600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390157600 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1638390159421 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390159421 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390159743 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/unsaved_Nios2_B_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390159790 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390159891 ""}
{ "Info" "ISTA_SDC_FOUND" "unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'unsaved/synthesis/submodules/unsaved_Nios2_A_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390159906 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[7\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160044 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160044 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[5\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[4\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[6\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[10\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[9\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[11\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[8\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[2\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[1\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[3\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[0\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[12\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[13\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[15\]\|myro\|no\[6\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160060 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160060 ""}
{ "Warning" "WSTA_SCC_LOOP" "18 " "Found combinational loop of 18 nodes" { { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[7\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|nandout\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|datac " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|combout " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[5\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""} { "Warning" "WSTA_SCC_NODE" "NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|datad " "Node \"NiosII\|nios2_b\|ro16_mm_0\|myro16\|myro\[14\]\|myro\|no\[6\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638390160076 ""}  } { { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 26 -1 0 } } { "unsaved/synthesis/submodules/rocell.v" "" { Text "C:/Users/eligr/Desktop/ECE150_ECE178_Final_Project/ECE150_gitAdd/ECE_150_Project/unsaved/synthesis/submodules/rocell.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160076 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390160091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160091 "|Homework4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Node: unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[24\] unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[24\] is being clocked by unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390160091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160091 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ro16_mm:ro16_mm_0|reg00[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390160446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390160446 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390160446 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160446 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1638390160448 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1638390160559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.751 " "Worst-case setup slack is 42.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390160962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390160962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.751               0.000 altera_reserved_tck  " "   42.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390160962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390160993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390160993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390160993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390160993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.516 " "Worst-case recovery slack is 47.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.516               0.000 altera_reserved_tck  " "   47.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390161043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.224 " "Worst-case removal slack is 1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 altera_reserved_tck  " "    1.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390161124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.547 " "Worst-case minimum pulse width slack is 49.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547               0.000 altera_reserved_tck  " "   49.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390161134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390161134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.232 ns " "Worst Case Available Settling Time: 197.232 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390161518 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390161518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1638390161529 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390161811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390165237 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390166261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166261 "|Homework4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Node: unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[24\] unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[24\] is being clocked by unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390166261 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166261 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ro16_mm:ro16_mm_0|reg00[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390166291 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390166291 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390166291 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.480 " "Worst-case setup slack is 43.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.480               0.000 altera_reserved_tck  " "   43.480               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.841 " "Worst-case recovery slack is 47.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.841               0.000 altera_reserved_tck  " "   47.841               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.122 " "Worst-case removal slack is 1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122               0.000 altera_reserved_tck  " "    1.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.476 " "Worst-case minimum pulse width slack is 49.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 altera_reserved_tck  " "   49.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390166424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166424 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.505 ns " "Worst Case Available Settling Time: 197.505 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390166671 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390166671 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1638390166693 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] CLOCK_50 " "Register unsaved:NiosII\|unsaved_Nios2_A:nios2_a\|unsaved_Nios2_A_sdram:sdram\|m_addr\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390167295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167295 "|Homework4|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Node: unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[24\] unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\] " "Register unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|ro16:myro16\|osc\[24\] is being clocked by unsaved:NiosII\|unsaved_Nios2_B:nios2_b\|ro16_mm:ro16_mm_0\|reg00\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638390167295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167295 "|Homework4|unsaved:NiosII|unsaved_Nios2_B:nios2_b|ro16_mm:ro16_mm_0|reg00[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390167310 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390167310 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638390167310 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.697 " "Worst-case setup slack is 46.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.697               0.000 altera_reserved_tck  " "   46.697               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.036 " "Worst-case recovery slack is 49.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.036               0.000 altera_reserved_tck  " "   49.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638390167627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167627 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.182" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.677 ns " "Worst Case Available Settling Time: 198.677 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638390167896 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390167896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390168761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390168776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 323 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 323 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638390169246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 01 12:22:49 2021 " "Processing ended: Wed Dec 01 12:22:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638390169246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638390169246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638390169246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390169246 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1120 s " "Quartus Prime Full Compilation was successful. 0 errors, 1120 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1638390170937 ""}
