# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../question2.ip_user_files/bd/design_2/ipshared/bd45/src/xup_clk_divider.v" \
"../../../../question2.ip_user_files/bd/design_2/ip/design_2_xup_clk_divider_0_0/sim/design_2_xup_clk_divider_0_0.v" \
"../../../../question2.ip_user_files/bd/design_2/ipshared/7665/src/seg7display.v" \
"../../../../question2.ip_user_files/bd/design_2/ip/design_2_seg7display_0_0/sim/design_2_seg7display_0_0.v" \
"../../../../question2.ip_user_files/bd/design_2/ipshared/df32/src/bin2BCD.v" \
"../../../../question2.ip_user_files/bd/design_2/ip/design_2_bin2bcd_0_2/sim/design_2_bin2bcd_0_2.v" \
"../../../../question2.ip_user_files/bd/design_2/ip/design_2_xlconcat_0_1/sim/design_2_xlconcat_0_1.v" \
"../../../../question2.ip_user_files/bd/design_2/ip/design_2_xlconstant_0_1/sim/design_2_xlconstant_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
