<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\impl\gwsynthesis\a2n20v2.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\hdl\a2n20v2.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2\hdl\a2n20v2.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr 23 22:38:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>20929</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10387</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>91.430(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>89.654(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.581</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_2_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.902</td>
</tr>
<tr>
<td>2</td>
<td>7.644</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.804</td>
</tr>
<tr>
<td>3</td>
<td>7.657</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.792</td>
</tr>
<tr>
<td>4</td>
<td>7.696</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.753</td>
</tr>
<tr>
<td>5</td>
<td>7.731</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.717</td>
</tr>
<tr>
<td>6</td>
<td>7.741</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.708</td>
</tr>
<tr>
<td>7</td>
<td>7.776</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.672</td>
</tr>
<tr>
<td>8</td>
<td>7.811</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.637</td>
</tr>
<tr>
<td>9</td>
<td>7.822</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.626</td>
</tr>
<tr>
<td>10</td>
<td>7.823</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.626</td>
</tr>
<tr>
<td>11</td>
<td>7.843</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.605</td>
</tr>
<tr>
<td>12</td>
<td>7.847</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.602</td>
</tr>
<tr>
<td>13</td>
<td>7.882</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.567</td>
</tr>
<tr>
<td>14</td>
<td>7.923</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.525</td>
</tr>
<tr>
<td>15</td>
<td>7.958</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.490</td>
</tr>
<tr>
<td>16</td>
<td>8.022</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.427</td>
</tr>
<tr>
<td>17</td>
<td>8.022</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.427</td>
</tr>
<tr>
<td>18</td>
<td>8.176</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.273</td>
</tr>
<tr>
<td>19</td>
<td>8.211</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[0]_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.237</td>
</tr>
<tr>
<td>20</td>
<td>8.236</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.212</td>
</tr>
<tr>
<td>21</td>
<td>8.266</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.218</td>
</tr>
<tr>
<td>22</td>
<td>8.348</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_sample_word0[1]_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.100</td>
</tr>
<tr>
<td>23</td>
<td>8.428</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.055</td>
</tr>
<tr>
<td>24</td>
<td>8.449</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>10.034</td>
</tr>
<tr>
<td>25</td>
<td>8.626</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>apple_bus/prev_control_out_r_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>9.857</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.180</td>
<td>apple_video/video_address_o_2_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.180</td>
<td>apple_video/video_address_o_10_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.184</td>
<td>apple_video/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>4</td>
<td>0.297</td>
<td>apple_video/video_address_o_3_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>5</td>
<td>0.313</td>
<td>apple_video/video_address_o_4_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>6</td>
<td>0.314</td>
<td>apple_video/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>7</td>
<td>0.314</td>
<td>apple_video/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>8</td>
<td>0.314</td>
<td>apple_video/video_address_o_9_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[9]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>9</td>
<td>0.315</td>
<td>apple_video/video_address_o_12_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[12]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>10</td>
<td>0.315</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[7]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>11</td>
<td>0.315</td>
<td>apple_video/video_address_o_12_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[12]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>12</td>
<td>0.318</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[7]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>13</td>
<td>0.322</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.323</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s/WAD[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>15</td>
<td>0.330</td>
<td>apple_video/video_address_o_7_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[7]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>16</td>
<td>0.344</td>
<td>apple_video/pix_history_r_2_s0/Q</td>
<td>apple_video/artifact_r_artifact_r_0_0_s/AD[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>17</td>
<td>0.346</td>
<td>apple_video/pix_history_r_3_s0/Q</td>
<td>apple_video/artifact_r_artifact_r_0_0_s/AD[3]</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>18</td>
<td>0.361</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.610</td>
</tr>
<tr>
<td>19</td>
<td>0.367</td>
<td>apple_bus/data_r_5_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.616</td>
</tr>
<tr>
<td>20</td>
<td>0.395</td>
<td>apple_bus/data_r_5_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.644</td>
</tr>
<tr>
<td>21</td>
<td>0.420</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>apple_video/video_address_o_10_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>23</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_3_s0/Q</td>
<td>apple_video/flash_cnt_r_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>24</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_7_s0/Q</td>
<td>apple_video/flash_cnt_r_7_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>25</td>
<td>0.424</td>
<td>apple_video/flash_cnt_r_9_s0/Q</td>
<td>apple_video/flash_cnt_r_9_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_4_s2</td>
</tr>
<tr>
<td>2</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/fifo_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/phase_cycles_r_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_bus/a2_bridge_wr_n_o_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R35C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>n665_s6/I0</td>
</tr>
<tr>
<td>2.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n665_s6/F</td>
</tr>
<tr>
<td>3.479</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][A]</td>
<td>supersprite/n57_s2/I3</td>
</tr>
<tr>
<td>4.034</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C20[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s2/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][B]</td>
<td>supersprite/n57_s1/I0</td>
</tr>
<tr>
<td>4.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C19[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n57_s1/F</td>
</tr>
<tr>
<td>5.907</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s2/I2</td>
</tr>
<tr>
<td>6.278</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C23[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s2/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>apple_bus/n505_s15/I3</td>
</tr>
<tr>
<td>7.764</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/n505_s15/F</td>
</tr>
<tr>
<td>8.011</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td>apple_bus/n505_s13/I3</td>
</tr>
<tr>
<td>8.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C22[3][B]</td>
<td style=" background: #97FFFF;">apple_bus/n505_s13/F</td>
</tr>
<tr>
<td>8.979</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td>apple_bus/n505_s12/I1</td>
</tr>
<tr>
<td>9.350</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C25[2][A]</td>
<td style=" background: #97FFFF;">apple_bus/n505_s12/F</td>
</tr>
<tr>
<td>11.146</td>
<td>1.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR36[B]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR36[B]</td>
<td>apple_bus/a2_bridge_d_o_2_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR36[B]</td>
<td>apple_bus/a2_bridge_d_o_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.333, 30.572%; route: 7.337, 67.300%; tC2Q: 0.232, 2.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.187</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>20.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R29C14[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>23.528</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C28</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/AD[1]</td>
</tr>
<tr>
<td>24.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/DO[3]</td>
</tr>
<tr>
<td>24.972</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I1</td>
</tr>
<tr>
<td>25.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>25.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>25.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>25.695</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>25.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.798</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>25.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>25.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>26.325</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>26.778</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>27.657</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>28.206</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s1/I2</td>
</tr>
<tr>
<td>28.845</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s1/F</td>
</tr>
<tr>
<td>29.017</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_2_s0/I0</td>
</tr>
<tr>
<td>29.566</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_2_s0/F</td>
</tr>
<tr>
<td>29.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.976, 36.801%; route: 6.596, 61.052%; tC2Q: 0.232, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.187</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>20.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R29C14[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>23.528</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C28</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/AD[1]</td>
</tr>
<tr>
<td>24.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/DO[3]</td>
</tr>
<tr>
<td>24.972</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I1</td>
</tr>
<tr>
<td>25.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>25.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>25.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>25.695</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>25.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.798</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>25.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>25.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>26.325</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>26.778</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>27.657</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>28.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>28.442</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s1/I2</td>
</tr>
<tr>
<td>28.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s1/F</td>
</tr>
<tr>
<td>28.984</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/I0</td>
</tr>
<tr>
<td>29.554</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_3_s0/F</td>
</tr>
<tr>
<td>29.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.874, 35.898%; route: 6.686, 61.953%; tC2Q: 0.232, 2.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.177</td>
<td>0.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s965/I0</td>
</tr>
<tr>
<td>19.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s965/F</td>
</tr>
<tr>
<td>19.920</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s954/I1</td>
</tr>
<tr>
<td>20.437</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s954/F</td>
</tr>
<tr>
<td>21.092</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[2][A]</td>
<td>supersprite/ssp_audio_w_7_s/I0</td>
</tr>
<tr>
<td>21.662</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s/COUT</td>
</tr>
<tr>
<td>21.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[2][B]</td>
<td>supersprite/ssp_audio_w_8_s/CIN</td>
</tr>
<tr>
<td>21.698</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s/COUT</td>
</tr>
<tr>
<td>21.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C7[0][A]</td>
<td>supersprite/ssp_audio_w_9_s/CIN</td>
</tr>
<tr>
<td>22.168</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s/SUM</td>
</tr>
<tr>
<td>22.581</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][B]</td>
<td>supersprite/ssp_audio_w_9_s0/I0</td>
</tr>
<tr>
<td>23.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s0/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C7[0][A]</td>
<td>supersprite/ssp_audio_w_10_s0/CIN</td>
</tr>
<tr>
<td>23.621</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C7[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s0/SUM</td>
</tr>
<tr>
<td>25.664</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][B]</td>
<td>n878_s/I0</td>
</tr>
<tr>
<td>26.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">n878_s/COUT</td>
</tr>
<tr>
<td>26.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td>n877_s/CIN</td>
</tr>
<tr>
<td>26.269</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">n877_s/COUT</td>
</tr>
<tr>
<td>26.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td>n876_s/CIN</td>
</tr>
<tr>
<td>26.739</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td style=" background: #97FFFF;">n876_s/SUM</td>
</tr>
<tr>
<td>26.986</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n876_s1/I0</td>
</tr>
<tr>
<td>27.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n876_s1/COUT</td>
</tr>
<tr>
<td>27.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n875_s1/CIN</td>
</tr>
<tr>
<td>28.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n875_s1/SUM</td>
</tr>
<tr>
<td>28.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n888_s/I0</td>
</tr>
<tr>
<td>29.009</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n888_s/COUT</td>
</tr>
<tr>
<td>29.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n887_s/CIN</td>
</tr>
<tr>
<td>29.044</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n887_s/COUT</td>
</tr>
<tr>
<td>29.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[1][B]</td>
<td>n886_s/CIN</td>
</tr>
<tr>
<td>29.514</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" background: #97FFFF;">n886_s/SUM</td>
</tr>
<tr>
<td>29.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>audio_sample_word0[1]_15_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_15_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][B]</td>
<td>audio_sample_word0[1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.393, 59.452%; route: 4.128, 38.390%; tC2Q: 0.232, 2.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.177</td>
<td>0.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s965/I0</td>
</tr>
<tr>
<td>19.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s965/F</td>
</tr>
<tr>
<td>19.920</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s954/I1</td>
</tr>
<tr>
<td>20.437</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s954/F</td>
</tr>
<tr>
<td>21.092</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[2][A]</td>
<td>supersprite/ssp_audio_w_7_s/I0</td>
</tr>
<tr>
<td>21.662</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s/COUT</td>
</tr>
<tr>
<td>21.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[2][B]</td>
<td>supersprite/ssp_audio_w_8_s/CIN</td>
</tr>
<tr>
<td>21.698</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s/COUT</td>
</tr>
<tr>
<td>21.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C7[0][A]</td>
<td>supersprite/ssp_audio_w_9_s/CIN</td>
</tr>
<tr>
<td>22.168</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s/SUM</td>
</tr>
<tr>
<td>22.581</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][B]</td>
<td>supersprite/ssp_audio_w_9_s0/I0</td>
</tr>
<tr>
<td>23.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s0/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C7[0][A]</td>
<td>supersprite/ssp_audio_w_10_s0/CIN</td>
</tr>
<tr>
<td>23.621</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C7[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s0/SUM</td>
</tr>
<tr>
<td>25.664</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][B]</td>
<td>n878_s/I0</td>
</tr>
<tr>
<td>26.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">n878_s/COUT</td>
</tr>
<tr>
<td>26.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td>n877_s/CIN</td>
</tr>
<tr>
<td>26.269</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">n877_s/COUT</td>
</tr>
<tr>
<td>26.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[1][B]</td>
<td>n876_s/CIN</td>
</tr>
<tr>
<td>26.739</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][B]</td>
<td style=" background: #97FFFF;">n876_s/SUM</td>
</tr>
<tr>
<td>26.986</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n876_s1/I0</td>
</tr>
<tr>
<td>27.556</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n876_s1/COUT</td>
</tr>
<tr>
<td>27.556</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n875_s1/CIN</td>
</tr>
<tr>
<td>28.026</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n875_s1/SUM</td>
</tr>
<tr>
<td>28.439</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n888_s/I0</td>
</tr>
<tr>
<td>29.009</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n888_s/COUT</td>
</tr>
<tr>
<td>29.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C31[1][A]</td>
<td>n887_s/CIN</td>
</tr>
<tr>
<td>29.479</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" background: #97FFFF;">n887_s/SUM</td>
</tr>
<tr>
<td>29.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>audio_sample_word0[1]_14_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_14_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>audio_sample_word0[1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.357, 59.319%; route: 4.128, 38.517%; tC2Q: 0.232, 2.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>22.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/COUT</td>
</tr>
<tr>
<td>22.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td>supersprite/ssp_audio_w_8_s0/CIN</td>
</tr>
<tr>
<td>23.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s0/SUM</td>
</tr>
<tr>
<td>25.382</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n857_s/I0</td>
</tr>
<tr>
<td>25.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n857_s/COUT</td>
</tr>
<tr>
<td>25.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n856_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n856_s/SUM</td>
</tr>
<tr>
<td>26.835</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n856_s1/I0</td>
</tr>
<tr>
<td>27.405</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n856_s1/COUT</td>
</tr>
<tr>
<td>27.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n855_s1/CIN</td>
</tr>
<tr>
<td>27.441</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n855_s1/COUT</td>
</tr>
<tr>
<td>27.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n854_s1/CIN</td>
</tr>
<tr>
<td>27.911</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n854_s1/SUM</td>
</tr>
<tr>
<td>28.324</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[2][B]</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>28.894</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" background: #97FFFF;">n867_s/COUT</td>
</tr>
<tr>
<td>28.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C29[0][A]</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>28.929</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">n866_s/COUT</td>
</tr>
<tr>
<td>28.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C29[0][B]</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>28.964</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">n865_s/COUT</td>
</tr>
<tr>
<td>28.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C29[1][A]</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>28.999</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">n864_s/COUT</td>
</tr>
<tr>
<td>28.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C29[1][B]</td>
<td>n863_s/CIN</td>
</tr>
<tr>
<td>29.469</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" background: #97FFFF;">n863_s/SUM</td>
</tr>
<tr>
<td>29.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>audio_sample_word0[0]_15_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_15_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][B]</td>
<td>audio_sample_word0[0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.515, 60.847%; route: 3.960, 36.987%; tC2Q: 0.232, 2.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>22.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/COUT</td>
</tr>
<tr>
<td>22.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td>supersprite/ssp_audio_w_8_s0/CIN</td>
</tr>
<tr>
<td>23.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s0/SUM</td>
</tr>
<tr>
<td>25.382</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n857_s/I0</td>
</tr>
<tr>
<td>25.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n857_s/COUT</td>
</tr>
<tr>
<td>25.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n856_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n856_s/SUM</td>
</tr>
<tr>
<td>26.835</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n856_s1/I0</td>
</tr>
<tr>
<td>27.405</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n856_s1/COUT</td>
</tr>
<tr>
<td>27.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n855_s1/CIN</td>
</tr>
<tr>
<td>27.441</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n855_s1/COUT</td>
</tr>
<tr>
<td>27.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n854_s1/CIN</td>
</tr>
<tr>
<td>27.911</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n854_s1/SUM</td>
</tr>
<tr>
<td>28.324</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[2][B]</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>28.894</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" background: #97FFFF;">n867_s/COUT</td>
</tr>
<tr>
<td>28.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C29[0][A]</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>28.929</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">n866_s/COUT</td>
</tr>
<tr>
<td>28.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C29[0][B]</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>28.964</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">n865_s/COUT</td>
</tr>
<tr>
<td>28.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C29[1][A]</td>
<td>n864_s/CIN</td>
</tr>
<tr>
<td>29.434</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" background: #97FFFF;">n864_s/SUM</td>
</tr>
<tr>
<td>29.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>audio_sample_word0[0]_14_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_14_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[1][A]</td>
<td>audio_sample_word0[0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.480, 60.717%; route: 3.960, 37.109%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>22.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/COUT</td>
</tr>
<tr>
<td>22.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td>supersprite/ssp_audio_w_8_s0/CIN</td>
</tr>
<tr>
<td>23.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s0/SUM</td>
</tr>
<tr>
<td>25.382</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n857_s/I0</td>
</tr>
<tr>
<td>25.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n857_s/COUT</td>
</tr>
<tr>
<td>25.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n856_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n856_s/SUM</td>
</tr>
<tr>
<td>26.835</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n856_s1/I0</td>
</tr>
<tr>
<td>27.405</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n856_s1/COUT</td>
</tr>
<tr>
<td>27.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n855_s1/CIN</td>
</tr>
<tr>
<td>27.441</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n855_s1/COUT</td>
</tr>
<tr>
<td>27.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n854_s1/CIN</td>
</tr>
<tr>
<td>27.911</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n854_s1/SUM</td>
</tr>
<tr>
<td>28.324</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[2][B]</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>28.894</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" background: #97FFFF;">n867_s/COUT</td>
</tr>
<tr>
<td>28.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C29[0][A]</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>28.929</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">n866_s/COUT</td>
</tr>
<tr>
<td>28.929</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C29[0][B]</td>
<td>n865_s/CIN</td>
</tr>
<tr>
<td>29.399</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" background: #97FFFF;">n865_s/SUM</td>
</tr>
<tr>
<td>29.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>audio_sample_word0[0]_13_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_13_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][B]</td>
<td>audio_sample_word0[0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.445, 60.587%; route: 3.960, 37.231%; tC2Q: 0.232, 2.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.187</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>20.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R29C14[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>23.528</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C28</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/AD[1]</td>
</tr>
<tr>
<td>24.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/DO[3]</td>
</tr>
<tr>
<td>24.972</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I1</td>
</tr>
<tr>
<td>25.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>25.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>25.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>25.695</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>25.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.798</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>25.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>25.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>26.325</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>26.778</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>27.657</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>28.206</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>28.383</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/I2</td>
</tr>
<tr>
<td>28.845</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s1/F</td>
</tr>
<tr>
<td>29.017</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/I0</td>
</tr>
<tr>
<td>29.388</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_4_s0/F</td>
</tr>
<tr>
<td>29.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.798, 35.742%; route: 6.596, 62.075%; tC2Q: 0.232, 2.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.187</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>20.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R29C14[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>23.528</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C28</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/AD[1]</td>
</tr>
<tr>
<td>24.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/DO[3]</td>
</tr>
<tr>
<td>24.972</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I1</td>
</tr>
<tr>
<td>25.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>25.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>25.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>25.695</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>25.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.798</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>25.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>25.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>26.325</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>26.778</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>27.657</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>28.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>28.442</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s1/I2</td>
</tr>
<tr>
<td>28.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s1/F</td>
</tr>
<tr>
<td>28.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/I0</td>
</tr>
<tr>
<td>29.388</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_1_s0/F</td>
</tr>
<tr>
<td>29.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.874, 36.459%; route: 6.520, 61.358%; tC2Q: 0.232, 2.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.177</td>
<td>0.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s965/I0</td>
</tr>
<tr>
<td>19.747</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C9[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s965/F</td>
</tr>
<tr>
<td>19.920</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s954/I1</td>
</tr>
<tr>
<td>20.437</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s954/F</td>
</tr>
<tr>
<td>21.092</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[2][A]</td>
<td>supersprite/ssp_audio_w_7_s/I0</td>
</tr>
<tr>
<td>21.662</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s/COUT</td>
</tr>
<tr>
<td>21.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[2][B]</td>
<td>supersprite/ssp_audio_w_8_s/CIN</td>
</tr>
<tr>
<td>21.698</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s/COUT</td>
</tr>
<tr>
<td>21.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C7[0][A]</td>
<td>supersprite/ssp_audio_w_9_s/CIN</td>
</tr>
<tr>
<td>22.168</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s/SUM</td>
</tr>
<tr>
<td>22.581</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][B]</td>
<td>supersprite/ssp_audio_w_9_s0/I0</td>
</tr>
<tr>
<td>23.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_9_s0/COUT</td>
</tr>
<tr>
<td>23.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C7[0][A]</td>
<td>supersprite/ssp_audio_w_10_s0/CIN</td>
</tr>
<tr>
<td>23.621</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C7[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_10_s0/SUM</td>
</tr>
<tr>
<td>25.664</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][B]</td>
<td>n878_s/I0</td>
</tr>
<tr>
<td>26.234</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">n878_s/COUT</td>
</tr>
<tr>
<td>26.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[1][A]</td>
<td>n877_s/CIN</td>
</tr>
<tr>
<td>26.704</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">n877_s/SUM</td>
</tr>
<tr>
<td>26.874</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n877_s1/I0</td>
</tr>
<tr>
<td>27.444</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n877_s1/COUT</td>
</tr>
<tr>
<td>27.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n876_s1/CIN</td>
</tr>
<tr>
<td>27.914</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n876_s1/SUM</td>
</tr>
<tr>
<td>28.327</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n889_s/I0</td>
</tr>
<tr>
<td>28.897</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n889_s/COUT</td>
</tr>
<tr>
<td>28.897</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C31[0][B]</td>
<td>n888_s/CIN</td>
</tr>
<tr>
<td>29.367</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" background: #97FFFF;">n888_s/SUM</td>
</tr>
<tr>
<td>29.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>audio_sample_word0[1]_13_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_13_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][B]</td>
<td>audio_sample_word0[1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.322, 59.613%; route: 4.051, 38.200%; tC2Q: 0.232, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>22.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/COUT</td>
</tr>
<tr>
<td>22.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td>supersprite/ssp_audio_w_8_s0/CIN</td>
</tr>
<tr>
<td>23.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s0/SUM</td>
</tr>
<tr>
<td>25.382</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n857_s/I0</td>
</tr>
<tr>
<td>25.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n857_s/COUT</td>
</tr>
<tr>
<td>25.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n856_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n856_s/SUM</td>
</tr>
<tr>
<td>26.835</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n856_s1/I0</td>
</tr>
<tr>
<td>27.405</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n856_s1/COUT</td>
</tr>
<tr>
<td>27.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n855_s1/CIN</td>
</tr>
<tr>
<td>27.441</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n855_s1/COUT</td>
</tr>
<tr>
<td>27.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n854_s1/CIN</td>
</tr>
<tr>
<td>27.911</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n854_s1/SUM</td>
</tr>
<tr>
<td>28.324</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[2][B]</td>
<td>n867_s/I0</td>
</tr>
<tr>
<td>28.894</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" background: #97FFFF;">n867_s/COUT</td>
</tr>
<tr>
<td>28.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C29[0][A]</td>
<td>n866_s/CIN</td>
</tr>
<tr>
<td>29.364</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">n866_s/SUM</td>
</tr>
<tr>
<td>29.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>audio_sample_word0[0]_12_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_12_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>audio_sample_word0[0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.410, 60.457%; route: 3.960, 37.355%; tC2Q: 0.232, 2.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>22.793</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/COUT</td>
</tr>
<tr>
<td>22.793</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td>supersprite/ssp_audio_w_8_s0/CIN</td>
</tr>
<tr>
<td>23.263</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_8_s0/SUM</td>
</tr>
<tr>
<td>25.382</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n857_s/I0</td>
</tr>
<tr>
<td>25.952</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n857_s/COUT</td>
</tr>
<tr>
<td>25.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n856_s/CIN</td>
</tr>
<tr>
<td>26.422</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n856_s/SUM</td>
</tr>
<tr>
<td>26.835</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n856_s1/I0</td>
</tr>
<tr>
<td>27.405</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n856_s1/COUT</td>
</tr>
<tr>
<td>27.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n855_s1/CIN</td>
</tr>
<tr>
<td>27.875</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n855_s1/SUM</td>
</tr>
<tr>
<td>28.289</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[2][A]</td>
<td>n868_s/I0</td>
</tr>
<tr>
<td>28.859</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td style=" background: #97FFFF;">n868_s/COUT</td>
</tr>
<tr>
<td>28.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C28[2][B]</td>
<td>n867_s/CIN</td>
</tr>
<tr>
<td>29.329</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" background: #97FFFF;">n867_s/SUM</td>
</tr>
<tr>
<td>29.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>audio_sample_word0[0]_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C28[2][B]</td>
<td>audio_sample_word0[0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.374, 60.325%; route: 3.960, 37.480%; tC2Q: 0.232, 2.196%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>23.228</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/SUM</td>
</tr>
<tr>
<td>25.270</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>n881_s/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">n881_s/COUT</td>
</tr>
<tr>
<td>25.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][B]</td>
<td>n880_s/CIN</td>
</tr>
<tr>
<td>25.876</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">n880_s/COUT</td>
</tr>
<tr>
<td>25.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>n879_s/CIN</td>
</tr>
<tr>
<td>26.346</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">n879_s/SUM</td>
</tr>
<tr>
<td>26.759</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n879_s1/I0</td>
</tr>
<tr>
<td>27.329</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n879_s1/COUT</td>
</tr>
<tr>
<td>27.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n878_s1/CIN</td>
</tr>
<tr>
<td>27.799</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n878_s1/SUM</td>
</tr>
<tr>
<td>28.212</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n891_s/I0</td>
</tr>
<tr>
<td>28.782</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n891_s/COUT</td>
</tr>
<tr>
<td>28.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n890_s/CIN</td>
</tr>
<tr>
<td>28.817</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n890_s/COUT</td>
</tr>
<tr>
<td>28.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C31[0][A]</td>
<td>n889_s/CIN</td>
</tr>
<tr>
<td>29.287</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" background: #97FFFF;">n889_s/SUM</td>
</tr>
<tr>
<td>29.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>audio_sample_word0[1]_12_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_12_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>audio_sample_word0[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.410, 60.897%; route: 3.884, 36.899%; tC2Q: 0.232, 2.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>23.228</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/SUM</td>
</tr>
<tr>
<td>25.270</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>n881_s/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">n881_s/COUT</td>
</tr>
<tr>
<td>25.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][B]</td>
<td>n880_s/CIN</td>
</tr>
<tr>
<td>25.876</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">n880_s/COUT</td>
</tr>
<tr>
<td>25.876</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>n879_s/CIN</td>
</tr>
<tr>
<td>26.346</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">n879_s/SUM</td>
</tr>
<tr>
<td>26.759</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n879_s1/I0</td>
</tr>
<tr>
<td>27.329</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n879_s1/COUT</td>
</tr>
<tr>
<td>27.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n878_s1/CIN</td>
</tr>
<tr>
<td>27.799</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n878_s1/SUM</td>
</tr>
<tr>
<td>28.212</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n891_s/I0</td>
</tr>
<tr>
<td>28.782</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n891_s/COUT</td>
</tr>
<tr>
<td>28.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C30[2][B]</td>
<td>n890_s/CIN</td>
</tr>
<tr>
<td>29.252</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">n890_s/SUM</td>
</tr>
<tr>
<td>29.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>audio_sample_word0[1]_11_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>audio_sample_word0[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.374, 60.766%; route: 3.884, 37.023%; tC2Q: 0.232, 2.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.187</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>20.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R29C14[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>23.528</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C28</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/AD[1]</td>
</tr>
<tr>
<td>24.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/DO[3]</td>
</tr>
<tr>
<td>24.972</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I1</td>
</tr>
<tr>
<td>25.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>25.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>25.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>25.695</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>25.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.798</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>25.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>25.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>26.325</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>26.778</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>27.657</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>28.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>28.442</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_5_s1/I2</td>
</tr>
<tr>
<td>28.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_5_s1/F</td>
</tr>
<tr>
<td>28.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_5_s0/I0</td>
</tr>
<tr>
<td>29.189</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_5_s0/F</td>
</tr>
<tr>
<td>29.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.675, 35.246%; route: 6.520, 62.529%; tC2Q: 0.232, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.189</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>79</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/y_next_r_8_s0/Q</td>
</tr>
<tr>
<td>20.187</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/I2</td>
</tr>
<tr>
<td>20.704</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>128</td>
<td>R29C14[0][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/addr1_7_s0/F</td>
</tr>
<tr>
<td>23.528</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C28</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/AD[1]</td>
</tr>
<tr>
<td>24.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_linebuf1_29_1_s/DO[3]</td>
</tr>
<tr>
<td>24.972</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/I1</td>
</tr>
<tr>
<td>25.489</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s26/F</td>
</tr>
<tr>
<td>25.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/I1</td>
</tr>
<tr>
<td>25.592</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s12/O</td>
</tr>
<tr>
<td>25.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/I1</td>
</tr>
<tr>
<td>25.695</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s5/O</td>
</tr>
<tr>
<td>25.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/I0</td>
</tr>
<tr>
<td>25.798</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[1][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s2/O</td>
</tr>
<tr>
<td>25.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/I1</td>
</tr>
<tr>
<td>25.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf1_DOL_217_G[0]_s0/O</td>
</tr>
<tr>
<td>26.325</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/I0</td>
</tr>
<tr>
<td>26.778</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s8/F</td>
</tr>
<tr>
<td>27.657</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/I0</td>
</tr>
<tr>
<td>28.174</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s5/F</td>
</tr>
<tr>
<td>28.442</td>
<td>0.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/I2</td>
</tr>
<tr>
<td>28.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s1/F</td>
</tr>
<tr>
<td>28.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/I0</td>
</tr>
<tr>
<td>29.189</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">supersprite/vdp/f18a_core/inst_color/addr2_next_0_s0/F</td>
</tr>
<tr>
<td>29.189</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_color/addr2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.675, 35.246%; route: 6.520, 62.529%; tC2Q: 0.232, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.192</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>25.312</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>n859_s/I0</td>
</tr>
<tr>
<td>25.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n859_s/COUT</td>
</tr>
<tr>
<td>25.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>26.352</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">n858_s/SUM</td>
</tr>
<tr>
<td>26.522</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n858_s1/I0</td>
</tr>
<tr>
<td>27.092</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n858_s1/COUT</td>
</tr>
<tr>
<td>27.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n857_s1/CIN</td>
</tr>
<tr>
<td>27.562</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n857_s1/SUM</td>
</tr>
<tr>
<td>27.959</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[1][A]</td>
<td>n870_s/I0</td>
</tr>
<tr>
<td>28.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">n870_s/COUT</td>
</tr>
<tr>
<td>28.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C28[1][B]</td>
<td>n869_s/CIN</td>
</tr>
<tr>
<td>28.564</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td style=" background: #97FFFF;">n869_s/COUT</td>
</tr>
<tr>
<td>28.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[2][A]</td>
<td>n868_s/CIN</td>
</tr>
<tr>
<td>29.034</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td style=" background: #97FFFF;">n868_s/SUM</td>
</tr>
<tr>
<td>29.034</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>audio_sample_word0[0]_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>audio_sample_word0[0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.339, 61.709%; route: 3.701, 36.032%; tC2Q: 0.232, 2.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.192</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>25.312</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>n859_s/I0</td>
</tr>
<tr>
<td>25.882</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n859_s/COUT</td>
</tr>
<tr>
<td>25.882</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>n858_s/CIN</td>
</tr>
<tr>
<td>26.352</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">n858_s/SUM</td>
</tr>
<tr>
<td>26.522</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n858_s1/I0</td>
</tr>
<tr>
<td>27.092</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n858_s1/COUT</td>
</tr>
<tr>
<td>27.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n857_s1/CIN</td>
</tr>
<tr>
<td>27.562</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n857_s1/SUM</td>
</tr>
<tr>
<td>27.959</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C28[1][A]</td>
<td>n870_s/I0</td>
</tr>
<tr>
<td>28.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td style=" background: #97FFFF;">n870_s/COUT</td>
</tr>
<tr>
<td>28.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C28[1][B]</td>
<td>n869_s/CIN</td>
</tr>
<tr>
<td>28.999</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td style=" background: #97FFFF;">n869_s/SUM</td>
</tr>
<tr>
<td>28.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[0]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][B]</td>
<td>audio_sample_word0[0]_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[0]_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C28[1][B]</td>
<td>audio_sample_word0[0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.304, 61.578%; route: 3.701, 36.156%; tC2Q: 0.232, 2.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>22.758</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/COUT</td>
</tr>
<tr>
<td>22.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td>supersprite/ssp_audio_w_7_s0/CIN</td>
</tr>
<tr>
<td>23.228</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C6[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_7_s0/SUM</td>
</tr>
<tr>
<td>25.270</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>n881_s/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">n881_s/COUT</td>
</tr>
<tr>
<td>25.840</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][B]</td>
<td>n880_s/CIN</td>
</tr>
<tr>
<td>26.310</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" background: #97FFFF;">n880_s/SUM</td>
</tr>
<tr>
<td>26.481</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n880_s1/I0</td>
</tr>
<tr>
<td>27.051</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n880_s1/COUT</td>
</tr>
<tr>
<td>27.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n879_s1/CIN</td>
</tr>
<tr>
<td>27.521</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n879_s1/SUM</td>
</tr>
<tr>
<td>27.934</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n892_s/I0</td>
</tr>
<tr>
<td>28.504</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n892_s/COUT</td>
</tr>
<tr>
<td>28.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C30[2][A]</td>
<td>n891_s/CIN</td>
</tr>
<tr>
<td>28.974</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" background: #97FFFF;">n891_s/SUM</td>
</tr>
<tr>
<td>28.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[2][A]</td>
<td>audio_sample_word0[1]_10_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[2][A]</td>
<td>audio_sample_word0[1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.339, 62.075%; route: 3.641, 35.653%; tC2Q: 0.232, 2.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R35C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>n665_s6/I0</td>
</tr>
<tr>
<td>2.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n665_s6/F</td>
</tr>
<tr>
<td>3.479</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][A]</td>
<td>supersprite/n57_s2/I3</td>
</tr>
<tr>
<td>4.034</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C20[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s2/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][B]</td>
<td>supersprite/n57_s1/I0</td>
</tr>
<tr>
<td>4.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C19[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n57_s1/F</td>
</tr>
<tr>
<td>5.907</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s2/I2</td>
</tr>
<tr>
<td>6.278</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C23[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s2/F</td>
</tr>
<tr>
<td>7.129</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[3][A]</td>
<td>apple_bus/n507_s15/I3</td>
</tr>
<tr>
<td>7.500</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C27[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s15/F</td>
</tr>
<tr>
<td>7.504</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C27[3][B]</td>
<td>apple_bus/n507_s13/I2</td>
</tr>
<tr>
<td>7.957</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C27[3][B]</td>
<td style=" background: #97FFFF;">apple_bus/n507_s13/F</td>
</tr>
<tr>
<td>10.461</td>
<td>2.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT40[B]</td>
<td>apple_bus/a2_bridge_d_o_0_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT40[B]</td>
<td>apple_bus/a2_bridge_d_o_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 26.190%; route: 7.310, 71.540%; tC2Q: 0.232, 2.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[2][A]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>18.994</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R44C9[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>19.197</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/I0</td>
</tr>
<tr>
<td>19.746</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C9[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s959/F</td>
</tr>
<tr>
<td>19.747</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/I0</td>
</tr>
<tr>
<td>20.302</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C9[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s951/F</td>
</tr>
<tr>
<td>20.715</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R43C6[0][B]</td>
<td>supersprite/ssp_audio_w_4_s/I0</td>
</tr>
<tr>
<td>21.285</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>21.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R43C6[1][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>21.755</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>22.152</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C6[0][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>22.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C6[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>22.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>23.192</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C6[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>25.159</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C29[1][B]</td>
<td>n882_s/I0</td>
</tr>
<tr>
<td>25.729</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td style=" background: #97FFFF;">n882_s/COUT</td>
</tr>
<tr>
<td>25.729</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C29[2][A]</td>
<td>n881_s/CIN</td>
</tr>
<tr>
<td>26.199</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" background: #97FFFF;">n881_s/SUM</td>
</tr>
<tr>
<td>26.369</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n881_s1/I0</td>
</tr>
<tr>
<td>26.939</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n881_s1/COUT</td>
</tr>
<tr>
<td>26.939</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n880_s1/CIN</td>
</tr>
<tr>
<td>27.409</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n880_s1/SUM</td>
</tr>
<tr>
<td>27.822</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td>n893_s/I0</td>
</tr>
<tr>
<td>28.392</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">n893_s/COUT</td>
</tr>
<tr>
<td>28.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][B]</td>
<td>n892_s/CIN</td>
</tr>
<tr>
<td>28.862</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" background: #97FFFF;">n892_s/SUM</td>
</tr>
<tr>
<td>28.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td style=" font-weight:bold;">audio_sample_word0[1]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>37.280</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>audio_sample_word0[1]_9_s0/CLK</td>
</tr>
<tr>
<td>37.245</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
<tr>
<td>37.210</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[1][B]</td>
<td>audio_sample_word0[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.304, 62.414%; route: 3.564, 35.289%; tC2Q: 0.232, 2.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R35C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>n665_s6/I0</td>
</tr>
<tr>
<td>2.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n665_s6/F</td>
</tr>
<tr>
<td>3.479</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][A]</td>
<td>supersprite/n57_s2/I3</td>
</tr>
<tr>
<td>4.049</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C20[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s2/F</td>
</tr>
<tr>
<td>4.052</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>mockingboard/m6522_left/n316_s5/I2</td>
</tr>
<tr>
<td>4.505</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n316_s5/F</td>
</tr>
<tr>
<td>6.068</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[1][B]</td>
<td>mockingboard/m6522_right/write_t1c_h_s2/I1</td>
</tr>
<tr>
<td>6.439</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C45[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t1c_h_s2/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>mockingboard/m6522_right/write_t1c_h_s1/I3</td>
</tr>
<tr>
<td>7.521</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R44C40[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t1c_h_s1/F</td>
</tr>
<tr>
<td>8.927</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>9.298</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>9.729</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>mockingboard/m6522_right/n769_s0/I3</td>
</tr>
<tr>
<td>10.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n769_s0/F</td>
</tr>
<tr>
<td>10.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][A]</td>
<td>mockingboard/m6522_right/timer_a_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.261, 32.430%; route: 6.562, 65.262%; tC2Q: 0.232, 2.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R35C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>n665_s6/I0</td>
</tr>
<tr>
<td>2.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n665_s6/F</td>
</tr>
<tr>
<td>3.479</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][A]</td>
<td>supersprite/n57_s2/I3</td>
</tr>
<tr>
<td>4.049</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C20[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s2/F</td>
</tr>
<tr>
<td>4.052</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C20[3][B]</td>
<td>mockingboard/m6522_left/n316_s5/I2</td>
</tr>
<tr>
<td>4.505</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>24</td>
<td>R33C20[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n316_s5/F</td>
</tr>
<tr>
<td>6.068</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C45[1][B]</td>
<td>mockingboard/m6522_right/write_t1c_h_s2/I1</td>
</tr>
<tr>
<td>6.439</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R45C45[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t1c_h_s2/F</td>
</tr>
<tr>
<td>7.150</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td>mockingboard/m6522_right/write_t1c_h_s1/I3</td>
</tr>
<tr>
<td>7.521</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R44C40[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t1c_h_s1/F</td>
</tr>
<tr>
<td>8.927</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C51[1][A]</td>
<td>mockingboard/m6522_right/n767_s3/I1</td>
</tr>
<tr>
<td>9.298</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R45C51[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n767_s3/F</td>
</tr>
<tr>
<td>9.729</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C50[0][B]</td>
<td>mockingboard/m6522_right/n770_s0/I3</td>
</tr>
<tr>
<td>10.278</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C50[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n770_s0/F</td>
</tr>
<tr>
<td>10.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/timer_a_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C50[0][B]</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C50[0][B]</td>
<td>mockingboard/m6522_right/timer_a_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 32.289%; route: 6.562, 65.399%; tC2Q: 0.232, 2.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/prev_control_out_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R35C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>1.690</td>
<td>1.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>n665_s6/I0</td>
</tr>
<tr>
<td>2.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n665_s6/F</td>
</tr>
<tr>
<td>3.479</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[3][A]</td>
<td>supersprite/n57_s2/I3</td>
</tr>
<tr>
<td>4.034</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C20[3][A]</td>
<td style=" background: #97FFFF;">supersprite/n57_s2/F</td>
</tr>
<tr>
<td>4.458</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][B]</td>
<td>supersprite/n57_s1/I0</td>
</tr>
<tr>
<td>4.829</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C19[0][B]</td>
<td style=" background: #97FFFF;">supersprite/n57_s1/F</td>
</tr>
<tr>
<td>5.907</td>
<td>1.078</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C23[3][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s2/I2</td>
</tr>
<tr>
<td>6.278</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R45C23[3][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s2/F</td>
</tr>
<tr>
<td>7.214</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C20[0][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s3/I3</td>
</tr>
<tr>
<td>7.667</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C20[0][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s3/F</td>
</tr>
<tr>
<td>8.356</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C14[1][A]</td>
<td>apple_bus/n823_s2/I1</td>
</tr>
<tr>
<td>8.727</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R49C14[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n823_s2/F</td>
</tr>
<tr>
<td>8.915</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C13[1][A]</td>
<td>apple_bus/n823_s0/I3</td>
</tr>
<tr>
<td>9.377</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C13[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/n823_s0/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td style=" font-weight:bold;">apple_bus/prev_control_out_r_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>apple_bus/prev_control_out_r_2_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C13[2][A]</td>
<td>apple_bus/prev_control_out_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.138, 31.834%; route: 6.487, 65.813%; tC2Q: 0.232, 2.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C46[2][A]</td>
<td>apple_video/video_address_o_2_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R9C46[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_2_s0/Q</td>
</tr>
<tr>
<td>0.517</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>apple_video/video_address_o_10_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_10_s0/Q</td>
</tr>
<tr>
<td>0.517</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.360%; tC2Q: 0.202, 60.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][A]</td>
<td>apple_video/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R11C47[1][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>0.522</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 40.429%; tC2Q: 0.201, 59.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][A]</td>
<td>apple_video/video_address_o_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_3_s0/Q</td>
</tr>
<tr>
<td>0.634</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 55.078%; tC2Q: 0.202, 44.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[0][B]</td>
<td>apple_video/video_address_o_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[0][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_4_s0/Q</td>
</tr>
<tr>
<td>0.650</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.647%; tC2Q: 0.202, 43.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>apple_video/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>0.651</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.761%; tC2Q: 0.202, 43.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][B]</td>
<td>apple_video/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[2][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>0.651</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.761%; tC2Q: 0.202, 43.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][A]</td>
<td>apple_video/video_address_o_9_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C47[0][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_9_s0/Q</td>
</tr>
<tr>
<td>0.652</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>apple_video/video_address_o_12_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C47[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_12_s0/Q</td>
</tr>
<tr>
<td>0.653</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.873%; tC2Q: 0.202, 43.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>0.653</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.873%; tC2Q: 0.202, 43.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[1][B]</td>
<td>apple_video/video_address_o_12_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R11C47[1][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_12_s0/Q</td>
</tr>
<tr>
<td>0.653</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.873%; tC2Q: 0.202, 43.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>0.656</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.148%; tC2Q: 0.202, 42.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>0.517</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R41C9[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C10</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C10</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C10</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 40.013%; tC2Q: 0.201, 59.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C46[2][A]</td>
<td>apple_video/video_address_o_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C46[2][A]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_7_s0/Q</td>
</tr>
<tr>
<td>0.667</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.148%; tC2Q: 0.202, 41.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/pix_history_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/artifact_r_artifact_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>apple_video/pix_history_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">apple_video/pix_history_r_2_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">apple_video/artifact_r_artifact_r_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>apple_video/artifact_r_artifact_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>apple_video/artifact_r_artifact_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/pix_history_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/artifact_r_artifact_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[1][A]</td>
<td>apple_video/pix_history_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C44[1][A]</td>
<td style=" font-weight:bold;">apple_video/pix_history_r_3_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">apple_video/artifact_r_artifact_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>apple_video/artifact_r_artifact_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>apple_video/artifact_r_artifact_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[1][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R48C26[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>0.794</td>
<td>0.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.408, 66.890%; tC2Q: 0.202, 33.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>apple_bus/data_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R48C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_5_s0/Q</td>
</tr>
<tr>
<td>0.801</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.414, 67.224%; tC2Q: 0.202, 32.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C26[0][A]</td>
<td>apple_bus/data_r_5_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R48C26[0][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_5_s0/Q</td>
</tr>
<tr>
<td>0.828</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 68.612%; tC2Q: 0.202, 31.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C21[0][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/scanline_cnt_8_s2/Q</td>
</tr>
<tr>
<td>0.650</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C22[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_counters/sprt_cf_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/video_address_o_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C47[0][B]</td>
<td>apple_video/video_address_o_10_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R11C47[0][B]</td>
<td style=" font-weight:bold;">apple_video/video_address_o_10_s0/Q</td>
</tr>
<tr>
<td>0.761</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2341</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>0.337</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 64.998%; tC2Q: 0.202, 35.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_3_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C43[1][A]</td>
<td>apple_video/n182_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n182_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>apple_video/flash_cnt_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_7_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[0][A]</td>
<td>apple_video/n178_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">apple_video/n178_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>apple_video/flash_cnt_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_9_s0/Q</td>
</tr>
<tr>
<td>0.387</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C44[1][A]</td>
<td>apple_video/n176_s/I1</td>
</tr>
<tr>
<td>0.619</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" background: #97FFFF;">apple_video/n176_s/SUM</td>
</tr>
<tr>
<td>0.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td style=" font-weight:bold;">apple_video/flash_cnt_r_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1033</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[1][A]</td>
<td>apple_video/flash_cnt_r_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/fifo_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/fifo_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/fifo_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/phase_cycles_r_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/phase_cycles_r_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/phase_cycles_r_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/addr_r_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/addr_r_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_bus/a2_bridge_wr_n_o_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_bus/a2_bridge_wr_n_o_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_bus/a2_bridge_wr_n_o_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_sprites/ptrn_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2341</td>
<td>clk_logic_w</td>
<td>7.581</td>
<td>0.261</td>
</tr>
<tr>
<td>1033</td>
<td>clk_pixel_w</td>
<td>10.355</td>
<td>0.427</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.729</td>
<td>2.639</td>
</tr>
<tr>
<td>183</td>
<td>a2bus_if.addr[0]</td>
<td>10.154</td>
<td>6.010</td>
</tr>
<tr>
<td>164</td>
<td>n957_5</td>
<td>14.321</td>
<td>1.765</td>
</tr>
<tr>
<td>159</td>
<td>reset_n_r</td>
<td>13.163</td>
<td>1.800</td>
</tr>
<tr>
<td>137</td>
<td>gpu_pause</td>
<td>11.930</td>
<td>2.241</td>
</tr>
<tr>
<td>131</td>
<td>addr1[0]</td>
<td>10.615</td>
<td>1.289</td>
</tr>
<tr>
<td>131</td>
<td>addr2[0]</td>
<td>9.644</td>
<td>1.919</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>13.244</td>
<td>2.827</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R40C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C46</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R8C22</td>
<td>87.50%</td>
</tr>
<tr>
<td>R44C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C11</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R11C24</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
