|ov5640_sdram_hdmi
clk => clk.IN2
rst_n => rst_n.IN5
sdram_clk << pll:pll_inst.c1
sdram_cke << Sdram_Control_4Port:Sdram_Control_4Port.CKE
sdram_cs_n << Sdram_Control_4Port:Sdram_Control_4Port.CS_N
sdram_we_n << Sdram_Control_4Port:Sdram_Control_4Port.WE_N
sdram_cas_n << Sdram_Control_4Port:Sdram_Control_4Port.CAS_N
sdram_ras_n << Sdram_Control_4Port:Sdram_Control_4Port.RAS_N
sdram_dqm[0] << Sdram_Control_4Port:Sdram_Control_4Port.DQM
sdram_dqm[1] << Sdram_Control_4Port:Sdram_Control_4Port.DQM
sdram_ba[0] << Sdram_Control_4Port:Sdram_Control_4Port.BA
sdram_ba[1] << Sdram_Control_4Port:Sdram_Control_4Port.BA
sdram_addr[0] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[1] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[2] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[3] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[4] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[5] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[6] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[7] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[8] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[9] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[10] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[11] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_addr[12] << Sdram_Control_4Port:Sdram_Control_4Port.SA
sdram_dq[0] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[1] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[2] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[3] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[4] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[5] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[6] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[7] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[8] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[9] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[10] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[11] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[12] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[13] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[14] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
sdram_dq[15] <> Sdram_Control_4Port:Sdram_Control_4Port.DQ
camera_sclk << camera_init:camera_init.i2c_sclk
camera_sdat <> camera_init:camera_init.i2c_sdat
camera_vsync => camera_vsync.IN1
camera_href => camera_href.IN1
camera_pclk => camera_pclk.IN2
camera_xclk << pll:pll_inst.c3
camera_data[0] => camera_data[0].IN1
camera_data[1] => camera_data[1].IN1
camera_data[2] => camera_data[2].IN1
camera_data[3] => camera_data[3].IN1
camera_data[4] => camera_data[4].IN1
camera_data[5] => camera_data[5].IN1
camera_data[6] => camera_data[6].IN1
camera_data[7] => camera_data[7].IN1
camera_rst_n << camera_init:camera_init.camera_rst_n
camera_pwdn << camera_init:camera_init.camera_pwdn
tmds_clk_p << dvi_encoder:u_dvi_encoder.tmds_clk_p
tmds_clk_n << dvi_encoder:u_dvi_encoder.tmds_clk_n
tmds_data_p[0] << dvi_encoder:u_dvi_encoder.tmds_data_p
tmds_data_p[1] << dvi_encoder:u_dvi_encoder.tmds_data_p
tmds_data_p[2] << dvi_encoder:u_dvi_encoder.tmds_data_p
tmds_data_n[0] << dvi_encoder:u_dvi_encoder.tmds_data_n
tmds_data_n[1] << dvi_encoder:u_dvi_encoder.tmds_data_n
tmds_data_n[2] << dvi_encoder:u_dvi_encoder.tmds_data_n


|ov5640_sdram_hdmi|pll:pll_inst
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|ov5640_sdram_hdmi|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_sdram_hdmi|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component
inclk[0] => pll_hdmi_altpll:auto_generated.inclk[0]
inclk[1] => pll_hdmi_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ov5640_sdram_hdmi|camera_init:camera_init
Clk => Clk.IN2
Rst_n => Rst_n.IN1
Init_Done <= Init_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
camera_rst_n <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
camera_pwdn <= <GND>
i2c_sclk <= i2c_control:i2c_control.i2c_sclk
i2c_sdat <> i2c_control:i2c_control.i2c_sdat


|ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4
addr[5] => rom.RADDR5
addr[6] => rom.RADDR6
addr[7] => rom.RADDR7
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control
Clk => Clk.IN1
Rst_n => Rst_n.IN1
wrreg_req => state.OUTPUTSELECT
wrreg_req => state.OUTPUTSELECT
wrreg_req => Selector39.IN4
rdreg_req => state.DATAA
rdreg_req => state.DATAA
addr[0] => reg_addr[8].DATAA
addr[0] => reg_addr[0].DATAB
addr[1] => reg_addr[9].DATAA
addr[1] => reg_addr[1].DATAB
addr[2] => reg_addr[10].DATAA
addr[2] => reg_addr[2].DATAB
addr[3] => reg_addr[11].DATAA
addr[3] => reg_addr[3].DATAB
addr[4] => reg_addr[12].DATAA
addr[4] => reg_addr[4].DATAB
addr[5] => reg_addr[13].DATAA
addr[5] => reg_addr[5].DATAB
addr[6] => reg_addr[14].DATAA
addr[6] => reg_addr[6].DATAB
addr[7] => reg_addr[15].DATAA
addr[7] => reg_addr[7].DATAB
addr[8] => reg_addr[8].DATAB
addr[8] => reg_addr[0].DATAA
addr[9] => reg_addr[9].DATAB
addr[9] => reg_addr[1].DATAA
addr[10] => reg_addr[10].DATAB
addr[10] => reg_addr[2].DATAA
addr[11] => reg_addr[11].DATAB
addr[11] => reg_addr[3].DATAA
addr[12] => reg_addr[12].DATAB
addr[12] => reg_addr[4].DATAA
addr[13] => reg_addr[13].DATAB
addr[13] => reg_addr[5].DATAA
addr[14] => reg_addr[14].DATAB
addr[14] => reg_addr[6].DATAA
addr[15] => reg_addr[15].DATAB
addr[15] => reg_addr[7].DATAA
addr_mode => reg_addr[15].OUTPUTSELECT
addr_mode => reg_addr[14].OUTPUTSELECT
addr_mode => reg_addr[13].OUTPUTSELECT
addr_mode => reg_addr[12].OUTPUTSELECT
addr_mode => reg_addr[11].OUTPUTSELECT
addr_mode => reg_addr[10].OUTPUTSELECT
addr_mode => reg_addr[9].OUTPUTSELECT
addr_mode => reg_addr[8].OUTPUTSELECT
addr_mode => reg_addr[7].OUTPUTSELECT
addr_mode => reg_addr[6].OUTPUTSELECT
addr_mode => reg_addr[5].OUTPUTSELECT
addr_mode => reg_addr[4].OUTPUTSELECT
addr_mode => reg_addr[3].OUTPUTSELECT
addr_mode => reg_addr[2].OUTPUTSELECT
addr_mode => reg_addr[1].OUTPUTSELECT
addr_mode => reg_addr[0].OUTPUTSELECT
addr_mode => Selector13.IN3
addr_mode => Selector11.IN4
addr_mode => Selector27.IN6
wrdata[0] => Selector9.IN5
wrdata[1] => Selector8.IN5
wrdata[2] => Selector7.IN5
wrdata[3] => Selector6.IN5
wrdata[4] => Selector5.IN5
wrdata[5] => Selector4.IN5
wrdata[6] => Selector3.IN5
wrdata[7] => Selector2.IN5
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
device_id[0] => Selector9.IN6
device_id[0] => Selector24.IN6
device_id[1] => Selector8.IN6
device_id[1] => Selector23.IN4
device_id[2] => Selector7.IN6
device_id[2] => Selector22.IN4
device_id[3] => Selector6.IN6
device_id[3] => Selector21.IN4
device_id[4] => Selector5.IN6
device_id[4] => Selector20.IN4
device_id[5] => Selector4.IN6
device_id[5] => Selector19.IN4
device_id[6] => Selector3.IN6
device_id[6] => Selector18.IN4
device_id[7] => Selector2.IN6
device_id[7] => Selector17.IN4
RW_Done <= RW_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <= i2c_bit_shift:i2c_bit_shift.i2c_sclk
i2c_sdat <> i2c_bit_shift:i2c_bit_shift.i2c_sdat


|ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
Clk => i2c_sclk~reg0.CLK
Clk => cnt[0].CLK
Clk => cnt[1].CLK
Clk => cnt[2].CLK
Clk => cnt[3].CLK
Clk => cnt[4].CLK
Clk => ack_o~reg0.CLK
Clk => Trans_Done~reg0.CLK
Clk => i2c_sdat_o.CLK
Clk => en_div_cnt.CLK
Clk => i2c_sdat_oe.CLK
Clk => Rx_DATA[0]~reg0.CLK
Clk => Rx_DATA[1]~reg0.CLK
Clk => Rx_DATA[2]~reg0.CLK
Clk => Rx_DATA[3]~reg0.CLK
Clk => Rx_DATA[4]~reg0.CLK
Clk => Rx_DATA[5]~reg0.CLK
Clk => Rx_DATA[6]~reg0.CLK
Clk => Rx_DATA[7]~reg0.CLK
Clk => div_cnt[0].CLK
Clk => div_cnt[1].CLK
Clk => div_cnt[2].CLK
Clk => div_cnt[3].CLK
Clk => div_cnt[4].CLK
Clk => div_cnt[5].CLK
Clk => div_cnt[6].CLK
Clk => div_cnt[7].CLK
Clk => div_cnt[8].CLK
Clk => div_cnt[9].CLK
Clk => div_cnt[10].CLK
Clk => div_cnt[11].CLK
Clk => div_cnt[12].CLK
Clk => div_cnt[13].CLK
Clk => div_cnt[14].CLK
Clk => div_cnt[15].CLK
Clk => div_cnt[16].CLK
Clk => div_cnt[17].CLK
Clk => div_cnt[18].CLK
Clk => div_cnt[19].CLK
Clk => state~8.DATAIN
Rst_n => cnt[0].ACLR
Rst_n => cnt[1].ACLR
Rst_n => cnt[2].ACLR
Rst_n => cnt[3].ACLR
Rst_n => cnt[4].ACLR
Rst_n => ack_o~reg0.ACLR
Rst_n => Trans_Done~reg0.ACLR
Rst_n => i2c_sdat_o.PRESET
Rst_n => en_div_cnt.ACLR
Rst_n => i2c_sdat_oe.ACLR
Rst_n => Rx_DATA[0]~reg0.ACLR
Rst_n => Rx_DATA[1]~reg0.ACLR
Rst_n => Rx_DATA[2]~reg0.ACLR
Rst_n => Rx_DATA[3]~reg0.ACLR
Rst_n => Rx_DATA[4]~reg0.ACLR
Rst_n => Rx_DATA[5]~reg0.ACLR
Rst_n => Rx_DATA[6]~reg0.ACLR
Rst_n => Rx_DATA[7]~reg0.ACLR
Rst_n => div_cnt[0].ACLR
Rst_n => div_cnt[1].ACLR
Rst_n => div_cnt[2].ACLR
Rst_n => div_cnt[3].ACLR
Rst_n => div_cnt[4].ACLR
Rst_n => div_cnt[5].ACLR
Rst_n => div_cnt[6].ACLR
Rst_n => div_cnt[7].ACLR
Rst_n => div_cnt[8].ACLR
Rst_n => div_cnt[9].ACLR
Rst_n => div_cnt[10].ACLR
Rst_n => div_cnt[11].ACLR
Rst_n => div_cnt[12].ACLR
Rst_n => div_cnt[13].ACLR
Rst_n => div_cnt[14].ACLR
Rst_n => div_cnt[15].ACLR
Rst_n => div_cnt[16].ACLR
Rst_n => div_cnt[17].ACLR
Rst_n => div_cnt[18].ACLR
Rst_n => div_cnt[19].ACLR
Rst_n => state~10.DATAIN
Rst_n => i2c_sclk~reg0.ENA
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.OUTPUTSELECT
Cmd[0] => state.DATAA
Cmd[1] => state.OUTPUTSELECT
Cmd[1] => state.OUTPUTSELECT
Cmd[1] => state.OUTPUTSELECT
Cmd[1] => state.DATAB
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.OUTPUTSELECT
Cmd[2] => state.DATAA
Cmd[2] => state.DATAA
Cmd[3] => Trans_Done.OUTPUTSELECT
Cmd[3] => state.DATAB
Cmd[3] => state.DATAB
Cmd[4] => i2c_sdat_o.OUTPUTSELECT
Cmd[5] => i2c_sdat_o.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => state.OUTPUTSELECT
Go => en_div_cnt.DATAIN
Rx_DATA[0] <= Rx_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[1] <= Rx_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[2] <= Rx_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[3] <= Rx_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[4] <= Rx_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[5] <= Rx_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[6] <= Rx_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rx_DATA[7] <= Rx_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Tx_DATA[0] => Mux0.IN3
Tx_DATA[1] => Mux0.IN4
Tx_DATA[2] => Mux0.IN5
Tx_DATA[3] => Mux0.IN6
Tx_DATA[4] => Mux0.IN7
Tx_DATA[5] => Mux0.IN8
Tx_DATA[6] => Mux0.IN9
Tx_DATA[7] => Mux0.IN10
Trans_Done <= Trans_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_o <= ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <= i2c_sclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sdat <> i2c_sdat


|ov5640_sdram_hdmi|DVP_Capture:DVP_Capture
Rst_n => r_DataPixel[0].ACLR
Rst_n => r_DataPixel[1].ACLR
Rst_n => r_DataPixel[2].ACLR
Rst_n => r_DataPixel[3].ACLR
Rst_n => r_DataPixel[4].ACLR
Rst_n => r_DataPixel[5].ACLR
Rst_n => r_DataPixel[6].ACLR
Rst_n => r_DataPixel[7].ACLR
Rst_n => r_DataPixel[8].ACLR
Rst_n => r_DataPixel[9].ACLR
Rst_n => r_DataPixel[10].ACLR
Rst_n => r_DataPixel[11].ACLR
Rst_n => r_DataPixel[12].ACLR
Rst_n => r_DataPixel[13].ACLR
Rst_n => r_DataPixel[14].ACLR
Rst_n => r_DataPixel[15].ACLR
Rst_n => ImageState~reg0.PRESET
Rst_n => Hcount[0].ACLR
Rst_n => Hcount[1].ACLR
Rst_n => Hcount[2].ACLR
Rst_n => Hcount[3].ACLR
Rst_n => Hcount[4].ACLR
Rst_n => Hcount[5].ACLR
Rst_n => Hcount[6].ACLR
Rst_n => Hcount[7].ACLR
Rst_n => Hcount[8].ACLR
Rst_n => Hcount[9].ACLR
Rst_n => Hcount[10].ACLR
Rst_n => Hcount[11].ACLR
Rst_n => Hcount[12].ACLR
Rst_n => Vcount[0].ACLR
Rst_n => Vcount[1].ACLR
Rst_n => Vcount[2].ACLR
Rst_n => Vcount[3].ACLR
Rst_n => Vcount[4].ACLR
Rst_n => Vcount[5].ACLR
Rst_n => Vcount[6].ACLR
Rst_n => Vcount[7].ACLR
Rst_n => Vcount[8].ACLR
Rst_n => Vcount[9].ACLR
Rst_n => Vcount[10].ACLR
Rst_n => Vcount[11].ACLR
Rst_n => r_DataValid.ACLR
Rst_n => dump_frame.ACLR
Rst_n => FrameCnt[0].ACLR
Rst_n => FrameCnt[1].ACLR
Rst_n => FrameCnt[2].ACLR
Rst_n => FrameCnt[3].ACLR
PCLK => dump_frame.CLK
PCLK => FrameCnt[0].CLK
PCLK => FrameCnt[1].CLK
PCLK => FrameCnt[2].CLK
PCLK => FrameCnt[3].CLK
PCLK => Vcount[0].CLK
PCLK => Vcount[1].CLK
PCLK => Vcount[2].CLK
PCLK => Vcount[3].CLK
PCLK => Vcount[4].CLK
PCLK => Vcount[5].CLK
PCLK => Vcount[6].CLK
PCLK => Vcount[7].CLK
PCLK => Vcount[8].CLK
PCLK => Vcount[9].CLK
PCLK => Vcount[10].CLK
PCLK => Vcount[11].CLK
PCLK => r_DataValid.CLK
PCLK => r_DataPixel[0].CLK
PCLK => r_DataPixel[1].CLK
PCLK => r_DataPixel[2].CLK
PCLK => r_DataPixel[3].CLK
PCLK => r_DataPixel[4].CLK
PCLK => r_DataPixel[5].CLK
PCLK => r_DataPixel[6].CLK
PCLK => r_DataPixel[7].CLK
PCLK => r_DataPixel[8].CLK
PCLK => r_DataPixel[9].CLK
PCLK => r_DataPixel[10].CLK
PCLK => r_DataPixel[11].CLK
PCLK => r_DataPixel[12].CLK
PCLK => r_DataPixel[13].CLK
PCLK => r_DataPixel[14].CLK
PCLK => r_DataPixel[15].CLK
PCLK => Hcount[0].CLK
PCLK => Hcount[1].CLK
PCLK => Hcount[2].CLK
PCLK => Hcount[3].CLK
PCLK => Hcount[4].CLK
PCLK => Hcount[5].CLK
PCLK => Hcount[6].CLK
PCLK => Hcount[7].CLK
PCLK => Hcount[8].CLK
PCLK => Hcount[9].CLK
PCLK => Hcount[10].CLK
PCLK => Hcount[11].CLK
PCLK => Hcount[12].CLK
PCLK => r_Data[0].CLK
PCLK => r_Data[1].CLK
PCLK => r_Data[2].CLK
PCLK => r_Data[3].CLK
PCLK => r_Data[4].CLK
PCLK => r_Data[5].CLK
PCLK => r_Data[6].CLK
PCLK => r_Data[7].CLK
PCLK => r_Href.CLK
PCLK => r_Vsync.CLK
PCLK => ImageState~reg0.CLK
Vsync => r_Vsync.DATAIN
Vsync => Equal1.IN0
Href => r_Href.DATAIN
Href => Equal0.IN0
Data[0] => r_Data[0].DATAIN
Data[1] => r_Data[1].DATAIN
Data[2] => r_Data[2].DATAIN
Data[3] => r_Data[3].DATAIN
Data[4] => r_Data[4].DATAIN
Data[5] => r_Data[5].DATAIN
Data[6] => r_Data[6].DATAIN
Data[7] => r_Data[7].DATAIN
ImageState <= ImageState~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataValid <= DataValid.DB_MAX_OUTPUT_PORT_TYPE
DataPixel[0] <= r_DataPixel[0].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[1] <= r_DataPixel[1].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[2] <= r_DataPixel[2].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[3] <= r_DataPixel[3].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[4] <= r_DataPixel[4].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[5] <= r_DataPixel[5].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[6] <= r_DataPixel[6].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[7] <= r_DataPixel[7].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[8] <= r_DataPixel[8].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[9] <= r_DataPixel[9].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[10] <= r_DataPixel[10].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[11] <= r_DataPixel[11].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[12] <= r_DataPixel[12].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[13] <= r_DataPixel[13].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[14] <= r_DataPixel[14].DB_MAX_OUTPUT_PORT_TYPE
DataPixel[15] <= r_DataPixel[15].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[0] <= Hcount[1].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[1] <= Hcount[2].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[2] <= Hcount[3].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[3] <= Hcount[4].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[4] <= Hcount[5].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[5] <= Hcount[6].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[6] <= Hcount[7].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[7] <= Hcount[8].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[8] <= Hcount[9].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[9] <= Hcount[10].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[10] <= Hcount[11].DB_MAX_OUTPUT_PORT_TYPE
Xaddr[11] <= Hcount[12].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[0] <= Vcount[0].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[1] <= Vcount[1].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[2] <= Vcount[2].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[3] <= Vcount[3].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[4] <= Vcount[4].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[5] <= Vcount[5].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[6] <= Vcount[6].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[7] <= Vcount[7].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[8] <= Vcount[8].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[9] <= Vcount[9].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[10] <= Vcount[10].DB_MAX_OUTPUT_PORT_TYPE
Yaddr[11] <= Vcount[11].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port
CTRL_CLK => CTRL_CLK.IN7
RESET_N => RESET_N.IN3
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_ADDR[23] => rWR1_ADDR.DATAA
WR1_ADDR[23] => rWR1_ADDR.DATAB
WR1_ADDR[23] => rWR1_ADDR[23].ADATA
WR1_MAX_ADDR[0] => Add6.IN48
WR1_MAX_ADDR[1] => Add6.IN47
WR1_MAX_ADDR[2] => Add6.IN46
WR1_MAX_ADDR[3] => Add6.IN45
WR1_MAX_ADDR[4] => Add6.IN44
WR1_MAX_ADDR[5] => Add6.IN43
WR1_MAX_ADDR[6] => Add6.IN42
WR1_MAX_ADDR[7] => Add6.IN41
WR1_MAX_ADDR[8] => Add6.IN40
WR1_MAX_ADDR[9] => Add6.IN39
WR1_MAX_ADDR[10] => Add6.IN38
WR1_MAX_ADDR[11] => Add6.IN37
WR1_MAX_ADDR[12] => Add6.IN36
WR1_MAX_ADDR[13] => Add6.IN35
WR1_MAX_ADDR[14] => Add6.IN34
WR1_MAX_ADDR[15] => Add6.IN33
WR1_MAX_ADDR[16] => Add6.IN32
WR1_MAX_ADDR[17] => Add6.IN31
WR1_MAX_ADDR[18] => Add6.IN30
WR1_MAX_ADDR[19] => Add6.IN29
WR1_MAX_ADDR[20] => Add6.IN28
WR1_MAX_ADDR[21] => Add6.IN27
WR1_MAX_ADDR[22] => Add6.IN26
WR1_MAX_ADDR[23] => Add6.IN25
WR1_LENGTH[0] => Add7.IN24
WR1_LENGTH[0] => LessThan7.IN16
WR1_LENGTH[0] => mLENGTH.DATAB
WR1_LENGTH[0] => Add6.IN24
WR1_LENGTH[0] => Equal14.IN31
WR1_LENGTH[1] => Add7.IN23
WR1_LENGTH[1] => LessThan7.IN15
WR1_LENGTH[1] => mLENGTH.DATAB
WR1_LENGTH[1] => Add6.IN23
WR1_LENGTH[1] => Equal14.IN30
WR1_LENGTH[2] => Add7.IN22
WR1_LENGTH[2] => LessThan7.IN14
WR1_LENGTH[2] => mLENGTH.DATAB
WR1_LENGTH[2] => Add6.IN22
WR1_LENGTH[2] => Equal14.IN29
WR1_LENGTH[3] => Add7.IN21
WR1_LENGTH[3] => LessThan7.IN13
WR1_LENGTH[3] => mLENGTH.DATAB
WR1_LENGTH[3] => Add6.IN21
WR1_LENGTH[3] => Equal14.IN28
WR1_LENGTH[4] => Add7.IN20
WR1_LENGTH[4] => LessThan7.IN12
WR1_LENGTH[4] => mLENGTH.DATAB
WR1_LENGTH[4] => Add6.IN20
WR1_LENGTH[4] => Equal14.IN27
WR1_LENGTH[5] => Add7.IN19
WR1_LENGTH[5] => LessThan7.IN11
WR1_LENGTH[5] => mLENGTH.DATAB
WR1_LENGTH[5] => Add6.IN19
WR1_LENGTH[5] => Equal14.IN26
WR1_LENGTH[6] => Add7.IN18
WR1_LENGTH[6] => LessThan7.IN10
WR1_LENGTH[6] => mLENGTH.DATAB
WR1_LENGTH[6] => Add6.IN18
WR1_LENGTH[6] => Equal14.IN25
WR1_LENGTH[7] => Add7.IN17
WR1_LENGTH[7] => LessThan7.IN9
WR1_LENGTH[7] => mLENGTH.DATAB
WR1_LENGTH[7] => Add6.IN17
WR1_LENGTH[7] => Equal14.IN24
WR1_LENGTH[8] => Add7.IN16
WR1_LENGTH[8] => LessThan7.IN8
WR1_LENGTH[8] => mLENGTH.DATAB
WR1_LENGTH[8] => Add6.IN16
WR1_LENGTH[8] => Equal14.IN23
WR1_LENGTH[9] => Add7.IN15
WR1_LENGTH[9] => LessThan7.IN7
WR1_LENGTH[9] => Add6.IN15
WR1_LENGTH[9] => Equal14.IN22
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR1_FULL <= Sdram_WR_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[9] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[10] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[11] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[12] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[13] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[14] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[15] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_ADDR[23] => rWR2_ADDR.DATAA
WR2_ADDR[23] => rWR2_ADDR.DATAB
WR2_ADDR[23] => rWR2_ADDR[23].ADATA
WR2_MAX_ADDR[0] => Add8.IN48
WR2_MAX_ADDR[1] => Add8.IN47
WR2_MAX_ADDR[2] => Add8.IN46
WR2_MAX_ADDR[3] => Add8.IN45
WR2_MAX_ADDR[4] => Add8.IN44
WR2_MAX_ADDR[5] => Add8.IN43
WR2_MAX_ADDR[6] => Add8.IN42
WR2_MAX_ADDR[7] => Add8.IN41
WR2_MAX_ADDR[8] => Add8.IN40
WR2_MAX_ADDR[9] => Add8.IN39
WR2_MAX_ADDR[10] => Add8.IN38
WR2_MAX_ADDR[11] => Add8.IN37
WR2_MAX_ADDR[12] => Add8.IN36
WR2_MAX_ADDR[13] => Add8.IN35
WR2_MAX_ADDR[14] => Add8.IN34
WR2_MAX_ADDR[15] => Add8.IN33
WR2_MAX_ADDR[16] => Add8.IN32
WR2_MAX_ADDR[17] => Add8.IN31
WR2_MAX_ADDR[18] => Add8.IN30
WR2_MAX_ADDR[19] => Add8.IN29
WR2_MAX_ADDR[20] => Add8.IN28
WR2_MAX_ADDR[21] => Add8.IN27
WR2_MAX_ADDR[22] => Add8.IN26
WR2_MAX_ADDR[23] => Add8.IN25
WR2_LENGTH[0] => Add9.IN24
WR2_LENGTH[0] => LessThan8.IN16
WR2_LENGTH[0] => mLENGTH.DATAB
WR2_LENGTH[0] => Add8.IN24
WR2_LENGTH[0] => Equal15.IN31
WR2_LENGTH[1] => Add9.IN23
WR2_LENGTH[1] => LessThan8.IN15
WR2_LENGTH[1] => mLENGTH.DATAB
WR2_LENGTH[1] => Add8.IN23
WR2_LENGTH[1] => Equal15.IN30
WR2_LENGTH[2] => Add9.IN22
WR2_LENGTH[2] => LessThan8.IN14
WR2_LENGTH[2] => mLENGTH.DATAB
WR2_LENGTH[2] => Add8.IN22
WR2_LENGTH[2] => Equal15.IN29
WR2_LENGTH[3] => Add9.IN21
WR2_LENGTH[3] => LessThan8.IN13
WR2_LENGTH[3] => mLENGTH.DATAB
WR2_LENGTH[3] => Add8.IN21
WR2_LENGTH[3] => Equal15.IN28
WR2_LENGTH[4] => Add9.IN20
WR2_LENGTH[4] => LessThan8.IN12
WR2_LENGTH[4] => mLENGTH.DATAB
WR2_LENGTH[4] => Add8.IN20
WR2_LENGTH[4] => Equal15.IN27
WR2_LENGTH[5] => Add9.IN19
WR2_LENGTH[5] => LessThan8.IN11
WR2_LENGTH[5] => mLENGTH.DATAB
WR2_LENGTH[5] => Add8.IN19
WR2_LENGTH[5] => Equal15.IN26
WR2_LENGTH[6] => Add9.IN18
WR2_LENGTH[6] => LessThan8.IN10
WR2_LENGTH[6] => mLENGTH.DATAB
WR2_LENGTH[6] => Add8.IN18
WR2_LENGTH[6] => Equal15.IN25
WR2_LENGTH[7] => Add9.IN17
WR2_LENGTH[7] => LessThan8.IN9
WR2_LENGTH[7] => mLENGTH.DATAB
WR2_LENGTH[7] => Add8.IN17
WR2_LENGTH[7] => Equal15.IN24
WR2_LENGTH[8] => Add9.IN16
WR2_LENGTH[8] => LessThan8.IN8
WR2_LENGTH[8] => mLENGTH.DATAB
WR2_LENGTH[8] => Add8.IN16
WR2_LENGTH[8] => Equal15.IN23
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR2_FULL <= Sdram_WR_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[9] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[10] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[11] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[12] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[13] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[14] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[15] <= Sdram_WR_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_RD_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_ADDR[23] => rRD1_ADDR.DATAA
RD1_ADDR[23] => rRD1_ADDR.DATAB
RD1_ADDR[23] => rRD1_ADDR[23].ADATA
RD1_MAX_ADDR[0] => Add10.IN48
RD1_MAX_ADDR[1] => Add10.IN47
RD1_MAX_ADDR[2] => Add10.IN46
RD1_MAX_ADDR[3] => Add10.IN45
RD1_MAX_ADDR[4] => Add10.IN44
RD1_MAX_ADDR[5] => Add10.IN43
RD1_MAX_ADDR[6] => Add10.IN42
RD1_MAX_ADDR[7] => Add10.IN41
RD1_MAX_ADDR[8] => Add10.IN40
RD1_MAX_ADDR[9] => Add10.IN39
RD1_MAX_ADDR[10] => Add10.IN38
RD1_MAX_ADDR[11] => Add10.IN37
RD1_MAX_ADDR[12] => Add10.IN36
RD1_MAX_ADDR[13] => Add10.IN35
RD1_MAX_ADDR[14] => Add10.IN34
RD1_MAX_ADDR[15] => Add10.IN33
RD1_MAX_ADDR[16] => Add10.IN32
RD1_MAX_ADDR[17] => Add10.IN31
RD1_MAX_ADDR[18] => Add10.IN30
RD1_MAX_ADDR[19] => Add10.IN29
RD1_MAX_ADDR[20] => Add10.IN28
RD1_MAX_ADDR[21] => Add10.IN27
RD1_MAX_ADDR[22] => Add10.IN26
RD1_MAX_ADDR[23] => Add10.IN25
RD1_LENGTH[0] => Add11.IN24
RD1_LENGTH[0] => LessThan5.IN16
RD1_LENGTH[0] => mLENGTH.DATAB
RD1_LENGTH[0] => Add10.IN24
RD1_LENGTH[1] => Add11.IN23
RD1_LENGTH[1] => LessThan5.IN15
RD1_LENGTH[1] => mLENGTH.DATAB
RD1_LENGTH[1] => Add10.IN23
RD1_LENGTH[2] => Add11.IN22
RD1_LENGTH[2] => LessThan5.IN14
RD1_LENGTH[2] => mLENGTH.DATAB
RD1_LENGTH[2] => Add10.IN22
RD1_LENGTH[3] => Add11.IN21
RD1_LENGTH[3] => LessThan5.IN13
RD1_LENGTH[3] => mLENGTH.DATAB
RD1_LENGTH[3] => Add10.IN21
RD1_LENGTH[4] => Add11.IN20
RD1_LENGTH[4] => LessThan5.IN12
RD1_LENGTH[4] => mLENGTH.DATAB
RD1_LENGTH[4] => Add10.IN20
RD1_LENGTH[5] => Add11.IN19
RD1_LENGTH[5] => LessThan5.IN11
RD1_LENGTH[5] => mLENGTH.DATAB
RD1_LENGTH[5] => Add10.IN19
RD1_LENGTH[6] => Add11.IN18
RD1_LENGTH[6] => LessThan5.IN10
RD1_LENGTH[6] => mLENGTH.DATAB
RD1_LENGTH[6] => Add10.IN18
RD1_LENGTH[7] => Add11.IN17
RD1_LENGTH[7] => LessThan5.IN9
RD1_LENGTH[7] => mLENGTH.DATAB
RD1_LENGTH[7] => Add10.IN17
RD1_LENGTH[8] => Add11.IN16
RD1_LENGTH[8] => LessThan5.IN8
RD1_LENGTH[8] => mLENGTH.DATAB
RD1_LENGTH[8] => Add10.IN16
RD1_LENGTH[9] => Add11.IN15
RD1_LENGTH[9] => LessThan5.IN7
RD1_LENGTH[9] => Add10.IN15
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD1_EMPTY <= Sdram_RD_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[9] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[10] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[11] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[12] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[13] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[14] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[15] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_RD_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_ADDR[23] => rRD2_ADDR.DATAA
RD2_ADDR[23] => rRD2_ADDR.DATAB
RD2_ADDR[23] => rRD2_ADDR[23].ADATA
RD2_MAX_ADDR[0] => Add12.IN48
RD2_MAX_ADDR[1] => Add12.IN47
RD2_MAX_ADDR[2] => Add12.IN46
RD2_MAX_ADDR[3] => Add12.IN45
RD2_MAX_ADDR[4] => Add12.IN44
RD2_MAX_ADDR[5] => Add12.IN43
RD2_MAX_ADDR[6] => Add12.IN42
RD2_MAX_ADDR[7] => Add12.IN41
RD2_MAX_ADDR[8] => Add12.IN40
RD2_MAX_ADDR[9] => Add12.IN39
RD2_MAX_ADDR[10] => Add12.IN38
RD2_MAX_ADDR[11] => Add12.IN37
RD2_MAX_ADDR[12] => Add12.IN36
RD2_MAX_ADDR[13] => Add12.IN35
RD2_MAX_ADDR[14] => Add12.IN34
RD2_MAX_ADDR[15] => Add12.IN33
RD2_MAX_ADDR[16] => Add12.IN32
RD2_MAX_ADDR[17] => Add12.IN31
RD2_MAX_ADDR[18] => Add12.IN30
RD2_MAX_ADDR[19] => Add12.IN29
RD2_MAX_ADDR[20] => Add12.IN28
RD2_MAX_ADDR[21] => Add12.IN27
RD2_MAX_ADDR[22] => Add12.IN26
RD2_MAX_ADDR[23] => Add12.IN25
RD2_LENGTH[0] => Add13.IN24
RD2_LENGTH[0] => LessThan6.IN16
RD2_LENGTH[0] => mLENGTH.DATAB
RD2_LENGTH[0] => Add12.IN24
RD2_LENGTH[1] => Add13.IN23
RD2_LENGTH[1] => LessThan6.IN15
RD2_LENGTH[1] => mLENGTH.DATAB
RD2_LENGTH[1] => Add12.IN23
RD2_LENGTH[2] => Add13.IN22
RD2_LENGTH[2] => LessThan6.IN14
RD2_LENGTH[2] => mLENGTH.DATAB
RD2_LENGTH[2] => Add12.IN22
RD2_LENGTH[3] => Add13.IN21
RD2_LENGTH[3] => LessThan6.IN13
RD2_LENGTH[3] => mLENGTH.DATAB
RD2_LENGTH[3] => Add12.IN21
RD2_LENGTH[4] => Add13.IN20
RD2_LENGTH[4] => LessThan6.IN12
RD2_LENGTH[4] => mLENGTH.DATAB
RD2_LENGTH[4] => Add12.IN20
RD2_LENGTH[5] => Add13.IN19
RD2_LENGTH[5] => LessThan6.IN11
RD2_LENGTH[5] => mLENGTH.DATAB
RD2_LENGTH[5] => Add12.IN19
RD2_LENGTH[6] => Add13.IN18
RD2_LENGTH[6] => LessThan6.IN10
RD2_LENGTH[6] => mLENGTH.DATAB
RD2_LENGTH[6] => Add12.IN18
RD2_LENGTH[7] => Add13.IN17
RD2_LENGTH[7] => LessThan6.IN9
RD2_LENGTH[7] => mLENGTH.DATAB
RD2_LENGTH[7] => Add12.IN17
RD2_LENGTH[8] => Add13.IN16
RD2_LENGTH[8] => LessThan6.IN8
RD2_LENGTH[8] => mLENGTH.DATAB
RD2_LENGTH[8] => Add12.IN16
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD2_EMPTY <= Sdram_RD_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[9] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[10] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[11] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[12] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[13] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[14] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[15] <= Sdram_RD_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => SADDR[23]~reg0.CLK
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => SADDR[23]~reg0.ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
ADDR[23] => SADDR[23]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always2.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[23] <= SADDR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAA
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => SA.DATAB
SADDR[21] => BA.DATAA
SADDR[22] => BA.DATAA
SADDR[23] => CS_N.DATAA
SADDR[23] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_mks1:auto_generated.data[0]
data[1] => dcfifo_mks1:auto_generated.data[1]
data[2] => dcfifo_mks1:auto_generated.data[2]
data[3] => dcfifo_mks1:auto_generated.data[3]
data[4] => dcfifo_mks1:auto_generated.data[4]
data[5] => dcfifo_mks1:auto_generated.data[5]
data[6] => dcfifo_mks1:auto_generated.data[6]
data[7] => dcfifo_mks1:auto_generated.data[7]
data[8] => dcfifo_mks1:auto_generated.data[8]
data[9] => dcfifo_mks1:auto_generated.data[9]
data[10] => dcfifo_mks1:auto_generated.data[10]
data[11] => dcfifo_mks1:auto_generated.data[11]
data[12] => dcfifo_mks1:auto_generated.data[12]
data[13] => dcfifo_mks1:auto_generated.data[13]
data[14] => dcfifo_mks1:auto_generated.data[14]
data[15] => dcfifo_mks1:auto_generated.data[15]
q[0] <= dcfifo_mks1:auto_generated.q[0]
q[1] <= dcfifo_mks1:auto_generated.q[1]
q[2] <= dcfifo_mks1:auto_generated.q[2]
q[3] <= dcfifo_mks1:auto_generated.q[3]
q[4] <= dcfifo_mks1:auto_generated.q[4]
q[5] <= dcfifo_mks1:auto_generated.q[5]
q[6] <= dcfifo_mks1:auto_generated.q[6]
q[7] <= dcfifo_mks1:auto_generated.q[7]
q[8] <= dcfifo_mks1:auto_generated.q[8]
q[9] <= dcfifo_mks1:auto_generated.q[9]
q[10] <= dcfifo_mks1:auto_generated.q[10]
q[11] <= dcfifo_mks1:auto_generated.q[11]
q[12] <= dcfifo_mks1:auto_generated.q[12]
q[13] <= dcfifo_mks1:auto_generated.q[13]
q[14] <= dcfifo_mks1:auto_generated.q[14]
q[15] <= dcfifo_mks1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_mks1:auto_generated.rdclk
rdreq => dcfifo_mks1:auto_generated.rdreq
wrclk => dcfifo_mks1:auto_generated.wrclk
wrreq => dcfifo_mks1:auto_generated.wrreq
aclr => dcfifo_mks1:auto_generated.aclr
rdempty <= dcfifo_mks1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_mks1:auto_generated.wrfull
rdusedw[0] <= dcfifo_mks1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_mks1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_mks1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_mks1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_mks1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_mks1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_mks1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_mks1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_mks1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_mks1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_mks1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_mks1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_mks1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_mks1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_mks1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_mks1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_mks1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_mks1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_mks1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_mks1:auto_generated.wrusedw[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_lr81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_lr81:fifo_ram.data_a[0]
data[1] => altsyncram_lr81:fifo_ram.data_a[1]
data[2] => altsyncram_lr81:fifo_ram.data_a[2]
data[3] => altsyncram_lr81:fifo_ram.data_a[3]
data[4] => altsyncram_lr81:fifo_ram.data_a[4]
data[5] => altsyncram_lr81:fifo_ram.data_a[5]
data[6] => altsyncram_lr81:fifo_ram.data_a[6]
data[7] => altsyncram_lr81:fifo_ram.data_a[7]
data[8] => altsyncram_lr81:fifo_ram.data_a[8]
data[9] => altsyncram_lr81:fifo_ram.data_a[9]
data[10] => altsyncram_lr81:fifo_ram.data_a[10]
data[11] => altsyncram_lr81:fifo_ram.data_a[11]
data[12] => altsyncram_lr81:fifo_ram.data_a[12]
data[13] => altsyncram_lr81:fifo_ram.data_a[13]
data[14] => altsyncram_lr81:fifo_ram.data_a[14]
data[15] => altsyncram_lr81:fifo_ram.data_a[15]
q[0] <= altsyncram_lr81:fifo_ram.q_b[0]
q[1] <= altsyncram_lr81:fifo_ram.q_b[1]
q[2] <= altsyncram_lr81:fifo_ram.q_b[2]
q[3] <= altsyncram_lr81:fifo_ram.q_b[3]
q[4] <= altsyncram_lr81:fifo_ram.q_b[4]
q[5] <= altsyncram_lr81:fifo_ram.q_b[5]
q[6] <= altsyncram_lr81:fifo_ram.q_b[6]
q[7] <= altsyncram_lr81:fifo_ram.q_b[7]
q[8] <= altsyncram_lr81:fifo_ram.q_b[8]
q[9] <= altsyncram_lr81:fifo_ram.q_b[9]
q[10] <= altsyncram_lr81:fifo_ram.q_b[10]
q[11] <= altsyncram_lr81:fifo_ram.q_b[11]
q[12] <= altsyncram_lr81:fifo_ram.q_b[12]
q[13] <= altsyncram_lr81:fifo_ram.q_b[13]
q[14] <= altsyncram_lr81:fifo_ram.q_b[14]
q[15] <= altsyncram_lr81:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_lr81:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_lr81:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe14.clock
clrn => dffpipe_pe9:dffpipe14.clrn
d[0] => dffpipe_pe9:dffpipe14.d[0]
d[1] => dffpipe_pe9:dffpipe14.d[1]
d[2] => dffpipe_pe9:dffpipe14.d[2]
d[3] => dffpipe_pe9:dffpipe14.d[3]
d[4] => dffpipe_pe9:dffpipe14.d[4]
d[5] => dffpipe_pe9:dffpipe14.d[5]
d[6] => dffpipe_pe9:dffpipe14.d[6]
d[7] => dffpipe_pe9:dffpipe14.d[7]
d[8] => dffpipe_pe9:dffpipe14.d[8]
d[9] => dffpipe_pe9:dffpipe14.d[9]
q[0] <= dffpipe_pe9:dffpipe14.q[0]
q[1] <= dffpipe_pe9:dffpipe14.q[1]
q[2] <= dffpipe_pe9:dffpipe14.q[2]
q[3] <= dffpipe_pe9:dffpipe14.q[3]
q[4] <= dffpipe_pe9:dffpipe14.q[4]
q[5] <= dffpipe_pe9:dffpipe14.q[5]
q[6] <= dffpipe_pe9:dffpipe14.q[6]
q[7] <= dffpipe_pe9:dffpipe14.q[7]
q[8] <= dffpipe_pe9:dffpipe14.q[8]
q[9] <= dffpipe_pe9:dffpipe14.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe17.clock
clrn => dffpipe_qe9:dffpipe17.clrn
d[0] => dffpipe_qe9:dffpipe17.d[0]
d[1] => dffpipe_qe9:dffpipe17.d[1]
d[2] => dffpipe_qe9:dffpipe17.d[2]
d[3] => dffpipe_qe9:dffpipe17.d[3]
d[4] => dffpipe_qe9:dffpipe17.d[4]
d[5] => dffpipe_qe9:dffpipe17.d[5]
d[6] => dffpipe_qe9:dffpipe17.d[6]
d[7] => dffpipe_qe9:dffpipe17.d[7]
d[8] => dffpipe_qe9:dffpipe17.d[8]
d[9] => dffpipe_qe9:dffpipe17.d[9]
q[0] <= dffpipe_qe9:dffpipe17.q[0]
q[1] <= dffpipe_qe9:dffpipe17.q[1]
q[2] <= dffpipe_qe9:dffpipe17.q[2]
q[3] <= dffpipe_qe9:dffpipe17.q[3]
q[4] <= dffpipe_qe9:dffpipe17.q[4]
q[5] <= dffpipe_qe9:dffpipe17.q[5]
q[6] <= dffpipe_qe9:dffpipe17.q[6]
q[7] <= dffpipe_qe9:dffpipe17.q[7]
q[8] <= dffpipe_qe9:dffpipe17.q[8]
q[9] <= dffpipe_qe9:dffpipe17.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_mks1:auto_generated.data[0]
data[1] => dcfifo_mks1:auto_generated.data[1]
data[2] => dcfifo_mks1:auto_generated.data[2]
data[3] => dcfifo_mks1:auto_generated.data[3]
data[4] => dcfifo_mks1:auto_generated.data[4]
data[5] => dcfifo_mks1:auto_generated.data[5]
data[6] => dcfifo_mks1:auto_generated.data[6]
data[7] => dcfifo_mks1:auto_generated.data[7]
data[8] => dcfifo_mks1:auto_generated.data[8]
data[9] => dcfifo_mks1:auto_generated.data[9]
data[10] => dcfifo_mks1:auto_generated.data[10]
data[11] => dcfifo_mks1:auto_generated.data[11]
data[12] => dcfifo_mks1:auto_generated.data[12]
data[13] => dcfifo_mks1:auto_generated.data[13]
data[14] => dcfifo_mks1:auto_generated.data[14]
data[15] => dcfifo_mks1:auto_generated.data[15]
q[0] <= dcfifo_mks1:auto_generated.q[0]
q[1] <= dcfifo_mks1:auto_generated.q[1]
q[2] <= dcfifo_mks1:auto_generated.q[2]
q[3] <= dcfifo_mks1:auto_generated.q[3]
q[4] <= dcfifo_mks1:auto_generated.q[4]
q[5] <= dcfifo_mks1:auto_generated.q[5]
q[6] <= dcfifo_mks1:auto_generated.q[6]
q[7] <= dcfifo_mks1:auto_generated.q[7]
q[8] <= dcfifo_mks1:auto_generated.q[8]
q[9] <= dcfifo_mks1:auto_generated.q[9]
q[10] <= dcfifo_mks1:auto_generated.q[10]
q[11] <= dcfifo_mks1:auto_generated.q[11]
q[12] <= dcfifo_mks1:auto_generated.q[12]
q[13] <= dcfifo_mks1:auto_generated.q[13]
q[14] <= dcfifo_mks1:auto_generated.q[14]
q[15] <= dcfifo_mks1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_mks1:auto_generated.rdclk
rdreq => dcfifo_mks1:auto_generated.rdreq
wrclk => dcfifo_mks1:auto_generated.wrclk
wrreq => dcfifo_mks1:auto_generated.wrreq
aclr => dcfifo_mks1:auto_generated.aclr
rdempty <= dcfifo_mks1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_mks1:auto_generated.wrfull
rdusedw[0] <= dcfifo_mks1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_mks1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_mks1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_mks1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_mks1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_mks1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_mks1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_mks1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_mks1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_mks1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_mks1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_mks1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_mks1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_mks1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_mks1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_mks1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_mks1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_mks1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_mks1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_mks1:auto_generated.wrusedw[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_lr81:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_lr81:fifo_ram.data_a[0]
data[1] => altsyncram_lr81:fifo_ram.data_a[1]
data[2] => altsyncram_lr81:fifo_ram.data_a[2]
data[3] => altsyncram_lr81:fifo_ram.data_a[3]
data[4] => altsyncram_lr81:fifo_ram.data_a[4]
data[5] => altsyncram_lr81:fifo_ram.data_a[5]
data[6] => altsyncram_lr81:fifo_ram.data_a[6]
data[7] => altsyncram_lr81:fifo_ram.data_a[7]
data[8] => altsyncram_lr81:fifo_ram.data_a[8]
data[9] => altsyncram_lr81:fifo_ram.data_a[9]
data[10] => altsyncram_lr81:fifo_ram.data_a[10]
data[11] => altsyncram_lr81:fifo_ram.data_a[11]
data[12] => altsyncram_lr81:fifo_ram.data_a[12]
data[13] => altsyncram_lr81:fifo_ram.data_a[13]
data[14] => altsyncram_lr81:fifo_ram.data_a[14]
data[15] => altsyncram_lr81:fifo_ram.data_a[15]
q[0] <= altsyncram_lr81:fifo_ram.q_b[0]
q[1] <= altsyncram_lr81:fifo_ram.q_b[1]
q[2] <= altsyncram_lr81:fifo_ram.q_b[2]
q[3] <= altsyncram_lr81:fifo_ram.q_b[3]
q[4] <= altsyncram_lr81:fifo_ram.q_b[4]
q[5] <= altsyncram_lr81:fifo_ram.q_b[5]
q[6] <= altsyncram_lr81:fifo_ram.q_b[6]
q[7] <= altsyncram_lr81:fifo_ram.q_b[7]
q[8] <= altsyncram_lr81:fifo_ram.q_b[8]
q[9] <= altsyncram_lr81:fifo_ram.q_b[9]
q[10] <= altsyncram_lr81:fifo_ram.q_b[10]
q[11] <= altsyncram_lr81:fifo_ram.q_b[11]
q[12] <= altsyncram_lr81:fifo_ram.q_b[12]
q[13] <= altsyncram_lr81:fifo_ram.q_b[13]
q[14] <= altsyncram_lr81:fifo_ram.q_b[14]
q[15] <= altsyncram_lr81:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_lr81:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_lr81:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe14.clock
clrn => dffpipe_pe9:dffpipe14.clrn
d[0] => dffpipe_pe9:dffpipe14.d[0]
d[1] => dffpipe_pe9:dffpipe14.d[1]
d[2] => dffpipe_pe9:dffpipe14.d[2]
d[3] => dffpipe_pe9:dffpipe14.d[3]
d[4] => dffpipe_pe9:dffpipe14.d[4]
d[5] => dffpipe_pe9:dffpipe14.d[5]
d[6] => dffpipe_pe9:dffpipe14.d[6]
d[7] => dffpipe_pe9:dffpipe14.d[7]
d[8] => dffpipe_pe9:dffpipe14.d[8]
d[9] => dffpipe_pe9:dffpipe14.d[9]
q[0] <= dffpipe_pe9:dffpipe14.q[0]
q[1] <= dffpipe_pe9:dffpipe14.q[1]
q[2] <= dffpipe_pe9:dffpipe14.q[2]
q[3] <= dffpipe_pe9:dffpipe14.q[3]
q[4] <= dffpipe_pe9:dffpipe14.q[4]
q[5] <= dffpipe_pe9:dffpipe14.q[5]
q[6] <= dffpipe_pe9:dffpipe14.q[6]
q[7] <= dffpipe_pe9:dffpipe14.q[7]
q[8] <= dffpipe_pe9:dffpipe14.q[8]
q[9] <= dffpipe_pe9:dffpipe14.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe16a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe17.clock
clrn => dffpipe_qe9:dffpipe17.clrn
d[0] => dffpipe_qe9:dffpipe17.d[0]
d[1] => dffpipe_qe9:dffpipe17.d[1]
d[2] => dffpipe_qe9:dffpipe17.d[2]
d[3] => dffpipe_qe9:dffpipe17.d[3]
d[4] => dffpipe_qe9:dffpipe17.d[4]
d[5] => dffpipe_qe9:dffpipe17.d[5]
d[6] => dffpipe_qe9:dffpipe17.d[6]
d[7] => dffpipe_qe9:dffpipe17.d[7]
d[8] => dffpipe_qe9:dffpipe17.d[8]
d[9] => dffpipe_qe9:dffpipe17.d[9]
q[0] <= dffpipe_qe9:dffpipe17.q[0]
q[1] <= dffpipe_qe9:dffpipe17.q[1]
q[2] <= dffpipe_qe9:dffpipe17.q[2]
q[3] <= dffpipe_qe9:dffpipe17.q[3]
q[4] <= dffpipe_qe9:dffpipe17.q[4]
q[5] <= dffpipe_qe9:dffpipe17.q[5]
q[6] <= dffpipe_qe9:dffpipe17.q[6]
q[7] <= dffpipe_qe9:dffpipe17.q[7]
q[8] <= dffpipe_qe9:dffpipe17.q[8]
q[9] <= dffpipe_qe9:dffpipe17.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
d[5] => dffe18a[5].IN0
d[6] => dffe18a[6].IN0
d[7] => dffe18a[7].IN0
d[8] => dffe18a[8].IN0
d[9] => dffe18a[9].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe19a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe19a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_ohs1:auto_generated.data[0]
data[1] => dcfifo_ohs1:auto_generated.data[1]
data[2] => dcfifo_ohs1:auto_generated.data[2]
data[3] => dcfifo_ohs1:auto_generated.data[3]
data[4] => dcfifo_ohs1:auto_generated.data[4]
data[5] => dcfifo_ohs1:auto_generated.data[5]
data[6] => dcfifo_ohs1:auto_generated.data[6]
data[7] => dcfifo_ohs1:auto_generated.data[7]
data[8] => dcfifo_ohs1:auto_generated.data[8]
data[9] => dcfifo_ohs1:auto_generated.data[9]
data[10] => dcfifo_ohs1:auto_generated.data[10]
data[11] => dcfifo_ohs1:auto_generated.data[11]
data[12] => dcfifo_ohs1:auto_generated.data[12]
data[13] => dcfifo_ohs1:auto_generated.data[13]
data[14] => dcfifo_ohs1:auto_generated.data[14]
data[15] => dcfifo_ohs1:auto_generated.data[15]
q[0] <= dcfifo_ohs1:auto_generated.q[0]
q[1] <= dcfifo_ohs1:auto_generated.q[1]
q[2] <= dcfifo_ohs1:auto_generated.q[2]
q[3] <= dcfifo_ohs1:auto_generated.q[3]
q[4] <= dcfifo_ohs1:auto_generated.q[4]
q[5] <= dcfifo_ohs1:auto_generated.q[5]
q[6] <= dcfifo_ohs1:auto_generated.q[6]
q[7] <= dcfifo_ohs1:auto_generated.q[7]
q[8] <= dcfifo_ohs1:auto_generated.q[8]
q[9] <= dcfifo_ohs1:auto_generated.q[9]
q[10] <= dcfifo_ohs1:auto_generated.q[10]
q[11] <= dcfifo_ohs1:auto_generated.q[11]
q[12] <= dcfifo_ohs1:auto_generated.q[12]
q[13] <= dcfifo_ohs1:auto_generated.q[13]
q[14] <= dcfifo_ohs1:auto_generated.q[14]
q[15] <= dcfifo_ohs1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ohs1:auto_generated.rdclk
rdreq => dcfifo_ohs1:auto_generated.rdreq
wrclk => dcfifo_ohs1:auto_generated.wrclk
wrreq => dcfifo_ohs1:auto_generated.wrreq
aclr => dcfifo_ohs1:auto_generated.aclr
rdempty <= dcfifo_ohs1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ohs1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ohs1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ohs1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ohs1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ohs1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ohs1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ohs1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ohs1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ohs1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ohs1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ohs1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_ohs1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ohs1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ohs1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ohs1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ohs1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ohs1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ohs1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ohs1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ohs1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ohs1:auto_generated.wrusedw[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ck61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ck61:fifo_ram.data_a[0]
data[1] => altsyncram_ck61:fifo_ram.data_a[1]
data[2] => altsyncram_ck61:fifo_ram.data_a[2]
data[3] => altsyncram_ck61:fifo_ram.data_a[3]
data[4] => altsyncram_ck61:fifo_ram.data_a[4]
data[5] => altsyncram_ck61:fifo_ram.data_a[5]
data[6] => altsyncram_ck61:fifo_ram.data_a[6]
data[7] => altsyncram_ck61:fifo_ram.data_a[7]
data[8] => altsyncram_ck61:fifo_ram.data_a[8]
data[9] => altsyncram_ck61:fifo_ram.data_a[9]
data[10] => altsyncram_ck61:fifo_ram.data_a[10]
data[11] => altsyncram_ck61:fifo_ram.data_a[11]
data[12] => altsyncram_ck61:fifo_ram.data_a[12]
data[13] => altsyncram_ck61:fifo_ram.data_a[13]
data[14] => altsyncram_ck61:fifo_ram.data_a[14]
data[15] => altsyncram_ck61:fifo_ram.data_a[15]
q[0] <= altsyncram_ck61:fifo_ram.q_b[0]
q[1] <= altsyncram_ck61:fifo_ram.q_b[1]
q[2] <= altsyncram_ck61:fifo_ram.q_b[2]
q[3] <= altsyncram_ck61:fifo_ram.q_b[3]
q[4] <= altsyncram_ck61:fifo_ram.q_b[4]
q[5] <= altsyncram_ck61:fifo_ram.q_b[5]
q[6] <= altsyncram_ck61:fifo_ram.q_b[6]
q[7] <= altsyncram_ck61:fifo_ram.q_b[7]
q[8] <= altsyncram_ck61:fifo_ram.q_b[8]
q[9] <= altsyncram_ck61:fifo_ram.q_b[9]
q[10] <= altsyncram_ck61:fifo_ram.q_b[10]
q[11] <= altsyncram_ck61:fifo_ram.q_b[11]
q[12] <= altsyncram_ck61:fifo_ram.q_b[12]
q[13] <= altsyncram_ck61:fifo_ram.q_b[13]
q[14] <= altsyncram_ck61:fifo_ram.q_b[14]
q[15] <= altsyncram_ck61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ck61:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ck61:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe6.clock
clrn => dffpipe_re9:dffpipe6.clrn
d[0] => dffpipe_re9:dffpipe6.d[0]
d[1] => dffpipe_re9:dffpipe6.d[1]
d[2] => dffpipe_re9:dffpipe6.d[2]
d[3] => dffpipe_re9:dffpipe6.d[3]
d[4] => dffpipe_re9:dffpipe6.d[4]
d[5] => dffpipe_re9:dffpipe6.d[5]
d[6] => dffpipe_re9:dffpipe6.d[6]
d[7] => dffpipe_re9:dffpipe6.d[7]
d[8] => dffpipe_re9:dffpipe6.d[8]
d[9] => dffpipe_re9:dffpipe6.d[9]
q[0] <= dffpipe_re9:dffpipe6.q[0]
q[1] <= dffpipe_re9:dffpipe6.q[1]
q[2] <= dffpipe_re9:dffpipe6.q[2]
q[3] <= dffpipe_re9:dffpipe6.q[3]
q[4] <= dffpipe_re9:dffpipe6.q[4]
q[5] <= dffpipe_re9:dffpipe6.q[5]
q[6] <= dffpipe_re9:dffpipe6.q[6]
q[7] <= dffpipe_re9:dffpipe6.q[7]
q[8] <= dffpipe_re9:dffpipe6.q[8]
q[9] <= dffpipe_re9:dffpipe6.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
d[9] => dffe7a[9].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe9.clock
clrn => dffpipe_se9:dffpipe9.clrn
d[0] => dffpipe_se9:dffpipe9.d[0]
d[1] => dffpipe_se9:dffpipe9.d[1]
d[2] => dffpipe_se9:dffpipe9.d[2]
d[3] => dffpipe_se9:dffpipe9.d[3]
d[4] => dffpipe_se9:dffpipe9.d[4]
d[5] => dffpipe_se9:dffpipe9.d[5]
d[6] => dffpipe_se9:dffpipe9.d[6]
d[7] => dffpipe_se9:dffpipe9.d[7]
d[8] => dffpipe_se9:dffpipe9.d[8]
d[9] => dffpipe_se9:dffpipe9.d[9]
q[0] <= dffpipe_se9:dffpipe9.q[0]
q[1] <= dffpipe_se9:dffpipe9.q[1]
q[2] <= dffpipe_se9:dffpipe9.q[2]
q[3] <= dffpipe_se9:dffpipe9.q[3]
q[4] <= dffpipe_se9:dffpipe9.q[4]
q[5] <= dffpipe_se9:dffpipe9.q[5]
q[6] <= dffpipe_se9:dffpipe9.q[6]
q[7] <= dffpipe_se9:dffpipe9.q[7]
q[8] <= dffpipe_se9:dffpipe9.q[8]
q[9] <= dffpipe_se9:dffpipe9.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_ohs1:auto_generated.data[0]
data[1] => dcfifo_ohs1:auto_generated.data[1]
data[2] => dcfifo_ohs1:auto_generated.data[2]
data[3] => dcfifo_ohs1:auto_generated.data[3]
data[4] => dcfifo_ohs1:auto_generated.data[4]
data[5] => dcfifo_ohs1:auto_generated.data[5]
data[6] => dcfifo_ohs1:auto_generated.data[6]
data[7] => dcfifo_ohs1:auto_generated.data[7]
data[8] => dcfifo_ohs1:auto_generated.data[8]
data[9] => dcfifo_ohs1:auto_generated.data[9]
data[10] => dcfifo_ohs1:auto_generated.data[10]
data[11] => dcfifo_ohs1:auto_generated.data[11]
data[12] => dcfifo_ohs1:auto_generated.data[12]
data[13] => dcfifo_ohs1:auto_generated.data[13]
data[14] => dcfifo_ohs1:auto_generated.data[14]
data[15] => dcfifo_ohs1:auto_generated.data[15]
q[0] <= dcfifo_ohs1:auto_generated.q[0]
q[1] <= dcfifo_ohs1:auto_generated.q[1]
q[2] <= dcfifo_ohs1:auto_generated.q[2]
q[3] <= dcfifo_ohs1:auto_generated.q[3]
q[4] <= dcfifo_ohs1:auto_generated.q[4]
q[5] <= dcfifo_ohs1:auto_generated.q[5]
q[6] <= dcfifo_ohs1:auto_generated.q[6]
q[7] <= dcfifo_ohs1:auto_generated.q[7]
q[8] <= dcfifo_ohs1:auto_generated.q[8]
q[9] <= dcfifo_ohs1:auto_generated.q[9]
q[10] <= dcfifo_ohs1:auto_generated.q[10]
q[11] <= dcfifo_ohs1:auto_generated.q[11]
q[12] <= dcfifo_ohs1:auto_generated.q[12]
q[13] <= dcfifo_ohs1:auto_generated.q[13]
q[14] <= dcfifo_ohs1:auto_generated.q[14]
q[15] <= dcfifo_ohs1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ohs1:auto_generated.rdclk
rdreq => dcfifo_ohs1:auto_generated.rdreq
wrclk => dcfifo_ohs1:auto_generated.wrclk
wrreq => dcfifo_ohs1:auto_generated.wrreq
aclr => dcfifo_ohs1:auto_generated.aclr
rdempty <= dcfifo_ohs1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ohs1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ohs1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ohs1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ohs1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ohs1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ohs1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ohs1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ohs1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ohs1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ohs1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ohs1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_ohs1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ohs1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ohs1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ohs1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ohs1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ohs1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ohs1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ohs1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ohs1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ohs1:auto_generated.wrusedw[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_ck61:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ck61:fifo_ram.data_a[0]
data[1] => altsyncram_ck61:fifo_ram.data_a[1]
data[2] => altsyncram_ck61:fifo_ram.data_a[2]
data[3] => altsyncram_ck61:fifo_ram.data_a[3]
data[4] => altsyncram_ck61:fifo_ram.data_a[4]
data[5] => altsyncram_ck61:fifo_ram.data_a[5]
data[6] => altsyncram_ck61:fifo_ram.data_a[6]
data[7] => altsyncram_ck61:fifo_ram.data_a[7]
data[8] => altsyncram_ck61:fifo_ram.data_a[8]
data[9] => altsyncram_ck61:fifo_ram.data_a[9]
data[10] => altsyncram_ck61:fifo_ram.data_a[10]
data[11] => altsyncram_ck61:fifo_ram.data_a[11]
data[12] => altsyncram_ck61:fifo_ram.data_a[12]
data[13] => altsyncram_ck61:fifo_ram.data_a[13]
data[14] => altsyncram_ck61:fifo_ram.data_a[14]
data[15] => altsyncram_ck61:fifo_ram.data_a[15]
q[0] <= altsyncram_ck61:fifo_ram.q_b[0]
q[1] <= altsyncram_ck61:fifo_ram.q_b[1]
q[2] <= altsyncram_ck61:fifo_ram.q_b[2]
q[3] <= altsyncram_ck61:fifo_ram.q_b[3]
q[4] <= altsyncram_ck61:fifo_ram.q_b[4]
q[5] <= altsyncram_ck61:fifo_ram.q_b[5]
q[6] <= altsyncram_ck61:fifo_ram.q_b[6]
q[7] <= altsyncram_ck61:fifo_ram.q_b[7]
q[8] <= altsyncram_ck61:fifo_ram.q_b[8]
q[9] <= altsyncram_ck61:fifo_ram.q_b[9]
q[10] <= altsyncram_ck61:fifo_ram.q_b[10]
q[11] <= altsyncram_ck61:fifo_ram.q_b[11]
q[12] <= altsyncram_ck61:fifo_ram.q_b[12]
q[13] <= altsyncram_ck61:fifo_ram.q_b[13]
q[14] <= altsyncram_ck61:fifo_ram.q_b[14]
q[15] <= altsyncram_ck61:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_ck61:fifo_ram.clock1
rdclk => dffpipe_8d9:rdfull_reg.clock
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_n76:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= dffpipe_8d9:rdfull_reg.q[0]
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_ck61:fifo_ram.clock0
wrclk => dffpipe_8d9:wrfull_reg.clock
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= dffpipe_8d9:wrfull_reg.q[0]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram
aclr1 => ram_block5a0.CLR1
aclr1 => ram_block5a1.CLR1
aclr1 => ram_block5a2.CLR1
aclr1 => ram_block5a3.CLR1
aclr1 => ram_block5a4.CLR1
aclr1 => ram_block5a5.CLR1
aclr1 => ram_block5a6.CLR1
aclr1 => ram_block5a7.CLR1
aclr1 => ram_block5a8.CLR1
aclr1 => ram_block5a9.CLR1
aclr1 => ram_block5a10.CLR1
aclr1 => ram_block5a11.CLR1
aclr1 => ram_block5a12.CLR1
aclr1 => ram_block5a13.CLR1
aclr1 => ram_block5a14.CLR1
aclr1 => ram_block5a15.CLR1
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
addressstall_b => ram_block5a0.PORTBADDRSTALL
addressstall_b => ram_block5a1.PORTBADDRSTALL
addressstall_b => ram_block5a2.PORTBADDRSTALL
addressstall_b => ram_block5a3.PORTBADDRSTALL
addressstall_b => ram_block5a4.PORTBADDRSTALL
addressstall_b => ram_block5a5.PORTBADDRSTALL
addressstall_b => ram_block5a6.PORTBADDRSTALL
addressstall_b => ram_block5a7.PORTBADDRSTALL
addressstall_b => ram_block5a8.PORTBADDRSTALL
addressstall_b => ram_block5a9.PORTBADDRSTALL
addressstall_b => ram_block5a10.PORTBADDRSTALL
addressstall_b => ram_block5a11.PORTBADDRSTALL
addressstall_b => ram_block5a12.PORTBADDRSTALL
addressstall_b => ram_block5a13.PORTBADDRSTALL
addressstall_b => ram_block5a14.PORTBADDRSTALL
addressstall_b => ram_block5a15.PORTBADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a0.ENA0
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a1.ENA0
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a2.ENA0
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a3.ENA0
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a4.ENA0
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a5.ENA0
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a6.ENA0
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a7.ENA0
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a8.ENA0
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a9.ENA0
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a10.ENA0
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a11.ENA0
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a12.ENA0
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a13.ENA0
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a14.ENA0
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a15.ENA0


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:rdfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe6.clock
clrn => dffpipe_re9:dffpipe6.clrn
d[0] => dffpipe_re9:dffpipe6.d[0]
d[1] => dffpipe_re9:dffpipe6.d[1]
d[2] => dffpipe_re9:dffpipe6.d[2]
d[3] => dffpipe_re9:dffpipe6.d[3]
d[4] => dffpipe_re9:dffpipe6.d[4]
d[5] => dffpipe_re9:dffpipe6.d[5]
d[6] => dffpipe_re9:dffpipe6.d[6]
d[7] => dffpipe_re9:dffpipe6.d[7]
d[8] => dffpipe_re9:dffpipe6.d[8]
d[9] => dffpipe_re9:dffpipe6.d[9]
q[0] <= dffpipe_re9:dffpipe6.q[0]
q[1] <= dffpipe_re9:dffpipe6.q[1]
q[2] <= dffpipe_re9:dffpipe6.q[2]
q[3] <= dffpipe_re9:dffpipe6.q[3]
q[4] <= dffpipe_re9:dffpipe6.q[4]
q[5] <= dffpipe_re9:dffpipe6.q[5]
q[6] <= dffpipe_re9:dffpipe6.q[6]
q[7] <= dffpipe_re9:dffpipe6.q[7]
q[8] <= dffpipe_re9:dffpipe6.q[8]
q[9] <= dffpipe_re9:dffpipe6.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
d[9] => dffe7a[9].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg
clock => dffe12a[0].CLK
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe9.clock
clrn => dffpipe_se9:dffpipe9.clrn
d[0] => dffpipe_se9:dffpipe9.d[0]
d[1] => dffpipe_se9:dffpipe9.d[1]
d[2] => dffpipe_se9:dffpipe9.d[2]
d[3] => dffpipe_se9:dffpipe9.d[3]
d[4] => dffpipe_se9:dffpipe9.d[4]
d[5] => dffpipe_se9:dffpipe9.d[5]
d[6] => dffpipe_se9:dffpipe9.d[6]
d[7] => dffpipe_se9:dffpipe9.d[7]
d[8] => dffpipe_se9:dffpipe9.d[8]
d[9] => dffpipe_se9:dffpipe9.d[9]
q[0] <= dffpipe_se9:dffpipe9.q[0]
q[1] <= dffpipe_se9:dffpipe9.q[1]
q[2] <= dffpipe_se9:dffpipe9.q[2]
q[3] <= dffpipe_se9:dffpipe9.q[3]
q[4] <= dffpipe_se9:dffpipe9.q[4]
q[5] <= dffpipe_se9:dffpipe9.q[5]
q[6] <= dffpipe_se9:dffpipe9.q[6]
q[7] <= dffpipe_se9:dffpipe9.q[7]
q[8] <= dffpipe_se9:dffpipe9.q[8]
q[9] <= dffpipe_se9:dffpipe9.q[9]


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|disp_driver:disp_driver
ClkDisp => Disp_Blue[0]~reg0.CLK
ClkDisp => Disp_Blue[1]~reg0.CLK
ClkDisp => Disp_Blue[2]~reg0.CLK
ClkDisp => Disp_Blue[3]~reg0.CLK
ClkDisp => Disp_Blue[4]~reg0.CLK
ClkDisp => Disp_Blue[5]~reg0.CLK
ClkDisp => Disp_Blue[6]~reg0.CLK
ClkDisp => Disp_Blue[7]~reg0.CLK
ClkDisp => Disp_Green[0]~reg0.CLK
ClkDisp => Disp_Green[1]~reg0.CLK
ClkDisp => Disp_Green[2]~reg0.CLK
ClkDisp => Disp_Green[3]~reg0.CLK
ClkDisp => Disp_Green[4]~reg0.CLK
ClkDisp => Disp_Green[5]~reg0.CLK
ClkDisp => Disp_Green[6]~reg0.CLK
ClkDisp => Disp_Green[7]~reg0.CLK
ClkDisp => Disp_Red[0]~reg0.CLK
ClkDisp => Disp_Red[1]~reg0.CLK
ClkDisp => Disp_Red[2]~reg0.CLK
ClkDisp => Disp_Red[3]~reg0.CLK
ClkDisp => Disp_Red[4]~reg0.CLK
ClkDisp => Disp_Red[5]~reg0.CLK
ClkDisp => Disp_Red[6]~reg0.CLK
ClkDisp => Disp_Red[7]~reg0.CLK
ClkDisp => Disp_VS~reg0.CLK
ClkDisp => Disp_HS~reg0.CLK
ClkDisp => Disp_DE~reg0.CLK
ClkDisp => vcount_r[0].CLK
ClkDisp => vcount_r[1].CLK
ClkDisp => vcount_r[2].CLK
ClkDisp => vcount_r[3].CLK
ClkDisp => vcount_r[4].CLK
ClkDisp => vcount_r[5].CLK
ClkDisp => vcount_r[6].CLK
ClkDisp => vcount_r[7].CLK
ClkDisp => vcount_r[8].CLK
ClkDisp => vcount_r[9].CLK
ClkDisp => vcount_r[10].CLK
ClkDisp => vcount_r[11].CLK
ClkDisp => hcount_r[0].CLK
ClkDisp => hcount_r[1].CLK
ClkDisp => hcount_r[2].CLK
ClkDisp => hcount_r[3].CLK
ClkDisp => hcount_r[4].CLK
ClkDisp => hcount_r[5].CLK
ClkDisp => hcount_r[6].CLK
ClkDisp => hcount_r[7].CLK
ClkDisp => hcount_r[8].CLK
ClkDisp => hcount_r[9].CLK
ClkDisp => hcount_r[10].CLK
ClkDisp => hcount_r[11].CLK
ClkDisp => Disp_PCLK.DATAIN
Rst_n => hcount_r[0].ACLR
Rst_n => hcount_r[1].ACLR
Rst_n => hcount_r[2].ACLR
Rst_n => hcount_r[3].ACLR
Rst_n => hcount_r[4].ACLR
Rst_n => hcount_r[5].ACLR
Rst_n => hcount_r[6].ACLR
Rst_n => hcount_r[7].ACLR
Rst_n => hcount_r[8].ACLR
Rst_n => hcount_r[9].ACLR
Rst_n => hcount_r[10].ACLR
Rst_n => hcount_r[11].ACLR
Rst_n => vcount_r[0].ACLR
Rst_n => vcount_r[1].ACLR
Rst_n => vcount_r[2].ACLR
Rst_n => vcount_r[3].ACLR
Rst_n => vcount_r[4].ACLR
Rst_n => vcount_r[5].ACLR
Rst_n => vcount_r[6].ACLR
Rst_n => vcount_r[7].ACLR
Rst_n => vcount_r[8].ACLR
Rst_n => vcount_r[9].ACLR
Rst_n => vcount_r[10].ACLR
Rst_n => vcount_r[11].ACLR
Data[0] => concat.DATAB
Data[1] => concat.DATAB
Data[2] => concat.DATAB
Data[3] => concat.DATAB
Data[4] => concat.DATAB
Data[5] => concat.DATAB
Data[6] => concat.DATAB
Data[7] => concat.DATAB
Data[8] => concat.DATAB
Data[9] => concat.DATAB
Data[10] => concat.DATAB
Data[11] => concat.DATAB
Data[12] => concat.DATAB
Data[13] => concat.DATAB
Data[14] => concat.DATAB
Data[15] => concat.DATAB
Data[16] => concat.DATAB
Data[17] => concat.DATAB
Data[18] => concat.DATAB
Data[19] => concat.DATAB
Data[20] => concat.DATAB
Data[21] => concat.DATAB
Data[22] => concat.DATAB
Data[23] => concat.DATAB
DataReq <= Disp_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[0] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[1] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[2] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[3] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[4] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[5] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[6] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[7] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[8] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[9] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[10] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
H_Addr[11] <= H_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[0] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[1] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[2] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[3] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[4] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[5] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[6] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[7] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[8] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[9] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[10] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
V_Addr[11] <= V_Addr.DB_MAX_OUTPUT_PORT_TYPE
Disp_HS <= Disp_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_VS <= Disp_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[0] <= Disp_Red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[1] <= Disp_Red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[2] <= Disp_Red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[3] <= Disp_Red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[4] <= Disp_Red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[5] <= Disp_Red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[6] <= Disp_Red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Red[7] <= Disp_Red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[0] <= Disp_Green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[1] <= Disp_Green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[2] <= Disp_Green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[3] <= Disp_Green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[4] <= Disp_Green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[5] <= Disp_Green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[6] <= Disp_Green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Green[7] <= Disp_Green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[0] <= Disp_Blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[1] <= Disp_Blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[2] <= Disp_Blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[3] <= Disp_Blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[4] <= Disp_Blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[5] <= Disp_Blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[6] <= Disp_Blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_Blue[7] <= Disp_Blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_DE <= Disp_DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp_PCLK <= ClkDisp.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor
iCLK => iCLK.IN10
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => oDVAL~reg0.ACLR
iRST_N => oDATA[0]~reg0.ENA
iRST_N => oDATA[9]~reg0.ENA
iRST_N => oDATA[8]~reg0.ENA
iRST_N => oDATA[7]~reg0.ENA
iRST_N => oDATA[6]~reg0.ENA
iRST_N => oDATA[5]~reg0.ENA
iRST_N => oDATA[4]~reg0.ENA
iRST_N => oDATA[3]~reg0.ENA
iRST_N => oDATA[2]~reg0.ENA
iRST_N => oDATA[1]~reg0.ENA
iTHRESHOLD[0] => LessThan0.IN16
iTHRESHOLD[1] => LessThan0.IN15
iTHRESHOLD[2] => LessThan0.IN14
iTHRESHOLD[3] => LessThan0.IN13
iTHRESHOLD[4] => LessThan0.IN12
iTHRESHOLD[5] => LessThan0.IN11
iTHRESHOLD[6] => LessThan0.IN10
iTHRESHOLD[7] => LessThan0.IN9
iDVAL => iDVAL.IN1
iDATA[0] => ~NO_FANOUT~
iDATA[1] => ~NO_FANOUT~
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|LineBuffer:LineBuffer_inst
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|ov5640_sdram_hdmi|sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_6rv:auto_generated.shiftin[0]
shiftin[1] => shift_taps_6rv:auto_generated.shiftin[1]
shiftin[2] => shift_taps_6rv:auto_generated.shiftin[2]
shiftin[3] => shift_taps_6rv:auto_generated.shiftin[3]
shiftin[4] => shift_taps_6rv:auto_generated.shiftin[4]
shiftin[5] => shift_taps_6rv:auto_generated.shiftin[5]
shiftin[6] => shift_taps_6rv:auto_generated.shiftin[6]
shiftin[7] => shift_taps_6rv:auto_generated.shiftin[7]
clock => shift_taps_6rv:auto_generated.clock
clken => shift_taps_6rv:auto_generated.clken
shiftout[0] <= shift_taps_6rv:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_6rv:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_6rv:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_6rv:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_6rv:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_6rv:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_6rv:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_6rv:auto_generated.shiftout[7]
taps[0] <= shift_taps_6rv:auto_generated.taps[0]
taps[1] <= shift_taps_6rv:auto_generated.taps[1]
taps[2] <= shift_taps_6rv:auto_generated.taps[2]
taps[3] <= shift_taps_6rv:auto_generated.taps[3]
taps[4] <= shift_taps_6rv:auto_generated.taps[4]
taps[5] <= shift_taps_6rv:auto_generated.taps[5]
taps[6] <= shift_taps_6rv:auto_generated.taps[6]
taps[7] <= shift_taps_6rv:auto_generated.taps[7]
taps[8] <= shift_taps_6rv:auto_generated.taps[8]
taps[9] <= shift_taps_6rv:auto_generated.taps[9]
taps[10] <= shift_taps_6rv:auto_generated.taps[10]
taps[11] <= shift_taps_6rv:auto_generated.taps[11]
taps[12] <= shift_taps_6rv:auto_generated.taps[12]
taps[13] <= shift_taps_6rv:auto_generated.taps[13]
taps[14] <= shift_taps_6rv:auto_generated.taps[14]
taps[15] <= shift_taps_6rv:auto_generated.taps[15]
taps[16] <= shift_taps_6rv:auto_generated.taps[16]
taps[17] <= shift_taps_6rv:auto_generated.taps[17]
taps[18] <= shift_taps_6rv:auto_generated.taps[18]
taps[19] <= shift_taps_6rv:auto_generated.taps[19]
taps[20] <= shift_taps_6rv:auto_generated.taps[20]
taps[21] <= shift_taps_6rv:auto_generated.taps[21]
taps[22] <= shift_taps_6rv:auto_generated.taps[22]
taps[23] <= shift_taps_6rv:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated
clken => altsyncram_5ka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_5ka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_5ka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_5ka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_5ka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_5ka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_5ka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_5ka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_5ka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_5ka1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_5ka1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_5ka1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_5ka1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_5ka1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_5ka1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_5ka1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_5ka1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_5ka1:altsyncram2.q_b[23]
taps[0] <= altsyncram_5ka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_5ka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_5ka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_5ka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_5ka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_5ka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_5ka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_5ka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_5ka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_5ka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_5ka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_5ka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_5ka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_5ka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_5ka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_5ka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_5ka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_5ka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_5ka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_5ka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_5ka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_5ka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_5ka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_5ka1:altsyncram2.q_b[23]


|ov5640_sdram_hdmi|sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|ov5640_sdram_hdmi|sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire6[0].IN1
dataa_0[1] => sub_wire6[1].IN1
dataa_0[2] => sub_wire6[2].IN1
dataa_0[3] => sub_wire6[3].IN1
dataa_0[4] => sub_wire6[4].IN1
dataa_0[5] => sub_wire6[5].IN1
dataa_0[6] => sub_wire6[6].IN1
dataa_0[7] => sub_wire6[7].IN1
datab_0[0] => sub_wire2[0].IN1
datab_0[1] => sub_wire2[1].IN1
datab_0[2] => sub_wire2[2].IN1
datab_0[3] => sub_wire2[3].IN1
datab_0[4] => sub_wire2[4].IN1
datab_0[5] => sub_wire2[5].IN1
datab_0[6] => sub_wire2[6].IN1
datab_0[7] => sub_wire2[7].IN1
datab_1[0] => sub_wire2[8].IN1
datab_1[1] => sub_wire2[9].IN1
datab_1[2] => sub_wire2[10].IN1
datab_1[3] => sub_wire2[11].IN1
datab_1[4] => sub_wire2[12].IN1
datab_1[5] => sub_wire2[13].IN1
datab_1[6] => sub_wire2[14].IN1
datab_1[7] => sub_wire2[15].IN1
datab_2[0] => sub_wire2[16].IN1
datab_2[1] => sub_wire2[17].IN1
datab_2[2] => sub_wire2[18].IN1
datab_2[3] => sub_wire2[19].IN1
datab_2[4] => sub_wire2[20].IN1
datab_2[5] => sub_wire2[21].IN1
datab_2[6] => sub_wire2[22].IN1
datab_2[7] => sub_wire2[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_fk74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_fk74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_fk74:auto_generated.dataa[0]
dataa[1] => mult_add_fk74:auto_generated.dataa[1]
dataa[2] => mult_add_fk74:auto_generated.dataa[2]
dataa[3] => mult_add_fk74:auto_generated.dataa[3]
dataa[4] => mult_add_fk74:auto_generated.dataa[4]
dataa[5] => mult_add_fk74:auto_generated.dataa[5]
dataa[6] => mult_add_fk74:auto_generated.dataa[6]
dataa[7] => mult_add_fk74:auto_generated.dataa[7]
dataa[8] => mult_add_fk74:auto_generated.dataa[8]
dataa[9] => mult_add_fk74:auto_generated.dataa[9]
dataa[10] => mult_add_fk74:auto_generated.dataa[10]
dataa[11] => mult_add_fk74:auto_generated.dataa[11]
dataa[12] => mult_add_fk74:auto_generated.dataa[12]
dataa[13] => mult_add_fk74:auto_generated.dataa[13]
dataa[14] => mult_add_fk74:auto_generated.dataa[14]
dataa[15] => mult_add_fk74:auto_generated.dataa[15]
dataa[16] => mult_add_fk74:auto_generated.dataa[16]
dataa[17] => mult_add_fk74:auto_generated.dataa[17]
dataa[18] => mult_add_fk74:auto_generated.dataa[18]
dataa[19] => mult_add_fk74:auto_generated.dataa[19]
dataa[20] => mult_add_fk74:auto_generated.dataa[20]
dataa[21] => mult_add_fk74:auto_generated.dataa[21]
dataa[22] => mult_add_fk74:auto_generated.dataa[22]
dataa[23] => mult_add_fk74:auto_generated.dataa[23]
datab[0] => mult_add_fk74:auto_generated.datab[0]
datab[1] => mult_add_fk74:auto_generated.datab[1]
datab[2] => mult_add_fk74:auto_generated.datab[2]
datab[3] => mult_add_fk74:auto_generated.datab[3]
datab[4] => mult_add_fk74:auto_generated.datab[4]
datab[5] => mult_add_fk74:auto_generated.datab[5]
datab[6] => mult_add_fk74:auto_generated.datab[6]
datab[7] => mult_add_fk74:auto_generated.datab[7]
datab[8] => mult_add_fk74:auto_generated.datab[8]
datab[9] => mult_add_fk74:auto_generated.datab[9]
datab[10] => mult_add_fk74:auto_generated.datab[10]
datab[11] => mult_add_fk74:auto_generated.datab[11]
datab[12] => mult_add_fk74:auto_generated.datab[12]
datab[13] => mult_add_fk74:auto_generated.datab[13]
datab[14] => mult_add_fk74:auto_generated.datab[14]
datab[15] => mult_add_fk74:auto_generated.datab[15]
datab[16] => mult_add_fk74:auto_generated.datab[16]
datab[17] => mult_add_fk74:auto_generated.datab[17]
datab[18] => mult_add_fk74:auto_generated.datab[18]
datab[19] => mult_add_fk74:auto_generated.datab[19]
datab[20] => mult_add_fk74:auto_generated.datab[20]
datab[21] => mult_add_fk74:auto_generated.datab[21]
datab[22] => mult_add_fk74:auto_generated.datab[22]
datab[23] => mult_add_fk74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_fk74:auto_generated.result[0]
result[1] <= mult_add_fk74:auto_generated.result[1]
result[2] <= mult_add_fk74:auto_generated.result[2]
result[3] <= mult_add_fk74:auto_generated.result[3]
result[4] <= mult_add_fk74:auto_generated.result[4]
result[5] <= mult_add_fk74:auto_generated.result[5]
result[6] <= mult_add_fk74:auto_generated.result[6]
result[7] <= mult_add_fk74:auto_generated.result[7]
result[8] <= mult_add_fk74:auto_generated.result[8]
result[9] <= mult_add_fk74:auto_generated.result[9]
result[10] <= mult_add_fk74:auto_generated.result[10]
result[11] <= mult_add_fk74:auto_generated.result[11]
result[12] <= mult_add_fk74:auto_generated.result[12]
result[13] <= mult_add_fk74:auto_generated.result[13]
result[14] <= mult_add_fk74:auto_generated.result[14]
result[15] <= mult_add_fk74:auto_generated.result[15]
result[16] <= mult_add_fk74:auto_generated.result[16]
result[17] <= mult_add_fk74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated
aclr3 => ded_mult_1ba1:ded_mult1.aclr[3]
aclr3 => ded_mult_1ba1:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_1ba1:ded_mult1.clock[0]
clock0 => ded_mult_1ba1:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_1ba1:ded_mult1.dataa[0]
dataa[1] => ded_mult_1ba1:ded_mult1.dataa[1]
dataa[2] => ded_mult_1ba1:ded_mult1.dataa[2]
dataa[3] => ded_mult_1ba1:ded_mult1.dataa[3]
dataa[4] => ded_mult_1ba1:ded_mult1.dataa[4]
dataa[5] => ded_mult_1ba1:ded_mult1.dataa[5]
dataa[6] => ded_mult_1ba1:ded_mult1.dataa[6]
dataa[7] => ded_mult_1ba1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_1ba1:ded_mult1.datab[0]
datab[1] => ded_mult_1ba1:ded_mult1.datab[1]
datab[2] => ded_mult_1ba1:ded_mult1.datab[2]
datab[3] => ded_mult_1ba1:ded_mult1.datab[3]
datab[4] => ded_mult_1ba1:ded_mult1.datab[4]
datab[5] => ded_mult_1ba1:ded_mult1.datab[5]
datab[6] => ded_mult_1ba1:ded_mult1.datab[6]
datab[7] => ded_mult_1ba1:ded_mult1.datab[7]
datab[8] => ded_mult_1ba1:ded_mult2.datab[0]
datab[9] => ded_mult_1ba1:ded_mult2.datab[1]
datab[10] => ded_mult_1ba1:ded_mult2.datab[2]
datab[11] => ded_mult_1ba1:ded_mult2.datab[3]
datab[12] => ded_mult_1ba1:ded_mult2.datab[4]
datab[13] => ded_mult_1ba1:ded_mult2.datab[5]
datab[14] => ded_mult_1ba1:ded_mult2.datab[6]
datab[15] => ded_mult_1ba1:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => scan_chain_a_reg[7].IN0
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult11.ACLR
aclr[3] => mac_out12.ACLR
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|ov5640_sdram_hdmi|sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|PA_3:pa0
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data1x[0] => sub_wire2[18].IN1
data1x[1] => sub_wire2[19].IN1
data1x[2] => sub_wire2[20].IN1
data1x[3] => sub_wire2[21].IN1
data1x[4] => sub_wire2[22].IN1
data1x[5] => sub_wire2[23].IN1
data1x[6] => sub_wire2[24].IN1
data1x[7] => sub_wire2[25].IN1
data1x[8] => sub_wire2[26].IN1
data1x[9] => sub_wire2[27].IN1
data1x[10] => sub_wire2[28].IN1
data1x[11] => sub_wire2[29].IN1
data1x[12] => sub_wire2[30].IN1
data1x[13] => sub_wire2[31].IN1
data1x[14] => sub_wire2[32].IN1
data1x[15] => sub_wire2[33].IN1
data1x[16] => sub_wire2[34].IN1
data1x[17] => sub_wire2[35].IN1
data2x[0] => sub_wire2[36].IN1
data2x[1] => sub_wire2[37].IN1
data2x[2] => sub_wire2[38].IN1
data2x[3] => sub_wire2[39].IN1
data2x[4] => sub_wire2[40].IN1
data2x[5] => sub_wire2[41].IN1
data2x[6] => sub_wire2[42].IN1
data2x[7] => sub_wire2[43].IN1
data2x[8] => sub_wire2[44].IN1
data2x[9] => sub_wire2[45].IN1
data2x[10] => sub_wire2[46].IN1
data2x[11] => sub_wire2[47].IN1
data2x[12] => sub_wire2[48].IN1
data2x[13] => sub_wire2[49].IN1
data2x[14] => sub_wire2[50].IN1
data2x[15] => sub_wire2[51].IN1
data2x[16] => sub_wire2[52].IN1
data2x[17] => sub_wire2[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component
data[0][0] => par_add_n9f:auto_generated.data[0]
data[0][1] => par_add_n9f:auto_generated.data[1]
data[0][2] => par_add_n9f:auto_generated.data[2]
data[0][3] => par_add_n9f:auto_generated.data[3]
data[0][4] => par_add_n9f:auto_generated.data[4]
data[0][5] => par_add_n9f:auto_generated.data[5]
data[0][6] => par_add_n9f:auto_generated.data[6]
data[0][7] => par_add_n9f:auto_generated.data[7]
data[0][8] => par_add_n9f:auto_generated.data[8]
data[0][9] => par_add_n9f:auto_generated.data[9]
data[0][10] => par_add_n9f:auto_generated.data[10]
data[0][11] => par_add_n9f:auto_generated.data[11]
data[0][12] => par_add_n9f:auto_generated.data[12]
data[0][13] => par_add_n9f:auto_generated.data[13]
data[0][14] => par_add_n9f:auto_generated.data[14]
data[0][15] => par_add_n9f:auto_generated.data[15]
data[0][16] => par_add_n9f:auto_generated.data[16]
data[0][17] => par_add_n9f:auto_generated.data[17]
data[1][0] => par_add_n9f:auto_generated.data[18]
data[1][1] => par_add_n9f:auto_generated.data[19]
data[1][2] => par_add_n9f:auto_generated.data[20]
data[1][3] => par_add_n9f:auto_generated.data[21]
data[1][4] => par_add_n9f:auto_generated.data[22]
data[1][5] => par_add_n9f:auto_generated.data[23]
data[1][6] => par_add_n9f:auto_generated.data[24]
data[1][7] => par_add_n9f:auto_generated.data[25]
data[1][8] => par_add_n9f:auto_generated.data[26]
data[1][9] => par_add_n9f:auto_generated.data[27]
data[1][10] => par_add_n9f:auto_generated.data[28]
data[1][11] => par_add_n9f:auto_generated.data[29]
data[1][12] => par_add_n9f:auto_generated.data[30]
data[1][13] => par_add_n9f:auto_generated.data[31]
data[1][14] => par_add_n9f:auto_generated.data[32]
data[1][15] => par_add_n9f:auto_generated.data[33]
data[1][16] => par_add_n9f:auto_generated.data[34]
data[1][17] => par_add_n9f:auto_generated.data[35]
data[2][0] => par_add_n9f:auto_generated.data[36]
data[2][1] => par_add_n9f:auto_generated.data[37]
data[2][2] => par_add_n9f:auto_generated.data[38]
data[2][3] => par_add_n9f:auto_generated.data[39]
data[2][4] => par_add_n9f:auto_generated.data[40]
data[2][5] => par_add_n9f:auto_generated.data[41]
data[2][6] => par_add_n9f:auto_generated.data[42]
data[2][7] => par_add_n9f:auto_generated.data[43]
data[2][8] => par_add_n9f:auto_generated.data[44]
data[2][9] => par_add_n9f:auto_generated.data[45]
data[2][10] => par_add_n9f:auto_generated.data[46]
data[2][11] => par_add_n9f:auto_generated.data[47]
data[2][12] => par_add_n9f:auto_generated.data[48]
data[2][13] => par_add_n9f:auto_generated.data[49]
data[2][14] => par_add_n9f:auto_generated.data[50]
data[2][15] => par_add_n9f:auto_generated.data[51]
data[2][16] => par_add_n9f:auto_generated.data[52]
data[2][17] => par_add_n9f:auto_generated.data[53]
clock => par_add_n9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_n9f:auto_generated.result[0]
result[1] <= par_add_n9f:auto_generated.result[1]
result[2] <= par_add_n9f:auto_generated.result[2]
result[3] <= par_add_n9f:auto_generated.result[3]
result[4] <= par_add_n9f:auto_generated.result[4]
result[5] <= par_add_n9f:auto_generated.result[5]
result[6] <= par_add_n9f:auto_generated.result[6]
result[7] <= par_add_n9f:auto_generated.result[7]
result[8] <= par_add_n9f:auto_generated.result[8]
result[9] <= par_add_n9f:auto_generated.result[9]
result[10] <= par_add_n9f:auto_generated.result[10]
result[11] <= par_add_n9f:auto_generated.result[11]
result[12] <= par_add_n9f:auto_generated.result[12]
result[13] <= par_add_n9f:auto_generated.result[13]
result[14] <= par_add_n9f:auto_generated.result[14]
result[15] <= par_add_n9f:auto_generated.result[15]
result[16] <= par_add_n9f:auto_generated.result[16]
result[17] <= par_add_n9f:auto_generated.result[17]
result[18] <= par_add_n9f:auto_generated.result[18]
result[19] <= par_add_n9f:auto_generated.result[19]


|ov5640_sdram_hdmi|sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe1.DATAIN
data[1] => dffe3.DATAIN
data[2] => dffe5.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe9.DATAIN
data[5] => dffe11.DATAIN
data[6] => dffe13.DATAIN
data[7] => dffe15.DATAIN
data[8] => dffe17.DATAIN
data[9] => dffe19.DATAIN
data[10] => dffe21.DATAIN
data[11] => dffe23.DATAIN
data[12] => dffe25.DATAIN
data[13] => dffe27.DATAIN
data[14] => dffe29.DATAIN
data[15] => dffe31.DATAIN
data[16] => dffe33.DATAIN
data[17] => sft51a[0].IN0
data[18] => sft43a[0].DATAIN
data[19] => sft43a[1].DATAIN
data[20] => sft43a[2].DATAIN
data[21] => sft43a[3].DATAIN
data[22] => sft43a[4].DATAIN
data[23] => sft43a[5].DATAIN
data[24] => sft43a[6].DATAIN
data[25] => sft43a[7].DATAIN
data[26] => sft43a[8].DATAIN
data[27] => sft43a[9].DATAIN
data[28] => sft43a[10].DATAIN
data[29] => sft43a[11].DATAIN
data[30] => sft43a[12].DATAIN
data[31] => sft43a[13].DATAIN
data[32] => sft43a[14].DATAIN
data[33] => sft43a[15].DATAIN
data[34] => sft43a[16].DATAIN
data[35] => sft43a[17].IN0
data[36] => sft42a[0].DATAIN
data[37] => sft42a[1].DATAIN
data[38] => sft42a[2].DATAIN
data[39] => sft42a[3].DATAIN
data[40] => sft42a[4].DATAIN
data[41] => sft42a[5].DATAIN
data[42] => sft42a[6].DATAIN
data[43] => sft42a[7].DATAIN
data[44] => sft42a[8].DATAIN
data[45] => sft42a[9].DATAIN
data[46] => sft42a[10].DATAIN
data[47] => sft42a[11].DATAIN
data[48] => sft42a[12].DATAIN
data[49] => sft42a[13].DATAIN
data[50] => sft42a[14].DATAIN
data[51] => sft42a[15].DATAIN
data[52] => sft42a[16].DATAIN
data[53] => sft42a[17].IN0
result[0] <= sft48a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft48a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft48a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft48a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft48a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft48a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft48a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft48a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft48a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft48a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft48a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft48a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft48a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft48a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft48a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft48a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft48a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft48a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft48a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft48a[19].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|PA_3:pa1
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data1x[0] => sub_wire2[18].IN1
data1x[1] => sub_wire2[19].IN1
data1x[2] => sub_wire2[20].IN1
data1x[3] => sub_wire2[21].IN1
data1x[4] => sub_wire2[22].IN1
data1x[5] => sub_wire2[23].IN1
data1x[6] => sub_wire2[24].IN1
data1x[7] => sub_wire2[25].IN1
data1x[8] => sub_wire2[26].IN1
data1x[9] => sub_wire2[27].IN1
data1x[10] => sub_wire2[28].IN1
data1x[11] => sub_wire2[29].IN1
data1x[12] => sub_wire2[30].IN1
data1x[13] => sub_wire2[31].IN1
data1x[14] => sub_wire2[32].IN1
data1x[15] => sub_wire2[33].IN1
data1x[16] => sub_wire2[34].IN1
data1x[17] => sub_wire2[35].IN1
data2x[0] => sub_wire2[36].IN1
data2x[1] => sub_wire2[37].IN1
data2x[2] => sub_wire2[38].IN1
data2x[3] => sub_wire2[39].IN1
data2x[4] => sub_wire2[40].IN1
data2x[5] => sub_wire2[41].IN1
data2x[6] => sub_wire2[42].IN1
data2x[7] => sub_wire2[43].IN1
data2x[8] => sub_wire2[44].IN1
data2x[9] => sub_wire2[45].IN1
data2x[10] => sub_wire2[46].IN1
data2x[11] => sub_wire2[47].IN1
data2x[12] => sub_wire2[48].IN1
data2x[13] => sub_wire2[49].IN1
data2x[14] => sub_wire2[50].IN1
data2x[15] => sub_wire2[51].IN1
data2x[16] => sub_wire2[52].IN1
data2x[17] => sub_wire2[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|ov5640_sdram_hdmi|sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component
data[0][0] => par_add_n9f:auto_generated.data[0]
data[0][1] => par_add_n9f:auto_generated.data[1]
data[0][2] => par_add_n9f:auto_generated.data[2]
data[0][3] => par_add_n9f:auto_generated.data[3]
data[0][4] => par_add_n9f:auto_generated.data[4]
data[0][5] => par_add_n9f:auto_generated.data[5]
data[0][6] => par_add_n9f:auto_generated.data[6]
data[0][7] => par_add_n9f:auto_generated.data[7]
data[0][8] => par_add_n9f:auto_generated.data[8]
data[0][9] => par_add_n9f:auto_generated.data[9]
data[0][10] => par_add_n9f:auto_generated.data[10]
data[0][11] => par_add_n9f:auto_generated.data[11]
data[0][12] => par_add_n9f:auto_generated.data[12]
data[0][13] => par_add_n9f:auto_generated.data[13]
data[0][14] => par_add_n9f:auto_generated.data[14]
data[0][15] => par_add_n9f:auto_generated.data[15]
data[0][16] => par_add_n9f:auto_generated.data[16]
data[0][17] => par_add_n9f:auto_generated.data[17]
data[1][0] => par_add_n9f:auto_generated.data[18]
data[1][1] => par_add_n9f:auto_generated.data[19]
data[1][2] => par_add_n9f:auto_generated.data[20]
data[1][3] => par_add_n9f:auto_generated.data[21]
data[1][4] => par_add_n9f:auto_generated.data[22]
data[1][5] => par_add_n9f:auto_generated.data[23]
data[1][6] => par_add_n9f:auto_generated.data[24]
data[1][7] => par_add_n9f:auto_generated.data[25]
data[1][8] => par_add_n9f:auto_generated.data[26]
data[1][9] => par_add_n9f:auto_generated.data[27]
data[1][10] => par_add_n9f:auto_generated.data[28]
data[1][11] => par_add_n9f:auto_generated.data[29]
data[1][12] => par_add_n9f:auto_generated.data[30]
data[1][13] => par_add_n9f:auto_generated.data[31]
data[1][14] => par_add_n9f:auto_generated.data[32]
data[1][15] => par_add_n9f:auto_generated.data[33]
data[1][16] => par_add_n9f:auto_generated.data[34]
data[1][17] => par_add_n9f:auto_generated.data[35]
data[2][0] => par_add_n9f:auto_generated.data[36]
data[2][1] => par_add_n9f:auto_generated.data[37]
data[2][2] => par_add_n9f:auto_generated.data[38]
data[2][3] => par_add_n9f:auto_generated.data[39]
data[2][4] => par_add_n9f:auto_generated.data[40]
data[2][5] => par_add_n9f:auto_generated.data[41]
data[2][6] => par_add_n9f:auto_generated.data[42]
data[2][7] => par_add_n9f:auto_generated.data[43]
data[2][8] => par_add_n9f:auto_generated.data[44]
data[2][9] => par_add_n9f:auto_generated.data[45]
data[2][10] => par_add_n9f:auto_generated.data[46]
data[2][11] => par_add_n9f:auto_generated.data[47]
data[2][12] => par_add_n9f:auto_generated.data[48]
data[2][13] => par_add_n9f:auto_generated.data[49]
data[2][14] => par_add_n9f:auto_generated.data[50]
data[2][15] => par_add_n9f:auto_generated.data[51]
data[2][16] => par_add_n9f:auto_generated.data[52]
data[2][17] => par_add_n9f:auto_generated.data[53]
clock => par_add_n9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_n9f:auto_generated.result[0]
result[1] <= par_add_n9f:auto_generated.result[1]
result[2] <= par_add_n9f:auto_generated.result[2]
result[3] <= par_add_n9f:auto_generated.result[3]
result[4] <= par_add_n9f:auto_generated.result[4]
result[5] <= par_add_n9f:auto_generated.result[5]
result[6] <= par_add_n9f:auto_generated.result[6]
result[7] <= par_add_n9f:auto_generated.result[7]
result[8] <= par_add_n9f:auto_generated.result[8]
result[9] <= par_add_n9f:auto_generated.result[9]
result[10] <= par_add_n9f:auto_generated.result[10]
result[11] <= par_add_n9f:auto_generated.result[11]
result[12] <= par_add_n9f:auto_generated.result[12]
result[13] <= par_add_n9f:auto_generated.result[13]
result[14] <= par_add_n9f:auto_generated.result[14]
result[15] <= par_add_n9f:auto_generated.result[15]
result[16] <= par_add_n9f:auto_generated.result[16]
result[17] <= par_add_n9f:auto_generated.result[17]
result[18] <= par_add_n9f:auto_generated.result[18]
result[19] <= par_add_n9f:auto_generated.result[19]


|ov5640_sdram_hdmi|sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe1.DATAIN
data[1] => dffe3.DATAIN
data[2] => dffe5.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe9.DATAIN
data[5] => dffe11.DATAIN
data[6] => dffe13.DATAIN
data[7] => dffe15.DATAIN
data[8] => dffe17.DATAIN
data[9] => dffe19.DATAIN
data[10] => dffe21.DATAIN
data[11] => dffe23.DATAIN
data[12] => dffe25.DATAIN
data[13] => dffe27.DATAIN
data[14] => dffe29.DATAIN
data[15] => dffe31.DATAIN
data[16] => dffe33.DATAIN
data[17] => sft51a[0].IN0
data[18] => sft43a[0].DATAIN
data[19] => sft43a[1].DATAIN
data[20] => sft43a[2].DATAIN
data[21] => sft43a[3].DATAIN
data[22] => sft43a[4].DATAIN
data[23] => sft43a[5].DATAIN
data[24] => sft43a[6].DATAIN
data[25] => sft43a[7].DATAIN
data[26] => sft43a[8].DATAIN
data[27] => sft43a[9].DATAIN
data[28] => sft43a[10].DATAIN
data[29] => sft43a[11].DATAIN
data[30] => sft43a[12].DATAIN
data[31] => sft43a[13].DATAIN
data[32] => sft43a[14].DATAIN
data[33] => sft43a[15].DATAIN
data[34] => sft43a[16].DATAIN
data[35] => sft43a[17].IN0
data[36] => sft42a[0].DATAIN
data[37] => sft42a[1].DATAIN
data[38] => sft42a[2].DATAIN
data[39] => sft42a[3].DATAIN
data[40] => sft42a[4].DATAIN
data[41] => sft42a[5].DATAIN
data[42] => sft42a[6].DATAIN
data[43] => sft42a[7].DATAIN
data[44] => sft42a[8].DATAIN
data[45] => sft42a[9].DATAIN
data[46] => sft42a[10].DATAIN
data[47] => sft42a[11].DATAIN
data[48] => sft42a[12].DATAIN
data[49] => sft42a[13].DATAIN
data[50] => sft42a[14].DATAIN
data[51] => sft42a[15].DATAIN
data[52] => sft42a[16].DATAIN
data[53] => sft42a[17].IN0
result[0] <= sft48a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft48a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft48a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft48a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft48a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft48a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft48a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft48a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft48a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft48a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft48a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft48a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft48a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft48a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft48a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft48a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft48a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft48a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft48a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft48a[19].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0
clk => clk.IN1
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
radical[21] => radical[21].IN1
radical[22] => radical[22].IN1
radical[23] => radical[23].IN1
radical[24] => radical[24].IN1
radical[25] => radical[25].IN1
radical[26] => radical[26].IN1
radical[27] => radical[27].IN1
radical[28] => radical[28].IN1
radical[29] => radical[29].IN1
radical[30] => radical[30].IN1
radical[31] => radical[31].IN1
q[0] <= altsqrt:ALTSQRT_component.q
q[1] <= altsqrt:ALTSQRT_component.q
q[2] <= altsqrt:ALTSQRT_component.q
q[3] <= altsqrt:ALTSQRT_component.q
q[4] <= altsqrt:ALTSQRT_component.q
q[5] <= altsqrt:ALTSQRT_component.q
q[6] <= altsqrt:ALTSQRT_component.q
q[7] <= altsqrt:ALTSQRT_component.q
q[8] <= altsqrt:ALTSQRT_component.q
q[9] <= altsqrt:ALTSQRT_component.q
q[10] <= altsqrt:ALTSQRT_component.q
q[11] <= altsqrt:ALTSQRT_component.q
q[12] <= altsqrt:ALTSQRT_component.q
q[13] <= altsqrt:ALTSQRT_component.q
q[14] <= altsqrt:ALTSQRT_component.q
q[15] <= altsqrt:ALTSQRT_component.q
remainder[0] <= altsqrt:ALTSQRT_component.remainder
remainder[1] <= altsqrt:ALTSQRT_component.remainder
remainder[2] <= altsqrt:ALTSQRT_component.remainder
remainder[3] <= altsqrt:ALTSQRT_component.remainder
remainder[4] <= altsqrt:ALTSQRT_component.remainder
remainder[5] <= altsqrt:ALTSQRT_component.remainder
remainder[6] <= altsqrt:ALTSQRT_component.remainder
remainder[7] <= altsqrt:ALTSQRT_component.remainder
remainder[8] <= altsqrt:ALTSQRT_component.remainder
remainder[9] <= altsqrt:ALTSQRT_component.remainder
remainder[10] <= altsqrt:ALTSQRT_component.remainder
remainder[11] <= altsqrt:ALTSQRT_component.remainder
remainder[12] <= altsqrt:ALTSQRT_component.remainder
remainder[13] <= altsqrt:ALTSQRT_component.remainder
remainder[14] <= altsqrt:ALTSQRT_component.remainder
remainder[15] <= altsqrt:ALTSQRT_component.remainder
remainder[16] <= altsqrt:ALTSQRT_component.remainder


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
radical[21] => dffpipe:a_delay.d[21]
radical[22] => dffpipe:a_delay.d[22]
radical[23] => dffpipe:a_delay.d[23]
radical[24] => dffpipe:a_delay.d[24]
radical[25] => dffpipe:a_delay.d[25]
radical[26] => dffpipe:a_delay.d[26]
radical[27] => dffpipe:a_delay.d[27]
radical[28] => dffpipe:a_delay.d[28]
radical[29] => dffpipe:a_delay.d[29]
radical[30] => dffpipe:a_delay.d[30]
radical[31] => dffpipe:a_delay.d[31]
clk => dffpipe:b_dffe[15].clock
clk => dffpipe:b_dffe[14].clock
clk => dffpipe:b_dffe[13].clock
clk => dffpipe:b_dffe[12].clock
clk => dffpipe:b_dffe[11].clock
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[15].clock
clk => dffpipe:r_dffe[14].clock
clk => dffpipe:r_dffe[13].clock
clk => dffpipe:r_dffe[12].clock
clk => dffpipe:r_dffe[11].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[15].ena
ena => dffpipe:b_dffe[14].ena
ena => dffpipe:b_dffe[13].ena
ena => dffpipe:b_dffe[12].ena
ena => dffpipe:b_dffe[11].ena
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[15].ena
ena => dffpipe:r_dffe[14].ena
ena => dffpipe:r_dffe[13].ena
ena => dffpipe:r_dffe[12].ena
ena => dffpipe:r_dffe[11].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
q[11] <= dffpipe:q_final_dff.q[11]
q[12] <= dffpipe:q_final_dff.q[12]
q[13] <= dffpipe:q_final_dff.q[13]
q[14] <= dffpipe:q_final_dff.q[14]
q[15] <= dffpipe:q_final_dff.q[15]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]
remainder[12] <= dffpipe:r_final_dff.q[12]
remainder[13] <= dffpipe:r_final_dff.q[13]
remainder[14] <= dffpipe:r_final_dff.q[14]
remainder[15] <= dffpipe:r_final_dff.q[15]
remainder[16] <= dffpipe:r_final_dff.q[16]


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]
dataa[0] => add_sub_vqc:auto_generated.dataa[0]
dataa[1] => add_sub_vqc:auto_generated.dataa[1]
dataa[2] => add_sub_vqc:auto_generated.dataa[2]
dataa[3] => add_sub_vqc:auto_generated.dataa[3]
dataa[4] => add_sub_vqc:auto_generated.dataa[4]
dataa[5] => add_sub_vqc:auto_generated.dataa[5]
dataa[6] => add_sub_vqc:auto_generated.dataa[6]
dataa[7] => add_sub_vqc:auto_generated.dataa[7]
dataa[8] => add_sub_vqc:auto_generated.dataa[8]
dataa[9] => add_sub_vqc:auto_generated.dataa[9]
dataa[10] => add_sub_vqc:auto_generated.dataa[10]
dataa[11] => add_sub_vqc:auto_generated.dataa[11]
dataa[12] => add_sub_vqc:auto_generated.dataa[12]
dataa[13] => add_sub_vqc:auto_generated.dataa[13]
dataa[14] => add_sub_vqc:auto_generated.dataa[14]
dataa[15] => add_sub_vqc:auto_generated.dataa[15]
dataa[16] => add_sub_vqc:auto_generated.dataa[16]
dataa[17] => add_sub_vqc:auto_generated.dataa[17]
datab[0] => add_sub_vqc:auto_generated.datab[0]
datab[1] => add_sub_vqc:auto_generated.datab[1]
datab[2] => add_sub_vqc:auto_generated.datab[2]
datab[3] => add_sub_vqc:auto_generated.datab[3]
datab[4] => add_sub_vqc:auto_generated.datab[4]
datab[5] => add_sub_vqc:auto_generated.datab[5]
datab[6] => add_sub_vqc:auto_generated.datab[6]
datab[7] => add_sub_vqc:auto_generated.datab[7]
datab[8] => add_sub_vqc:auto_generated.datab[8]
datab[9] => add_sub_vqc:auto_generated.datab[9]
datab[10] => add_sub_vqc:auto_generated.datab[10]
datab[11] => add_sub_vqc:auto_generated.datab[11]
datab[12] => add_sub_vqc:auto_generated.datab[12]
datab[13] => add_sub_vqc:auto_generated.datab[13]
datab[14] => add_sub_vqc:auto_generated.datab[14]
datab[15] => add_sub_vqc:auto_generated.datab[15]
datab[16] => add_sub_vqc:auto_generated.datab[16]
datab[17] => add_sub_vqc:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vqc:auto_generated.result[0]
result[1] <= add_sub_vqc:auto_generated.result[1]
result[2] <= add_sub_vqc:auto_generated.result[2]
result[3] <= add_sub_vqc:auto_generated.result[3]
result[4] <= add_sub_vqc:auto_generated.result[4]
result[5] <= add_sub_vqc:auto_generated.result[5]
result[6] <= add_sub_vqc:auto_generated.result[6]
result[7] <= add_sub_vqc:auto_generated.result[7]
result[8] <= add_sub_vqc:auto_generated.result[8]
result[9] <= add_sub_vqc:auto_generated.result[9]
result[10] <= add_sub_vqc:auto_generated.result[10]
result[11] <= add_sub_vqc:auto_generated.result[11]
result[12] <= add_sub_vqc:auto_generated.result[12]
result[13] <= add_sub_vqc:auto_generated.result[13]
result[14] <= add_sub_vqc:auto_generated.result[14]
result[15] <= add_sub_vqc:auto_generated.result[15]
result[16] <= add_sub_vqc:auto_generated.result[16]
result[17] <= add_sub_vqc:auto_generated.result[17]
cout <= add_sub_vqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]
dataa[0] => add_sub_uqc:auto_generated.dataa[0]
dataa[1] => add_sub_uqc:auto_generated.dataa[1]
dataa[2] => add_sub_uqc:auto_generated.dataa[2]
dataa[3] => add_sub_uqc:auto_generated.dataa[3]
dataa[4] => add_sub_uqc:auto_generated.dataa[4]
dataa[5] => add_sub_uqc:auto_generated.dataa[5]
dataa[6] => add_sub_uqc:auto_generated.dataa[6]
dataa[7] => add_sub_uqc:auto_generated.dataa[7]
dataa[8] => add_sub_uqc:auto_generated.dataa[8]
dataa[9] => add_sub_uqc:auto_generated.dataa[9]
dataa[10] => add_sub_uqc:auto_generated.dataa[10]
dataa[11] => add_sub_uqc:auto_generated.dataa[11]
dataa[12] => add_sub_uqc:auto_generated.dataa[12]
dataa[13] => add_sub_uqc:auto_generated.dataa[13]
dataa[14] => add_sub_uqc:auto_generated.dataa[14]
dataa[15] => add_sub_uqc:auto_generated.dataa[15]
dataa[16] => add_sub_uqc:auto_generated.dataa[16]
datab[0] => add_sub_uqc:auto_generated.datab[0]
datab[1] => add_sub_uqc:auto_generated.datab[1]
datab[2] => add_sub_uqc:auto_generated.datab[2]
datab[3] => add_sub_uqc:auto_generated.datab[3]
datab[4] => add_sub_uqc:auto_generated.datab[4]
datab[5] => add_sub_uqc:auto_generated.datab[5]
datab[6] => add_sub_uqc:auto_generated.datab[6]
datab[7] => add_sub_uqc:auto_generated.datab[7]
datab[8] => add_sub_uqc:auto_generated.datab[8]
datab[9] => add_sub_uqc:auto_generated.datab[9]
datab[10] => add_sub_uqc:auto_generated.datab[10]
datab[11] => add_sub_uqc:auto_generated.datab[11]
datab[12] => add_sub_uqc:auto_generated.datab[12]
datab[13] => add_sub_uqc:auto_generated.datab[13]
datab[14] => add_sub_uqc:auto_generated.datab[14]
datab[15] => add_sub_uqc:auto_generated.datab[15]
datab[16] => add_sub_uqc:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqc:auto_generated.result[0]
result[1] <= add_sub_uqc:auto_generated.result[1]
result[2] <= add_sub_uqc:auto_generated.result[2]
result[3] <= add_sub_uqc:auto_generated.result[3]
result[4] <= add_sub_uqc:auto_generated.result[4]
result[5] <= add_sub_uqc:auto_generated.result[5]
result[6] <= add_sub_uqc:auto_generated.result[6]
result[7] <= add_sub_uqc:auto_generated.result[7]
result[8] <= add_sub_uqc:auto_generated.result[8]
result[9] <= add_sub_uqc:auto_generated.result[9]
result[10] <= add_sub_uqc:auto_generated.result[10]
result[11] <= add_sub_uqc:auto_generated.result[11]
result[12] <= add_sub_uqc:auto_generated.result[12]
result[13] <= add_sub_uqc:auto_generated.result[13]
result[14] <= add_sub_uqc:auto_generated.result[14]
result[15] <= add_sub_uqc:auto_generated.result[15]
result[16] <= add_sub_uqc:auto_generated.result[16]
cout <= add_sub_uqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN35
dataa[1] => op_1.IN33
dataa[2] => op_1.IN31
dataa[3] => op_1.IN29
dataa[4] => op_1.IN27
dataa[5] => op_1.IN25
dataa[6] => op_1.IN23
dataa[7] => op_1.IN21
dataa[8] => op_1.IN19
dataa[9] => op_1.IN17
dataa[10] => op_1.IN15
dataa[11] => op_1.IN13
dataa[12] => op_1.IN11
dataa[13] => op_1.IN9
dataa[14] => op_1.IN7
dataa[15] => op_1.IN5
dataa[16] => op_1.IN3
datab[0] => op_1.IN36
datab[1] => op_1.IN34
datab[2] => op_1.IN32
datab[3] => op_1.IN30
datab[4] => op_1.IN28
datab[5] => op_1.IN26
datab[6] => op_1.IN24
datab[7] => op_1.IN22
datab[8] => op_1.IN20
datab[9] => op_1.IN18
datab[10] => op_1.IN16
datab[11] => op_1.IN14
datab[12] => op_1.IN12
datab[13] => op_1.IN10
datab[14] => op_1.IN8
datab[15] => op_1.IN6
datab[16] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]
dataa[0] => add_sub_tqc:auto_generated.dataa[0]
dataa[1] => add_sub_tqc:auto_generated.dataa[1]
dataa[2] => add_sub_tqc:auto_generated.dataa[2]
dataa[3] => add_sub_tqc:auto_generated.dataa[3]
dataa[4] => add_sub_tqc:auto_generated.dataa[4]
dataa[5] => add_sub_tqc:auto_generated.dataa[5]
dataa[6] => add_sub_tqc:auto_generated.dataa[6]
dataa[7] => add_sub_tqc:auto_generated.dataa[7]
dataa[8] => add_sub_tqc:auto_generated.dataa[8]
dataa[9] => add_sub_tqc:auto_generated.dataa[9]
dataa[10] => add_sub_tqc:auto_generated.dataa[10]
dataa[11] => add_sub_tqc:auto_generated.dataa[11]
dataa[12] => add_sub_tqc:auto_generated.dataa[12]
dataa[13] => add_sub_tqc:auto_generated.dataa[13]
dataa[14] => add_sub_tqc:auto_generated.dataa[14]
dataa[15] => add_sub_tqc:auto_generated.dataa[15]
datab[0] => add_sub_tqc:auto_generated.datab[0]
datab[1] => add_sub_tqc:auto_generated.datab[1]
datab[2] => add_sub_tqc:auto_generated.datab[2]
datab[3] => add_sub_tqc:auto_generated.datab[3]
datab[4] => add_sub_tqc:auto_generated.datab[4]
datab[5] => add_sub_tqc:auto_generated.datab[5]
datab[6] => add_sub_tqc:auto_generated.datab[6]
datab[7] => add_sub_tqc:auto_generated.datab[7]
datab[8] => add_sub_tqc:auto_generated.datab[8]
datab[9] => add_sub_tqc:auto_generated.datab[9]
datab[10] => add_sub_tqc:auto_generated.datab[10]
datab[11] => add_sub_tqc:auto_generated.datab[11]
datab[12] => add_sub_tqc:auto_generated.datab[12]
datab[13] => add_sub_tqc:auto_generated.datab[13]
datab[14] => add_sub_tqc:auto_generated.datab[14]
datab[15] => add_sub_tqc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tqc:auto_generated.result[0]
result[1] <= add_sub_tqc:auto_generated.result[1]
result[2] <= add_sub_tqc:auto_generated.result[2]
result[3] <= add_sub_tqc:auto_generated.result[3]
result[4] <= add_sub_tqc:auto_generated.result[4]
result[5] <= add_sub_tqc:auto_generated.result[5]
result[6] <= add_sub_tqc:auto_generated.result[6]
result[7] <= add_sub_tqc:auto_generated.result[7]
result[8] <= add_sub_tqc:auto_generated.result[8]
result[9] <= add_sub_tqc:auto_generated.result[9]
result[10] <= add_sub_tqc:auto_generated.result[10]
result[11] <= add_sub_tqc:auto_generated.result[11]
result[12] <= add_sub_tqc:auto_generated.result[12]
result[13] <= add_sub_tqc:auto_generated.result[13]
result[14] <= add_sub_tqc:auto_generated.result[14]
result[15] <= add_sub_tqc:auto_generated.result[15]
cout <= add_sub_tqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]
dataa[0] => add_sub_sqc:auto_generated.dataa[0]
dataa[1] => add_sub_sqc:auto_generated.dataa[1]
dataa[2] => add_sub_sqc:auto_generated.dataa[2]
dataa[3] => add_sub_sqc:auto_generated.dataa[3]
dataa[4] => add_sub_sqc:auto_generated.dataa[4]
dataa[5] => add_sub_sqc:auto_generated.dataa[5]
dataa[6] => add_sub_sqc:auto_generated.dataa[6]
dataa[7] => add_sub_sqc:auto_generated.dataa[7]
dataa[8] => add_sub_sqc:auto_generated.dataa[8]
dataa[9] => add_sub_sqc:auto_generated.dataa[9]
dataa[10] => add_sub_sqc:auto_generated.dataa[10]
dataa[11] => add_sub_sqc:auto_generated.dataa[11]
dataa[12] => add_sub_sqc:auto_generated.dataa[12]
dataa[13] => add_sub_sqc:auto_generated.dataa[13]
dataa[14] => add_sub_sqc:auto_generated.dataa[14]
datab[0] => add_sub_sqc:auto_generated.datab[0]
datab[1] => add_sub_sqc:auto_generated.datab[1]
datab[2] => add_sub_sqc:auto_generated.datab[2]
datab[3] => add_sub_sqc:auto_generated.datab[3]
datab[4] => add_sub_sqc:auto_generated.datab[4]
datab[5] => add_sub_sqc:auto_generated.datab[5]
datab[6] => add_sub_sqc:auto_generated.datab[6]
datab[7] => add_sub_sqc:auto_generated.datab[7]
datab[8] => add_sub_sqc:auto_generated.datab[8]
datab[9] => add_sub_sqc:auto_generated.datab[9]
datab[10] => add_sub_sqc:auto_generated.datab[10]
datab[11] => add_sub_sqc:auto_generated.datab[11]
datab[12] => add_sub_sqc:auto_generated.datab[12]
datab[13] => add_sub_sqc:auto_generated.datab[13]
datab[14] => add_sub_sqc:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sqc:auto_generated.result[0]
result[1] <= add_sub_sqc:auto_generated.result[1]
result[2] <= add_sub_sqc:auto_generated.result[2]
result[3] <= add_sub_sqc:auto_generated.result[3]
result[4] <= add_sub_sqc:auto_generated.result[4]
result[5] <= add_sub_sqc:auto_generated.result[5]
result[6] <= add_sub_sqc:auto_generated.result[6]
result[7] <= add_sub_sqc:auto_generated.result[7]
result[8] <= add_sub_sqc:auto_generated.result[8]
result[9] <= add_sub_sqc:auto_generated.result[9]
result[10] <= add_sub_sqc:auto_generated.result[10]
result[11] <= add_sub_sqc:auto_generated.result[11]
result[12] <= add_sub_sqc:auto_generated.result[12]
result[13] <= add_sub_sqc:auto_generated.result[13]
result[14] <= add_sub_sqc:auto_generated.result[14]
cout <= add_sub_sqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]
dataa[0] => add_sub_rqc:auto_generated.dataa[0]
dataa[1] => add_sub_rqc:auto_generated.dataa[1]
dataa[2] => add_sub_rqc:auto_generated.dataa[2]
dataa[3] => add_sub_rqc:auto_generated.dataa[3]
dataa[4] => add_sub_rqc:auto_generated.dataa[4]
dataa[5] => add_sub_rqc:auto_generated.dataa[5]
dataa[6] => add_sub_rqc:auto_generated.dataa[6]
dataa[7] => add_sub_rqc:auto_generated.dataa[7]
dataa[8] => add_sub_rqc:auto_generated.dataa[8]
dataa[9] => add_sub_rqc:auto_generated.dataa[9]
dataa[10] => add_sub_rqc:auto_generated.dataa[10]
dataa[11] => add_sub_rqc:auto_generated.dataa[11]
dataa[12] => add_sub_rqc:auto_generated.dataa[12]
dataa[13] => add_sub_rqc:auto_generated.dataa[13]
datab[0] => add_sub_rqc:auto_generated.datab[0]
datab[1] => add_sub_rqc:auto_generated.datab[1]
datab[2] => add_sub_rqc:auto_generated.datab[2]
datab[3] => add_sub_rqc:auto_generated.datab[3]
datab[4] => add_sub_rqc:auto_generated.datab[4]
datab[5] => add_sub_rqc:auto_generated.datab[5]
datab[6] => add_sub_rqc:auto_generated.datab[6]
datab[7] => add_sub_rqc:auto_generated.datab[7]
datab[8] => add_sub_rqc:auto_generated.datab[8]
datab[9] => add_sub_rqc:auto_generated.datab[9]
datab[10] => add_sub_rqc:auto_generated.datab[10]
datab[11] => add_sub_rqc:auto_generated.datab[11]
datab[12] => add_sub_rqc:auto_generated.datab[12]
datab[13] => add_sub_rqc:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rqc:auto_generated.result[0]
result[1] <= add_sub_rqc:auto_generated.result[1]
result[2] <= add_sub_rqc:auto_generated.result[2]
result[3] <= add_sub_rqc:auto_generated.result[3]
result[4] <= add_sub_rqc:auto_generated.result[4]
result[5] <= add_sub_rqc:auto_generated.result[5]
result[6] <= add_sub_rqc:auto_generated.result[6]
result[7] <= add_sub_rqc:auto_generated.result[7]
result[8] <= add_sub_rqc:auto_generated.result[8]
result[9] <= add_sub_rqc:auto_generated.result[9]
result[10] <= add_sub_rqc:auto_generated.result[10]
result[11] <= add_sub_rqc:auto_generated.result[11]
result[12] <= add_sub_rqc:auto_generated.result[12]
result[13] <= add_sub_rqc:auto_generated.result[13]
cout <= add_sub_rqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN29
dataa[1] => op_1.IN27
dataa[2] => op_1.IN25
dataa[3] => op_1.IN23
dataa[4] => op_1.IN21
dataa[5] => op_1.IN19
dataa[6] => op_1.IN17
dataa[7] => op_1.IN15
dataa[8] => op_1.IN13
dataa[9] => op_1.IN11
dataa[10] => op_1.IN9
dataa[11] => op_1.IN7
dataa[12] => op_1.IN5
dataa[13] => op_1.IN3
datab[0] => op_1.IN30
datab[1] => op_1.IN28
datab[2] => op_1.IN26
datab[3] => op_1.IN24
datab[4] => op_1.IN22
datab[5] => op_1.IN20
datab[6] => op_1.IN18
datab[7] => op_1.IN16
datab[8] => op_1.IN14
datab[9] => op_1.IN12
datab[10] => op_1.IN10
datab[11] => op_1.IN8
datab[12] => op_1.IN6
datab[13] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay
clock => sr[0][31].CLK
clock => sr[0][30].CLK
clock => sr[0][29].CLK
clock => sr[0][28].CLK
clock => sr[0][27].CLK
clock => sr[0][26].CLK
clock => sr[0][25].CLK
clock => sr[0][24].CLK
clock => sr[0][23].CLK
clock => sr[0][22].CLK
clock => sr[0][21].CLK
clock => sr[0][20].CLK
clock => sr[0][19].CLK
clock => sr[0][18].CLK
clock => sr[0][17].CLK
clock => sr[0][16].CLK
clock => sr[0][15].CLK
clock => sr[0][14].CLK
clock => sr[0][13].CLK
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
d[13] => pq[0][13].DATAIN
d[13] => sr[0][13].IN0
d[14] => pq[0][14].DATAIN
d[14] => sr[0][14].IN0
d[15] => pq[0][15].DATAIN
d[15] => sr[0][15].IN0
d[16] => pq[0][16].DATAIN
d[16] => sr[0][16].IN0
d[17] => pq[0][17].DATAIN
d[17] => sr[0][17].IN0
d[18] => pq[0][18].DATAIN
d[18] => sr[0][18].IN0
d[19] => pq[0][19].DATAIN
d[19] => sr[0][19].IN0
d[20] => pq[0][20].DATAIN
d[20] => sr[0][20].IN0
d[21] => pq[0][21].DATAIN
d[21] => sr[0][21].IN0
d[22] => pq[0][22].DATAIN
d[22] => sr[0][22].IN0
d[23] => pq[0][23].DATAIN
d[23] => sr[0][23].IN0
d[24] => pq[0][24].DATAIN
d[24] => sr[0][24].IN0
d[25] => pq[0][25].DATAIN
d[25] => sr[0][25].IN0
d[26] => pq[0][26].DATAIN
d[26] => sr[0][26].IN0
d[27] => pq[0][27].DATAIN
d[27] => sr[0][27].IN0
d[28] => pq[0][28].DATAIN
d[28] => sr[0][28].IN0
d[29] => pq[0][29].DATAIN
d[29] => sr[0][29].IN0
d[30] => pq[0][30].DATAIN
d[30] => sr[0][30].IN0
d[31] => pq[0][31].DATAIN
d[31] => sr[0][31].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
pq[0][23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
pq[0][24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
pq[0][25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
pq[0][26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
pq[0][27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
pq[0][28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
pq[0][29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
pq[0][30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
pq[0][31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][13] <= sr[0][13].DB_MAX_OUTPUT_PORT_TYPE
pq[1][14] <= sr[0][14].DB_MAX_OUTPUT_PORT_TYPE
pq[1][15] <= sr[0][15].DB_MAX_OUTPUT_PORT_TYPE
pq[1][16] <= sr[0][16].DB_MAX_OUTPUT_PORT_TYPE
pq[1][17] <= sr[0][17].DB_MAX_OUTPUT_PORT_TYPE
pq[1][18] <= sr[0][18].DB_MAX_OUTPUT_PORT_TYPE
pq[1][19] <= sr[0][19].DB_MAX_OUTPUT_PORT_TYPE
pq[1][20] <= sr[0][20].DB_MAX_OUTPUT_PORT_TYPE
pq[1][21] <= sr[0][21].DB_MAX_OUTPUT_PORT_TYPE
pq[1][22] <= sr[0][22].DB_MAX_OUTPUT_PORT_TYPE
pq[1][23] <= sr[0][23].DB_MAX_OUTPUT_PORT_TYPE
pq[1][24] <= sr[0][24].DB_MAX_OUTPUT_PORT_TYPE
pq[1][25] <= sr[0][25].DB_MAX_OUTPUT_PORT_TYPE
pq[1][26] <= sr[0][26].DB_MAX_OUTPUT_PORT_TYPE
pq[1][27] <= sr[0][27].DB_MAX_OUTPUT_PORT_TYPE
pq[1][28] <= sr[0][28].DB_MAX_OUTPUT_PORT_TYPE
pq[1][29] <= sr[0][29].DB_MAX_OUTPUT_PORT_TYPE
pq[1][30] <= sr[0][30].DB_MAX_OUTPUT_PORT_TYPE
pq[1][31] <= sr[0][31].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][31].ENA
ena => sr[0][30].ENA
ena => sr[0][29].ENA
ena => sr[0][28].ENA
ena => sr[0][27].ENA
ena => sr[0][26].ENA
ena => sr[0][25].ENA
ena => sr[0][24].ENA
ena => sr[0][23].ENA
ena => sr[0][22].ENA
ena => sr[0][21].ENA
ena => sr[0][20].ENA
ena => sr[0][19].ENA
ena => sr[0][18].ENA
ena => sr[0][17].ENA
ena => sr[0][16].ENA
ena => sr[0][15].ENA
ena => sr[0][14].ENA
ena => sr[0][13].ENA
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][31].ACLR
clrn => sr[0][30].ACLR
clrn => sr[0][29].ACLR
clrn => sr[0][28].ACLR
clrn => sr[0][27].ACLR
clrn => sr[0][26].ACLR
clrn => sr[0][25].ACLR
clrn => sr[0][24].ACLR
clrn => sr[0][23].ACLR
clrn => sr[0][22].ACLR
clrn => sr[0][21].ACLR
clrn => sr[0][20].ACLR
clrn => sr[0][19].ACLR
clrn => sr[0][18].ACLR
clrn => sr[0][17].ACLR
clrn => sr[0][16].ACLR
clrn => sr[0][15].ACLR
clrn => sr[0][14].ACLR
clrn => sr[0][13].ACLR
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][31].PRESET
prn => sr[0][30].PRESET
prn => sr[0][29].PRESET
prn => sr[0][28].PRESET
prn => sr[0][27].PRESET
prn => sr[0][26].PRESET
prn => sr[0][25].PRESET
prn => sr[0][24].PRESET
prn => sr[0][23].PRESET
prn => sr[0][22].PRESET
prn => sr[0][21].PRESET
prn => sr[0][20].PRESET
prn => sr[0][19].PRESET
prn => sr[0][18].PRESET
prn => sr[0][17].PRESET
prn => sr[0][16].PRESET
prn => sr[0][15].PRESET
prn => sr[0][14].PRESET
prn => sr[0][13].PRESET
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[11]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder
pixelclk => pixelclk.IN3
pixelclk5x => pixelclk5x.IN1
rst_n => rst_n.IN3
blue_din[0] => blue_din[0].IN1
blue_din[1] => blue_din[1].IN1
blue_din[2] => blue_din[2].IN1
blue_din[3] => blue_din[3].IN1
blue_din[4] => blue_din[4].IN1
blue_din[5] => blue_din[5].IN1
blue_din[6] => blue_din[6].IN1
blue_din[7] => blue_din[7].IN1
green_din[0] => green_din[0].IN1
green_din[1] => green_din[1].IN1
green_din[2] => green_din[2].IN1
green_din[3] => green_din[3].IN1
green_din[4] => green_din[4].IN1
green_din[5] => green_din[5].IN1
green_din[6] => green_din[6].IN1
green_din[7] => green_din[7].IN1
red_din[0] => red_din[0].IN1
red_din[1] => red_din[1].IN1
red_din[2] => red_din[2].IN1
red_din[3] => red_din[3].IN1
red_din[4] => red_din[4].IN1
red_din[5] => red_din[5].IN1
red_din[6] => red_din[6].IN1
red_din[7] => red_din[7].IN1
hsync => hsync.IN1
vsync => vsync.IN1
de => de.IN3
tmds_clk_p <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_3_p
tmds_clk_n <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_3_n
tmds_data_p[0] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_0_p
tmds_data_p[1] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_1_p
tmds_data_p[2] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_2_p
tmds_data_n[0] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_0_n
tmds_data_n[1] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_1_n
tmds_data_n[2] <= serdes_4b_10to1:serdes_4b_10to1_inst.dataout_2_n


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encb
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => q_m_reg[0].CLK
clk => q_m_reg[1].CLK
clk => q_m_reg[2].CLK
clk => q_m_reg[3].CLK
clk => q_m_reg[4].CLK
clk => q_m_reg[5].CLK
clk => q_m_reg[6].CLK
clk => q_m_reg[7].CLK
clk => q_m_reg[8].CLK
clk => c1_reg[0].CLK
clk => c1_reg[1].CLK
clk => c0_reg[0].CLK
clk => c0_reg[1].CLK
clk => de_reg[0].CLK
clk => de_reg[1].CLK
clk => n0q_m[0].CLK
clk => n0q_m[1].CLK
clk => n0q_m[2].CLK
clk => n0q_m[3].CLK
clk => n1q_m[0].CLK
clk => n1q_m[1].CLK
clk => n1q_m[2].CLK
clk => n1q_m[3].CLK
clk => n1d[0].CLK
clk => n1d[1].CLK
clk => n1d[2].CLK
clk => n1d[3].CLK
clk => din_q[0].CLK
clk => din_q[1].CLK
clk => din_q[2].CLK
clk => din_q[3].CLK
clk => din_q[4].CLK
clk => din_q[5].CLK
clk => din_q[6].CLK
clk => din_q[7].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_reg[0].DATAIN
c1 => c1_reg[0].DATAIN
de => de_reg[0].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encg
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => q_m_reg[0].CLK
clk => q_m_reg[1].CLK
clk => q_m_reg[2].CLK
clk => q_m_reg[3].CLK
clk => q_m_reg[4].CLK
clk => q_m_reg[5].CLK
clk => q_m_reg[6].CLK
clk => q_m_reg[7].CLK
clk => q_m_reg[8].CLK
clk => c1_reg[0].CLK
clk => c1_reg[1].CLK
clk => c0_reg[0].CLK
clk => c0_reg[1].CLK
clk => de_reg[0].CLK
clk => de_reg[1].CLK
clk => n0q_m[0].CLK
clk => n0q_m[1].CLK
clk => n0q_m[2].CLK
clk => n0q_m[3].CLK
clk => n1q_m[0].CLK
clk => n1q_m[1].CLK
clk => n1q_m[2].CLK
clk => n1q_m[3].CLK
clk => n1d[0].CLK
clk => n1d[1].CLK
clk => n1d[2].CLK
clk => n1d[3].CLK
clk => din_q[0].CLK
clk => din_q[1].CLK
clk => din_q[2].CLK
clk => din_q[3].CLK
clk => din_q[4].CLK
clk => din_q[5].CLK
clk => din_q[6].CLK
clk => din_q[7].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_reg[0].DATAIN
c1 => c1_reg[0].DATAIN
de => de_reg[0].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encr
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => q_m_reg[0].CLK
clk => q_m_reg[1].CLK
clk => q_m_reg[2].CLK
clk => q_m_reg[3].CLK
clk => q_m_reg[4].CLK
clk => q_m_reg[5].CLK
clk => q_m_reg[6].CLK
clk => q_m_reg[7].CLK
clk => q_m_reg[8].CLK
clk => c1_reg[0].CLK
clk => c1_reg[1].CLK
clk => c0_reg[0].CLK
clk => c0_reg[1].CLK
clk => de_reg[0].CLK
clk => de_reg[1].CLK
clk => n0q_m[0].CLK
clk => n0q_m[1].CLK
clk => n0q_m[2].CLK
clk => n0q_m[3].CLK
clk => n1q_m[0].CLK
clk => n1q_m[1].CLK
clk => n1q_m[2].CLK
clk => n1q_m[3].CLK
clk => n1d[0].CLK
clk => n1d[1].CLK
clk => n1d[2].CLK
clk => n1d[3].CLK
clk => din_q[0].CLK
clk => din_q[1].CLK
clk => din_q[2].CLK
clk => din_q[3].CLK
clk => din_q[4].CLK
clk => din_q[5].CLK
clk => din_q[6].CLK
clk => din_q[7].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => dout[0]~reg0.ACLR
rst_n => dout[1]~reg0.ACLR
rst_n => dout[2]~reg0.ACLR
rst_n => dout[3]~reg0.ACLR
rst_n => dout[4]~reg0.ACLR
rst_n => dout[5]~reg0.ACLR
rst_n => dout[6]~reg0.ACLR
rst_n => dout[7]~reg0.ACLR
rst_n => dout[8]~reg0.ACLR
rst_n => dout[9]~reg0.ACLR
din[0] => Add0.IN2
din[0] => din_q[0].DATAIN
din[1] => Add0.IN1
din[1] => din_q[1].DATAIN
din[2] => Add1.IN4
din[2] => din_q[2].DATAIN
din[3] => Add2.IN6
din[3] => din_q[3].DATAIN
din[4] => Add3.IN8
din[4] => din_q[4].DATAIN
din[5] => Add4.IN8
din[5] => din_q[5].DATAIN
din[6] => Add5.IN8
din[6] => din_q[6].DATAIN
din[7] => Add6.IN8
din[7] => din_q[7].DATAIN
c0 => c0_reg[0].DATAIN
c1 => c1_reg[0].DATAIN
de => de_reg[0].DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst
clkx5 => clkx5.IN2
datain_0[0] => TMDS_shift_0h.DATAB
datain_0[1] => TMDS_shift_0l.DATAB
datain_0[2] => TMDS_shift_0h.DATAB
datain_0[3] => TMDS_shift_0l.DATAB
datain_0[4] => TMDS_shift_0h.DATAB
datain_0[5] => TMDS_shift_0l.DATAB
datain_0[6] => TMDS_shift_0h.DATAB
datain_0[7] => TMDS_shift_0l.DATAB
datain_0[8] => TMDS_shift_0h.DATAB
datain_0[9] => TMDS_shift_0l.DATAB
datain_1[0] => TMDS_shift_1h.DATAB
datain_1[1] => TMDS_shift_1l.DATAB
datain_1[2] => TMDS_shift_1h.DATAB
datain_1[3] => TMDS_shift_1l.DATAB
datain_1[4] => TMDS_shift_1h.DATAB
datain_1[5] => TMDS_shift_1l.DATAB
datain_1[6] => TMDS_shift_1h.DATAB
datain_1[7] => TMDS_shift_1l.DATAB
datain_1[8] => TMDS_shift_1h.DATAB
datain_1[9] => TMDS_shift_1l.DATAB
datain_2[0] => ~NO_FANOUT~
datain_2[1] => ~NO_FANOUT~
datain_2[2] => TMDS_shift_2h.DATAB
datain_2[3] => TMDS_shift_2l.DATAB
datain_2[4] => TMDS_shift_2h.DATAB
datain_2[5] => TMDS_shift_2l.DATAB
datain_2[6] => TMDS_shift_2h.DATAB
datain_2[7] => TMDS_shift_2l.DATAB
datain_2[8] => TMDS_shift_2h.DATAB
datain_2[9] => TMDS_shift_2l.DATAB
datain_3[0] => TMDS_shift_3h.DATAB
datain_3[0] => TMDS_shift_2h.DATAB
datain_3[1] => TMDS_shift_3l.DATAB
datain_3[1] => TMDS_shift_2l.DATAB
datain_3[2] => TMDS_shift_3h.DATAB
datain_3[3] => TMDS_shift_3l.DATAB
datain_3[4] => TMDS_shift_3h.DATAB
datain_3[5] => TMDS_shift_3l.DATAB
datain_3[6] => TMDS_shift_3h.DATAB
datain_3[7] => TMDS_shift_3l.DATAB
datain_3[8] => TMDS_shift_3h.DATAB
datain_3[9] => TMDS_shift_3l.DATAB
dataout_0_p <= altddio_out:altddio_out_0.dataout
dataout_0_n <= altddio_out:altddio_out_1.dataout
dataout_1_p <= altddio_out:altddio_out_0.dataout
dataout_1_n <= altddio_out:altddio_out_1.dataout
dataout_2_p <= altddio_out:altddio_out_0.dataout
dataout_2_n <= altddio_out:altddio_out_1.dataout
dataout_3_p <= altddio_out:altddio_out_0.dataout
dataout_3_n <= altddio_out:altddio_out_1.dataout


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
datain_h[0] => ddio_out_s9j:auto_generated.datain_h[0]
datain_h[1] => ddio_out_s9j:auto_generated.datain_h[1]
datain_h[2] => ddio_out_s9j:auto_generated.datain_h[2]
datain_h[3] => ddio_out_s9j:auto_generated.datain_h[3]
datain_l[0] => ddio_out_s9j:auto_generated.datain_l[0]
datain_l[1] => ddio_out_s9j:auto_generated.datain_l[1]
datain_l[2] => ddio_out_s9j:auto_generated.datain_l[2]
datain_l[3] => ddio_out_s9j:auto_generated.datain_l[3]
outclock => ddio_out_s9j:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_s9j:auto_generated.dataout[0]
dataout[1] <> ddio_out_s9j:auto_generated.dataout[1]
dataout[2] <> ddio_out_s9j:auto_generated.dataout[2]
dataout[3] <> ddio_out_s9j:auto_generated.dataout[3]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>


|ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
dataout[1] <= ddio_outa[1].DATAOUT
dataout[2] <= ddio_outa[2].DATAOUT
dataout[3] <= ddio_outa[3].DATAOUT
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


