{"Source Block": ["oh/elink/hdl/esaxi.v@283:313@HdlStmProcess", "   \n   // implement write response logic generation\n   // the write response and response valid signals are asserted by the slave \n   // at the end of each transaction, burst or single.\n\n   always @( posedge s_axi_aclk )\n     if ( s_axi_aresetn == 1'b0 ) \n       begin\n          s_axi_bvalid <= 1'b0;\n          s_axi_bresp[1:0]  <= 2'b0;\n          b_wait     <= 1'b0;         \n       end \n     else \n       begin         \n         if( last_wr_beat ) \n\t   begin\n              s_axi_bvalid      <= 1'b1;\n              s_axi_bresp[1:0]  <= 2'b0;       // 'okay' response\n              b_wait            <= ~s_axi_bready;  // note: assumes bready will not drop without valid?            \n         end \n\t else if (s_axi_bready & s_axi_bvalid) \n\t   begin\t    \n              s_axi_bvalid <= 1'b0;\n              b_wait       <= 1'b0;            \n           end\n       end // else: !if( s_axi_aresetn == 1'b0 )\n\n\n    assign          last_rd_beat = s_axi_rvalid & s_axi_rlast & s_axi_rready;\n   \n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[289, "     if ( s_axi_aresetn == 1'b0 ) \n"]], "Add": [[289, "     if (~s_axi_aresetn) \n"]]}}