{
  "name": "Single XOR",
  "notes": "Set bus port E to be A <em>XOR</em> B",
  "interface": {
    "showPinColors": true,
    "showBusColors": true,
    "allowAutoWiring": true,
    "showPinouts": true,
    "showBusLabels": true,
    "showProbe": "edit",
    "showInputAutoToggles": true,
    "showGlobalIOWires": true
  },
  "busSize": 5,
  "busInputSize": 2,
  "busOutputSize": 1,
  "boards": [
    {
      "logicChipDrawer": {
        "chips": {
          "7408": {"max": 2},
          "7404": {"max": 5}
        }
      },
      "localInputSize": 4,
      "localOutputSize": 4,
      "autoWiring": {
        "chips": {
          "not": {
            "type": "7404",
            "x": 290,
            "y": 80
          },
          "and": {
            "type": "7408",
            "x": 290,
            "y": 220
          }
        },
        "wires": [
          "bus:1,not:13",   "// create NOT A on not pin 12",
          "bus:2,not:9",    "// create NOT B on not pin 8",
          "not:12,and:13", "// NOT A to and pin 13",
          "bus:2,and:12",   "// B to and pin 12",
          "and:11,bus:3",  "// (NOT A AND B) to bus hole 1",
          "not:8,and:10",  "// NOT B to and pin 10",
          "bus:1,and:9",    "// A to and pin 9",
          "and:8,bus:4",   "// (NOT B AND A) to bus hole 2"
        ]
      }
    },
    {
      "logicChipDrawer": {
        "chips": {
          "7432": {"max": 2}
        }
      },
      "localInputSize": 4,
      "localOutputSize": 4,
      "autoWiring": {
        "chips": {
          "or": {
            "type": "7432",
            "x": 290,
            "y": 150
          }
        },
        "wires": [
          "bus:3,or:13",  "// C = (NOT A AND B) from bus hole 1",
          "bus:4,or:12",  "// D = (NOT B AND A) from bus hole 2",
          "or:11,bus:5", "// (C OR D) to bus hole 1"
        ]
      }
    }
  ],
  "truthTable": [
    [[0, 0], [0]],
    [[0, 1], [1]],
    [[1, 0], [1]],
    [[1, 1], [0]]
  ]
}
