# Digital-Logic-And-System-Design
COL-215 Course Offered By IIT-Delhi

-Designed a digital clock using VHDL. 


-Made use of rotating priorities to modify the arbiter FSM(shown below) to ensure that device 3 will get serviced, such that if it raises a request, the
devices 1 and 2 will be serviced only once before the device 3 is granted its request.



<img width="255" alt="arbiterFSM" src="https://user-images.githubusercontent.com/78497850/107569799-b9f33d80-6c0e-11eb-9299-24e2acd79bd2.PNG">
