#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 13 14:52:15 2024
# Process ID: 5948
# Current directory: C:/Users/Dell/Desktop/CICC/plan0427/Bulid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21032 C:\Users\Dell\Desktop\CICC\plan0427\Bulid\Top.xpr
# Log file: C:/Users/Dell/Desktop/CICC/plan0427/Bulid/vivado.log
# Journal file: C:/Users/Dell/Desktop/CICC/plan0427/Bulid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dell/Desktop/CICC/plan0427/Bulid/Top.xpr
update_compile_order -fileset sources_1
create_project Top C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid -part xc7a50tlftg256-2L
set_property compxlib.modelsim_compiled_library_dir E:/FPGA/modelsim/modelsim_vivado_lib [current_project]
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/wr_lead.v
update_compile_order -fileset sources_1
current_project Top
current_project Top(2)
current_project Top
current_project Top(2)
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name wr_fifo -dir c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {wr_fifo} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {8192} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips wr_fifo]
generate_target {instantiation_template} [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
generate_target all [get_files  c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
launch_runs -jobs 12 wr_fifo_synth_1
export_simulation -of_objects [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.ip_user_files -ipstatic_source_dir C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA/modelsim/modelsim_vivado_lib} {questa=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/questa} {riviera=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/riviera} {activehdl=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project Top
current_project Top(2)
export_ip_user_files -of_objects  [get_files C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/wr_lead.v] -no_script -reset -force -quiet
remove_files  C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/wr_lead.v
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/src/wr_lead.v
export_ip_user_files -of_objects  [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset wr_fifo c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci
export_ip_user_files -of_objects  [get_files  C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci] -lib_map_path [list {modelsim=E:/FPGA/modelsim/modelsim_vivado_lib} {questa=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/questa} {riviera=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/riviera} {activehdl=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/activehdl}] -force -quiet
current_project Top
current_project Top(2)
update_compile_order -fileset sources_1
