List of CLB Tiles
CLEM_R_X76Y200
CLEL_R_X76Y200
CLEM_R_X76Y203
CLEL_R_X76Y203
CLEM_R_X79Y190
CLEL_R_X79Y190
CLEM_X68Y126
CLEL_R_X68Y126
CLEM_X46Y337
CLEL_R_X46Y337
CLEM_X17Y43
CLEL_R_X17Y43
CLEM_X46Y335
CLEL_R_X46Y335
CLEM_R_X76Y202
CLEL_R_X76Y202
CLEM_R_X76Y258
CLEL_R_X76Y258
CLEM_X71Y163
CLEL_R_X71Y163

List of Congested Nets
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[28]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[29]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[21]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[22]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_adc0[4]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_adc0[1]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_adc0[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_adc0[3]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_adc0[5]
top_level_i/usp_rf_data_converter_0/inst/startup_delay[11]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0[24]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_reg_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i/syncstages_ff[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i/syncstages_ff[3]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_reg_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count_reg[2]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/restart_fg[0]_i_2_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_adc3[5]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_adc3[4]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_adc3[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_adc3[1]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_adc3[3]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr_adc3[2]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3[29]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3[32]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/Q[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state__0[1]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/dac1_sm_reset_i_4
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpdi[12]_i_5_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[18]_i_7_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[18]_i_5_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/powerup_state_r
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/interrupt_i_5__6_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_dac1[25]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/no_pll_restart_reg_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[6]_i_10__3_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpdi[15]_i_2_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3[8]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/mem_data_adc3[6]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_pll_lock_i/syncstages_ff[1]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr_dac1[3]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr_dac1[1]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr_dac1[5]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr_dac1[4]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[6]_i_8__1_n_0
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2_reg_n_0_[4]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2_reg_n_0_[0]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2_reg_n_0_[2]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2_reg_n_0_[1]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2_reg_n_0_[3]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2_reg_n_0_[5]
top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpdi[5]_i_2_n_0
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_is_incr_q
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/access_is_wrap_q
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/split_ongoing_reg
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/access_is_incr_q_reg
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/split_addr_mask_q_reg_n_0_[39]
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[12]
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr[12]
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[11]
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q[11]
top_level_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[10]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[0]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[1]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/slaveRegDo_muConfig[4123]_27[3]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/Q[1]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/Q[4]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/Q[0]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/Q[3]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/Q[4]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/slaveRegDo_muConfig[4127]_31[3]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/Q[3]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/slaveRegDo_muConfig[4127]_31[4]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/Q[4]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/Q[6]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/current_state[2]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/current_state[1]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/current_state[3]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/current_state[0]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shadow_reg_n_0_[15]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/Q[1]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/slaveRegDo_muConfig[4127]_31[0]
top_level_i/system_ila_pl/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/Q[0]

