module wideexpr_00395(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?s2:-(2'sb00));
  assign y1 = 4'sb0100;
  assign y2 = $unsigned(({5'sb00011})+((u0)-((ctrl[4]?$unsigned(s2):(u0)>>((s1)>>>(5'sb00001))))));
  assign y3 = ((!(($signed((u7)>>>(-((ctrl[4]?5'sb00011:1'sb1)))))<<<((ctrl[6]?(ctrl[0]?($signed(s3))<<<((s6)<<(2'sb00)):(ctrl[6]?+(6'sb110110):6'sb011111)):$signed($signed(s3))))))==(~&(+(s1))))<<<((-((+({4{((s4)>>>(s3))>({u3})}}))&(5'sb01010)))>>(s4));
  assign y4 = $unsigned(($signed($unsigned((ctrl[7]?-(2'sb10):+(u1)))))<<($unsigned((s3)<<<($unsigned(~&(((s3)>>>(s6))&(4'sb1011)))))));
  assign y5 = (({4{((ctrl[5]?5'sb10011:(2'b00)>(s2)))|((4'b1011)>>(|(s2)))}})+(!($signed({4{4'sb1101}}))))&($signed(s1));
  assign y6 = ((~(($signed(((s3)>>>(4'b1110))-((s4)|(s6))))^~((($signed(u3))&((ctrl[7]?s5:4'sb0000)))<<<(s3))))>>>(-({($signed((2'sb11)>>>(5'sb01111)))-(6'b101010)})))&((($signed(6'sb110001))^({2{(ctrl[7]?-((2'b11)>>(3'sb101)):$signed(4'sb0111))}}))&(((ctrl[1]?5'sb11010:$unsigned(((s0)^~(6'sb001011))<<((1'sb0)<(s5)))))>>>(((((2'sb00)>>>(5'sb01001))<(+(s1)))<<<(s6))^($unsigned(((3'sb000)<(4'sb0101))^~((s5)>(4'sb0110)))))));
  assign y7 = (ctrl[4]?$signed((ctrl[0]?+(((ctrl[2]?5'sb11000:1'sb0))>>>(s2)):s6)):$signed({2{-(+(s2))}}));
endmodule
