#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* HE_ISR */
#define HE_ISR__ES2_PATCH 0u
#define HE_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define HE_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define HE_ISR__INTC_MASK 0x01u
#define HE_ISR__INTC_NUMBER 0u
#define HE_ISR__INTC_PRIOR_NUM 7u
#define HE_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define HE_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define HE_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define HE_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* DIR_ISR */
#define DIR_ISR__ES2_PATCH 0u
#define DIR_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define DIR_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define DIR_ISR__INTC_MASK 0x20u
#define DIR_ISR__INTC_NUMBER 5u
#define DIR_ISR__INTC_PRIOR_NUM 7u
#define DIR_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define DIR_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define DIR_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define DIR_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* DIR_PIN */
#define DIR_PIN__0__MASK 0x04u
#define DIR_PIN__0__PC CYREG_PRT1_PC2
#define DIR_PIN__0__PORT 1u
#define DIR_PIN__0__SHIFT 2
#define DIR_PIN__AG CYREG_PRT1_AG
#define DIR_PIN__AMUX CYREG_PRT1_AMUX
#define DIR_PIN__BIE CYREG_PRT1_BIE
#define DIR_PIN__BIT_MASK CYREG_PRT1_BIT_MASK
#define DIR_PIN__BYP CYREG_PRT1_BYP
#define DIR_PIN__CTL CYREG_PRT1_CTL
#define DIR_PIN__DM0 CYREG_PRT1_DM0
#define DIR_PIN__DM1 CYREG_PRT1_DM1
#define DIR_PIN__DM2 CYREG_PRT1_DM2
#define DIR_PIN__DR CYREG_PRT1_DR
#define DIR_PIN__INP_DIS CYREG_PRT1_INP_DIS
#define DIR_PIN__INTSTAT CYREG_PICU1_INTSTAT
#define DIR_PIN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define DIR_PIN__LCD_EN CYREG_PRT1_LCD_EN
#define DIR_PIN__MASK 0x04u
#define DIR_PIN__PORT 1u
#define DIR_PIN__PRT CYREG_PRT1_PRT
#define DIR_PIN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define DIR_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define DIR_PIN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define DIR_PIN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define DIR_PIN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define DIR_PIN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define DIR_PIN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define DIR_PIN__PS CYREG_PRT1_PS
#define DIR_PIN__SHIFT 2
#define DIR_PIN__SLW CYREG_PRT1_SLW
#define DIR_PIN__SNAP CYREG_PICU1_SNAP

/* DIR_REG */
#define DIR_REG_Sync_ctrl_reg__0__MASK 0x01u
#define DIR_REG_Sync_ctrl_reg__0__POS 0
#define DIR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define DIR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define DIR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define DIR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define DIR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define DIR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define DIR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define DIR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define DIR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define DIR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define DIR_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define DIR_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define DIR_REG_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define DIR_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define DIR_REG_Sync_ctrl_reg__MASK 0x01u
#define DIR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DIR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define DIR_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* HE_TIMER_CLK */
#define HE_TIMER_CLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define HE_TIMER_CLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define HE_TIMER_CLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define HE_TIMER_CLK__CFG2_SRC_SEL_MASK 0x07u
#define HE_TIMER_CLK__INDEX 0x00u
#define HE_TIMER_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HE_TIMER_CLK__PM_ACT_MSK 0x01u
#define HE_TIMER_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HE_TIMER_CLK__PM_STBY_MSK 0x01u

/* HE_TIMER_TimerUDB */
#define HE_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define HE_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define HE_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define HE_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define HE_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define HE_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define HE_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define HE_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define HE_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define HE_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define HE_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define HE_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* HE_IN_PIN */
#define HE_IN_PIN__0__MASK 0x08u
#define HE_IN_PIN__0__PC CYREG_PRT4_PC3
#define HE_IN_PIN__0__PORT 4u
#define HE_IN_PIN__0__SHIFT 3
#define HE_IN_PIN__AG CYREG_PRT4_AG
#define HE_IN_PIN__AMUX CYREG_PRT4_AMUX
#define HE_IN_PIN__BIE CYREG_PRT4_BIE
#define HE_IN_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define HE_IN_PIN__BYP CYREG_PRT4_BYP
#define HE_IN_PIN__CTL CYREG_PRT4_CTL
#define HE_IN_PIN__DM0 CYREG_PRT4_DM0
#define HE_IN_PIN__DM1 CYREG_PRT4_DM1
#define HE_IN_PIN__DM2 CYREG_PRT4_DM2
#define HE_IN_PIN__DR CYREG_PRT4_DR
#define HE_IN_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define HE_IN_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define HE_IN_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define HE_IN_PIN__MASK 0x08u
#define HE_IN_PIN__PORT 4u
#define HE_IN_PIN__PRT CYREG_PRT4_PRT
#define HE_IN_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define HE_IN_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define HE_IN_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define HE_IN_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define HE_IN_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define HE_IN_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define HE_IN_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define HE_IN_PIN__PS CYREG_PRT4_PS
#define HE_IN_PIN__SHIFT 3
#define HE_IN_PIN__SLW CYREG_PRT4_SLW

/* MOTOR_PWM_CLK */
#define MOTOR_PWM_CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define MOTOR_PWM_CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define MOTOR_PWM_CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define MOTOR_PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define MOTOR_PWM_CLK__INDEX 0x02u
#define MOTOR_PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MOTOR_PWM_CLK__PM_ACT_MSK 0x04u
#define MOTOR_PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MOTOR_PWM_CLK__PM_STBY_MSK 0x04u

/* MOTOR_PWM_PWMUDB */
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB11_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB11_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB11_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB11_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB11_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB11_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* ON_OFF_ISR */
#define ON_OFF_ISR__ES2_PATCH 0u
#define ON_OFF_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ON_OFF_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ON_OFF_ISR__INTC_MASK 0x10u
#define ON_OFF_ISR__INTC_NUMBER 4u
#define ON_OFF_ISR__INTC_PRIOR_NUM 7u
#define ON_OFF_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define ON_OFF_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ON_OFF_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ON_OFF_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* ON_OFF_PIN */
#define ON_OFF_PIN__0__MASK 0x40u
#define ON_OFF_PIN__0__PC CYREG_PRT0_PC6
#define ON_OFF_PIN__0__PORT 0u
#define ON_OFF_PIN__0__SHIFT 6
#define ON_OFF_PIN__AG CYREG_PRT0_AG
#define ON_OFF_PIN__AMUX CYREG_PRT0_AMUX
#define ON_OFF_PIN__BIE CYREG_PRT0_BIE
#define ON_OFF_PIN__BIT_MASK CYREG_PRT0_BIT_MASK
#define ON_OFF_PIN__BYP CYREG_PRT0_BYP
#define ON_OFF_PIN__CTL CYREG_PRT0_CTL
#define ON_OFF_PIN__DM0 CYREG_PRT0_DM0
#define ON_OFF_PIN__DM1 CYREG_PRT0_DM1
#define ON_OFF_PIN__DM2 CYREG_PRT0_DM2
#define ON_OFF_PIN__DR CYREG_PRT0_DR
#define ON_OFF_PIN__INP_DIS CYREG_PRT0_INP_DIS
#define ON_OFF_PIN__INTSTAT CYREG_PICU0_INTSTAT
#define ON_OFF_PIN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ON_OFF_PIN__LCD_EN CYREG_PRT0_LCD_EN
#define ON_OFF_PIN__MASK 0x40u
#define ON_OFF_PIN__PORT 0u
#define ON_OFF_PIN__PRT CYREG_PRT0_PRT
#define ON_OFF_PIN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ON_OFF_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ON_OFF_PIN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ON_OFF_PIN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ON_OFF_PIN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ON_OFF_PIN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ON_OFF_PIN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ON_OFF_PIN__PS CYREG_PRT0_PS
#define ON_OFF_PIN__SHIFT 6
#define ON_OFF_PIN__SLW CYREG_PRT0_SLW
#define ON_OFF_PIN__SNAP CYREG_PICU0_SNAP

/* LINE_COUNTER_CounterUDB */
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__A0_REG CYREG_B0_UDB02_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__A1_REG CYREG_B0_UDB02_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__D0_REG CYREG_B0_UDB02_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__D1_REG CYREG_B0_UDB02_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__F0_REG CYREG_B0_UDB02_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u2__F1_REG CYREG_B0_UDB02_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__A0_REG CYREG_B0_UDB03_A0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__A1_REG CYREG_B0_UDB03_A1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__D0_REG CYREG_B0_UDB03_D0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__D1_REG CYREG_B0_UDB03_D1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__F0_REG CYREG_B0_UDB03_F0
#define LINE_COUNTER_CounterUDB_sC32_counterdp_u3__F1_REG CYREG_B0_UDB03_F1
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define LINE_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define LINE_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST

/* STEERING_PWM_CLK */
#define STEERING_PWM_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define STEERING_PWM_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define STEERING_PWM_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define STEERING_PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define STEERING_PWM_CLK__INDEX 0x01u
#define STEERING_PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define STEERING_PWM_CLK__PM_ACT_MSK 0x02u
#define STEERING_PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define STEERING_PWM_CLK__PM_STBY_MSK 0x02u

/* STEERING_PWM_OUT_PIN */
#define STEERING_PWM_OUT_PIN__0__MASK 0x40u
#define STEERING_PWM_OUT_PIN__0__PC CYREG_PRT4_PC6
#define STEERING_PWM_OUT_PIN__0__PORT 4u
#define STEERING_PWM_OUT_PIN__0__SHIFT 6
#define STEERING_PWM_OUT_PIN__AG CYREG_PRT4_AG
#define STEERING_PWM_OUT_PIN__AMUX CYREG_PRT4_AMUX
#define STEERING_PWM_OUT_PIN__BIE CYREG_PRT4_BIE
#define STEERING_PWM_OUT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define STEERING_PWM_OUT_PIN__BYP CYREG_PRT4_BYP
#define STEERING_PWM_OUT_PIN__CTL CYREG_PRT4_CTL
#define STEERING_PWM_OUT_PIN__DM0 CYREG_PRT4_DM0
#define STEERING_PWM_OUT_PIN__DM1 CYREG_PRT4_DM1
#define STEERING_PWM_OUT_PIN__DM2 CYREG_PRT4_DM2
#define STEERING_PWM_OUT_PIN__DR CYREG_PRT4_DR
#define STEERING_PWM_OUT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define STEERING_PWM_OUT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define STEERING_PWM_OUT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define STEERING_PWM_OUT_PIN__MASK 0x40u
#define STEERING_PWM_OUT_PIN__PORT 4u
#define STEERING_PWM_OUT_PIN__PRT CYREG_PRT4_PRT
#define STEERING_PWM_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define STEERING_PWM_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define STEERING_PWM_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define STEERING_PWM_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define STEERING_PWM_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define STEERING_PWM_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define STEERING_PWM_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define STEERING_PWM_OUT_PIN__PS CYREG_PRT4_PS
#define STEERING_PWM_OUT_PIN__SHIFT 6
#define STEERING_PWM_OUT_PIN__SLW CYREG_PRT4_SLW

/* STEERING_PWM_PWMUDB */
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB12_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB12_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB12_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB12_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB12_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB12_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB13_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB13_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB13_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB13_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB13_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB13_F1

/* HBRIDGE_L_PIN */
#define HBRIDGE_L_PIN__0__MASK 0x80u
#define HBRIDGE_L_PIN__0__PC CYREG_PRT3_PC7
#define HBRIDGE_L_PIN__0__PORT 3u
#define HBRIDGE_L_PIN__0__SHIFT 7
#define HBRIDGE_L_PIN__AG CYREG_PRT3_AG
#define HBRIDGE_L_PIN__AMUX CYREG_PRT3_AMUX
#define HBRIDGE_L_PIN__BIE CYREG_PRT3_BIE
#define HBRIDGE_L_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define HBRIDGE_L_PIN__BYP CYREG_PRT3_BYP
#define HBRIDGE_L_PIN__CTL CYREG_PRT3_CTL
#define HBRIDGE_L_PIN__DM0 CYREG_PRT3_DM0
#define HBRIDGE_L_PIN__DM1 CYREG_PRT3_DM1
#define HBRIDGE_L_PIN__DM2 CYREG_PRT3_DM2
#define HBRIDGE_L_PIN__DR CYREG_PRT3_DR
#define HBRIDGE_L_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define HBRIDGE_L_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HBRIDGE_L_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define HBRIDGE_L_PIN__MASK 0x80u
#define HBRIDGE_L_PIN__PORT 3u
#define HBRIDGE_L_PIN__PRT CYREG_PRT3_PRT
#define HBRIDGE_L_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HBRIDGE_L_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HBRIDGE_L_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HBRIDGE_L_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HBRIDGE_L_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HBRIDGE_L_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HBRIDGE_L_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HBRIDGE_L_PIN__PS CYREG_PRT3_PS
#define HBRIDGE_L_PIN__SHIFT 7
#define HBRIDGE_L_PIN__SLW CYREG_PRT3_SLW

/* HBRIDGE_R_PIN */
#define HBRIDGE_R_PIN__0__MASK 0x20u
#define HBRIDGE_R_PIN__0__PC CYREG_PRT3_PC5
#define HBRIDGE_R_PIN__0__PORT 3u
#define HBRIDGE_R_PIN__0__SHIFT 5
#define HBRIDGE_R_PIN__AG CYREG_PRT3_AG
#define HBRIDGE_R_PIN__AMUX CYREG_PRT3_AMUX
#define HBRIDGE_R_PIN__BIE CYREG_PRT3_BIE
#define HBRIDGE_R_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define HBRIDGE_R_PIN__BYP CYREG_PRT3_BYP
#define HBRIDGE_R_PIN__CTL CYREG_PRT3_CTL
#define HBRIDGE_R_PIN__DM0 CYREG_PRT3_DM0
#define HBRIDGE_R_PIN__DM1 CYREG_PRT3_DM1
#define HBRIDGE_R_PIN__DM2 CYREG_PRT3_DM2
#define HBRIDGE_R_PIN__DR CYREG_PRT3_DR
#define HBRIDGE_R_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define HBRIDGE_R_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HBRIDGE_R_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define HBRIDGE_R_PIN__MASK 0x20u
#define HBRIDGE_R_PIN__PORT 3u
#define HBRIDGE_R_PIN__PRT CYREG_PRT3_PRT
#define HBRIDGE_R_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HBRIDGE_R_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HBRIDGE_R_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HBRIDGE_R_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HBRIDGE_R_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HBRIDGE_R_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HBRIDGE_R_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HBRIDGE_R_PIN__PS CYREG_PRT3_PS
#define HBRIDGE_R_PIN__SHIFT 5
#define HBRIDGE_R_PIN__SLW CYREG_PRT3_SLW

/* TIMER_OUT_PIN */
#define TIMER_OUT_PIN__0__MASK 0x08u
#define TIMER_OUT_PIN__0__PC CYREG_PRT12_PC3
#define TIMER_OUT_PIN__0__PORT 12u
#define TIMER_OUT_PIN__0__SHIFT 3
#define TIMER_OUT_PIN__AG CYREG_PRT12_AG
#define TIMER_OUT_PIN__BIE CYREG_PRT12_BIE
#define TIMER_OUT_PIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define TIMER_OUT_PIN__BYP CYREG_PRT12_BYP
#define TIMER_OUT_PIN__DM0 CYREG_PRT12_DM0
#define TIMER_OUT_PIN__DM1 CYREG_PRT12_DM1
#define TIMER_OUT_PIN__DM2 CYREG_PRT12_DM2
#define TIMER_OUT_PIN__DR CYREG_PRT12_DR
#define TIMER_OUT_PIN__INP_DIS CYREG_PRT12_INP_DIS
#define TIMER_OUT_PIN__MASK 0x08u
#define TIMER_OUT_PIN__PORT 12u
#define TIMER_OUT_PIN__PRT CYREG_PRT12_PRT
#define TIMER_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TIMER_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TIMER_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TIMER_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TIMER_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TIMER_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TIMER_OUT_PIN__PS CYREG_PRT12_PS
#define TIMER_OUT_PIN__SHIFT 3
#define TIMER_OUT_PIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define TIMER_OUT_PIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TIMER_OUT_PIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TIMER_OUT_PIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TIMER_OUT_PIN__SLW CYREG_PRT12_SLW

/* COMPARATOR_PIN */
#define COMPARATOR_PIN__0__MASK 0x04u
#define COMPARATOR_PIN__0__PC CYREG_PRT12_PC2
#define COMPARATOR_PIN__0__PORT 12u
#define COMPARATOR_PIN__0__SHIFT 2
#define COMPARATOR_PIN__AG CYREG_PRT12_AG
#define COMPARATOR_PIN__BIE CYREG_PRT12_BIE
#define COMPARATOR_PIN__BIT_MASK CYREG_PRT12_BIT_MASK
#define COMPARATOR_PIN__BYP CYREG_PRT12_BYP
#define COMPARATOR_PIN__DM0 CYREG_PRT12_DM0
#define COMPARATOR_PIN__DM1 CYREG_PRT12_DM1
#define COMPARATOR_PIN__DM2 CYREG_PRT12_DM2
#define COMPARATOR_PIN__DR CYREG_PRT12_DR
#define COMPARATOR_PIN__INP_DIS CYREG_PRT12_INP_DIS
#define COMPARATOR_PIN__MASK 0x04u
#define COMPARATOR_PIN__PORT 12u
#define COMPARATOR_PIN__PRT CYREG_PRT12_PRT
#define COMPARATOR_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define COMPARATOR_PIN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define COMPARATOR_PIN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define COMPARATOR_PIN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define COMPARATOR_PIN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define COMPARATOR_PIN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define COMPARATOR_PIN__PS CYREG_PRT12_PS
#define COMPARATOR_PIN__SHIFT 2
#define COMPARATOR_PIN__SIO_CFG CYREG_PRT12_SIO_CFG
#define COMPARATOR_PIN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define COMPARATOR_PIN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define COMPARATOR_PIN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define COMPARATOR_PIN__SLW CYREG_PRT12_SLW

/* GlitchFilter_1 */
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB11_A0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB11_A1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB11_D0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB11_D1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB11_F0
#define GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB11_F1

/* CAPTURE_OUT_PIN */
#define CAPTURE_OUT_PIN__0__MASK 0x04u
#define CAPTURE_OUT_PIN__0__PC CYREG_PRT3_PC2
#define CAPTURE_OUT_PIN__0__PORT 3u
#define CAPTURE_OUT_PIN__0__SHIFT 2
#define CAPTURE_OUT_PIN__AG CYREG_PRT3_AG
#define CAPTURE_OUT_PIN__AMUX CYREG_PRT3_AMUX
#define CAPTURE_OUT_PIN__BIE CYREG_PRT3_BIE
#define CAPTURE_OUT_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define CAPTURE_OUT_PIN__BYP CYREG_PRT3_BYP
#define CAPTURE_OUT_PIN__CTL CYREG_PRT3_CTL
#define CAPTURE_OUT_PIN__DM0 CYREG_PRT3_DM0
#define CAPTURE_OUT_PIN__DM1 CYREG_PRT3_DM1
#define CAPTURE_OUT_PIN__DM2 CYREG_PRT3_DM2
#define CAPTURE_OUT_PIN__DR CYREG_PRT3_DR
#define CAPTURE_OUT_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define CAPTURE_OUT_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CAPTURE_OUT_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define CAPTURE_OUT_PIN__MASK 0x04u
#define CAPTURE_OUT_PIN__PORT 3u
#define CAPTURE_OUT_PIN__PRT CYREG_PRT3_PRT
#define CAPTURE_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CAPTURE_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CAPTURE_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CAPTURE_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CAPTURE_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CAPTURE_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CAPTURE_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CAPTURE_OUT_PIN__PS CYREG_PRT3_PS
#define CAPTURE_OUT_PIN__SHIFT 2
#define CAPTURE_OUT_PIN__SLW CYREG_PRT3_SLW

/* COUNTER_OUT_PIN */
#define COUNTER_OUT_PIN__0__MASK 0x10u
#define COUNTER_OUT_PIN__0__PC CYREG_PRT3_PC4
#define COUNTER_OUT_PIN__0__PORT 3u
#define COUNTER_OUT_PIN__0__SHIFT 4
#define COUNTER_OUT_PIN__AG CYREG_PRT3_AG
#define COUNTER_OUT_PIN__AMUX CYREG_PRT3_AMUX
#define COUNTER_OUT_PIN__BIE CYREG_PRT3_BIE
#define COUNTER_OUT_PIN__BIT_MASK CYREG_PRT3_BIT_MASK
#define COUNTER_OUT_PIN__BYP CYREG_PRT3_BYP
#define COUNTER_OUT_PIN__CTL CYREG_PRT3_CTL
#define COUNTER_OUT_PIN__DM0 CYREG_PRT3_DM0
#define COUNTER_OUT_PIN__DM1 CYREG_PRT3_DM1
#define COUNTER_OUT_PIN__DM2 CYREG_PRT3_DM2
#define COUNTER_OUT_PIN__DR CYREG_PRT3_DR
#define COUNTER_OUT_PIN__INP_DIS CYREG_PRT3_INP_DIS
#define COUNTER_OUT_PIN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define COUNTER_OUT_PIN__LCD_EN CYREG_PRT3_LCD_EN
#define COUNTER_OUT_PIN__MASK 0x10u
#define COUNTER_OUT_PIN__PORT 3u
#define COUNTER_OUT_PIN__PRT CYREG_PRT3_PRT
#define COUNTER_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define COUNTER_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define COUNTER_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define COUNTER_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define COUNTER_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define COUNTER_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define COUNTER_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define COUNTER_OUT_PIN__PS CYREG_PRT3_PS
#define COUNTER_OUT_PIN__SHIFT 4
#define COUNTER_OUT_PIN__SLW CYREG_PRT3_SLW

/* COM_SYNC_OUT_PIN */
#define COM_SYNC_OUT_PIN__0__MASK 0x04u
#define COM_SYNC_OUT_PIN__0__PC CYREG_PRT4_PC2
#define COM_SYNC_OUT_PIN__0__PORT 4u
#define COM_SYNC_OUT_PIN__0__SHIFT 2
#define COM_SYNC_OUT_PIN__AG CYREG_PRT4_AG
#define COM_SYNC_OUT_PIN__AMUX CYREG_PRT4_AMUX
#define COM_SYNC_OUT_PIN__BIE CYREG_PRT4_BIE
#define COM_SYNC_OUT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define COM_SYNC_OUT_PIN__BYP CYREG_PRT4_BYP
#define COM_SYNC_OUT_PIN__CTL CYREG_PRT4_CTL
#define COM_SYNC_OUT_PIN__DM0 CYREG_PRT4_DM0
#define COM_SYNC_OUT_PIN__DM1 CYREG_PRT4_DM1
#define COM_SYNC_OUT_PIN__DM2 CYREG_PRT4_DM2
#define COM_SYNC_OUT_PIN__DR CYREG_PRT4_DR
#define COM_SYNC_OUT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define COM_SYNC_OUT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define COM_SYNC_OUT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define COM_SYNC_OUT_PIN__MASK 0x04u
#define COM_SYNC_OUT_PIN__PORT 4u
#define COM_SYNC_OUT_PIN__PRT CYREG_PRT4_PRT
#define COM_SYNC_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define COM_SYNC_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define COM_SYNC_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define COM_SYNC_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define COM_SYNC_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define COM_SYNC_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define COM_SYNC_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define COM_SYNC_OUT_PIN__PS CYREG_PRT4_PS
#define COM_SYNC_OUT_PIN__SHIFT 2
#define COM_SYNC_OUT_PIN__SLW CYREG_PRT4_SLW

/* UPDATE_STEER_ISR */
#define UPDATE_STEER_ISR__ES2_PATCH 0u
#define UPDATE_STEER_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UPDATE_STEER_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UPDATE_STEER_ISR__INTC_MASK 0x04u
#define UPDATE_STEER_ISR__INTC_NUMBER 2u
#define UPDATE_STEER_ISR__INTC_PRIOR_NUM 7u
#define UPDATE_STEER_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define UPDATE_STEER_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UPDATE_STEER_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UPDATE_STEER_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* VERT_SYNC_OUT_PIN */
#define VERT_SYNC_OUT_PIN__0__MASK 0x10u
#define VERT_SYNC_OUT_PIN__0__PC CYREG_PRT4_PC4
#define VERT_SYNC_OUT_PIN__0__PORT 4u
#define VERT_SYNC_OUT_PIN__0__SHIFT 4
#define VERT_SYNC_OUT_PIN__AG CYREG_PRT4_AG
#define VERT_SYNC_OUT_PIN__AMUX CYREG_PRT4_AMUX
#define VERT_SYNC_OUT_PIN__BIE CYREG_PRT4_BIE
#define VERT_SYNC_OUT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define VERT_SYNC_OUT_PIN__BYP CYREG_PRT4_BYP
#define VERT_SYNC_OUT_PIN__CTL CYREG_PRT4_CTL
#define VERT_SYNC_OUT_PIN__DM0 CYREG_PRT4_DM0
#define VERT_SYNC_OUT_PIN__DM1 CYREG_PRT4_DM1
#define VERT_SYNC_OUT_PIN__DM2 CYREG_PRT4_DM2
#define VERT_SYNC_OUT_PIN__DR CYREG_PRT4_DR
#define VERT_SYNC_OUT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define VERT_SYNC_OUT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define VERT_SYNC_OUT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define VERT_SYNC_OUT_PIN__MASK 0x10u
#define VERT_SYNC_OUT_PIN__PORT 4u
#define VERT_SYNC_OUT_PIN__PRT CYREG_PRT4_PRT
#define VERT_SYNC_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define VERT_SYNC_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define VERT_SYNC_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define VERT_SYNC_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define VERT_SYNC_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define VERT_SYNC_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define VERT_SYNC_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define VERT_SYNC_OUT_PIN__PS CYREG_PRT4_PS
#define VERT_SYNC_OUT_PIN__SHIFT 4
#define VERT_SYNC_OUT_PIN__SLW CYREG_PRT4_SLW

/* SEC_TIL_BLACK_TIMER_ISR */
#define SEC_TIL_BLACK_TIMER_ISR__ES2_PATCH 0u
#define SEC_TIL_BLACK_TIMER_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SEC_TIL_BLACK_TIMER_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SEC_TIL_BLACK_TIMER_ISR__INTC_MASK 0x02u
#define SEC_TIL_BLACK_TIMER_ISR__INTC_NUMBER 1u
#define SEC_TIL_BLACK_TIMER_ISR__INTC_PRIOR_NUM 7u
#define SEC_TIL_BLACK_TIMER_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define SEC_TIL_BLACK_TIMER_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SEC_TIL_BLACK_TIMER_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SEC_TIL_BLACK_TIMER_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* SEC_TIL_BLACK_TIMER_TimerUDB */
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__1__POS 1
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB04_MSK
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB04_ST
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB06_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB06_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB06_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB06_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB06_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB06_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB07_A0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB07_A1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB07_D0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB07_D1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB07_F0
#define SEC_TIL_BLACK_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB07_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
