
hw_5_LDR_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a144  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  0800a2e8  0800a2e8  0001a2e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a818  0800a818  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a818  0800a818  0001a818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a820  0800a820  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a820  0800a820  0001a820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a824  0800a824  0001a824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000093c  200001e0  0800aa08  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b1c  0800aa08  00020b1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ffb4  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002244  00000000  00000000  000301c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e70  00000000  00000000  00032408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  00033278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018769  00000000  00000000  00034010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107c6  00000000  00000000  0004c779  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b250  00000000  00000000  0005cf3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f818f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055c4  00000000  00000000  000f81e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a2cc 	.word	0x0800a2cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800a2cc 	.word	0x0800a2cc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001008:	b5b0      	push	{r4, r5, r7, lr}
 800100a:	b09e      	sub	sp, #120	; 0x78
 800100c:	af06      	add	r7, sp, #24
 800100e:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4a59      	ldr	r2, [pc, #356]	; (8001178 <HAL_ADC_ConvCpltCallback+0x170>)
 8001014:	4293      	cmp	r3, r2
 8001016:	f040 80a1 	bne.w	800115c <HAL_ADC_ConvCpltCallback+0x154>
	{
		char string[60];										// string for the future DMA transmition
		uint16_t LDR_adc = 0;									// variable used to sum the second half DMA array and the final conversion
 800101a:	2300      	movs	r3, #0
 800101c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e

		for(int i = N_VALUE/2; i < N_VALUE; i++)
 8001020:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001024:	65bb      	str	r3, [r7, #88]	; 0x58
 8001026:	e00b      	b.n	8001040 <HAL_ADC_ConvCpltCallback+0x38>
		{
			LDR_adc += conversion[i];							// sum of the the second half DMA array
 8001028:	4a54      	ldr	r2, [pc, #336]	; (800117c <HAL_ADC_ConvCpltCallback+0x174>)
 800102a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800102c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001030:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001034:	4413      	add	r3, r2
 8001036:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		for(int i = N_VALUE/2; i < N_VALUE; i++)
 800103a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800103c:	3301      	adds	r3, #1
 800103e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001040:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001042:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001046:	dbef      	blt.n	8001028 <HAL_ADC_ConvCpltCallback+0x20>
		}

		LDR_adc = (LDR_adc+half_conversion)/N_VALUE;			// average of all DMA array and reset the global variable
 8001048:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 800104c:	4b4c      	ldr	r3, [pc, #304]	; (8001180 <HAL_ADC_ConvCpltCallback+0x178>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4413      	add	r3, r2
 8001052:	4a4c      	ldr	r2, [pc, #304]	; (8001184 <HAL_ADC_ConvCpltCallback+0x17c>)
 8001054:	fba2 2303 	umull	r2, r3, r2, r3
 8001058:	099b      	lsrs	r3, r3, #6
 800105a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		half_conversion = 0;
 800105e:	4b48      	ldr	r3, [pc, #288]	; (8001180 <HAL_ADC_ConvCpltCallback+0x178>)
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]

		// mathematical conversion to obtain the LDR voltage, its resistance value and the correspondent light
		float LDR_voltage = LDR_adc*3.3/4096;
 8001064:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fa63 	bl	8000534 <__aeabi_i2d>
 800106e:	a33e      	add	r3, pc, #248	; (adr r3, 8001168 <HAL_ADC_ConvCpltCallback+0x160>)
 8001070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001074:	f7ff fac8 	bl	8000608 <__aeabi_dmul>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4610      	mov	r0, r2
 800107e:	4619      	mov	r1, r3
 8001080:	f04f 0200 	mov.w	r2, #0
 8001084:	4b40      	ldr	r3, [pc, #256]	; (8001188 <HAL_ADC_ConvCpltCallback+0x180>)
 8001086:	f7ff fbe9 	bl	800085c <__aeabi_ddiv>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4610      	mov	r0, r2
 8001090:	4619      	mov	r1, r3
 8001092:	f7ff fdb1 	bl	8000bf8 <__aeabi_d2f>
 8001096:	4603      	mov	r3, r0
 8001098:	657b      	str	r3, [r7, #84]	; 0x54
		int LDR = (LDR_voltage * 100000)/(3.3 - LDR_voltage);
 800109a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800109e:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800118c <HAL_ADC_ConvCpltCallback+0x184>
 80010a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010a6:	ee17 0a90 	vmov	r0, s15
 80010aa:	f7ff fa55 	bl	8000558 <__aeabi_f2d>
 80010ae:	4604      	mov	r4, r0
 80010b0:	460d      	mov	r5, r1
 80010b2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80010b4:	f7ff fa50 	bl	8000558 <__aeabi_f2d>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	a12a      	add	r1, pc, #168	; (adr r1, 8001168 <HAL_ADC_ConvCpltCallback+0x160>)
 80010be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010c2:	f7ff f8e9 	bl	8000298 <__aeabi_dsub>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4620      	mov	r0, r4
 80010cc:	4629      	mov	r1, r5
 80010ce:	f7ff fbc5 	bl	800085c <__aeabi_ddiv>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4610      	mov	r0, r2
 80010d8:	4619      	mov	r1, r3
 80010da:	f7ff fd45 	bl	8000b68 <__aeabi_d2iz>
 80010de:	4603      	mov	r3, r0
 80010e0:	653b      	str	r3, [r7, #80]	; 0x50
		float LUX = 10 * pow ((100000 / LDR ),1.25);
 80010e2:	4a2b      	ldr	r2, [pc, #172]	; (8001190 <HAL_ADC_ConvCpltCallback+0x188>)
 80010e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80010e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa22 	bl	8000534 <__aeabi_i2d>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	ed9f 1b1e 	vldr	d1, [pc, #120]	; 8001170 <HAL_ADC_ConvCpltCallback+0x168>
 80010f8:	ec43 2b10 	vmov	d0, r2, r3
 80010fc:	f008 f9cc 	bl	8009498 <pow>
 8001100:	ec51 0b10 	vmov	r0, r1, d0
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	4b22      	ldr	r3, [pc, #136]	; (8001194 <HAL_ADC_ConvCpltCallback+0x18c>)
 800110a:	f7ff fa7d 	bl	8000608 <__aeabi_dmul>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4610      	mov	r0, r2
 8001114:	4619      	mov	r1, r3
 8001116:	f7ff fd6f 	bl	8000bf8 <__aeabi_d2f>
 800111a:	4603      	mov	r3, r0
 800111c:	64fb      	str	r3, [r7, #76]	; 0x4c

		// write the 3 values converted into the string and then send this  to the terminal by the DMA transmition.
		int length = snprintf(string, sizeof(string),"Voltage LDR: %.3f V, LDR: %dohm, Light: %.3f LUX\r\n",LDR_voltage,LDR, LUX);
 800111e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001120:	f7ff fa1a 	bl	8000558 <__aeabi_f2d>
 8001124:	4604      	mov	r4, r0
 8001126:	460d      	mov	r5, r1
 8001128:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800112a:	f7ff fa15 	bl	8000558 <__aeabi_f2d>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	f107 000c 	add.w	r0, r7, #12
 8001136:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800113a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800113c:	9302      	str	r3, [sp, #8]
 800113e:	e9cd 4500 	strd	r4, r5, [sp]
 8001142:	4a15      	ldr	r2, [pc, #84]	; (8001198 <HAL_ADC_ConvCpltCallback+0x190>)
 8001144:	213c      	movs	r1, #60	; 0x3c
 8001146:	f004 fb83 	bl	8005850 <sniprintf>
 800114a:	64b8      	str	r0, [r7, #72]	; 0x48
		HAL_UART_Transmit(&huart2, string, length, 200);
 800114c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800114e:	b29a      	uxth	r2, r3
 8001150:	f107 010c 	add.w	r1, r7, #12
 8001154:	23c8      	movs	r3, #200	; 0xc8
 8001156:	4811      	ldr	r0, [pc, #68]	; (800119c <HAL_ADC_ConvCpltCallback+0x194>)
 8001158:	f003 f953 	bl	8004402 <HAL_UART_Transmit>
	}
}
 800115c:	bf00      	nop
 800115e:	3760      	adds	r7, #96	; 0x60
 8001160:	46bd      	mov	sp, r7
 8001162:	bdb0      	pop	{r4, r5, r7, pc}
 8001164:	f3af 8000 	nop.w
 8001168:	66666666 	.word	0x66666666
 800116c:	400a6666 	.word	0x400a6666
 8001170:	00000000 	.word	0x00000000
 8001174:	3ff40000 	.word	0x3ff40000
 8001178:	200001fc 	.word	0x200001fc
 800117c:	20000330 	.word	0x20000330
 8001180:	20000b00 	.word	0x20000b00
 8001184:	10624dd3 	.word	0x10624dd3
 8001188:	40b00000 	.word	0x40b00000
 800118c:	47c35000 	.word	0x47c35000
 8001190:	000186a0 	.word	0x000186a0
 8001194:	40240000 	.word	0x40240000
 8001198:	0800a2e8 	.word	0x0800a2e8
 800119c:	200002ec 	.word	0x200002ec

080011a0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1){
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a0e      	ldr	r2, [pc, #56]	; (80011e4 <HAL_ADC_ConvHalfCpltCallback+0x44>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d113      	bne.n	80011d8 <HAL_ADC_ConvHalfCpltCallback+0x38>
		for(int i = 0; i < N_VALUE/2; i++)		half_conversion += conversion[i];	// sum of all DMA array first half. report this value on a global variable.
 80011b0:	2300      	movs	r3, #0
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	e00c      	b.n	80011d0 <HAL_ADC_ConvHalfCpltCallback+0x30>
 80011b6:	4a0c      	ldr	r2, [pc, #48]	; (80011e8 <HAL_ADC_ConvHalfCpltCallback+0x48>)
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011be:	461a      	mov	r2, r3
 80011c0:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	4a09      	ldr	r2, [pc, #36]	; (80011ec <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	3301      	adds	r3, #1
 80011ce:	60fb      	str	r3, [r7, #12]
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011d6:	dbee      	blt.n	80011b6 <HAL_ADC_ConvHalfCpltCallback+0x16>
	}
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	200001fc 	.word	0x200001fc
 80011e8:	20000330 	.word	0x20000330
 80011ec:	20000b00 	.word	0x20000b00

080011f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011f4:	f000 fc44 	bl	8001a80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f8:	f000 f81a 	bl	8001230 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011fc:	f000 f96c 	bl	80014d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001200:	f000 f94a 	bl	8001498 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001204:	f000 f91e 	bl	8001444 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001208:	f000 f87e 	bl	8001308 <MX_ADC1_Init>
  MX_TIM2_Init();
 800120c:	f000 f8ce 	bl	80013ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <main+0x34>)
 8001212:	f002 fcb1 	bl	8003b78 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, conversion, sizeof(conversion)/sizeof(conversion[0]));
 8001216:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800121a:	4903      	ldr	r1, [pc, #12]	; (8001228 <main+0x38>)
 800121c:	4803      	ldr	r0, [pc, #12]	; (800122c <main+0x3c>)
 800121e:	f000 fdf5 	bl	8001e0c <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001222:	e7fe      	b.n	8001222 <main+0x32>
 8001224:	200002a4 	.word	0x200002a4
 8001228:	20000330 	.word	0x20000330
 800122c:	200001fc 	.word	0x200001fc

08001230 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b094      	sub	sp, #80	; 0x50
 8001234:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001236:	f107 0320 	add.w	r3, r7, #32
 800123a:	2230      	movs	r2, #48	; 0x30
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f003 fc7e 	bl	8004b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001244:	f107 030c 	add.w	r3, r7, #12
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001254:	2300      	movs	r3, #0
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	4b29      	ldr	r3, [pc, #164]	; (8001300 <SystemClock_Config+0xd0>)
 800125a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125c:	4a28      	ldr	r2, [pc, #160]	; (8001300 <SystemClock_Config+0xd0>)
 800125e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001262:	6413      	str	r3, [r2, #64]	; 0x40
 8001264:	4b26      	ldr	r3, [pc, #152]	; (8001300 <SystemClock_Config+0xd0>)
 8001266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001268:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001270:	2300      	movs	r3, #0
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	4b23      	ldr	r3, [pc, #140]	; (8001304 <SystemClock_Config+0xd4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800127c:	4a21      	ldr	r2, [pc, #132]	; (8001304 <SystemClock_Config+0xd4>)
 800127e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	4b1f      	ldr	r3, [pc, #124]	; (8001304 <SystemClock_Config+0xd4>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800128c:	607b      	str	r3, [r7, #4]
 800128e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001290:	2302      	movs	r3, #2
 8001292:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001294:	2301      	movs	r3, #1
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001298:	2310      	movs	r3, #16
 800129a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800129c:	2302      	movs	r3, #2
 800129e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80012a0:	2300      	movs	r3, #0
 80012a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80012a4:	2310      	movs	r3, #16
 80012a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80012a8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012ae:	2304      	movs	r3, #4
 80012b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80012b2:	2307      	movs	r3, #7
 80012b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b6:	f107 0320 	add.w	r3, r7, #32
 80012ba:	4618      	mov	r0, r3
 80012bc:	f001 ff74 	bl	80031a8 <HAL_RCC_OscConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012c6:	f000 f975 	bl	80015b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ca:	230f      	movs	r3, #15
 80012cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ce:	2302      	movs	r3, #2
 80012d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012dc:	2300      	movs	r3, #0
 80012de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012e0:	f107 030c 	add.w	r3, r7, #12
 80012e4:	2102      	movs	r1, #2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 f9d6 	bl	8003698 <HAL_RCC_ClockConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012f2:	f000 f95f 	bl	80015b4 <Error_Handler>
  }
}
 80012f6:	bf00      	nop
 80012f8:	3750      	adds	r7, #80	; 0x50
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800
 8001304:	40007000 	.word	0x40007000

08001308 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800130e:	463b      	mov	r3, r7
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800131a:	4b22      	ldr	r3, [pc, #136]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800131c:	4a22      	ldr	r2, [pc, #136]	; (80013a8 <MX_ADC1_Init+0xa0>)
 800131e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001320:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001322:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001326:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001328:	4b1e      	ldr	r3, [pc, #120]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800132e:	4b1d      	ldr	r3, [pc, #116]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001330:	2200      	movs	r2, #0
 8001332:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001336:	2200      	movs	r2, #0
 8001338:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800133a:	4b1a      	ldr	r3, [pc, #104]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800133c:	2200      	movs	r2, #0
 800133e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001342:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001348:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800134a:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800134c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001350:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001352:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001354:	2200      	movs	r2, #0
 8001356:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800135a:	2201      	movs	r2, #1
 800135c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800135e:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001366:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <MX_ADC1_Init+0x9c>)
 8001368:	2201      	movs	r2, #1
 800136a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800136c:	480d      	ldr	r0, [pc, #52]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800136e:	f000 fbf9 	bl	8001b64 <HAL_ADC_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001378:	f000 f91c 	bl	80015b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800137c:	2300      	movs	r3, #0
 800137e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001380:	2301      	movs	r3, #1
 8001382:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001384:	2307      	movs	r3, #7
 8001386:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001388:	463b      	mov	r3, r7
 800138a:	4619      	mov	r1, r3
 800138c:	4805      	ldr	r0, [pc, #20]	; (80013a4 <MX_ADC1_Init+0x9c>)
 800138e:	f000 fe41 	bl	8002014 <HAL_ADC_ConfigChannel>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001398:	f000 f90c 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	3710      	adds	r7, #16
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200001fc 	.word	0x200001fc
 80013a8:	40012000 	.word	0x40012000

080013ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c0:	463b      	mov	r3, r7
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <MX_TIM2_Init+0x94>)
 80013ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80013d0:	4b1b      	ldr	r3, [pc, #108]	; (8001440 <MX_TIM2_Init+0x94>)
 80013d2:	f240 3247 	movw	r2, #839	; 0x347
 80013d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d8:	4b19      	ldr	r3, [pc, #100]	; (8001440 <MX_TIM2_Init+0x94>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80013de:	4b18      	ldr	r3, [pc, #96]	; (8001440 <MX_TIM2_Init+0x94>)
 80013e0:	2263      	movs	r2, #99	; 0x63
 80013e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e4:	4b16      	ldr	r3, [pc, #88]	; (8001440 <MX_TIM2_Init+0x94>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ea:	4b15      	ldr	r3, [pc, #84]	; (8001440 <MX_TIM2_Init+0x94>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013f0:	4813      	ldr	r0, [pc, #76]	; (8001440 <MX_TIM2_Init+0x94>)
 80013f2:	f002 fb71 	bl	8003ad8 <HAL_TIM_Base_Init>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013fc:	f000 f8da 	bl	80015b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001404:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001406:	f107 0308 	add.w	r3, r7, #8
 800140a:	4619      	mov	r1, r3
 800140c:	480c      	ldr	r0, [pc, #48]	; (8001440 <MX_TIM2_Init+0x94>)
 800140e:	f002 fd15 	bl	8003e3c <HAL_TIM_ConfigClockSource>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001418:	f000 f8cc 	bl	80015b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800141c:	2320      	movs	r3, #32
 800141e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001420:	2300      	movs	r3, #0
 8001422:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001424:	463b      	mov	r3, r7
 8001426:	4619      	mov	r1, r3
 8001428:	4805      	ldr	r0, [pc, #20]	; (8001440 <MX_TIM2_Init+0x94>)
 800142a:	f002 ff1b 	bl	8004264 <HAL_TIMEx_MasterConfigSynchronization>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001434:	f000 f8be 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200002a4 	.word	0x200002a4

08001444 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001448:	4b11      	ldr	r3, [pc, #68]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800144a:	4a12      	ldr	r2, [pc, #72]	; (8001494 <MX_USART2_UART_Init+0x50>)
 800144c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800144e:	4b10      	ldr	r3, [pc, #64]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001450:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001454:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800145c:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001462:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001468:	4b09      	ldr	r3, [pc, #36]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800146a:	220c      	movs	r2, #12
 800146c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001474:	4b06      	ldr	r3, [pc, #24]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_USART2_UART_Init+0x4c>)
 800147c:	f002 ff74 	bl	8004368 <HAL_UART_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001486:	f000 f895 	bl	80015b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200002ec 	.word	0x200002ec
 8001494:	40004400 	.word	0x40004400

08001498 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <MX_DMA_Init+0x3c>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a0b      	ldr	r2, [pc, #44]	; (80014d4 <MX_DMA_Init+0x3c>)
 80014a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <MX_DMA_Init+0x3c>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	2100      	movs	r1, #0
 80014be:	2038      	movs	r0, #56	; 0x38
 80014c0:	f001 f92d 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80014c4:	2038      	movs	r0, #56	; 0x38
 80014c6:	f001 f946 	bl	8002756 <HAL_NVIC_EnableIRQ>

}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40023800 	.word	0x40023800

080014d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	; 0x28
 80014dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	613b      	str	r3, [r7, #16]
 80014f2:	4b2d      	ldr	r3, [pc, #180]	; (80015a8 <MX_GPIO_Init+0xd0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a2c      	ldr	r2, [pc, #176]	; (80015a8 <MX_GPIO_Init+0xd0>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b2a      	ldr	r3, [pc, #168]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	613b      	str	r3, [r7, #16]
 8001508:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	4a25      	ldr	r2, [pc, #148]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001518:	6313      	str	r3, [r2, #48]	; 0x30
 800151a:	4b23      	ldr	r3, [pc, #140]	; (80015a8 <MX_GPIO_Init+0xd0>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	60bb      	str	r3, [r7, #8]
 800152a:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <MX_GPIO_Init+0xd0>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	4a1e      	ldr	r2, [pc, #120]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6313      	str	r3, [r2, #48]	; 0x30
 8001536:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	607b      	str	r3, [r7, #4]
 8001546:	4b18      	ldr	r3, [pc, #96]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	4a17      	ldr	r2, [pc, #92]	; (80015a8 <MX_GPIO_Init+0xd0>)
 800154c:	f043 0302 	orr.w	r3, r3, #2
 8001550:	6313      	str	r3, [r2, #48]	; 0x30
 8001552:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <MX_GPIO_Init+0xd0>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800155e:	2200      	movs	r2, #0
 8001560:	2120      	movs	r1, #32
 8001562:	4812      	ldr	r0, [pc, #72]	; (80015ac <MX_GPIO_Init+0xd4>)
 8001564:	f001 fe06 	bl	8003174 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001568:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800156c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800156e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001572:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	4619      	mov	r1, r3
 800157e:	480c      	ldr	r0, [pc, #48]	; (80015b0 <MX_GPIO_Init+0xd8>)
 8001580:	f001 fc74 	bl	8002e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001584:	2320      	movs	r3, #32
 8001586:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001588:	2301      	movs	r3, #1
 800158a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <MX_GPIO_Init+0xd4>)
 800159c:	f001 fc66 	bl	8002e6c <HAL_GPIO_Init>

}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	; 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40023800 	.word	0x40023800
 80015ac:	40020000 	.word	0x40020000
 80015b0:	40020800 	.word	0x40020800

080015b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b8:	b672      	cpsid	i
}
 80015ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015bc:	e7fe      	b.n	80015bc <Error_Handler+0x8>
	...

080015c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <HAL_MspInit+0x4c>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ce:	4a0f      	ldr	r2, [pc, #60]	; (800160c <HAL_MspInit+0x4c>)
 80015d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015d4:	6453      	str	r3, [r2, #68]	; 0x44
 80015d6:	4b0d      	ldr	r3, [pc, #52]	; (800160c <HAL_MspInit+0x4c>)
 80015d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_MspInit+0x4c>)
 80015e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ea:	4a08      	ldr	r2, [pc, #32]	; (800160c <HAL_MspInit+0x4c>)
 80015ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f0:	6413      	str	r3, [r2, #64]	; 0x40
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_MspInit+0x4c>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015fe:	2007      	movs	r0, #7
 8001600:	f001 f882 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40023800 	.word	0x40023800

08001610 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	; 0x28
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 0314 	add.w	r3, r7, #20
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a33      	ldr	r2, [pc, #204]	; (80016fc <HAL_ADC_MspInit+0xec>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d15f      	bne.n	80016f2 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	4b32      	ldr	r3, [pc, #200]	; (8001700 <HAL_ADC_MspInit+0xf0>)
 8001638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163a:	4a31      	ldr	r2, [pc, #196]	; (8001700 <HAL_ADC_MspInit+0xf0>)
 800163c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001640:	6453      	str	r3, [r2, #68]	; 0x44
 8001642:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <HAL_ADC_MspInit+0xf0>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164a:	613b      	str	r3, [r7, #16]
 800164c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <HAL_ADC_MspInit+0xf0>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a2a      	ldr	r2, [pc, #168]	; (8001700 <HAL_ADC_MspInit+0xf0>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b28      	ldr	r3, [pc, #160]	; (8001700 <HAL_ADC_MspInit+0xf0>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800166a:	2301      	movs	r3, #1
 800166c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800166e:	2303      	movs	r3, #3
 8001670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001676:	f107 0314 	add.w	r3, r7, #20
 800167a:	4619      	mov	r1, r3
 800167c:	4821      	ldr	r0, [pc, #132]	; (8001704 <HAL_ADC_MspInit+0xf4>)
 800167e:	f001 fbf5 	bl	8002e6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001682:	4b21      	ldr	r3, [pc, #132]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 8001684:	4a21      	ldr	r2, [pc, #132]	; (800170c <HAL_ADC_MspInit+0xfc>)
 8001686:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 800168a:	2200      	movs	r2, #0
 800168c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800168e:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001694:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800169a:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 800169c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016a2:	4b19      	ldr	r3, [pc, #100]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016aa:	4b17      	ldr	r3, [pc, #92]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016ba:	4b13      	ldr	r3, [pc, #76]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016c0:	4b11      	ldr	r3, [pc, #68]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80016c6:	4810      	ldr	r0, [pc, #64]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016c8:	f001 f860 	bl	800278c <HAL_DMA_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80016d2:	f7ff ff6f 	bl	80015b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a0b      	ldr	r2, [pc, #44]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016da:	639a      	str	r2, [r3, #56]	; 0x38
 80016dc:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <HAL_ADC_MspInit+0xf8>)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	2100      	movs	r1, #0
 80016e6:	2012      	movs	r0, #18
 80016e8:	f001 f819 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80016ec:	2012      	movs	r0, #18
 80016ee:	f001 f832 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016f2:	bf00      	nop
 80016f4:	3728      	adds	r7, #40	; 0x28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40012000 	.word	0x40012000
 8001700:	40023800 	.word	0x40023800
 8001704:	40020000 	.word	0x40020000
 8001708:	20000244 	.word	0x20000244
 800170c:	40026410 	.word	0x40026410

08001710 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001720:	d115      	bne.n	800174e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <HAL_TIM_Base_MspInit+0x48>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172a:	4a0b      	ldr	r2, [pc, #44]	; (8001758 <HAL_TIM_Base_MspInit+0x48>)
 800172c:	f043 0301 	orr.w	r3, r3, #1
 8001730:	6413      	str	r3, [r2, #64]	; 0x40
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <HAL_TIM_Base_MspInit+0x48>)
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2100      	movs	r1, #0
 8001742:	201c      	movs	r0, #28
 8001744:	f000 ffeb 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001748:	201c      	movs	r0, #28
 800174a:	f001 f804 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800174e:	bf00      	nop
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800

0800175c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	; 0x28
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a19      	ldr	r2, [pc, #100]	; (80017e0 <HAL_UART_MspInit+0x84>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d12b      	bne.n	80017d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <HAL_UART_MspInit+0x88>)
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	4a17      	ldr	r2, [pc, #92]	; (80017e4 <HAL_UART_MspInit+0x88>)
 8001788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800178c:	6413      	str	r3, [r2, #64]	; 0x40
 800178e:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <HAL_UART_MspInit+0x88>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <HAL_UART_MspInit+0x88>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a10      	ldr	r2, [pc, #64]	; (80017e4 <HAL_UART_MspInit+0x88>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <HAL_UART_MspInit+0x88>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017b6:	230c      	movs	r3, #12
 80017b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	2302      	movs	r3, #2
 80017bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017c6:	2307      	movs	r3, #7
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <HAL_UART_MspInit+0x8c>)
 80017d2:	f001 fb4b 	bl	8002e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017d6:	bf00      	nop
 80017d8:	3728      	adds	r7, #40	; 0x28
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40004400 	.word	0x40004400
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020000 	.word	0x40020000

080017ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <NMI_Handler+0x4>

080017f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017f6:	e7fe      	b.n	80017f6 <HardFault_Handler+0x4>

080017f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017fc:	e7fe      	b.n	80017fc <MemManage_Handler+0x4>

080017fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017fe:	b480      	push	{r7}
 8001800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001802:	e7fe      	b.n	8001802 <BusFault_Handler+0x4>

08001804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001808:	e7fe      	b.n	8001808 <UsageFault_Handler+0x4>

0800180a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800180a:	b480      	push	{r7}
 800180c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr

08001826 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001826:	b480      	push	{r7}
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001838:	f000 f974 	bl	8001b24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	bd80      	pop	{r7, pc}

08001840 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001844:	4802      	ldr	r0, [pc, #8]	; (8001850 <ADC_IRQHandler+0x10>)
 8001846:	f000 f9d0 	bl	8001bea <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200001fc 	.word	0x200001fc

08001854 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001858:	4802      	ldr	r0, [pc, #8]	; (8001864 <TIM2_IRQHandler+0x10>)
 800185a:	f002 f9e7 	bl	8003c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200002a4 	.word	0x200002a4

08001868 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <DMA2_Stream0_IRQHandler+0x10>)
 800186e:	f001 f893 	bl	8002998 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000244 	.word	0x20000244

0800187c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
	return 1;
 8001880:	2301      	movs	r3, #1
}
 8001882:	4618      	mov	r0, r3
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <_kill>:

int _kill(int pid, int sig)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001896:	f003 f929 	bl	8004aec <__errno>
 800189a:	4603      	mov	r3, r0
 800189c:	2216      	movs	r2, #22
 800189e:	601a      	str	r2, [r3, #0]
	return -1;
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <_exit>:

void _exit (int status)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295
 80018b8:	6878      	ldr	r0, [r7, #4]
 80018ba:	f7ff ffe7 	bl	800188c <_kill>
	while (1) {}		/* Make sure we hang here */
 80018be:	e7fe      	b.n	80018be <_exit+0x12>

080018c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	e00a      	b.n	80018e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018d2:	f3af 8000 	nop.w
 80018d6:	4601      	mov	r1, r0
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	b2ca      	uxtb	r2, r1
 80018e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbf0      	blt.n	80018d2 <_read+0x12>
	}

return len;
 80018f0:	687b      	ldr	r3, [r7, #4]
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3718      	adds	r7, #24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b086      	sub	sp, #24
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	e009      	b.n	8001920 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	60ba      	str	r2, [r7, #8]
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbf1      	blt.n	800190c <_write+0x12>
	}
	return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_close>:

int _close(int file)
{
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
	return -1;
 800193a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800194a:	b480      	push	{r7}
 800194c:	b083      	sub	sp, #12
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
 8001952:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800195a:	605a      	str	r2, [r3, #4]
	return 0;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <_isatty>:

int _isatty(int file)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
	return 1;
 8001972:	2301      	movs	r3, #1
}
 8001974:	4618      	mov	r0, r3
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
	return 0;
 800198c:	2300      	movs	r3, #0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3714      	adds	r7, #20
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
	...

0800199c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019a4:	4a14      	ldr	r2, [pc, #80]	; (80019f8 <_sbrk+0x5c>)
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <_sbrk+0x60>)
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019b0:	4b13      	ldr	r3, [pc, #76]	; (8001a00 <_sbrk+0x64>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d102      	bne.n	80019be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019b8:	4b11      	ldr	r3, [pc, #68]	; (8001a00 <_sbrk+0x64>)
 80019ba:	4a12      	ldr	r2, [pc, #72]	; (8001a04 <_sbrk+0x68>)
 80019bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019be:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <_sbrk+0x64>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4413      	add	r3, r2
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d207      	bcs.n	80019dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019cc:	f003 f88e 	bl	8004aec <__errno>
 80019d0:	4603      	mov	r3, r0
 80019d2:	220c      	movs	r2, #12
 80019d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019d6:	f04f 33ff 	mov.w	r3, #4294967295
 80019da:	e009      	b.n	80019f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019dc:	4b08      	ldr	r3, [pc, #32]	; (8001a00 <_sbrk+0x64>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019e2:	4b07      	ldr	r3, [pc, #28]	; (8001a00 <_sbrk+0x64>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4413      	add	r3, r2
 80019ea:	4a05      	ldr	r2, [pc, #20]	; (8001a00 <_sbrk+0x64>)
 80019ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ee:	68fb      	ldr	r3, [r7, #12]
}
 80019f0:	4618      	mov	r0, r3
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20018000 	.word	0x20018000
 80019fc:	00000400 	.word	0x00000400
 8001a00:	20000b04 	.word	0x20000b04
 8001a04:	20000b20 	.word	0x20000b20

08001a08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a0c:	4b06      	ldr	r3, [pc, #24]	; (8001a28 <SystemInit+0x20>)
 8001a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a12:	4a05      	ldr	r2, [pc, #20]	; (8001a28 <SystemInit+0x20>)
 8001a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a64 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a30:	480d      	ldr	r0, [pc, #52]	; (8001a68 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a32:	490e      	ldr	r1, [pc, #56]	; (8001a6c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a34:	4a0e      	ldr	r2, [pc, #56]	; (8001a70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a38:	e002      	b.n	8001a40 <LoopCopyDataInit>

08001a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3e:	3304      	adds	r3, #4

08001a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a44:	d3f9      	bcc.n	8001a3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a46:	4a0b      	ldr	r2, [pc, #44]	; (8001a74 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a48:	4c0b      	ldr	r4, [pc, #44]	; (8001a78 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a4c:	e001      	b.n	8001a52 <LoopFillZerobss>

08001a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a50:	3204      	adds	r2, #4

08001a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a54:	d3fb      	bcc.n	8001a4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a56:	f7ff ffd7 	bl	8001a08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a5a:	f003 f84d 	bl	8004af8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a5e:	f7ff fbc7 	bl	80011f0 <main>
  bx  lr    
 8001a62:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a64:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a6c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001a70:	0800a828 	.word	0x0800a828
  ldr r2, =_sbss
 8001a74:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001a78:	20000b1c 	.word	0x20000b1c

08001a7c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a7c:	e7fe      	b.n	8001a7c <DMA1_Stream0_IRQHandler>
	...

08001a80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a84:	4b0e      	ldr	r3, [pc, #56]	; (8001ac0 <HAL_Init+0x40>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0d      	ldr	r2, [pc, #52]	; (8001ac0 <HAL_Init+0x40>)
 8001a8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a90:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <HAL_Init+0x40>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <HAL_Init+0x40>)
 8001a96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <HAL_Init+0x40>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a07      	ldr	r2, [pc, #28]	; (8001ac0 <HAL_Init+0x40>)
 8001aa2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aa6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aa8:	2003      	movs	r0, #3
 8001aaa:	f000 fe2d 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001aae:	2000      	movs	r0, #0
 8001ab0:	f000 f808 	bl	8001ac4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ab4:	f7ff fd84 	bl	80015c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40023c00 	.word	0x40023c00

08001ac4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001acc:	4b12      	ldr	r3, [pc, #72]	; (8001b18 <HAL_InitTick+0x54>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_InitTick+0x58>)
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ada:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 fe45 	bl	8002772 <HAL_SYSTICK_Config>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e00e      	b.n	8001b10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b0f      	cmp	r3, #15
 8001af6:	d80a      	bhi.n	8001b0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001af8:	2200      	movs	r2, #0
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	f04f 30ff 	mov.w	r0, #4294967295
 8001b00:	f000 fe0d 	bl	800271e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b04:	4a06      	ldr	r2, [pc, #24]	; (8001b20 <HAL_InitTick+0x5c>)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e000      	b.n	8001b10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	20000008 	.word	0x20000008
 8001b20:	20000004 	.word	0x20000004

08001b24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b28:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <HAL_IncTick+0x20>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_IncTick+0x24>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4413      	add	r3, r2
 8001b34:	4a04      	ldr	r2, [pc, #16]	; (8001b48 <HAL_IncTick+0x24>)
 8001b36:	6013      	str	r3, [r2, #0]
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	20000008 	.word	0x20000008
 8001b48:	20000b08 	.word	0x20000b08

08001b4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b50:	4b03      	ldr	r3, [pc, #12]	; (8001b60 <HAL_GetTick+0x14>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	20000b08 	.word	0x20000b08

08001b64 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e033      	b.n	8001be2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d109      	bne.n	8001b96 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff fd44 	bl	8001610 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2200      	movs	r2, #0
 8001b92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	f003 0310 	and.w	r3, r3, #16
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d118      	bne.n	8001bd4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001baa:	f023 0302 	bic.w	r3, r3, #2
 8001bae:	f043 0202 	orr.w	r2, r3, #2
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f000 fb4e 	bl	8002258 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f023 0303 	bic.w	r3, r3, #3
 8001bca:	f043 0201 	orr.w	r2, r3, #1
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	641a      	str	r2, [r3, #64]	; 0x40
 8001bd2:	e001      	b.n	8001bd8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b086      	sub	sp, #24
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	f003 0320 	and.w	r3, r3, #32
 8001c18:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d049      	beq.n	8001cb4 <HAL_ADC_IRQHandler+0xca>
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d046      	beq.n	8001cb4 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d105      	bne.n	8001c3e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d12b      	bne.n	8001ca4 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d127      	bne.n	8001ca4 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d006      	beq.n	8001c70 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d119      	bne.n	8001ca4 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0220 	bic.w	r2, r2, #32
 8001c7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d105      	bne.n	8001ca4 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	f043 0201 	orr.w	r2, r3, #1
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff f9af 	bl	8001008 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f06f 0212 	mvn.w	r2, #18
 8001cb2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cc2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d057      	beq.n	8001d7a <HAL_ADC_IRQHandler+0x190>
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d054      	beq.n	8001d7a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	f003 0310 	and.w	r3, r3, #16
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d105      	bne.n	8001ce8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d139      	bne.n	8001d6a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cfc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d006      	beq.n	8001d12 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d12b      	bne.n	8001d6a <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d124      	bne.n	8001d6a <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d11d      	bne.n	8001d6a <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d119      	bne.n	8001d6a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d44:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d105      	bne.n	8001d6a <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	f043 0201 	orr.w	r2, r3, #1
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 fbf2 	bl	8002554 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f06f 020c 	mvn.w	r2, #12
 8001d78:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d88:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d017      	beq.n	8001dc0 <HAL_ADC_IRQHandler+0x1d6>
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d014      	beq.n	8001dc0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d10d      	bne.n	8001dc0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 f91b 	bl	8001fec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f06f 0201 	mvn.w	r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0320 	and.w	r3, r3, #32
 8001dc6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001dce:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d015      	beq.n	8001e02 <HAL_ADC_IRQHandler+0x218>
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d012      	beq.n	8001e02 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001de0:	f043 0202 	orr.w	r2, r3, #2
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0220 	mvn.w	r2, #32
 8001df0:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f904 	bl	8002000 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f06f 0220 	mvn.w	r2, #32
 8001e00:	601a      	str	r2, [r3, #0]
  }
}
 8001e02:	bf00      	nop
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
	...

08001e0c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d101      	bne.n	8001e2a <HAL_ADC_Start_DMA+0x1e>
 8001e26:	2302      	movs	r3, #2
 8001e28:	e0ce      	b.n	8001fc8 <HAL_ADC_Start_DMA+0x1bc>
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d018      	beq.n	8001e72 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689a      	ldr	r2, [r3, #8]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 0201 	orr.w	r2, r2, #1
 8001e4e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e50:	4b5f      	ldr	r3, [pc, #380]	; (8001fd0 <HAL_ADC_Start_DMA+0x1c4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a5f      	ldr	r2, [pc, #380]	; (8001fd4 <HAL_ADC_Start_DMA+0x1c8>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9a      	lsrs	r2, r3, #18
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	4413      	add	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e64:	e002      	b.n	8001e6c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1f9      	bne.n	8001e66 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e80:	d107      	bne.n	8001e92 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e90:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	f040 8086 	bne.w	8001fae <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001eaa:	f023 0301 	bic.w	r3, r3, #1
 8001eae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d007      	beq.n	8001ed4 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ecc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001edc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ee0:	d106      	bne.n	8001ef0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	f023 0206 	bic.w	r2, r3, #6
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	645a      	str	r2, [r3, #68]	; 0x44
 8001eee:	e002      	b.n	8001ef6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001efe:	4b36      	ldr	r3, [pc, #216]	; (8001fd8 <HAL_ADC_Start_DMA+0x1cc>)
 8001f00:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f06:	4a35      	ldr	r2, [pc, #212]	; (8001fdc <HAL_ADC_Start_DMA+0x1d0>)
 8001f08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f0e:	4a34      	ldr	r2, [pc, #208]	; (8001fe0 <HAL_ADC_Start_DMA+0x1d4>)
 8001f10:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f16:	4a33      	ldr	r2, [pc, #204]	; (8001fe4 <HAL_ADC_Start_DMA+0x1d8>)
 8001f18:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001f22:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001f32:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	689a      	ldr	r2, [r3, #8]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f42:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	334c      	adds	r3, #76	; 0x4c
 8001f4e:	4619      	mov	r1, r3
 8001f50:	68ba      	ldr	r2, [r7, #8]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f000 fcc8 	bl	80028e8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f003 031f 	and.w	r3, r3, #31
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10f      	bne.n	8001f84 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d129      	bne.n	8001fc6 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	e020      	b.n	8001fc6 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a17      	ldr	r2, [pc, #92]	; (8001fe8 <HAL_ADC_Start_DMA+0x1dc>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d11b      	bne.n	8001fc6 <HAL_ADC_Start_DMA+0x1ba>
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d114      	bne.n	8001fc6 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	e00b      	b.n	8001fc6 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb2:	f043 0210 	orr.w	r2, r3, #16
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fbe:	f043 0201 	orr.w	r2, r3, #1
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000000 	.word	0x20000000
 8001fd4:	431bde83 	.word	0x431bde83
 8001fd8:	40012300 	.word	0x40012300
 8001fdc:	08002451 	.word	0x08002451
 8001fe0:	0800250b 	.word	0x0800250b
 8001fe4:	08002527 	.word	0x08002527
 8001fe8:	40012000 	.word	0x40012000

08001fec <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002028:	2b01      	cmp	r3, #1
 800202a:	d101      	bne.n	8002030 <HAL_ADC_ConfigChannel+0x1c>
 800202c:	2302      	movs	r3, #2
 800202e:	e105      	b.n	800223c <HAL_ADC_ConfigChannel+0x228>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b09      	cmp	r3, #9
 800203e:	d925      	bls.n	800208c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68d9      	ldr	r1, [r3, #12]
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	b29b      	uxth	r3, r3
 800204c:	461a      	mov	r2, r3
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	3b1e      	subs	r3, #30
 8002056:	2207      	movs	r2, #7
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43da      	mvns	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	400a      	ands	r2, r1
 8002064:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68d9      	ldr	r1, [r3, #12]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	689a      	ldr	r2, [r3, #8]
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	b29b      	uxth	r3, r3
 8002076:	4618      	mov	r0, r3
 8002078:	4603      	mov	r3, r0
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	4403      	add	r3, r0
 800207e:	3b1e      	subs	r3, #30
 8002080:	409a      	lsls	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	430a      	orrs	r2, r1
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	e022      	b.n	80020d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6919      	ldr	r1, [r3, #16]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	b29b      	uxth	r3, r3
 8002098:	461a      	mov	r2, r3
 800209a:	4613      	mov	r3, r2
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	4413      	add	r3, r2
 80020a0:	2207      	movs	r2, #7
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43da      	mvns	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	400a      	ands	r2, r1
 80020ae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6919      	ldr	r1, [r3, #16]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	4618      	mov	r0, r3
 80020c2:	4603      	mov	r3, r0
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	4403      	add	r3, r0
 80020c8:	409a      	lsls	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	430a      	orrs	r2, r1
 80020d0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b06      	cmp	r3, #6
 80020d8:	d824      	bhi.n	8002124 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685a      	ldr	r2, [r3, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	3b05      	subs	r3, #5
 80020ec:	221f      	movs	r2, #31
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43da      	mvns	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	400a      	ands	r2, r1
 80020fa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	b29b      	uxth	r3, r3
 8002108:	4618      	mov	r0, r3
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	3b05      	subs	r3, #5
 8002116:	fa00 f203 	lsl.w	r2, r0, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	635a      	str	r2, [r3, #52]	; 0x34
 8002122:	e04c      	b.n	80021be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	2b0c      	cmp	r3, #12
 800212a:	d824      	bhi.n	8002176 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685a      	ldr	r2, [r3, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	3b23      	subs	r3, #35	; 0x23
 800213e:	221f      	movs	r2, #31
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43da      	mvns	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	400a      	ands	r2, r1
 800214c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	b29b      	uxth	r3, r3
 800215a:	4618      	mov	r0, r3
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	4613      	mov	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	4413      	add	r3, r2
 8002166:	3b23      	subs	r3, #35	; 0x23
 8002168:	fa00 f203 	lsl.w	r2, r0, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	430a      	orrs	r2, r1
 8002172:	631a      	str	r2, [r3, #48]	; 0x30
 8002174:	e023      	b.n	80021be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	4613      	mov	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	4413      	add	r3, r2
 8002186:	3b41      	subs	r3, #65	; 0x41
 8002188:	221f      	movs	r2, #31
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43da      	mvns	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	400a      	ands	r2, r1
 8002196:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	4618      	mov	r0, r3
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	3b41      	subs	r3, #65	; 0x41
 80021b2:	fa00 f203 	lsl.w	r2, r0, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021be:	4b22      	ldr	r3, [pc, #136]	; (8002248 <HAL_ADC_ConfigChannel+0x234>)
 80021c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a21      	ldr	r2, [pc, #132]	; (800224c <HAL_ADC_ConfigChannel+0x238>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d109      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x1cc>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b12      	cmp	r3, #18
 80021d2:	d105      	bne.n	80021e0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a19      	ldr	r2, [pc, #100]	; (800224c <HAL_ADC_ConfigChannel+0x238>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d123      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x21e>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b10      	cmp	r3, #16
 80021f0:	d003      	beq.n	80021fa <HAL_ADC_ConfigChannel+0x1e6>
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	2b11      	cmp	r3, #17
 80021f8:	d11b      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b10      	cmp	r3, #16
 800220c:	d111      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800220e:	4b10      	ldr	r3, [pc, #64]	; (8002250 <HAL_ADC_ConfigChannel+0x23c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a10      	ldr	r2, [pc, #64]	; (8002254 <HAL_ADC_ConfigChannel+0x240>)
 8002214:	fba2 2303 	umull	r2, r3, r2, r3
 8002218:	0c9a      	lsrs	r2, r3, #18
 800221a:	4613      	mov	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002224:	e002      	b.n	800222c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	3b01      	subs	r3, #1
 800222a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f9      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	40012300 	.word	0x40012300
 800224c:	40012000 	.word	0x40012000
 8002250:	20000000 	.word	0x20000000
 8002254:	431bde83 	.word	0x431bde83

08002258 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002260:	4b79      	ldr	r3, [pc, #484]	; (8002448 <ADC_Init+0x1f0>)
 8002262:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	431a      	orrs	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	685a      	ldr	r2, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800228c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	6859      	ldr	r1, [r3, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	021a      	lsls	r2, r3, #8
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	430a      	orrs	r2, r1
 80022a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6859      	ldr	r1, [r3, #4]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	430a      	orrs	r2, r1
 80022c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6899      	ldr	r1, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	430a      	orrs	r2, r1
 80022e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ea:	4a58      	ldr	r2, [pc, #352]	; (800244c <ADC_Init+0x1f4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d022      	beq.n	8002336 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80022fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6899      	ldr	r1, [r3, #8]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	430a      	orrs	r2, r1
 8002310:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002320:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6899      	ldr	r1, [r3, #8]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	430a      	orrs	r2, r1
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	e00f      	b.n	8002356 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002344:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002354:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0202 	bic.w	r2, r2, #2
 8002364:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	6899      	ldr	r1, [r3, #8]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	7e1b      	ldrb	r3, [r3, #24]
 8002370:	005a      	lsls	r2, r3, #1
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d01b      	beq.n	80023bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002392:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6859      	ldr	r1, [r3, #4]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ae:	3b01      	subs	r3, #1
 80023b0:	035a      	lsls	r2, r3, #13
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	430a      	orrs	r2, r1
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	e007      	b.n	80023cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80023da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	051a      	lsls	r2, r3, #20
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002400:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6899      	ldr	r1, [r3, #8]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800240e:	025a      	lsls	r2, r3, #9
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	430a      	orrs	r2, r1
 8002416:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002426:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	6899      	ldr	r1, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	029a      	lsls	r2, r3, #10
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	40012300 	.word	0x40012300
 800244c:	0f000001 	.word	0x0f000001

08002450 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b084      	sub	sp, #16
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002466:	2b00      	cmp	r3, #0
 8002468:	d13c      	bne.n	80024e4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d12b      	bne.n	80024dc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002488:	2b00      	cmp	r3, #0
 800248a:	d127      	bne.n	80024dc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002492:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002496:	2b00      	cmp	r3, #0
 8002498:	d006      	beq.n	80024a8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d119      	bne.n	80024dc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0220 	bic.w	r2, r2, #32
 80024b6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d105      	bne.n	80024dc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f7fe fd93 	bl	8001008 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80024e2:	e00e      	b.n	8002502 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	f003 0310 	and.w	r3, r3, #16
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d003      	beq.n	80024f8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f7ff fd85 	bl	8002000 <HAL_ADC_ErrorCallback>
}
 80024f6:	e004      	b.n	8002502 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	4798      	blx	r3
}
 8002502:	bf00      	nop
 8002504:	3710      	adds	r7, #16
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b084      	sub	sp, #16
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002516:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002518:	68f8      	ldr	r0, [r7, #12]
 800251a:	f7fe fe41 	bl	80011a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800251e:	bf00      	nop
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}

08002526 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002526:	b580      	push	{r7, lr}
 8002528:	b084      	sub	sp, #16
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002532:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2240      	movs	r2, #64	; 0x40
 8002538:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253e:	f043 0204 	orr.w	r2, r3, #4
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002546:	68f8      	ldr	r0, [r7, #12]
 8002548:	f7ff fd5a 	bl	8002000 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800254c:	bf00      	nop
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4b0c      	ldr	r3, [pc, #48]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002584:	4013      	ands	r3, r2
 8002586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800259a:	4a04      	ldr	r2, [pc, #16]	; (80025ac <__NVIC_SetPriorityGrouping+0x44>)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	60d3      	str	r3, [r2, #12]
}
 80025a0:	bf00      	nop
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	e000ed00 	.word	0xe000ed00

080025b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b4:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <__NVIC_GetPriorityGrouping+0x18>)
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	0a1b      	lsrs	r3, r3, #8
 80025ba:	f003 0307 	and.w	r3, r3, #7
}
 80025be:	4618      	mov	r0, r3
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000ed00 	.word	0xe000ed00

080025cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	4603      	mov	r3, r0
 80025d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	db0b      	blt.n	80025f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	f003 021f 	and.w	r2, r3, #31
 80025e4:	4907      	ldr	r1, [pc, #28]	; (8002604 <__NVIC_EnableIRQ+0x38>)
 80025e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	2001      	movs	r0, #1
 80025ee:	fa00 f202 	lsl.w	r2, r0, r2
 80025f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025f6:	bf00      	nop
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
 8002602:	bf00      	nop
 8002604:	e000e100 	.word	0xe000e100

08002608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	6039      	str	r1, [r7, #0]
 8002612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002618:	2b00      	cmp	r3, #0
 800261a:	db0a      	blt.n	8002632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	b2da      	uxtb	r2, r3
 8002620:	490c      	ldr	r1, [pc, #48]	; (8002654 <__NVIC_SetPriority+0x4c>)
 8002622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002626:	0112      	lsls	r2, r2, #4
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	440b      	add	r3, r1
 800262c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002630:	e00a      	b.n	8002648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	b2da      	uxtb	r2, r3
 8002636:	4908      	ldr	r1, [pc, #32]	; (8002658 <__NVIC_SetPriority+0x50>)
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	3b04      	subs	r3, #4
 8002640:	0112      	lsls	r2, r2, #4
 8002642:	b2d2      	uxtb	r2, r2
 8002644:	440b      	add	r3, r1
 8002646:	761a      	strb	r2, [r3, #24]
}
 8002648:	bf00      	nop
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr
 8002654:	e000e100 	.word	0xe000e100
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800265c:	b480      	push	{r7}
 800265e:	b089      	sub	sp, #36	; 0x24
 8002660:	af00      	add	r7, sp, #0
 8002662:	60f8      	str	r0, [r7, #12]
 8002664:	60b9      	str	r1, [r7, #8]
 8002666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f1c3 0307 	rsb	r3, r3, #7
 8002676:	2b04      	cmp	r3, #4
 8002678:	bf28      	it	cs
 800267a:	2304      	movcs	r3, #4
 800267c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3304      	adds	r3, #4
 8002682:	2b06      	cmp	r3, #6
 8002684:	d902      	bls.n	800268c <NVIC_EncodePriority+0x30>
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3b03      	subs	r3, #3
 800268a:	e000      	b.n	800268e <NVIC_EncodePriority+0x32>
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	f04f 32ff 	mov.w	r2, #4294967295
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43da      	mvns	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	401a      	ands	r2, r3
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a4:	f04f 31ff 	mov.w	r1, #4294967295
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	fa01 f303 	lsl.w	r3, r1, r3
 80026ae:	43d9      	mvns	r1, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b4:	4313      	orrs	r3, r2
         );
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3724      	adds	r7, #36	; 0x24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026d4:	d301      	bcc.n	80026da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00f      	b.n	80026fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026da:	4a0a      	ldr	r2, [pc, #40]	; (8002704 <SysTick_Config+0x40>)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3b01      	subs	r3, #1
 80026e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e2:	210f      	movs	r1, #15
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f7ff ff8e 	bl	8002608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ec:	4b05      	ldr	r3, [pc, #20]	; (8002704 <SysTick_Config+0x40>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f2:	4b04      	ldr	r3, [pc, #16]	; (8002704 <SysTick_Config+0x40>)
 80026f4:	2207      	movs	r2, #7
 80026f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	e000e010 	.word	0xe000e010

08002708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff29 	bl	8002568 <__NVIC_SetPriorityGrouping>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
 800272a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002730:	f7ff ff3e 	bl	80025b0 <__NVIC_GetPriorityGrouping>
 8002734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	6978      	ldr	r0, [r7, #20]
 800273c:	f7ff ff8e 	bl	800265c <NVIC_EncodePriority>
 8002740:	4602      	mov	r2, r0
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff5d 	bl	8002608 <__NVIC_SetPriority>
}
 800274e:	bf00      	nop
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff31 	bl	80025cc <__NVIC_EnableIRQ>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ffa2 	bl	80026c4 <SysTick_Config>
 8002780:	4603      	mov	r3, r0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002798:	f7ff f9d8 	bl	8001b4c <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d101      	bne.n	80027a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e099      	b.n	80028dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2202      	movs	r2, #2
 80027ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 0201 	bic.w	r2, r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027c8:	e00f      	b.n	80027ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027ca:	f7ff f9bf 	bl	8001b4c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	d908      	bls.n	80027ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2220      	movs	r2, #32
 80027dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2203      	movs	r2, #3
 80027e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e078      	b.n	80028dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0301 	and.w	r3, r3, #1
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1e8      	bne.n	80027ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	4b38      	ldr	r3, [pc, #224]	; (80028e4 <HAL_DMA_Init+0x158>)
 8002804:	4013      	ands	r3, r2
 8002806:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	691b      	ldr	r3, [r3, #16]
 800281c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800282e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	4313      	orrs	r3, r2
 800283a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	2b04      	cmp	r3, #4
 8002842:	d107      	bne.n	8002854 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284c:	4313      	orrs	r3, r2
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	4313      	orrs	r3, r2
 8002852:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695b      	ldr	r3, [r3, #20]
 8002862:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f023 0307 	bic.w	r3, r3, #7
 800286a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	4313      	orrs	r3, r2
 8002874:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	2b04      	cmp	r3, #4
 800287c:	d117      	bne.n	80028ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	4313      	orrs	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00e      	beq.n	80028ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 fa6f 	bl	8002d74 <DMA_CheckFifoParam>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d008      	beq.n	80028ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2240      	movs	r2, #64	; 0x40
 80028a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80028aa:	2301      	movs	r3, #1
 80028ac:	e016      	b.n	80028dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f000 fa26 	bl	8002d08 <DMA_CalcBaseAndBitshift>
 80028bc:	4603      	mov	r3, r0
 80028be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028c4:	223f      	movs	r2, #63	; 0x3f
 80028c6:	409a      	lsls	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80028da:	2300      	movs	r3, #0
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	f010803f 	.word	0xf010803f

080028e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002906:	2b01      	cmp	r3, #1
 8002908:	d101      	bne.n	800290e <HAL_DMA_Start_IT+0x26>
 800290a:	2302      	movs	r3, #2
 800290c:	e040      	b.n	8002990 <HAL_DMA_Start_IT+0xa8>
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2201      	movs	r2, #1
 8002912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800291c:	b2db      	uxtb	r3, r3
 800291e:	2b01      	cmp	r3, #1
 8002920:	d12f      	bne.n	8002982 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2202      	movs	r2, #2
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 f9b8 	bl	8002cac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002940:	223f      	movs	r2, #63	; 0x3f
 8002942:	409a      	lsls	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f042 0216 	orr.w	r2, r2, #22
 8002956:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295c:	2b00      	cmp	r3, #0
 800295e:	d007      	beq.n	8002970 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0208 	orr.w	r2, r2, #8
 800296e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681a      	ldr	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	e005      	b.n	800298e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800298a:	2302      	movs	r3, #2
 800298c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800298e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b086      	sub	sp, #24
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80029a0:	2300      	movs	r3, #0
 80029a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80029a4:	4b8e      	ldr	r3, [pc, #568]	; (8002be0 <HAL_DMA_IRQHandler+0x248>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a8e      	ldr	r2, [pc, #568]	; (8002be4 <HAL_DMA_IRQHandler+0x24c>)
 80029aa:	fba2 2303 	umull	r2, r3, r2, r3
 80029ae:	0a9b      	lsrs	r3, r3, #10
 80029b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029c2:	2208      	movs	r2, #8
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d01a      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d013      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f022 0204 	bic.w	r2, r2, #4
 80029ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f0:	2208      	movs	r2, #8
 80029f2:	409a      	lsls	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029fc:	f043 0201 	orr.w	r2, r3, #1
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a08:	2201      	movs	r2, #1
 8002a0a:	409a      	lsls	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d012      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00b      	beq.n	8002a3a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a26:	2201      	movs	r2, #1
 8002a28:	409a      	lsls	r2, r3
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a32:	f043 0202 	orr.w	r2, r3, #2
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3e:	2204      	movs	r2, #4
 8002a40:	409a      	lsls	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	4013      	ands	r3, r2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d012      	beq.n	8002a70 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00b      	beq.n	8002a70 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a5c:	2204      	movs	r2, #4
 8002a5e:	409a      	lsls	r2, r3
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a68:	f043 0204 	orr.w	r2, r3, #4
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a74:	2210      	movs	r2, #16
 8002a76:	409a      	lsls	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d043      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0308 	and.w	r3, r3, #8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d03c      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a92:	2210      	movs	r2, #16
 8002a94:	409a      	lsls	r2, r3
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d018      	beq.n	8002ada <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d108      	bne.n	8002ac8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d024      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	4798      	blx	r3
 8002ac6:	e01f      	b.n	8002b08 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01b      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ad4:	6878      	ldr	r0, [r7, #4]
 8002ad6:	4798      	blx	r3
 8002ad8:	e016      	b.n	8002b08 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d107      	bne.n	8002af8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0208 	bic.w	r2, r2, #8
 8002af6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d003      	beq.n	8002b08 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b0c:	2220      	movs	r2, #32
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4013      	ands	r3, r2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	f000 808f 	beq.w	8002c38 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0310 	and.w	r3, r3, #16
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f000 8087 	beq.w	8002c38 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b2e:	2220      	movs	r2, #32
 8002b30:	409a      	lsls	r2, r3
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b05      	cmp	r3, #5
 8002b40:	d136      	bne.n	8002bb0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0216 	bic.w	r2, r2, #22
 8002b50:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	695a      	ldr	r2, [r3, #20]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b60:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d103      	bne.n	8002b72 <HAL_DMA_IRQHandler+0x1da>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d007      	beq.n	8002b82 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 0208 	bic.w	r2, r2, #8
 8002b80:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b86:	223f      	movs	r2, #63	; 0x3f
 8002b88:	409a      	lsls	r2, r3
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d07e      	beq.n	8002ca4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	4798      	blx	r3
        }
        return;
 8002bae:	e079      	b.n	8002ca4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d01d      	beq.n	8002bfa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10d      	bne.n	8002be8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d031      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	4798      	blx	r3
 8002bdc:	e02c      	b.n	8002c38 <HAL_DMA_IRQHandler+0x2a0>
 8002bde:	bf00      	nop
 8002be0:	20000000 	.word	0x20000000
 8002be4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d023      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	4798      	blx	r3
 8002bf8:	e01e      	b.n	8002c38 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10f      	bne.n	8002c28 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f022 0210 	bic.w	r2, r2, #16
 8002c16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d032      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d022      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2205      	movs	r2, #5
 8002c50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0201 	bic.w	r2, r2, #1
 8002c62:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	3301      	adds	r3, #1
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d307      	bcc.n	8002c80 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f2      	bne.n	8002c64 <HAL_DMA_IRQHandler+0x2cc>
 8002c7e:	e000      	b.n	8002c82 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c80:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d005      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	4798      	blx	r3
 8002ca2:	e000      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002ca4:	bf00      	nop
    }
  }
}
 8002ca6:	3718      	adds	r7, #24
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
 8002cb8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002cc8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	2b40      	cmp	r3, #64	; 0x40
 8002cd8:	d108      	bne.n	8002cec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68ba      	ldr	r2, [r7, #8]
 8002ce8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002cea:	e007      	b.n	8002cfc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68ba      	ldr	r2, [r7, #8]
 8002cf2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	60da      	str	r2, [r3, #12]
}
 8002cfc:	bf00      	nop
 8002cfe:	3714      	adds	r7, #20
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	3b10      	subs	r3, #16
 8002d18:	4a14      	ldr	r2, [pc, #80]	; (8002d6c <DMA_CalcBaseAndBitshift+0x64>)
 8002d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1e:	091b      	lsrs	r3, r3, #4
 8002d20:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d22:	4a13      	ldr	r2, [pc, #76]	; (8002d70 <DMA_CalcBaseAndBitshift+0x68>)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	4413      	add	r3, r2
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2b03      	cmp	r3, #3
 8002d34:	d909      	bls.n	8002d4a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d3e:	f023 0303 	bic.w	r3, r3, #3
 8002d42:	1d1a      	adds	r2, r3, #4
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	659a      	str	r2, [r3, #88]	; 0x58
 8002d48:	e007      	b.n	8002d5a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002d52:	f023 0303 	bic.w	r3, r3, #3
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	aaaaaaab 	.word	0xaaaaaaab
 8002d70:	0800a334 	.word	0x0800a334

08002d74 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d84:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d11f      	bne.n	8002dce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b03      	cmp	r3, #3
 8002d92:	d856      	bhi.n	8002e42 <DMA_CheckFifoParam+0xce>
 8002d94:	a201      	add	r2, pc, #4	; (adr r2, 8002d9c <DMA_CheckFifoParam+0x28>)
 8002d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9a:	bf00      	nop
 8002d9c:	08002dad 	.word	0x08002dad
 8002da0:	08002dbf 	.word	0x08002dbf
 8002da4:	08002dad 	.word	0x08002dad
 8002da8:	08002e43 	.word	0x08002e43
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d046      	beq.n	8002e46 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dbc:	e043      	b.n	8002e46 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dc6:	d140      	bne.n	8002e4a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dcc:	e03d      	b.n	8002e4a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dd6:	d121      	bne.n	8002e1c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d837      	bhi.n	8002e4e <DMA_CheckFifoParam+0xda>
 8002dde:	a201      	add	r2, pc, #4	; (adr r2, 8002de4 <DMA_CheckFifoParam+0x70>)
 8002de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de4:	08002df5 	.word	0x08002df5
 8002de8:	08002dfb 	.word	0x08002dfb
 8002dec:	08002df5 	.word	0x08002df5
 8002df0:	08002e0d 	.word	0x08002e0d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	73fb      	strb	r3, [r7, #15]
      break;
 8002df8:	e030      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d025      	beq.n	8002e52 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e0a:	e022      	b.n	8002e52 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e14:	d11f      	bne.n	8002e56 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e1a:	e01c      	b.n	8002e56 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d903      	bls.n	8002e2a <DMA_CheckFifoParam+0xb6>
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	2b03      	cmp	r3, #3
 8002e26:	d003      	beq.n	8002e30 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e28:	e018      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	73fb      	strb	r3, [r7, #15]
      break;
 8002e2e:	e015      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00e      	beq.n	8002e5a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e40:	e00b      	b.n	8002e5a <DMA_CheckFifoParam+0xe6>
      break;
 8002e42:	bf00      	nop
 8002e44:	e00a      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      break;
 8002e46:	bf00      	nop
 8002e48:	e008      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      break;
 8002e4a:	bf00      	nop
 8002e4c:	e006      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      break;
 8002e4e:	bf00      	nop
 8002e50:	e004      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      break;
 8002e52:	bf00      	nop
 8002e54:	e002      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      break;   
 8002e56:	bf00      	nop
 8002e58:	e000      	b.n	8002e5c <DMA_CheckFifoParam+0xe8>
      break;
 8002e5a:	bf00      	nop
    }
  } 
  
  return status; 
 8002e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3714      	adds	r7, #20
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop

08002e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b089      	sub	sp, #36	; 0x24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e82:	2300      	movs	r3, #0
 8002e84:	61fb      	str	r3, [r7, #28]
 8002e86:	e159      	b.n	800313c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e88:	2201      	movs	r2, #1
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	4013      	ands	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	f040 8148 	bne.w	8003136 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d005      	beq.n	8002ebe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d130      	bne.n	8002f20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	2203      	movs	r2, #3
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	68da      	ldr	r2, [r3, #12]
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	005b      	lsls	r3, r3, #1
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8002efc:	43db      	mvns	r3, r3
 8002efe:	69ba      	ldr	r2, [r7, #24]
 8002f00:	4013      	ands	r3, r2
 8002f02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	091b      	lsrs	r3, r3, #4
 8002f0a:	f003 0201 	and.w	r2, r3, #1
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69ba      	ldr	r2, [r7, #24]
 8002f1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d017      	beq.n	8002f5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	2203      	movs	r2, #3
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 0303 	and.w	r3, r3, #3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d123      	bne.n	8002fb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	08da      	lsrs	r2, r3, #3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3208      	adds	r2, #8
 8002f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	220f      	movs	r2, #15
 8002f80:	fa02 f303 	lsl.w	r3, r2, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	69fb      	ldr	r3, [r7, #28]
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	08da      	lsrs	r2, r3, #3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3208      	adds	r2, #8
 8002faa:	69b9      	ldr	r1, [r7, #24]
 8002fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	2203      	movs	r2, #3
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 0203 	and.w	r2, r3, #3
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 80a2 	beq.w	8003136 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	4b57      	ldr	r3, [pc, #348]	; (8003154 <HAL_GPIO_Init+0x2e8>)
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffa:	4a56      	ldr	r2, [pc, #344]	; (8003154 <HAL_GPIO_Init+0x2e8>)
 8002ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003000:	6453      	str	r3, [r2, #68]	; 0x44
 8003002:	4b54      	ldr	r3, [pc, #336]	; (8003154 <HAL_GPIO_Init+0x2e8>)
 8003004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800300e:	4a52      	ldr	r2, [pc, #328]	; (8003158 <HAL_GPIO_Init+0x2ec>)
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	089b      	lsrs	r3, r3, #2
 8003014:	3302      	adds	r3, #2
 8003016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	220f      	movs	r2, #15
 8003026:	fa02 f303 	lsl.w	r3, r2, r3
 800302a:	43db      	mvns	r3, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4013      	ands	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a49      	ldr	r2, [pc, #292]	; (800315c <HAL_GPIO_Init+0x2f0>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d019      	beq.n	800306e <HAL_GPIO_Init+0x202>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a48      	ldr	r2, [pc, #288]	; (8003160 <HAL_GPIO_Init+0x2f4>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <HAL_GPIO_Init+0x1fe>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a47      	ldr	r2, [pc, #284]	; (8003164 <HAL_GPIO_Init+0x2f8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d00d      	beq.n	8003066 <HAL_GPIO_Init+0x1fa>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a46      	ldr	r2, [pc, #280]	; (8003168 <HAL_GPIO_Init+0x2fc>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d007      	beq.n	8003062 <HAL_GPIO_Init+0x1f6>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a45      	ldr	r2, [pc, #276]	; (800316c <HAL_GPIO_Init+0x300>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d101      	bne.n	800305e <HAL_GPIO_Init+0x1f2>
 800305a:	2304      	movs	r3, #4
 800305c:	e008      	b.n	8003070 <HAL_GPIO_Init+0x204>
 800305e:	2307      	movs	r3, #7
 8003060:	e006      	b.n	8003070 <HAL_GPIO_Init+0x204>
 8003062:	2303      	movs	r3, #3
 8003064:	e004      	b.n	8003070 <HAL_GPIO_Init+0x204>
 8003066:	2302      	movs	r3, #2
 8003068:	e002      	b.n	8003070 <HAL_GPIO_Init+0x204>
 800306a:	2301      	movs	r3, #1
 800306c:	e000      	b.n	8003070 <HAL_GPIO_Init+0x204>
 800306e:	2300      	movs	r3, #0
 8003070:	69fa      	ldr	r2, [r7, #28]
 8003072:	f002 0203 	and.w	r2, r2, #3
 8003076:	0092      	lsls	r2, r2, #2
 8003078:	4093      	lsls	r3, r2
 800307a:	69ba      	ldr	r2, [r7, #24]
 800307c:	4313      	orrs	r3, r2
 800307e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003080:	4935      	ldr	r1, [pc, #212]	; (8003158 <HAL_GPIO_Init+0x2ec>)
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	089b      	lsrs	r3, r3, #2
 8003086:	3302      	adds	r3, #2
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800308e:	4b38      	ldr	r3, [pc, #224]	; (8003170 <HAL_GPIO_Init+0x304>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	43db      	mvns	r3, r3
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	4013      	ands	r3, r2
 800309c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030b2:	4a2f      	ldr	r2, [pc, #188]	; (8003170 <HAL_GPIO_Init+0x304>)
 80030b4:	69bb      	ldr	r3, [r7, #24]
 80030b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030b8:	4b2d      	ldr	r3, [pc, #180]	; (8003170 <HAL_GPIO_Init+0x304>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	43db      	mvns	r3, r3
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	4013      	ands	r3, r2
 80030c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80030d4:	69ba      	ldr	r2, [r7, #24]
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	4313      	orrs	r3, r2
 80030da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030dc:	4a24      	ldr	r2, [pc, #144]	; (8003170 <HAL_GPIO_Init+0x304>)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030e2:	4b23      	ldr	r3, [pc, #140]	; (8003170 <HAL_GPIO_Init+0x304>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d003      	beq.n	8003106 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003106:	4a1a      	ldr	r2, [pc, #104]	; (8003170 <HAL_GPIO_Init+0x304>)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800310c:	4b18      	ldr	r3, [pc, #96]	; (8003170 <HAL_GPIO_Init+0x304>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	43db      	mvns	r3, r3
 8003116:	69ba      	ldr	r2, [r7, #24]
 8003118:	4013      	ands	r3, r2
 800311a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d003      	beq.n	8003130 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	4313      	orrs	r3, r2
 800312e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003130:	4a0f      	ldr	r2, [pc, #60]	; (8003170 <HAL_GPIO_Init+0x304>)
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	3301      	adds	r3, #1
 800313a:	61fb      	str	r3, [r7, #28]
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	2b0f      	cmp	r3, #15
 8003140:	f67f aea2 	bls.w	8002e88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	3724      	adds	r7, #36	; 0x24
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	40023800 	.word	0x40023800
 8003158:	40013800 	.word	0x40013800
 800315c:	40020000 	.word	0x40020000
 8003160:	40020400 	.word	0x40020400
 8003164:	40020800 	.word	0x40020800
 8003168:	40020c00 	.word	0x40020c00
 800316c:	40021000 	.word	0x40021000
 8003170:	40013c00 	.word	0x40013c00

08003174 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	807b      	strh	r3, [r7, #2]
 8003180:	4613      	mov	r3, r2
 8003182:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003184:	787b      	ldrb	r3, [r7, #1]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800318a:	887a      	ldrh	r2, [r7, #2]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003190:	e003      	b.n	800319a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003192:	887b      	ldrh	r3, [r7, #2]
 8003194:	041a      	lsls	r2, r3, #16
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	619a      	str	r2, [r3, #24]
}
 800319a:	bf00      	nop
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
	...

080031a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d101      	bne.n	80031ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e267      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d075      	beq.n	80032b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031c6:	4b88      	ldr	r3, [pc, #544]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	d00c      	beq.n	80031ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031d2:	4b85      	ldr	r3, [pc, #532]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d112      	bne.n	8003204 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031de:	4b82      	ldr	r3, [pc, #520]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031ea:	d10b      	bne.n	8003204 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ec:	4b7e      	ldr	r3, [pc, #504]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d05b      	beq.n	80032b0 <HAL_RCC_OscConfig+0x108>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d157      	bne.n	80032b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e242      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800320c:	d106      	bne.n	800321c <HAL_RCC_OscConfig+0x74>
 800320e:	4b76      	ldr	r3, [pc, #472]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a75      	ldr	r2, [pc, #468]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003218:	6013      	str	r3, [r2, #0]
 800321a:	e01d      	b.n	8003258 <HAL_RCC_OscConfig+0xb0>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003224:	d10c      	bne.n	8003240 <HAL_RCC_OscConfig+0x98>
 8003226:	4b70      	ldr	r3, [pc, #448]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a6f      	ldr	r2, [pc, #444]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 800322c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	4b6d      	ldr	r3, [pc, #436]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a6c      	ldr	r2, [pc, #432]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800323c:	6013      	str	r3, [r2, #0]
 800323e:	e00b      	b.n	8003258 <HAL_RCC_OscConfig+0xb0>
 8003240:	4b69      	ldr	r3, [pc, #420]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a68      	ldr	r2, [pc, #416]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003246:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	4b66      	ldr	r3, [pc, #408]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a65      	ldr	r2, [pc, #404]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003252:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003256:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d013      	beq.n	8003288 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003260:	f7fe fc74 	bl	8001b4c <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003268:	f7fe fc70 	bl	8001b4c <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b64      	cmp	r3, #100	; 0x64
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e207      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327a:	4b5b      	ldr	r3, [pc, #364]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d0f0      	beq.n	8003268 <HAL_RCC_OscConfig+0xc0>
 8003286:	e014      	b.n	80032b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003288:	f7fe fc60 	bl	8001b4c <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003290:	f7fe fc5c 	bl	8001b4c <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	; 0x64
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e1f3      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a2:	4b51      	ldr	r3, [pc, #324]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1f0      	bne.n	8003290 <HAL_RCC_OscConfig+0xe8>
 80032ae:	e000      	b.n	80032b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0302 	and.w	r3, r3, #2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d063      	beq.n	8003386 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032be:	4b4a      	ldr	r3, [pc, #296]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 030c 	and.w	r3, r3, #12
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00b      	beq.n	80032e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ca:	4b47      	ldr	r3, [pc, #284]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032d2:	2b08      	cmp	r3, #8
 80032d4:	d11c      	bne.n	8003310 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032d6:	4b44      	ldr	r3, [pc, #272]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d116      	bne.n	8003310 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032e2:	4b41      	ldr	r3, [pc, #260]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d005      	beq.n	80032fa <HAL_RCC_OscConfig+0x152>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d001      	beq.n	80032fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e1c7      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032fa:	4b3b      	ldr	r3, [pc, #236]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	4937      	ldr	r1, [pc, #220]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 800330a:	4313      	orrs	r3, r2
 800330c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800330e:	e03a      	b.n	8003386 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d020      	beq.n	800335a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003318:	4b34      	ldr	r3, [pc, #208]	; (80033ec <HAL_RCC_OscConfig+0x244>)
 800331a:	2201      	movs	r2, #1
 800331c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331e:	f7fe fc15 	bl	8001b4c <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003326:	f7fe fc11 	bl	8001b4c <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e1a8      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003338:	4b2b      	ldr	r3, [pc, #172]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f0      	beq.n	8003326 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003344:	4b28      	ldr	r3, [pc, #160]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	00db      	lsls	r3, r3, #3
 8003352:	4925      	ldr	r1, [pc, #148]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 8003354:	4313      	orrs	r3, r2
 8003356:	600b      	str	r3, [r1, #0]
 8003358:	e015      	b.n	8003386 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800335a:	4b24      	ldr	r3, [pc, #144]	; (80033ec <HAL_RCC_OscConfig+0x244>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003360:	f7fe fbf4 	bl	8001b4c <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003366:	e008      	b.n	800337a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003368:	f7fe fbf0 	bl	8001b4c <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	2b02      	cmp	r3, #2
 8003374:	d901      	bls.n	800337a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003376:	2303      	movs	r3, #3
 8003378:	e187      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337a:	4b1b      	ldr	r3, [pc, #108]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1f0      	bne.n	8003368 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b00      	cmp	r3, #0
 8003390:	d036      	beq.n	8003400 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d016      	beq.n	80033c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800339a:	4b15      	ldr	r3, [pc, #84]	; (80033f0 <HAL_RCC_OscConfig+0x248>)
 800339c:	2201      	movs	r2, #1
 800339e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a0:	f7fe fbd4 	bl	8001b4c <HAL_GetTick>
 80033a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a6:	e008      	b.n	80033ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033a8:	f7fe fbd0 	bl	8001b4c <HAL_GetTick>
 80033ac:	4602      	mov	r2, r0
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d901      	bls.n	80033ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e167      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ba:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <HAL_RCC_OscConfig+0x240>)
 80033bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0f0      	beq.n	80033a8 <HAL_RCC_OscConfig+0x200>
 80033c6:	e01b      	b.n	8003400 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033c8:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_RCC_OscConfig+0x248>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ce:	f7fe fbbd 	bl	8001b4c <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033d4:	e00e      	b.n	80033f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033d6:	f7fe fbb9 	bl	8001b4c <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d907      	bls.n	80033f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e150      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
 80033e8:	40023800 	.word	0x40023800
 80033ec:	42470000 	.word	0x42470000
 80033f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033f4:	4b88      	ldr	r3, [pc, #544]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80033f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d1ea      	bne.n	80033d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 8097 	beq.w	800353c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800340e:	2300      	movs	r3, #0
 8003410:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003412:	4b81      	ldr	r3, [pc, #516]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10f      	bne.n	800343e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	60bb      	str	r3, [r7, #8]
 8003422:	4b7d      	ldr	r3, [pc, #500]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	4a7c      	ldr	r2, [pc, #496]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003428:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800342c:	6413      	str	r3, [r2, #64]	; 0x40
 800342e:	4b7a      	ldr	r3, [pc, #488]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003436:	60bb      	str	r3, [r7, #8]
 8003438:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800343a:	2301      	movs	r3, #1
 800343c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800343e:	4b77      	ldr	r3, [pc, #476]	; (800361c <HAL_RCC_OscConfig+0x474>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003446:	2b00      	cmp	r3, #0
 8003448:	d118      	bne.n	800347c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800344a:	4b74      	ldr	r3, [pc, #464]	; (800361c <HAL_RCC_OscConfig+0x474>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a73      	ldr	r2, [pc, #460]	; (800361c <HAL_RCC_OscConfig+0x474>)
 8003450:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003454:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003456:	f7fe fb79 	bl	8001b4c <HAL_GetTick>
 800345a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800345c:	e008      	b.n	8003470 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800345e:	f7fe fb75 	bl	8001b4c <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d901      	bls.n	8003470 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e10c      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003470:	4b6a      	ldr	r3, [pc, #424]	; (800361c <HAL_RCC_OscConfig+0x474>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003478:	2b00      	cmp	r3, #0
 800347a:	d0f0      	beq.n	800345e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d106      	bne.n	8003492 <HAL_RCC_OscConfig+0x2ea>
 8003484:	4b64      	ldr	r3, [pc, #400]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003488:	4a63      	ldr	r2, [pc, #396]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 800348a:	f043 0301 	orr.w	r3, r3, #1
 800348e:	6713      	str	r3, [r2, #112]	; 0x70
 8003490:	e01c      	b.n	80034cc <HAL_RCC_OscConfig+0x324>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	2b05      	cmp	r3, #5
 8003498:	d10c      	bne.n	80034b4 <HAL_RCC_OscConfig+0x30c>
 800349a:	4b5f      	ldr	r3, [pc, #380]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 800349c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800349e:	4a5e      	ldr	r2, [pc, #376]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034a0:	f043 0304 	orr.w	r3, r3, #4
 80034a4:	6713      	str	r3, [r2, #112]	; 0x70
 80034a6:	4b5c      	ldr	r3, [pc, #368]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034aa:	4a5b      	ldr	r2, [pc, #364]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034ac:	f043 0301 	orr.w	r3, r3, #1
 80034b0:	6713      	str	r3, [r2, #112]	; 0x70
 80034b2:	e00b      	b.n	80034cc <HAL_RCC_OscConfig+0x324>
 80034b4:	4b58      	ldr	r3, [pc, #352]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b8:	4a57      	ldr	r2, [pc, #348]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034ba:	f023 0301 	bic.w	r3, r3, #1
 80034be:	6713      	str	r3, [r2, #112]	; 0x70
 80034c0:	4b55      	ldr	r3, [pc, #340]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c4:	4a54      	ldr	r2, [pc, #336]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034c6:	f023 0304 	bic.w	r3, r3, #4
 80034ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d015      	beq.n	8003500 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034d4:	f7fe fb3a 	bl	8001b4c <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034da:	e00a      	b.n	80034f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034dc:	f7fe fb36 	bl	8001b4c <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e0cb      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f2:	4b49      	ldr	r3, [pc, #292]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80034f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0ee      	beq.n	80034dc <HAL_RCC_OscConfig+0x334>
 80034fe:	e014      	b.n	800352a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003500:	f7fe fb24 	bl	8001b4c <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003506:	e00a      	b.n	800351e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003508:	f7fe fb20 	bl	8001b4c <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	f241 3288 	movw	r2, #5000	; 0x1388
 8003516:	4293      	cmp	r3, r2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e0b5      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351e:	4b3e      	ldr	r3, [pc, #248]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1ee      	bne.n	8003508 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800352a:	7dfb      	ldrb	r3, [r7, #23]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d105      	bne.n	800353c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003530:	4b39      	ldr	r3, [pc, #228]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	4a38      	ldr	r2, [pc, #224]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003536:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800353a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80a1 	beq.w	8003688 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003546:	4b34      	ldr	r3, [pc, #208]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f003 030c 	and.w	r3, r3, #12
 800354e:	2b08      	cmp	r3, #8
 8003550:	d05c      	beq.n	800360c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	2b02      	cmp	r3, #2
 8003558:	d141      	bne.n	80035de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800355a:	4b31      	ldr	r3, [pc, #196]	; (8003620 <HAL_RCC_OscConfig+0x478>)
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003560:	f7fe faf4 	bl	8001b4c <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003568:	f7fe faf0 	bl	8001b4c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b02      	cmp	r3, #2
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e087      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357a:	4b27      	ldr	r3, [pc, #156]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f0      	bne.n	8003568 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69da      	ldr	r2, [r3, #28]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6a1b      	ldr	r3, [r3, #32]
 800358e:	431a      	orrs	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	019b      	lsls	r3, r3, #6
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359c:	085b      	lsrs	r3, r3, #1
 800359e:	3b01      	subs	r3, #1
 80035a0:	041b      	lsls	r3, r3, #16
 80035a2:	431a      	orrs	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a8:	061b      	lsls	r3, r3, #24
 80035aa:	491b      	ldr	r1, [pc, #108]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80035ac:	4313      	orrs	r3, r2
 80035ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035b0:	4b1b      	ldr	r3, [pc, #108]	; (8003620 <HAL_RCC_OscConfig+0x478>)
 80035b2:	2201      	movs	r2, #1
 80035b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b6:	f7fe fac9 	bl	8001b4c <HAL_GetTick>
 80035ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035bc:	e008      	b.n	80035d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035be:	f7fe fac5 	bl	8001b4c <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e05c      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d0:	4b11      	ldr	r3, [pc, #68]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d0f0      	beq.n	80035be <HAL_RCC_OscConfig+0x416>
 80035dc:	e054      	b.n	8003688 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035de:	4b10      	ldr	r3, [pc, #64]	; (8003620 <HAL_RCC_OscConfig+0x478>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e4:	f7fe fab2 	bl	8001b4c <HAL_GetTick>
 80035e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035ec:	f7fe faae 	bl	8001b4c <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d901      	bls.n	80035fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e045      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035fe:	4b06      	ldr	r3, [pc, #24]	; (8003618 <HAL_RCC_OscConfig+0x470>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1f0      	bne.n	80035ec <HAL_RCC_OscConfig+0x444>
 800360a:	e03d      	b.n	8003688 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d107      	bne.n	8003624 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e038      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
 8003618:	40023800 	.word	0x40023800
 800361c:	40007000 	.word	0x40007000
 8003620:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003624:	4b1b      	ldr	r3, [pc, #108]	; (8003694 <HAL_RCC_OscConfig+0x4ec>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d028      	beq.n	8003684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800363c:	429a      	cmp	r2, r3
 800363e:	d121      	bne.n	8003684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800364a:	429a      	cmp	r2, r3
 800364c:	d11a      	bne.n	8003684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003654:	4013      	ands	r3, r2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800365a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800365c:	4293      	cmp	r3, r2
 800365e:	d111      	bne.n	8003684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366a:	085b      	lsrs	r3, r3, #1
 800366c:	3b01      	subs	r3, #1
 800366e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003670:	429a      	cmp	r2, r3
 8003672:	d107      	bne.n	8003684 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800367e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003680:	429a      	cmp	r2, r3
 8003682:	d001      	beq.n	8003688 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e000      	b.n	800368a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3718      	adds	r7, #24
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40023800 	.word	0x40023800

08003698 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e0cc      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036ac:	4b68      	ldr	r3, [pc, #416]	; (8003850 <HAL_RCC_ClockConfig+0x1b8>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d90c      	bls.n	80036d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ba:	4b65      	ldr	r3, [pc, #404]	; (8003850 <HAL_RCC_ClockConfig+0x1b8>)
 80036bc:	683a      	ldr	r2, [r7, #0]
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036c2:	4b63      	ldr	r3, [pc, #396]	; (8003850 <HAL_RCC_ClockConfig+0x1b8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0307 	and.w	r3, r3, #7
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d001      	beq.n	80036d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0b8      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0302 	and.w	r3, r3, #2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d020      	beq.n	8003722 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036ec:	4b59      	ldr	r3, [pc, #356]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	4a58      	ldr	r2, [pc, #352]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 80036f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b00      	cmp	r3, #0
 8003702:	d005      	beq.n	8003710 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003704:	4b53      	ldr	r3, [pc, #332]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	4a52      	ldr	r2, [pc, #328]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800370e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003710:	4b50      	ldr	r3, [pc, #320]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	494d      	ldr	r1, [pc, #308]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	4313      	orrs	r3, r2
 8003720:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d044      	beq.n	80037b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	2b01      	cmp	r3, #1
 8003734:	d107      	bne.n	8003746 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003736:	4b47      	ldr	r3, [pc, #284]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800373e:	2b00      	cmp	r3, #0
 8003740:	d119      	bne.n	8003776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e07f      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d003      	beq.n	8003756 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003752:	2b03      	cmp	r3, #3
 8003754:	d107      	bne.n	8003766 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003756:	4b3f      	ldr	r3, [pc, #252]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d109      	bne.n	8003776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e06f      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003766:	4b3b      	ldr	r3, [pc, #236]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d101      	bne.n	8003776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e067      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003776:	4b37      	ldr	r3, [pc, #220]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f023 0203 	bic.w	r2, r3, #3
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	4934      	ldr	r1, [pc, #208]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003784:	4313      	orrs	r3, r2
 8003786:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003788:	f7fe f9e0 	bl	8001b4c <HAL_GetTick>
 800378c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378e:	e00a      	b.n	80037a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003790:	f7fe f9dc 	bl	8001b4c <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	f241 3288 	movw	r2, #5000	; 0x1388
 800379e:	4293      	cmp	r3, r2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e04f      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a6:	4b2b      	ldr	r3, [pc, #172]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f003 020c 	and.w	r2, r3, #12
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d1eb      	bne.n	8003790 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037b8:	4b25      	ldr	r3, [pc, #148]	; (8003850 <HAL_RCC_ClockConfig+0x1b8>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d20c      	bcs.n	80037e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c6:	4b22      	ldr	r3, [pc, #136]	; (8003850 <HAL_RCC_ClockConfig+0x1b8>)
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ce:	4b20      	ldr	r3, [pc, #128]	; (8003850 <HAL_RCC_ClockConfig+0x1b8>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d001      	beq.n	80037e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	e032      	b.n	8003846 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d008      	beq.n	80037fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ec:	4b19      	ldr	r3, [pc, #100]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	4916      	ldr	r1, [pc, #88]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0308 	and.w	r3, r3, #8
 8003806:	2b00      	cmp	r3, #0
 8003808:	d009      	beq.n	800381e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800380a:	4b12      	ldr	r3, [pc, #72]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	490e      	ldr	r1, [pc, #56]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	4313      	orrs	r3, r2
 800381c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800381e:	f000 f821 	bl	8003864 <HAL_RCC_GetSysClockFreq>
 8003822:	4602      	mov	r2, r0
 8003824:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <HAL_RCC_ClockConfig+0x1bc>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	091b      	lsrs	r3, r3, #4
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	490a      	ldr	r1, [pc, #40]	; (8003858 <HAL_RCC_ClockConfig+0x1c0>)
 8003830:	5ccb      	ldrb	r3, [r1, r3]
 8003832:	fa22 f303 	lsr.w	r3, r2, r3
 8003836:	4a09      	ldr	r2, [pc, #36]	; (800385c <HAL_RCC_ClockConfig+0x1c4>)
 8003838:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800383a:	4b09      	ldr	r3, [pc, #36]	; (8003860 <HAL_RCC_ClockConfig+0x1c8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fe f940 	bl	8001ac4 <HAL_InitTick>

  return HAL_OK;
 8003844:	2300      	movs	r3, #0
}
 8003846:	4618      	mov	r0, r3
 8003848:	3710      	adds	r7, #16
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40023c00 	.word	0x40023c00
 8003854:	40023800 	.word	0x40023800
 8003858:	0800a31c 	.word	0x0800a31c
 800385c:	20000000 	.word	0x20000000
 8003860:	20000004 	.word	0x20000004

08003864 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003868:	b094      	sub	sp, #80	; 0x50
 800386a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	647b      	str	r3, [r7, #68]	; 0x44
 8003870:	2300      	movs	r3, #0
 8003872:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003874:	2300      	movs	r3, #0
 8003876:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800387c:	4b79      	ldr	r3, [pc, #484]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x200>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 030c 	and.w	r3, r3, #12
 8003884:	2b08      	cmp	r3, #8
 8003886:	d00d      	beq.n	80038a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003888:	2b08      	cmp	r3, #8
 800388a:	f200 80e1 	bhi.w	8003a50 <HAL_RCC_GetSysClockFreq+0x1ec>
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <HAL_RCC_GetSysClockFreq+0x34>
 8003892:	2b04      	cmp	r3, #4
 8003894:	d003      	beq.n	800389e <HAL_RCC_GetSysClockFreq+0x3a>
 8003896:	e0db      	b.n	8003a50 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003898:	4b73      	ldr	r3, [pc, #460]	; (8003a68 <HAL_RCC_GetSysClockFreq+0x204>)
 800389a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800389c:	e0db      	b.n	8003a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800389e:	4b73      	ldr	r3, [pc, #460]	; (8003a6c <HAL_RCC_GetSysClockFreq+0x208>)
 80038a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038a2:	e0d8      	b.n	8003a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038a4:	4b6f      	ldr	r3, [pc, #444]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038ae:	4b6d      	ldr	r3, [pc, #436]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d063      	beq.n	8003982 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ba:	4b6a      	ldr	r3, [pc, #424]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x200>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	099b      	lsrs	r3, r3, #6
 80038c0:	2200      	movs	r2, #0
 80038c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80038c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80038c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038cc:	633b      	str	r3, [r7, #48]	; 0x30
 80038ce:	2300      	movs	r3, #0
 80038d0:	637b      	str	r3, [r7, #52]	; 0x34
 80038d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80038d6:	4622      	mov	r2, r4
 80038d8:	462b      	mov	r3, r5
 80038da:	f04f 0000 	mov.w	r0, #0
 80038de:	f04f 0100 	mov.w	r1, #0
 80038e2:	0159      	lsls	r1, r3, #5
 80038e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038e8:	0150      	lsls	r0, r2, #5
 80038ea:	4602      	mov	r2, r0
 80038ec:	460b      	mov	r3, r1
 80038ee:	4621      	mov	r1, r4
 80038f0:	1a51      	subs	r1, r2, r1
 80038f2:	6139      	str	r1, [r7, #16]
 80038f4:	4629      	mov	r1, r5
 80038f6:	eb63 0301 	sbc.w	r3, r3, r1
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003908:	4659      	mov	r1, fp
 800390a:	018b      	lsls	r3, r1, #6
 800390c:	4651      	mov	r1, sl
 800390e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003912:	4651      	mov	r1, sl
 8003914:	018a      	lsls	r2, r1, #6
 8003916:	4651      	mov	r1, sl
 8003918:	ebb2 0801 	subs.w	r8, r2, r1
 800391c:	4659      	mov	r1, fp
 800391e:	eb63 0901 	sbc.w	r9, r3, r1
 8003922:	f04f 0200 	mov.w	r2, #0
 8003926:	f04f 0300 	mov.w	r3, #0
 800392a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800392e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003932:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003936:	4690      	mov	r8, r2
 8003938:	4699      	mov	r9, r3
 800393a:	4623      	mov	r3, r4
 800393c:	eb18 0303 	adds.w	r3, r8, r3
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	462b      	mov	r3, r5
 8003944:	eb49 0303 	adc.w	r3, r9, r3
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 0300 	mov.w	r3, #0
 8003952:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003956:	4629      	mov	r1, r5
 8003958:	024b      	lsls	r3, r1, #9
 800395a:	4621      	mov	r1, r4
 800395c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003960:	4621      	mov	r1, r4
 8003962:	024a      	lsls	r2, r1, #9
 8003964:	4610      	mov	r0, r2
 8003966:	4619      	mov	r1, r3
 8003968:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800396a:	2200      	movs	r2, #0
 800396c:	62bb      	str	r3, [r7, #40]	; 0x28
 800396e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003970:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003974:	f7fd f990 	bl	8000c98 <__aeabi_uldivmod>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	4613      	mov	r3, r2
 800397e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003980:	e058      	b.n	8003a34 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003982:	4b38      	ldr	r3, [pc, #224]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	099b      	lsrs	r3, r3, #6
 8003988:	2200      	movs	r2, #0
 800398a:	4618      	mov	r0, r3
 800398c:	4611      	mov	r1, r2
 800398e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003992:	623b      	str	r3, [r7, #32]
 8003994:	2300      	movs	r3, #0
 8003996:	627b      	str	r3, [r7, #36]	; 0x24
 8003998:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800399c:	4642      	mov	r2, r8
 800399e:	464b      	mov	r3, r9
 80039a0:	f04f 0000 	mov.w	r0, #0
 80039a4:	f04f 0100 	mov.w	r1, #0
 80039a8:	0159      	lsls	r1, r3, #5
 80039aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039ae:	0150      	lsls	r0, r2, #5
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4641      	mov	r1, r8
 80039b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80039ba:	4649      	mov	r1, r9
 80039bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80039c0:	f04f 0200 	mov.w	r2, #0
 80039c4:	f04f 0300 	mov.w	r3, #0
 80039c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039d4:	ebb2 040a 	subs.w	r4, r2, sl
 80039d8:	eb63 050b 	sbc.w	r5, r3, fp
 80039dc:	f04f 0200 	mov.w	r2, #0
 80039e0:	f04f 0300 	mov.w	r3, #0
 80039e4:	00eb      	lsls	r3, r5, #3
 80039e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039ea:	00e2      	lsls	r2, r4, #3
 80039ec:	4614      	mov	r4, r2
 80039ee:	461d      	mov	r5, r3
 80039f0:	4643      	mov	r3, r8
 80039f2:	18e3      	adds	r3, r4, r3
 80039f4:	603b      	str	r3, [r7, #0]
 80039f6:	464b      	mov	r3, r9
 80039f8:	eb45 0303 	adc.w	r3, r5, r3
 80039fc:	607b      	str	r3, [r7, #4]
 80039fe:	f04f 0200 	mov.w	r2, #0
 8003a02:	f04f 0300 	mov.w	r3, #0
 8003a06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	028b      	lsls	r3, r1, #10
 8003a0e:	4621      	mov	r1, r4
 8003a10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a14:	4621      	mov	r1, r4
 8003a16:	028a      	lsls	r2, r1, #10
 8003a18:	4610      	mov	r0, r2
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a1e:	2200      	movs	r2, #0
 8003a20:	61bb      	str	r3, [r7, #24]
 8003a22:	61fa      	str	r2, [r7, #28]
 8003a24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a28:	f7fd f936 	bl	8000c98 <__aeabi_uldivmod>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	460b      	mov	r3, r1
 8003a30:	4613      	mov	r3, r2
 8003a32:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a34:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	0c1b      	lsrs	r3, r3, #16
 8003a3a:	f003 0303 	and.w	r3, r3, #3
 8003a3e:	3301      	adds	r3, #1
 8003a40:	005b      	lsls	r3, r3, #1
 8003a42:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003a44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a4e:	e002      	b.n	8003a56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a50:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a52:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3750      	adds	r7, #80	; 0x50
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a62:	bf00      	nop
 8003a64:	40023800 	.word	0x40023800
 8003a68:	00f42400 	.word	0x00f42400
 8003a6c:	007a1200 	.word	0x007a1200

08003a70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a74:	4b03      	ldr	r3, [pc, #12]	; (8003a84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a76:	681b      	ldr	r3, [r3, #0]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	20000000 	.word	0x20000000

08003a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a8c:	f7ff fff0 	bl	8003a70 <HAL_RCC_GetHCLKFreq>
 8003a90:	4602      	mov	r2, r0
 8003a92:	4b05      	ldr	r3, [pc, #20]	; (8003aa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	0a9b      	lsrs	r3, r3, #10
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	4903      	ldr	r1, [pc, #12]	; (8003aac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a9e:	5ccb      	ldrb	r3, [r1, r3]
 8003aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40023800 	.word	0x40023800
 8003aac:	0800a32c 	.word	0x0800a32c

08003ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ab4:	f7ff ffdc 	bl	8003a70 <HAL_RCC_GetHCLKFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	0b5b      	lsrs	r3, r3, #13
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	4903      	ldr	r1, [pc, #12]	; (8003ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	0800a32c 	.word	0x0800a32c

08003ad8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e041      	b.n	8003b6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7fd fe06 	bl	8001710 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3304      	adds	r3, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	4610      	mov	r0, r2
 8003b18:	f000 fa8a 	bl	8004030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
	...

08003b78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d001      	beq.n	8003b90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e03c      	b.n	8003c0a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2202      	movs	r2, #2
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a1e      	ldr	r2, [pc, #120]	; (8003c18 <HAL_TIM_Base_Start+0xa0>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d018      	beq.n	8003bd4 <HAL_TIM_Base_Start+0x5c>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003baa:	d013      	beq.n	8003bd4 <HAL_TIM_Base_Start+0x5c>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a1a      	ldr	r2, [pc, #104]	; (8003c1c <HAL_TIM_Base_Start+0xa4>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d00e      	beq.n	8003bd4 <HAL_TIM_Base_Start+0x5c>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a19      	ldr	r2, [pc, #100]	; (8003c20 <HAL_TIM_Base_Start+0xa8>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d009      	beq.n	8003bd4 <HAL_TIM_Base_Start+0x5c>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a17      	ldr	r2, [pc, #92]	; (8003c24 <HAL_TIM_Base_Start+0xac>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d004      	beq.n	8003bd4 <HAL_TIM_Base_Start+0x5c>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a16      	ldr	r2, [pc, #88]	; (8003c28 <HAL_TIM_Base_Start+0xb0>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d111      	bne.n	8003bf8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b06      	cmp	r3, #6
 8003be4:	d010      	beq.n	8003c08 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0201 	orr.w	r2, r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003bf6:	e007      	b.n	8003c08 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0201 	orr.w	r2, r2, #1
 8003c06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	40010000 	.word	0x40010000
 8003c1c:	40000400 	.word	0x40000400
 8003c20:	40000800 	.word	0x40000800
 8003c24:	40000c00 	.word	0x40000c00
 8003c28:	40014000 	.word	0x40014000

08003c2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b082      	sub	sp, #8
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d122      	bne.n	8003c88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d11b      	bne.n	8003c88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0202 	mvn.w	r2, #2
 8003c58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f9bf 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003c74:	e005      	b.n	8003c82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f000 f9b1 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f9c2 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	691b      	ldr	r3, [r3, #16]
 8003c8e:	f003 0304 	and.w	r3, r3, #4
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d122      	bne.n	8003cdc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d11b      	bne.n	8003cdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f06f 0204 	mvn.w	r2, #4
 8003cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2202      	movs	r2, #2
 8003cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f000 f995 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003cc8:	e005      	b.n	8003cd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 f987 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	f000 f998 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d122      	bne.n	8003d30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0308 	and.w	r3, r3, #8
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d11b      	bne.n	8003d30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f06f 0208 	mvn.w	r2, #8
 8003d00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2204      	movs	r2, #4
 8003d06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	69db      	ldr	r3, [r3, #28]
 8003d0e:	f003 0303 	and.w	r3, r3, #3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d003      	beq.n	8003d1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 f96b 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003d1c:	e005      	b.n	8003d2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d1e:	6878      	ldr	r0, [r7, #4]
 8003d20:	f000 f95d 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f000 f96e 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	f003 0310 	and.w	r3, r3, #16
 8003d3a:	2b10      	cmp	r3, #16
 8003d3c:	d122      	bne.n	8003d84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	f003 0310 	and.w	r3, r3, #16
 8003d48:	2b10      	cmp	r3, #16
 8003d4a:	d11b      	bne.n	8003d84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f06f 0210 	mvn.w	r2, #16
 8003d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2208      	movs	r2, #8
 8003d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	69db      	ldr	r3, [r3, #28]
 8003d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f941 	bl	8003ff2 <HAL_TIM_IC_CaptureCallback>
 8003d70:	e005      	b.n	8003d7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 f933 	bl	8003fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f944 	bl	8004006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d10e      	bne.n	8003db0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	f003 0301 	and.w	r3, r3, #1
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d107      	bne.n	8003db0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f06f 0201 	mvn.w	r2, #1
 8003da8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 f90d 	bl	8003fca <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dba:	2b80      	cmp	r3, #128	; 0x80
 8003dbc:	d10e      	bne.n	8003ddc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dc8:	2b80      	cmp	r3, #128	; 0x80
 8003dca:	d107      	bne.n	8003ddc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fabc 	bl	8004354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003de6:	2b40      	cmp	r3, #64	; 0x40
 8003de8:	d10e      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df4:	2b40      	cmp	r3, #64	; 0x40
 8003df6:	d107      	bne.n	8003e08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f909 	bl	800401a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	691b      	ldr	r3, [r3, #16]
 8003e0e:	f003 0320 	and.w	r3, r3, #32
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	d10e      	bne.n	8003e34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0320 	and.w	r3, r3, #32
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d107      	bne.n	8003e34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f06f 0220 	mvn.w	r2, #32
 8003e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f000 fa86 	bl	8004340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e34:	bf00      	nop
 8003e36:	3708      	adds	r7, #8
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e46:	2300      	movs	r3, #0
 8003e48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d101      	bne.n	8003e58 <HAL_TIM_ConfigClockSource+0x1c>
 8003e54:	2302      	movs	r3, #2
 8003e56:	e0b4      	b.n	8003fc2 <HAL_TIM_ConfigClockSource+0x186>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e7e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68ba      	ldr	r2, [r7, #8]
 8003e86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e90:	d03e      	beq.n	8003f10 <HAL_TIM_ConfigClockSource+0xd4>
 8003e92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e96:	f200 8087 	bhi.w	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e9e:	f000 8086 	beq.w	8003fae <HAL_TIM_ConfigClockSource+0x172>
 8003ea2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea6:	d87f      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea8:	2b70      	cmp	r3, #112	; 0x70
 8003eaa:	d01a      	beq.n	8003ee2 <HAL_TIM_ConfigClockSource+0xa6>
 8003eac:	2b70      	cmp	r3, #112	; 0x70
 8003eae:	d87b      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb0:	2b60      	cmp	r3, #96	; 0x60
 8003eb2:	d050      	beq.n	8003f56 <HAL_TIM_ConfigClockSource+0x11a>
 8003eb4:	2b60      	cmp	r3, #96	; 0x60
 8003eb6:	d877      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb8:	2b50      	cmp	r3, #80	; 0x50
 8003eba:	d03c      	beq.n	8003f36 <HAL_TIM_ConfigClockSource+0xfa>
 8003ebc:	2b50      	cmp	r3, #80	; 0x50
 8003ebe:	d873      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec0:	2b40      	cmp	r3, #64	; 0x40
 8003ec2:	d058      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x13a>
 8003ec4:	2b40      	cmp	r3, #64	; 0x40
 8003ec6:	d86f      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec8:	2b30      	cmp	r3, #48	; 0x30
 8003eca:	d064      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ecc:	2b30      	cmp	r3, #48	; 0x30
 8003ece:	d86b      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed0:	2b20      	cmp	r3, #32
 8003ed2:	d060      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d867      	bhi.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d05c      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x15a>
 8003edc:	2b10      	cmp	r3, #16
 8003ede:	d05a      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x15a>
 8003ee0:	e062      	b.n	8003fa8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6818      	ldr	r0, [r3, #0]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	6899      	ldr	r1, [r3, #8]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	f000 f997 	bl	8004224 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f04:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	68ba      	ldr	r2, [r7, #8]
 8003f0c:	609a      	str	r2, [r3, #8]
      break;
 8003f0e:	e04f      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6818      	ldr	r0, [r3, #0]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	6899      	ldr	r1, [r3, #8]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685a      	ldr	r2, [r3, #4]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	f000 f980 	bl	8004224 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f32:	609a      	str	r2, [r3, #8]
      break;
 8003f34:	e03c      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6818      	ldr	r0, [r3, #0]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	6859      	ldr	r1, [r3, #4]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	461a      	mov	r2, r3
 8003f44:	f000 f8f4 	bl	8004130 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2150      	movs	r1, #80	; 0x50
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 f94d 	bl	80041ee <TIM_ITRx_SetConfig>
      break;
 8003f54:	e02c      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6818      	ldr	r0, [r3, #0]
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	6859      	ldr	r1, [r3, #4]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	461a      	mov	r2, r3
 8003f64:	f000 f913 	bl	800418e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2160      	movs	r1, #96	; 0x60
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 f93d 	bl	80041ee <TIM_ITRx_SetConfig>
      break;
 8003f74:	e01c      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	6859      	ldr	r1, [r3, #4]
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	461a      	mov	r2, r3
 8003f84:	f000 f8d4 	bl	8004130 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2140      	movs	r1, #64	; 0x40
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 f92d 	bl	80041ee <TIM_ITRx_SetConfig>
      break;
 8003f94:	e00c      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	4610      	mov	r0, r2
 8003fa2:	f000 f924 	bl	80041ee <TIM_ITRx_SetConfig>
      break;
 8003fa6:	e003      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	73fb      	strb	r3, [r7, #15]
      break;
 8003fac:	e000      	b.n	8003fb0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fca:	b480      	push	{r7}
 8003fcc:	b083      	sub	sp, #12
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003fd2:	bf00      	nop
 8003fd4:	370c      	adds	r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr

08003fde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	b083      	sub	sp, #12
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ffa:	bf00      	nop
 8003ffc:	370c      	adds	r7, #12
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr

08004006 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004006:	b480      	push	{r7}
 8004008:	b083      	sub	sp, #12
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800400e:	bf00      	nop
 8004010:	370c      	adds	r7, #12
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800401a:	b480      	push	{r7}
 800401c:	b083      	sub	sp, #12
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004022:	bf00      	nop
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr
	...

08004030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a34      	ldr	r2, [pc, #208]	; (8004114 <TIM_Base_SetConfig+0xe4>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d00f      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800404e:	d00b      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a31      	ldr	r2, [pc, #196]	; (8004118 <TIM_Base_SetConfig+0xe8>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d007      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	4a30      	ldr	r2, [pc, #192]	; (800411c <TIM_Base_SetConfig+0xec>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d003      	beq.n	8004068 <TIM_Base_SetConfig+0x38>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a2f      	ldr	r2, [pc, #188]	; (8004120 <TIM_Base_SetConfig+0xf0>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d108      	bne.n	800407a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800406e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	68fa      	ldr	r2, [r7, #12]
 8004076:	4313      	orrs	r3, r2
 8004078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a25      	ldr	r2, [pc, #148]	; (8004114 <TIM_Base_SetConfig+0xe4>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d01b      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004088:	d017      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a22      	ldr	r2, [pc, #136]	; (8004118 <TIM_Base_SetConfig+0xe8>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d013      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a21      	ldr	r2, [pc, #132]	; (800411c <TIM_Base_SetConfig+0xec>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d00f      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a20      	ldr	r2, [pc, #128]	; (8004120 <TIM_Base_SetConfig+0xf0>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d00b      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a1f      	ldr	r2, [pc, #124]	; (8004124 <TIM_Base_SetConfig+0xf4>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d007      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a1e      	ldr	r2, [pc, #120]	; (8004128 <TIM_Base_SetConfig+0xf8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d003      	beq.n	80040ba <TIM_Base_SetConfig+0x8a>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a1d      	ldr	r2, [pc, #116]	; (800412c <TIM_Base_SetConfig+0xfc>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d108      	bne.n	80040cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4a08      	ldr	r2, [pc, #32]	; (8004114 <TIM_Base_SetConfig+0xe4>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d103      	bne.n	8004100 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	615a      	str	r2, [r3, #20]
}
 8004106:	bf00      	nop
 8004108:	3714      	adds	r7, #20
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40010000 	.word	0x40010000
 8004118:	40000400 	.word	0x40000400
 800411c:	40000800 	.word	0x40000800
 8004120:	40000c00 	.word	0x40000c00
 8004124:	40014000 	.word	0x40014000
 8004128:	40014400 	.word	0x40014400
 800412c:	40014800 	.word	0x40014800

08004130 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004130:	b480      	push	{r7}
 8004132:	b087      	sub	sp, #28
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	f023 0201 	bic.w	r2, r3, #1
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	699b      	ldr	r3, [r3, #24]
 8004152:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800415a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	011b      	lsls	r3, r3, #4
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	4313      	orrs	r3, r2
 8004164:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f023 030a 	bic.w	r3, r3, #10
 800416c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800416e:	697a      	ldr	r2, [r7, #20]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4313      	orrs	r3, r2
 8004174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	697a      	ldr	r2, [r7, #20]
 8004180:	621a      	str	r2, [r3, #32]
}
 8004182:	bf00      	nop
 8004184:	371c      	adds	r7, #28
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr

0800418e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800418e:	b480      	push	{r7}
 8004190:	b087      	sub	sp, #28
 8004192:	af00      	add	r7, sp, #0
 8004194:	60f8      	str	r0, [r7, #12]
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	f023 0210 	bic.w	r2, r3, #16
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a1b      	ldr	r3, [r3, #32]
 80041b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	031b      	lsls	r3, r3, #12
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80041ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	011b      	lsls	r3, r3, #4
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	621a      	str	r2, [r3, #32]
}
 80041e2:	bf00      	nop
 80041e4:	371c      	adds	r7, #28
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr

080041ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041ee:	b480      	push	{r7}
 80041f0:	b085      	sub	sp, #20
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
 80041f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004204:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4313      	orrs	r3, r2
 800420c:	f043 0307 	orr.w	r3, r3, #7
 8004210:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	609a      	str	r2, [r3, #8]
}
 8004218:	bf00      	nop
 800421a:	3714      	adds	r7, #20
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr

08004224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004224:	b480      	push	{r7}
 8004226:	b087      	sub	sp, #28
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
 8004230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800423e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	021a      	lsls	r2, r3, #8
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	431a      	orrs	r2, r3
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	4313      	orrs	r3, r2
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	4313      	orrs	r3, r2
 8004250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	609a      	str	r2, [r3, #8]
}
 8004258:	bf00      	nop
 800425a:	371c      	adds	r7, #28
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004274:	2b01      	cmp	r3, #1
 8004276:	d101      	bne.n	800427c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004278:	2302      	movs	r3, #2
 800427a:	e050      	b.n	800431e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a1c      	ldr	r2, [pc, #112]	; (800432c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d018      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042c8:	d013      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a18      	ldr	r2, [pc, #96]	; (8004330 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00e      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a16      	ldr	r2, [pc, #88]	; (8004334 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d009      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a15      	ldr	r2, [pc, #84]	; (8004338 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d004      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a13      	ldr	r2, [pc, #76]	; (800433c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d10c      	bne.n	800430c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	4313      	orrs	r3, r2
 8004302:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40010000 	.word	0x40010000
 8004330:	40000400 	.word	0x40000400
 8004334:	40000800 	.word	0x40000800
 8004338:	40000c00 	.word	0x40000c00
 800433c:	40014000 	.word	0x40014000

08004340 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e03f      	b.n	80043fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fd f9e4 	bl	800175c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2224      	movs	r2, #36	; 0x24
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68da      	ldr	r2, [r3, #12]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f929 	bl	8004604 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	691a      	ldr	r2, [r3, #16]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695a      	ldr	r2, [r3, #20]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68da      	ldr	r2, [r3, #12]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2220      	movs	r2, #32
 80043f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3708      	adds	r7, #8
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b08a      	sub	sp, #40	; 0x28
 8004406:	af02      	add	r7, sp, #8
 8004408:	60f8      	str	r0, [r7, #12]
 800440a:	60b9      	str	r1, [r7, #8]
 800440c:	603b      	str	r3, [r7, #0]
 800440e:	4613      	mov	r3, r2
 8004410:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004412:	2300      	movs	r3, #0
 8004414:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b20      	cmp	r3, #32
 8004420:	d17c      	bne.n	800451c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_UART_Transmit+0x2c>
 8004428:	88fb      	ldrh	r3, [r7, #6]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d101      	bne.n	8004432 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	e075      	b.n	800451e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004438:	2b01      	cmp	r3, #1
 800443a:	d101      	bne.n	8004440 <HAL_UART_Transmit+0x3e>
 800443c:	2302      	movs	r3, #2
 800443e:	e06e      	b.n	800451e <HAL_UART_Transmit+0x11c>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2221      	movs	r2, #33	; 0x21
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004456:	f7fd fb79 	bl	8001b4c <HAL_GetTick>
 800445a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	88fa      	ldrh	r2, [r7, #6]
 8004460:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	88fa      	ldrh	r2, [r7, #6]
 8004466:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004470:	d108      	bne.n	8004484 <HAL_UART_Transmit+0x82>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d104      	bne.n	8004484 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800447a:	2300      	movs	r3, #0
 800447c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	61bb      	str	r3, [r7, #24]
 8004482:	e003      	b.n	800448c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004488:	2300      	movs	r3, #0
 800448a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004494:	e02a      	b.n	80044ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2200      	movs	r2, #0
 800449e:	2180      	movs	r1, #128	; 0x80
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 f840 	bl	8004526 <UART_WaitOnFlagUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e036      	b.n	800451e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d10b      	bne.n	80044ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044b6:	69bb      	ldr	r3, [r7, #24]
 80044b8:	881b      	ldrh	r3, [r3, #0]
 80044ba:	461a      	mov	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	3302      	adds	r3, #2
 80044ca:	61bb      	str	r3, [r7, #24]
 80044cc:	e007      	b.n	80044de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	781a      	ldrb	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	3301      	adds	r3, #1
 80044dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1cf      	bne.n	8004496 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	9300      	str	r3, [sp, #0]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	2200      	movs	r2, #0
 80044fe:	2140      	movs	r1, #64	; 0x40
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 f810 	bl	8004526 <UART_WaitOnFlagUntilTimeout>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e006      	b.n	800451e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2220      	movs	r2, #32
 8004514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004518:	2300      	movs	r3, #0
 800451a:	e000      	b.n	800451e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800451c:	2302      	movs	r3, #2
  }
}
 800451e:	4618      	mov	r0, r3
 8004520:	3720      	adds	r7, #32
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b090      	sub	sp, #64	; 0x40
 800452a:	af00      	add	r7, sp, #0
 800452c:	60f8      	str	r0, [r7, #12]
 800452e:	60b9      	str	r1, [r7, #8]
 8004530:	603b      	str	r3, [r7, #0]
 8004532:	4613      	mov	r3, r2
 8004534:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004536:	e050      	b.n	80045da <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004538:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800453a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800453e:	d04c      	beq.n	80045da <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004540:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004542:	2b00      	cmp	r3, #0
 8004544:	d007      	beq.n	8004556 <UART_WaitOnFlagUntilTimeout+0x30>
 8004546:	f7fd fb01 	bl	8001b4c <HAL_GetTick>
 800454a:	4602      	mov	r2, r0
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004552:	429a      	cmp	r2, r3
 8004554:	d241      	bcs.n	80045da <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	330c      	adds	r3, #12
 800455c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004560:	e853 3f00 	ldrex	r3, [r3]
 8004564:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004568:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800456c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	330c      	adds	r3, #12
 8004574:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004576:	637a      	str	r2, [r7, #52]	; 0x34
 8004578:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800457c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800457e:	e841 2300 	strex	r3, r2, [r1]
 8004582:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1e5      	bne.n	8004556 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	3314      	adds	r3, #20
 8004590:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	613b      	str	r3, [r7, #16]
   return(result);
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	f023 0301 	bic.w	r3, r3, #1
 80045a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3314      	adds	r3, #20
 80045a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045aa:	623a      	str	r2, [r7, #32]
 80045ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ae:	69f9      	ldr	r1, [r7, #28]
 80045b0:	6a3a      	ldr	r2, [r7, #32]
 80045b2:	e841 2300 	strex	r3, r2, [r1]
 80045b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1e5      	bne.n	800458a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2200      	movs	r2, #0
 80045d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e00f      	b.n	80045fa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	4013      	ands	r3, r2
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	bf0c      	ite	eq
 80045ea:	2301      	moveq	r3, #1
 80045ec:	2300      	movne	r3, #0
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	461a      	mov	r2, r3
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d09f      	beq.n	8004538 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3740      	adds	r7, #64	; 0x40
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
	...

08004604 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004608:	b0c0      	sub	sp, #256	; 0x100
 800460a:	af00      	add	r7, sp, #0
 800460c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800461c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004620:	68d9      	ldr	r1, [r3, #12]
 8004622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	ea40 0301 	orr.w	r3, r0, r1
 800462c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800462e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	431a      	orrs	r2, r3
 800463c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	431a      	orrs	r2, r3
 8004644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004648:	69db      	ldr	r3, [r3, #28]
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800465c:	f021 010c 	bic.w	r1, r1, #12
 8004660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800466a:	430b      	orrs	r3, r1
 800466c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800466e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800467a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800467e:	6999      	ldr	r1, [r3, #24]
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	ea40 0301 	orr.w	r3, r0, r1
 800468a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800468c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	4b8f      	ldr	r3, [pc, #572]	; (80048d0 <UART_SetConfig+0x2cc>)
 8004694:	429a      	cmp	r2, r3
 8004696:	d005      	beq.n	80046a4 <UART_SetConfig+0xa0>
 8004698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	4b8d      	ldr	r3, [pc, #564]	; (80048d4 <UART_SetConfig+0x2d0>)
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d104      	bne.n	80046ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80046a4:	f7ff fa04 	bl	8003ab0 <HAL_RCC_GetPCLK2Freq>
 80046a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80046ac:	e003      	b.n	80046b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80046ae:	f7ff f9eb 	bl	8003a88 <HAL_RCC_GetPCLK1Freq>
 80046b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046c0:	f040 810c 	bne.w	80048dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046c8:	2200      	movs	r2, #0
 80046ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80046ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80046d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80046d6:	4622      	mov	r2, r4
 80046d8:	462b      	mov	r3, r5
 80046da:	1891      	adds	r1, r2, r2
 80046dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80046de:	415b      	adcs	r3, r3
 80046e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80046e6:	4621      	mov	r1, r4
 80046e8:	eb12 0801 	adds.w	r8, r2, r1
 80046ec:	4629      	mov	r1, r5
 80046ee:	eb43 0901 	adc.w	r9, r3, r1
 80046f2:	f04f 0200 	mov.w	r2, #0
 80046f6:	f04f 0300 	mov.w	r3, #0
 80046fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004702:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004706:	4690      	mov	r8, r2
 8004708:	4699      	mov	r9, r3
 800470a:	4623      	mov	r3, r4
 800470c:	eb18 0303 	adds.w	r3, r8, r3
 8004710:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004714:	462b      	mov	r3, r5
 8004716:	eb49 0303 	adc.w	r3, r9, r3
 800471a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800471e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800472a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800472e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004732:	460b      	mov	r3, r1
 8004734:	18db      	adds	r3, r3, r3
 8004736:	653b      	str	r3, [r7, #80]	; 0x50
 8004738:	4613      	mov	r3, r2
 800473a:	eb42 0303 	adc.w	r3, r2, r3
 800473e:	657b      	str	r3, [r7, #84]	; 0x54
 8004740:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004744:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004748:	f7fc faa6 	bl	8000c98 <__aeabi_uldivmod>
 800474c:	4602      	mov	r2, r0
 800474e:	460b      	mov	r3, r1
 8004750:	4b61      	ldr	r3, [pc, #388]	; (80048d8 <UART_SetConfig+0x2d4>)
 8004752:	fba3 2302 	umull	r2, r3, r3, r2
 8004756:	095b      	lsrs	r3, r3, #5
 8004758:	011c      	lsls	r4, r3, #4
 800475a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800475e:	2200      	movs	r2, #0
 8004760:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004764:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004768:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800476c:	4642      	mov	r2, r8
 800476e:	464b      	mov	r3, r9
 8004770:	1891      	adds	r1, r2, r2
 8004772:	64b9      	str	r1, [r7, #72]	; 0x48
 8004774:	415b      	adcs	r3, r3
 8004776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004778:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800477c:	4641      	mov	r1, r8
 800477e:	eb12 0a01 	adds.w	sl, r2, r1
 8004782:	4649      	mov	r1, r9
 8004784:	eb43 0b01 	adc.w	fp, r3, r1
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	f04f 0300 	mov.w	r3, #0
 8004790:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004794:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004798:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800479c:	4692      	mov	sl, r2
 800479e:	469b      	mov	fp, r3
 80047a0:	4643      	mov	r3, r8
 80047a2:	eb1a 0303 	adds.w	r3, sl, r3
 80047a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80047aa:	464b      	mov	r3, r9
 80047ac:	eb4b 0303 	adc.w	r3, fp, r3
 80047b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80047b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80047c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80047c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80047c8:	460b      	mov	r3, r1
 80047ca:	18db      	adds	r3, r3, r3
 80047cc:	643b      	str	r3, [r7, #64]	; 0x40
 80047ce:	4613      	mov	r3, r2
 80047d0:	eb42 0303 	adc.w	r3, r2, r3
 80047d4:	647b      	str	r3, [r7, #68]	; 0x44
 80047d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80047de:	f7fc fa5b 	bl	8000c98 <__aeabi_uldivmod>
 80047e2:	4602      	mov	r2, r0
 80047e4:	460b      	mov	r3, r1
 80047e6:	4611      	mov	r1, r2
 80047e8:	4b3b      	ldr	r3, [pc, #236]	; (80048d8 <UART_SetConfig+0x2d4>)
 80047ea:	fba3 2301 	umull	r2, r3, r3, r1
 80047ee:	095b      	lsrs	r3, r3, #5
 80047f0:	2264      	movs	r2, #100	; 0x64
 80047f2:	fb02 f303 	mul.w	r3, r2, r3
 80047f6:	1acb      	subs	r3, r1, r3
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80047fe:	4b36      	ldr	r3, [pc, #216]	; (80048d8 <UART_SetConfig+0x2d4>)
 8004800:	fba3 2302 	umull	r2, r3, r3, r2
 8004804:	095b      	lsrs	r3, r3, #5
 8004806:	005b      	lsls	r3, r3, #1
 8004808:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800480c:	441c      	add	r4, r3
 800480e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004812:	2200      	movs	r2, #0
 8004814:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004818:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800481c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004820:	4642      	mov	r2, r8
 8004822:	464b      	mov	r3, r9
 8004824:	1891      	adds	r1, r2, r2
 8004826:	63b9      	str	r1, [r7, #56]	; 0x38
 8004828:	415b      	adcs	r3, r3
 800482a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800482c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004830:	4641      	mov	r1, r8
 8004832:	1851      	adds	r1, r2, r1
 8004834:	6339      	str	r1, [r7, #48]	; 0x30
 8004836:	4649      	mov	r1, r9
 8004838:	414b      	adcs	r3, r1
 800483a:	637b      	str	r3, [r7, #52]	; 0x34
 800483c:	f04f 0200 	mov.w	r2, #0
 8004840:	f04f 0300 	mov.w	r3, #0
 8004844:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004848:	4659      	mov	r1, fp
 800484a:	00cb      	lsls	r3, r1, #3
 800484c:	4651      	mov	r1, sl
 800484e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004852:	4651      	mov	r1, sl
 8004854:	00ca      	lsls	r2, r1, #3
 8004856:	4610      	mov	r0, r2
 8004858:	4619      	mov	r1, r3
 800485a:	4603      	mov	r3, r0
 800485c:	4642      	mov	r2, r8
 800485e:	189b      	adds	r3, r3, r2
 8004860:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004864:	464b      	mov	r3, r9
 8004866:	460a      	mov	r2, r1
 8004868:	eb42 0303 	adc.w	r3, r2, r3
 800486c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800487c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004880:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004884:	460b      	mov	r3, r1
 8004886:	18db      	adds	r3, r3, r3
 8004888:	62bb      	str	r3, [r7, #40]	; 0x28
 800488a:	4613      	mov	r3, r2
 800488c:	eb42 0303 	adc.w	r3, r2, r3
 8004890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004892:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004896:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800489a:	f7fc f9fd 	bl	8000c98 <__aeabi_uldivmod>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	4b0d      	ldr	r3, [pc, #52]	; (80048d8 <UART_SetConfig+0x2d4>)
 80048a4:	fba3 1302 	umull	r1, r3, r3, r2
 80048a8:	095b      	lsrs	r3, r3, #5
 80048aa:	2164      	movs	r1, #100	; 0x64
 80048ac:	fb01 f303 	mul.w	r3, r1, r3
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	00db      	lsls	r3, r3, #3
 80048b4:	3332      	adds	r3, #50	; 0x32
 80048b6:	4a08      	ldr	r2, [pc, #32]	; (80048d8 <UART_SetConfig+0x2d4>)
 80048b8:	fba2 2303 	umull	r2, r3, r2, r3
 80048bc:	095b      	lsrs	r3, r3, #5
 80048be:	f003 0207 	and.w	r2, r3, #7
 80048c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4422      	add	r2, r4
 80048ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80048cc:	e105      	b.n	8004ada <UART_SetConfig+0x4d6>
 80048ce:	bf00      	nop
 80048d0:	40011000 	.word	0x40011000
 80048d4:	40011400 	.word	0x40011400
 80048d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048e0:	2200      	movs	r2, #0
 80048e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80048e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80048ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80048ee:	4642      	mov	r2, r8
 80048f0:	464b      	mov	r3, r9
 80048f2:	1891      	adds	r1, r2, r2
 80048f4:	6239      	str	r1, [r7, #32]
 80048f6:	415b      	adcs	r3, r3
 80048f8:	627b      	str	r3, [r7, #36]	; 0x24
 80048fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048fe:	4641      	mov	r1, r8
 8004900:	1854      	adds	r4, r2, r1
 8004902:	4649      	mov	r1, r9
 8004904:	eb43 0501 	adc.w	r5, r3, r1
 8004908:	f04f 0200 	mov.w	r2, #0
 800490c:	f04f 0300 	mov.w	r3, #0
 8004910:	00eb      	lsls	r3, r5, #3
 8004912:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004916:	00e2      	lsls	r2, r4, #3
 8004918:	4614      	mov	r4, r2
 800491a:	461d      	mov	r5, r3
 800491c:	4643      	mov	r3, r8
 800491e:	18e3      	adds	r3, r4, r3
 8004920:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004924:	464b      	mov	r3, r9
 8004926:	eb45 0303 	adc.w	r3, r5, r3
 800492a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800492e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800493a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800493e:	f04f 0200 	mov.w	r2, #0
 8004942:	f04f 0300 	mov.w	r3, #0
 8004946:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800494a:	4629      	mov	r1, r5
 800494c:	008b      	lsls	r3, r1, #2
 800494e:	4621      	mov	r1, r4
 8004950:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004954:	4621      	mov	r1, r4
 8004956:	008a      	lsls	r2, r1, #2
 8004958:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800495c:	f7fc f99c 	bl	8000c98 <__aeabi_uldivmod>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	4b60      	ldr	r3, [pc, #384]	; (8004ae8 <UART_SetConfig+0x4e4>)
 8004966:	fba3 2302 	umull	r2, r3, r3, r2
 800496a:	095b      	lsrs	r3, r3, #5
 800496c:	011c      	lsls	r4, r3, #4
 800496e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004972:	2200      	movs	r2, #0
 8004974:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004978:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800497c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004980:	4642      	mov	r2, r8
 8004982:	464b      	mov	r3, r9
 8004984:	1891      	adds	r1, r2, r2
 8004986:	61b9      	str	r1, [r7, #24]
 8004988:	415b      	adcs	r3, r3
 800498a:	61fb      	str	r3, [r7, #28]
 800498c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004990:	4641      	mov	r1, r8
 8004992:	1851      	adds	r1, r2, r1
 8004994:	6139      	str	r1, [r7, #16]
 8004996:	4649      	mov	r1, r9
 8004998:	414b      	adcs	r3, r1
 800499a:	617b      	str	r3, [r7, #20]
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049a8:	4659      	mov	r1, fp
 80049aa:	00cb      	lsls	r3, r1, #3
 80049ac:	4651      	mov	r1, sl
 80049ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049b2:	4651      	mov	r1, sl
 80049b4:	00ca      	lsls	r2, r1, #3
 80049b6:	4610      	mov	r0, r2
 80049b8:	4619      	mov	r1, r3
 80049ba:	4603      	mov	r3, r0
 80049bc:	4642      	mov	r2, r8
 80049be:	189b      	adds	r3, r3, r2
 80049c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049c4:	464b      	mov	r3, r9
 80049c6:	460a      	mov	r2, r1
 80049c8:	eb42 0303 	adc.w	r3, r2, r3
 80049cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80049d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80049da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	f04f 0300 	mov.w	r3, #0
 80049e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80049e8:	4649      	mov	r1, r9
 80049ea:	008b      	lsls	r3, r1, #2
 80049ec:	4641      	mov	r1, r8
 80049ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049f2:	4641      	mov	r1, r8
 80049f4:	008a      	lsls	r2, r1, #2
 80049f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80049fa:	f7fc f94d 	bl	8000c98 <__aeabi_uldivmod>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	4b39      	ldr	r3, [pc, #228]	; (8004ae8 <UART_SetConfig+0x4e4>)
 8004a04:	fba3 1302 	umull	r1, r3, r3, r2
 8004a08:	095b      	lsrs	r3, r3, #5
 8004a0a:	2164      	movs	r1, #100	; 0x64
 8004a0c:	fb01 f303 	mul.w	r3, r1, r3
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	011b      	lsls	r3, r3, #4
 8004a14:	3332      	adds	r3, #50	; 0x32
 8004a16:	4a34      	ldr	r2, [pc, #208]	; (8004ae8 <UART_SetConfig+0x4e4>)
 8004a18:	fba2 2303 	umull	r2, r3, r2, r3
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a22:	441c      	add	r4, r3
 8004a24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a28:	2200      	movs	r2, #0
 8004a2a:	673b      	str	r3, [r7, #112]	; 0x70
 8004a2c:	677a      	str	r2, [r7, #116]	; 0x74
 8004a2e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004a32:	4642      	mov	r2, r8
 8004a34:	464b      	mov	r3, r9
 8004a36:	1891      	adds	r1, r2, r2
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	415b      	adcs	r3, r3
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a42:	4641      	mov	r1, r8
 8004a44:	1851      	adds	r1, r2, r1
 8004a46:	6039      	str	r1, [r7, #0]
 8004a48:	4649      	mov	r1, r9
 8004a4a:	414b      	adcs	r3, r1
 8004a4c:	607b      	str	r3, [r7, #4]
 8004a4e:	f04f 0200 	mov.w	r2, #0
 8004a52:	f04f 0300 	mov.w	r3, #0
 8004a56:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a5a:	4659      	mov	r1, fp
 8004a5c:	00cb      	lsls	r3, r1, #3
 8004a5e:	4651      	mov	r1, sl
 8004a60:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a64:	4651      	mov	r1, sl
 8004a66:	00ca      	lsls	r2, r1, #3
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	4642      	mov	r2, r8
 8004a70:	189b      	adds	r3, r3, r2
 8004a72:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a74:	464b      	mov	r3, r9
 8004a76:	460a      	mov	r2, r1
 8004a78:	eb42 0303 	adc.w	r3, r2, r3
 8004a7c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	663b      	str	r3, [r7, #96]	; 0x60
 8004a88:	667a      	str	r2, [r7, #100]	; 0x64
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	f04f 0300 	mov.w	r3, #0
 8004a92:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a96:	4649      	mov	r1, r9
 8004a98:	008b      	lsls	r3, r1, #2
 8004a9a:	4641      	mov	r1, r8
 8004a9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004aa0:	4641      	mov	r1, r8
 8004aa2:	008a      	lsls	r2, r1, #2
 8004aa4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004aa8:	f7fc f8f6 	bl	8000c98 <__aeabi_uldivmod>
 8004aac:	4602      	mov	r2, r0
 8004aae:	460b      	mov	r3, r1
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <UART_SetConfig+0x4e4>)
 8004ab2:	fba3 1302 	umull	r1, r3, r3, r2
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	2164      	movs	r1, #100	; 0x64
 8004aba:	fb01 f303 	mul.w	r3, r1, r3
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	011b      	lsls	r3, r3, #4
 8004ac2:	3332      	adds	r3, #50	; 0x32
 8004ac4:	4a08      	ldr	r2, [pc, #32]	; (8004ae8 <UART_SetConfig+0x4e4>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	095b      	lsrs	r3, r3, #5
 8004acc:	f003 020f 	and.w	r2, r3, #15
 8004ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4422      	add	r2, r4
 8004ad8:	609a      	str	r2, [r3, #8]
}
 8004ada:	bf00      	nop
 8004adc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ae6:	bf00      	nop
 8004ae8:	51eb851f 	.word	0x51eb851f

08004aec <__errno>:
 8004aec:	4b01      	ldr	r3, [pc, #4]	; (8004af4 <__errno+0x8>)
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	2000000c 	.word	0x2000000c

08004af8 <__libc_init_array>:
 8004af8:	b570      	push	{r4, r5, r6, lr}
 8004afa:	4d0d      	ldr	r5, [pc, #52]	; (8004b30 <__libc_init_array+0x38>)
 8004afc:	4c0d      	ldr	r4, [pc, #52]	; (8004b34 <__libc_init_array+0x3c>)
 8004afe:	1b64      	subs	r4, r4, r5
 8004b00:	10a4      	asrs	r4, r4, #2
 8004b02:	2600      	movs	r6, #0
 8004b04:	42a6      	cmp	r6, r4
 8004b06:	d109      	bne.n	8004b1c <__libc_init_array+0x24>
 8004b08:	4d0b      	ldr	r5, [pc, #44]	; (8004b38 <__libc_init_array+0x40>)
 8004b0a:	4c0c      	ldr	r4, [pc, #48]	; (8004b3c <__libc_init_array+0x44>)
 8004b0c:	f005 fbde 	bl	800a2cc <_init>
 8004b10:	1b64      	subs	r4, r4, r5
 8004b12:	10a4      	asrs	r4, r4, #2
 8004b14:	2600      	movs	r6, #0
 8004b16:	42a6      	cmp	r6, r4
 8004b18:	d105      	bne.n	8004b26 <__libc_init_array+0x2e>
 8004b1a:	bd70      	pop	{r4, r5, r6, pc}
 8004b1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b20:	4798      	blx	r3
 8004b22:	3601      	adds	r6, #1
 8004b24:	e7ee      	b.n	8004b04 <__libc_init_array+0xc>
 8004b26:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b2a:	4798      	blx	r3
 8004b2c:	3601      	adds	r6, #1
 8004b2e:	e7f2      	b.n	8004b16 <__libc_init_array+0x1e>
 8004b30:	0800a820 	.word	0x0800a820
 8004b34:	0800a820 	.word	0x0800a820
 8004b38:	0800a820 	.word	0x0800a820
 8004b3c:	0800a824 	.word	0x0800a824

08004b40 <memset>:
 8004b40:	4402      	add	r2, r0
 8004b42:	4603      	mov	r3, r0
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d100      	bne.n	8004b4a <memset+0xa>
 8004b48:	4770      	bx	lr
 8004b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004b4e:	e7f9      	b.n	8004b44 <memset+0x4>

08004b50 <__cvt>:
 8004b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b54:	ec55 4b10 	vmov	r4, r5, d0
 8004b58:	2d00      	cmp	r5, #0
 8004b5a:	460e      	mov	r6, r1
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	462b      	mov	r3, r5
 8004b60:	bfbb      	ittet	lt
 8004b62:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004b66:	461d      	movlt	r5, r3
 8004b68:	2300      	movge	r3, #0
 8004b6a:	232d      	movlt	r3, #45	; 0x2d
 8004b6c:	700b      	strb	r3, [r1, #0]
 8004b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b70:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b74:	4691      	mov	r9, r2
 8004b76:	f023 0820 	bic.w	r8, r3, #32
 8004b7a:	bfbc      	itt	lt
 8004b7c:	4622      	movlt	r2, r4
 8004b7e:	4614      	movlt	r4, r2
 8004b80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b84:	d005      	beq.n	8004b92 <__cvt+0x42>
 8004b86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b8a:	d100      	bne.n	8004b8e <__cvt+0x3e>
 8004b8c:	3601      	adds	r6, #1
 8004b8e:	2102      	movs	r1, #2
 8004b90:	e000      	b.n	8004b94 <__cvt+0x44>
 8004b92:	2103      	movs	r1, #3
 8004b94:	ab03      	add	r3, sp, #12
 8004b96:	9301      	str	r3, [sp, #4]
 8004b98:	ab02      	add	r3, sp, #8
 8004b9a:	9300      	str	r3, [sp, #0]
 8004b9c:	ec45 4b10 	vmov	d0, r4, r5
 8004ba0:	4653      	mov	r3, sl
 8004ba2:	4632      	mov	r2, r6
 8004ba4:	f001 fde0 	bl	8006768 <_dtoa_r>
 8004ba8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004bac:	4607      	mov	r7, r0
 8004bae:	d102      	bne.n	8004bb6 <__cvt+0x66>
 8004bb0:	f019 0f01 	tst.w	r9, #1
 8004bb4:	d022      	beq.n	8004bfc <__cvt+0xac>
 8004bb6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004bba:	eb07 0906 	add.w	r9, r7, r6
 8004bbe:	d110      	bne.n	8004be2 <__cvt+0x92>
 8004bc0:	783b      	ldrb	r3, [r7, #0]
 8004bc2:	2b30      	cmp	r3, #48	; 0x30
 8004bc4:	d10a      	bne.n	8004bdc <__cvt+0x8c>
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2300      	movs	r3, #0
 8004bca:	4620      	mov	r0, r4
 8004bcc:	4629      	mov	r1, r5
 8004bce:	f7fb ff83 	bl	8000ad8 <__aeabi_dcmpeq>
 8004bd2:	b918      	cbnz	r0, 8004bdc <__cvt+0x8c>
 8004bd4:	f1c6 0601 	rsb	r6, r6, #1
 8004bd8:	f8ca 6000 	str.w	r6, [sl]
 8004bdc:	f8da 3000 	ldr.w	r3, [sl]
 8004be0:	4499      	add	r9, r3
 8004be2:	2200      	movs	r2, #0
 8004be4:	2300      	movs	r3, #0
 8004be6:	4620      	mov	r0, r4
 8004be8:	4629      	mov	r1, r5
 8004bea:	f7fb ff75 	bl	8000ad8 <__aeabi_dcmpeq>
 8004bee:	b108      	cbz	r0, 8004bf4 <__cvt+0xa4>
 8004bf0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004bf4:	2230      	movs	r2, #48	; 0x30
 8004bf6:	9b03      	ldr	r3, [sp, #12]
 8004bf8:	454b      	cmp	r3, r9
 8004bfa:	d307      	bcc.n	8004c0c <__cvt+0xbc>
 8004bfc:	9b03      	ldr	r3, [sp, #12]
 8004bfe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004c00:	1bdb      	subs	r3, r3, r7
 8004c02:	4638      	mov	r0, r7
 8004c04:	6013      	str	r3, [r2, #0]
 8004c06:	b004      	add	sp, #16
 8004c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c0c:	1c59      	adds	r1, r3, #1
 8004c0e:	9103      	str	r1, [sp, #12]
 8004c10:	701a      	strb	r2, [r3, #0]
 8004c12:	e7f0      	b.n	8004bf6 <__cvt+0xa6>

08004c14 <__exponent>:
 8004c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c16:	4603      	mov	r3, r0
 8004c18:	2900      	cmp	r1, #0
 8004c1a:	bfb8      	it	lt
 8004c1c:	4249      	neglt	r1, r1
 8004c1e:	f803 2b02 	strb.w	r2, [r3], #2
 8004c22:	bfb4      	ite	lt
 8004c24:	222d      	movlt	r2, #45	; 0x2d
 8004c26:	222b      	movge	r2, #43	; 0x2b
 8004c28:	2909      	cmp	r1, #9
 8004c2a:	7042      	strb	r2, [r0, #1]
 8004c2c:	dd2a      	ble.n	8004c84 <__exponent+0x70>
 8004c2e:	f10d 0407 	add.w	r4, sp, #7
 8004c32:	46a4      	mov	ip, r4
 8004c34:	270a      	movs	r7, #10
 8004c36:	46a6      	mov	lr, r4
 8004c38:	460a      	mov	r2, r1
 8004c3a:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c3e:	fb07 1516 	mls	r5, r7, r6, r1
 8004c42:	3530      	adds	r5, #48	; 0x30
 8004c44:	2a63      	cmp	r2, #99	; 0x63
 8004c46:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c4a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004c4e:	4631      	mov	r1, r6
 8004c50:	dcf1      	bgt.n	8004c36 <__exponent+0x22>
 8004c52:	3130      	adds	r1, #48	; 0x30
 8004c54:	f1ae 0502 	sub.w	r5, lr, #2
 8004c58:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004c5c:	1c44      	adds	r4, r0, #1
 8004c5e:	4629      	mov	r1, r5
 8004c60:	4561      	cmp	r1, ip
 8004c62:	d30a      	bcc.n	8004c7a <__exponent+0x66>
 8004c64:	f10d 0209 	add.w	r2, sp, #9
 8004c68:	eba2 020e 	sub.w	r2, r2, lr
 8004c6c:	4565      	cmp	r5, ip
 8004c6e:	bf88      	it	hi
 8004c70:	2200      	movhi	r2, #0
 8004c72:	4413      	add	r3, r2
 8004c74:	1a18      	subs	r0, r3, r0
 8004c76:	b003      	add	sp, #12
 8004c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c7e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004c82:	e7ed      	b.n	8004c60 <__exponent+0x4c>
 8004c84:	2330      	movs	r3, #48	; 0x30
 8004c86:	3130      	adds	r1, #48	; 0x30
 8004c88:	7083      	strb	r3, [r0, #2]
 8004c8a:	70c1      	strb	r1, [r0, #3]
 8004c8c:	1d03      	adds	r3, r0, #4
 8004c8e:	e7f1      	b.n	8004c74 <__exponent+0x60>

08004c90 <_printf_float>:
 8004c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c94:	ed2d 8b02 	vpush	{d8}
 8004c98:	b08d      	sub	sp, #52	; 0x34
 8004c9a:	460c      	mov	r4, r1
 8004c9c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004ca0:	4616      	mov	r6, r2
 8004ca2:	461f      	mov	r7, r3
 8004ca4:	4605      	mov	r5, r0
 8004ca6:	f002 febd 	bl	8007a24 <_localeconv_r>
 8004caa:	f8d0 a000 	ldr.w	sl, [r0]
 8004cae:	4650      	mov	r0, sl
 8004cb0:	f7fb fa96 	bl	80001e0 <strlen>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	930a      	str	r3, [sp, #40]	; 0x28
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	9305      	str	r3, [sp, #20]
 8004cbc:	f8d8 3000 	ldr.w	r3, [r8]
 8004cc0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004cc4:	3307      	adds	r3, #7
 8004cc6:	f023 0307 	bic.w	r3, r3, #7
 8004cca:	f103 0208 	add.w	r2, r3, #8
 8004cce:	f8c8 2000 	str.w	r2, [r8]
 8004cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004cda:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004cde:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ce2:	9307      	str	r3, [sp, #28]
 8004ce4:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ce8:	ee08 0a10 	vmov	s16, r0
 8004cec:	4b9f      	ldr	r3, [pc, #636]	; (8004f6c <_printf_float+0x2dc>)
 8004cee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8004cf6:	f7fb ff21 	bl	8000b3c <__aeabi_dcmpun>
 8004cfa:	bb88      	cbnz	r0, 8004d60 <_printf_float+0xd0>
 8004cfc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d00:	4b9a      	ldr	r3, [pc, #616]	; (8004f6c <_printf_float+0x2dc>)
 8004d02:	f04f 32ff 	mov.w	r2, #4294967295
 8004d06:	f7fb fefb 	bl	8000b00 <__aeabi_dcmple>
 8004d0a:	bb48      	cbnz	r0, 8004d60 <_printf_float+0xd0>
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	2300      	movs	r3, #0
 8004d10:	4640      	mov	r0, r8
 8004d12:	4649      	mov	r1, r9
 8004d14:	f7fb feea 	bl	8000aec <__aeabi_dcmplt>
 8004d18:	b110      	cbz	r0, 8004d20 <_printf_float+0x90>
 8004d1a:	232d      	movs	r3, #45	; 0x2d
 8004d1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d20:	4b93      	ldr	r3, [pc, #588]	; (8004f70 <_printf_float+0x2e0>)
 8004d22:	4894      	ldr	r0, [pc, #592]	; (8004f74 <_printf_float+0x2e4>)
 8004d24:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004d28:	bf94      	ite	ls
 8004d2a:	4698      	movls	r8, r3
 8004d2c:	4680      	movhi	r8, r0
 8004d2e:	2303      	movs	r3, #3
 8004d30:	6123      	str	r3, [r4, #16]
 8004d32:	9b05      	ldr	r3, [sp, #20]
 8004d34:	f023 0204 	bic.w	r2, r3, #4
 8004d38:	6022      	str	r2, [r4, #0]
 8004d3a:	f04f 0900 	mov.w	r9, #0
 8004d3e:	9700      	str	r7, [sp, #0]
 8004d40:	4633      	mov	r3, r6
 8004d42:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d44:	4621      	mov	r1, r4
 8004d46:	4628      	mov	r0, r5
 8004d48:	f000 f9d8 	bl	80050fc <_printf_common>
 8004d4c:	3001      	adds	r0, #1
 8004d4e:	f040 8090 	bne.w	8004e72 <_printf_float+0x1e2>
 8004d52:	f04f 30ff 	mov.w	r0, #4294967295
 8004d56:	b00d      	add	sp, #52	; 0x34
 8004d58:	ecbd 8b02 	vpop	{d8}
 8004d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d60:	4642      	mov	r2, r8
 8004d62:	464b      	mov	r3, r9
 8004d64:	4640      	mov	r0, r8
 8004d66:	4649      	mov	r1, r9
 8004d68:	f7fb fee8 	bl	8000b3c <__aeabi_dcmpun>
 8004d6c:	b140      	cbz	r0, 8004d80 <_printf_float+0xf0>
 8004d6e:	464b      	mov	r3, r9
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	bfbc      	itt	lt
 8004d74:	232d      	movlt	r3, #45	; 0x2d
 8004d76:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d7a:	487f      	ldr	r0, [pc, #508]	; (8004f78 <_printf_float+0x2e8>)
 8004d7c:	4b7f      	ldr	r3, [pc, #508]	; (8004f7c <_printf_float+0x2ec>)
 8004d7e:	e7d1      	b.n	8004d24 <_printf_float+0x94>
 8004d80:	6863      	ldr	r3, [r4, #4]
 8004d82:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004d86:	9206      	str	r2, [sp, #24]
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	d13f      	bne.n	8004e0c <_printf_float+0x17c>
 8004d8c:	2306      	movs	r3, #6
 8004d8e:	6063      	str	r3, [r4, #4]
 8004d90:	9b05      	ldr	r3, [sp, #20]
 8004d92:	6861      	ldr	r1, [r4, #4]
 8004d94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d98:	2300      	movs	r3, #0
 8004d9a:	9303      	str	r3, [sp, #12]
 8004d9c:	ab0a      	add	r3, sp, #40	; 0x28
 8004d9e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004da2:	ab09      	add	r3, sp, #36	; 0x24
 8004da4:	ec49 8b10 	vmov	d0, r8, r9
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	6022      	str	r2, [r4, #0]
 8004dac:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004db0:	4628      	mov	r0, r5
 8004db2:	f7ff fecd 	bl	8004b50 <__cvt>
 8004db6:	9b06      	ldr	r3, [sp, #24]
 8004db8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004dba:	2b47      	cmp	r3, #71	; 0x47
 8004dbc:	4680      	mov	r8, r0
 8004dbe:	d108      	bne.n	8004dd2 <_printf_float+0x142>
 8004dc0:	1cc8      	adds	r0, r1, #3
 8004dc2:	db02      	blt.n	8004dca <_printf_float+0x13a>
 8004dc4:	6863      	ldr	r3, [r4, #4]
 8004dc6:	4299      	cmp	r1, r3
 8004dc8:	dd41      	ble.n	8004e4e <_printf_float+0x1be>
 8004dca:	f1ab 0b02 	sub.w	fp, fp, #2
 8004dce:	fa5f fb8b 	uxtb.w	fp, fp
 8004dd2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004dd6:	d820      	bhi.n	8004e1a <_printf_float+0x18a>
 8004dd8:	3901      	subs	r1, #1
 8004dda:	465a      	mov	r2, fp
 8004ddc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004de0:	9109      	str	r1, [sp, #36]	; 0x24
 8004de2:	f7ff ff17 	bl	8004c14 <__exponent>
 8004de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004de8:	1813      	adds	r3, r2, r0
 8004dea:	2a01      	cmp	r2, #1
 8004dec:	4681      	mov	r9, r0
 8004dee:	6123      	str	r3, [r4, #16]
 8004df0:	dc02      	bgt.n	8004df8 <_printf_float+0x168>
 8004df2:	6822      	ldr	r2, [r4, #0]
 8004df4:	07d2      	lsls	r2, r2, #31
 8004df6:	d501      	bpl.n	8004dfc <_printf_float+0x16c>
 8004df8:	3301      	adds	r3, #1
 8004dfa:	6123      	str	r3, [r4, #16]
 8004dfc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d09c      	beq.n	8004d3e <_printf_float+0xae>
 8004e04:	232d      	movs	r3, #45	; 0x2d
 8004e06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e0a:	e798      	b.n	8004d3e <_printf_float+0xae>
 8004e0c:	9a06      	ldr	r2, [sp, #24]
 8004e0e:	2a47      	cmp	r2, #71	; 0x47
 8004e10:	d1be      	bne.n	8004d90 <_printf_float+0x100>
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1bc      	bne.n	8004d90 <_printf_float+0x100>
 8004e16:	2301      	movs	r3, #1
 8004e18:	e7b9      	b.n	8004d8e <_printf_float+0xfe>
 8004e1a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004e1e:	d118      	bne.n	8004e52 <_printf_float+0x1c2>
 8004e20:	2900      	cmp	r1, #0
 8004e22:	6863      	ldr	r3, [r4, #4]
 8004e24:	dd0b      	ble.n	8004e3e <_printf_float+0x1ae>
 8004e26:	6121      	str	r1, [r4, #16]
 8004e28:	b913      	cbnz	r3, 8004e30 <_printf_float+0x1a0>
 8004e2a:	6822      	ldr	r2, [r4, #0]
 8004e2c:	07d0      	lsls	r0, r2, #31
 8004e2e:	d502      	bpl.n	8004e36 <_printf_float+0x1a6>
 8004e30:	3301      	adds	r3, #1
 8004e32:	440b      	add	r3, r1
 8004e34:	6123      	str	r3, [r4, #16]
 8004e36:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e38:	f04f 0900 	mov.w	r9, #0
 8004e3c:	e7de      	b.n	8004dfc <_printf_float+0x16c>
 8004e3e:	b913      	cbnz	r3, 8004e46 <_printf_float+0x1b6>
 8004e40:	6822      	ldr	r2, [r4, #0]
 8004e42:	07d2      	lsls	r2, r2, #31
 8004e44:	d501      	bpl.n	8004e4a <_printf_float+0x1ba>
 8004e46:	3302      	adds	r3, #2
 8004e48:	e7f4      	b.n	8004e34 <_printf_float+0x1a4>
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e7f2      	b.n	8004e34 <_printf_float+0x1a4>
 8004e4e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004e52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e54:	4299      	cmp	r1, r3
 8004e56:	db05      	blt.n	8004e64 <_printf_float+0x1d4>
 8004e58:	6823      	ldr	r3, [r4, #0]
 8004e5a:	6121      	str	r1, [r4, #16]
 8004e5c:	07d8      	lsls	r0, r3, #31
 8004e5e:	d5ea      	bpl.n	8004e36 <_printf_float+0x1a6>
 8004e60:	1c4b      	adds	r3, r1, #1
 8004e62:	e7e7      	b.n	8004e34 <_printf_float+0x1a4>
 8004e64:	2900      	cmp	r1, #0
 8004e66:	bfd4      	ite	le
 8004e68:	f1c1 0202 	rsble	r2, r1, #2
 8004e6c:	2201      	movgt	r2, #1
 8004e6e:	4413      	add	r3, r2
 8004e70:	e7e0      	b.n	8004e34 <_printf_float+0x1a4>
 8004e72:	6823      	ldr	r3, [r4, #0]
 8004e74:	055a      	lsls	r2, r3, #21
 8004e76:	d407      	bmi.n	8004e88 <_printf_float+0x1f8>
 8004e78:	6923      	ldr	r3, [r4, #16]
 8004e7a:	4642      	mov	r2, r8
 8004e7c:	4631      	mov	r1, r6
 8004e7e:	4628      	mov	r0, r5
 8004e80:	47b8      	blx	r7
 8004e82:	3001      	adds	r0, #1
 8004e84:	d12c      	bne.n	8004ee0 <_printf_float+0x250>
 8004e86:	e764      	b.n	8004d52 <_printf_float+0xc2>
 8004e88:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e8c:	f240 80e0 	bls.w	8005050 <_printf_float+0x3c0>
 8004e90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e94:	2200      	movs	r2, #0
 8004e96:	2300      	movs	r3, #0
 8004e98:	f7fb fe1e 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	d034      	beq.n	8004f0a <_printf_float+0x27a>
 8004ea0:	4a37      	ldr	r2, [pc, #220]	; (8004f80 <_printf_float+0x2f0>)
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	47b8      	blx	r7
 8004eaa:	3001      	adds	r0, #1
 8004eac:	f43f af51 	beq.w	8004d52 <_printf_float+0xc2>
 8004eb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	db02      	blt.n	8004ebe <_printf_float+0x22e>
 8004eb8:	6823      	ldr	r3, [r4, #0]
 8004eba:	07d8      	lsls	r0, r3, #31
 8004ebc:	d510      	bpl.n	8004ee0 <_printf_float+0x250>
 8004ebe:	ee18 3a10 	vmov	r3, s16
 8004ec2:	4652      	mov	r2, sl
 8004ec4:	4631      	mov	r1, r6
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	47b8      	blx	r7
 8004eca:	3001      	adds	r0, #1
 8004ecc:	f43f af41 	beq.w	8004d52 <_printf_float+0xc2>
 8004ed0:	f04f 0800 	mov.w	r8, #0
 8004ed4:	f104 091a 	add.w	r9, r4, #26
 8004ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eda:	3b01      	subs	r3, #1
 8004edc:	4543      	cmp	r3, r8
 8004ede:	dc09      	bgt.n	8004ef4 <_printf_float+0x264>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	079b      	lsls	r3, r3, #30
 8004ee4:	f100 8105 	bmi.w	80050f2 <_printf_float+0x462>
 8004ee8:	68e0      	ldr	r0, [r4, #12]
 8004eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004eec:	4298      	cmp	r0, r3
 8004eee:	bfb8      	it	lt
 8004ef0:	4618      	movlt	r0, r3
 8004ef2:	e730      	b.n	8004d56 <_printf_float+0xc6>
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	464a      	mov	r2, r9
 8004ef8:	4631      	mov	r1, r6
 8004efa:	4628      	mov	r0, r5
 8004efc:	47b8      	blx	r7
 8004efe:	3001      	adds	r0, #1
 8004f00:	f43f af27 	beq.w	8004d52 <_printf_float+0xc2>
 8004f04:	f108 0801 	add.w	r8, r8, #1
 8004f08:	e7e6      	b.n	8004ed8 <_printf_float+0x248>
 8004f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	dc39      	bgt.n	8004f84 <_printf_float+0x2f4>
 8004f10:	4a1b      	ldr	r2, [pc, #108]	; (8004f80 <_printf_float+0x2f0>)
 8004f12:	2301      	movs	r3, #1
 8004f14:	4631      	mov	r1, r6
 8004f16:	4628      	mov	r0, r5
 8004f18:	47b8      	blx	r7
 8004f1a:	3001      	adds	r0, #1
 8004f1c:	f43f af19 	beq.w	8004d52 <_printf_float+0xc2>
 8004f20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f24:	4313      	orrs	r3, r2
 8004f26:	d102      	bne.n	8004f2e <_printf_float+0x29e>
 8004f28:	6823      	ldr	r3, [r4, #0]
 8004f2a:	07d9      	lsls	r1, r3, #31
 8004f2c:	d5d8      	bpl.n	8004ee0 <_printf_float+0x250>
 8004f2e:	ee18 3a10 	vmov	r3, s16
 8004f32:	4652      	mov	r2, sl
 8004f34:	4631      	mov	r1, r6
 8004f36:	4628      	mov	r0, r5
 8004f38:	47b8      	blx	r7
 8004f3a:	3001      	adds	r0, #1
 8004f3c:	f43f af09 	beq.w	8004d52 <_printf_float+0xc2>
 8004f40:	f04f 0900 	mov.w	r9, #0
 8004f44:	f104 0a1a 	add.w	sl, r4, #26
 8004f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f4a:	425b      	negs	r3, r3
 8004f4c:	454b      	cmp	r3, r9
 8004f4e:	dc01      	bgt.n	8004f54 <_printf_float+0x2c4>
 8004f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f52:	e792      	b.n	8004e7a <_printf_float+0x1ea>
 8004f54:	2301      	movs	r3, #1
 8004f56:	4652      	mov	r2, sl
 8004f58:	4631      	mov	r1, r6
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	47b8      	blx	r7
 8004f5e:	3001      	adds	r0, #1
 8004f60:	f43f aef7 	beq.w	8004d52 <_printf_float+0xc2>
 8004f64:	f109 0901 	add.w	r9, r9, #1
 8004f68:	e7ee      	b.n	8004f48 <_printf_float+0x2b8>
 8004f6a:	bf00      	nop
 8004f6c:	7fefffff 	.word	0x7fefffff
 8004f70:	0800a340 	.word	0x0800a340
 8004f74:	0800a344 	.word	0x0800a344
 8004f78:	0800a34c 	.word	0x0800a34c
 8004f7c:	0800a348 	.word	0x0800a348
 8004f80:	0800a350 	.word	0x0800a350
 8004f84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f86:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	bfa8      	it	ge
 8004f8c:	461a      	movge	r2, r3
 8004f8e:	2a00      	cmp	r2, #0
 8004f90:	4691      	mov	r9, r2
 8004f92:	dc37      	bgt.n	8005004 <_printf_float+0x374>
 8004f94:	f04f 0b00 	mov.w	fp, #0
 8004f98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f9c:	f104 021a 	add.w	r2, r4, #26
 8004fa0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fa2:	9305      	str	r3, [sp, #20]
 8004fa4:	eba3 0309 	sub.w	r3, r3, r9
 8004fa8:	455b      	cmp	r3, fp
 8004faa:	dc33      	bgt.n	8005014 <_printf_float+0x384>
 8004fac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	db3b      	blt.n	800502c <_printf_float+0x39c>
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	07da      	lsls	r2, r3, #31
 8004fb8:	d438      	bmi.n	800502c <_printf_float+0x39c>
 8004fba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fbc:	9a05      	ldr	r2, [sp, #20]
 8004fbe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fc0:	1a9a      	subs	r2, r3, r2
 8004fc2:	eba3 0901 	sub.w	r9, r3, r1
 8004fc6:	4591      	cmp	r9, r2
 8004fc8:	bfa8      	it	ge
 8004fca:	4691      	movge	r9, r2
 8004fcc:	f1b9 0f00 	cmp.w	r9, #0
 8004fd0:	dc35      	bgt.n	800503e <_printf_float+0x3ae>
 8004fd2:	f04f 0800 	mov.w	r8, #0
 8004fd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fda:	f104 0a1a 	add.w	sl, r4, #26
 8004fde:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fe2:	1a9b      	subs	r3, r3, r2
 8004fe4:	eba3 0309 	sub.w	r3, r3, r9
 8004fe8:	4543      	cmp	r3, r8
 8004fea:	f77f af79 	ble.w	8004ee0 <_printf_float+0x250>
 8004fee:	2301      	movs	r3, #1
 8004ff0:	4652      	mov	r2, sl
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	47b8      	blx	r7
 8004ff8:	3001      	adds	r0, #1
 8004ffa:	f43f aeaa 	beq.w	8004d52 <_printf_float+0xc2>
 8004ffe:	f108 0801 	add.w	r8, r8, #1
 8005002:	e7ec      	b.n	8004fde <_printf_float+0x34e>
 8005004:	4613      	mov	r3, r2
 8005006:	4631      	mov	r1, r6
 8005008:	4642      	mov	r2, r8
 800500a:	4628      	mov	r0, r5
 800500c:	47b8      	blx	r7
 800500e:	3001      	adds	r0, #1
 8005010:	d1c0      	bne.n	8004f94 <_printf_float+0x304>
 8005012:	e69e      	b.n	8004d52 <_printf_float+0xc2>
 8005014:	2301      	movs	r3, #1
 8005016:	4631      	mov	r1, r6
 8005018:	4628      	mov	r0, r5
 800501a:	9205      	str	r2, [sp, #20]
 800501c:	47b8      	blx	r7
 800501e:	3001      	adds	r0, #1
 8005020:	f43f ae97 	beq.w	8004d52 <_printf_float+0xc2>
 8005024:	9a05      	ldr	r2, [sp, #20]
 8005026:	f10b 0b01 	add.w	fp, fp, #1
 800502a:	e7b9      	b.n	8004fa0 <_printf_float+0x310>
 800502c:	ee18 3a10 	vmov	r3, s16
 8005030:	4652      	mov	r2, sl
 8005032:	4631      	mov	r1, r6
 8005034:	4628      	mov	r0, r5
 8005036:	47b8      	blx	r7
 8005038:	3001      	adds	r0, #1
 800503a:	d1be      	bne.n	8004fba <_printf_float+0x32a>
 800503c:	e689      	b.n	8004d52 <_printf_float+0xc2>
 800503e:	9a05      	ldr	r2, [sp, #20]
 8005040:	464b      	mov	r3, r9
 8005042:	4442      	add	r2, r8
 8005044:	4631      	mov	r1, r6
 8005046:	4628      	mov	r0, r5
 8005048:	47b8      	blx	r7
 800504a:	3001      	adds	r0, #1
 800504c:	d1c1      	bne.n	8004fd2 <_printf_float+0x342>
 800504e:	e680      	b.n	8004d52 <_printf_float+0xc2>
 8005050:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005052:	2a01      	cmp	r2, #1
 8005054:	dc01      	bgt.n	800505a <_printf_float+0x3ca>
 8005056:	07db      	lsls	r3, r3, #31
 8005058:	d538      	bpl.n	80050cc <_printf_float+0x43c>
 800505a:	2301      	movs	r3, #1
 800505c:	4642      	mov	r2, r8
 800505e:	4631      	mov	r1, r6
 8005060:	4628      	mov	r0, r5
 8005062:	47b8      	blx	r7
 8005064:	3001      	adds	r0, #1
 8005066:	f43f ae74 	beq.w	8004d52 <_printf_float+0xc2>
 800506a:	ee18 3a10 	vmov	r3, s16
 800506e:	4652      	mov	r2, sl
 8005070:	4631      	mov	r1, r6
 8005072:	4628      	mov	r0, r5
 8005074:	47b8      	blx	r7
 8005076:	3001      	adds	r0, #1
 8005078:	f43f ae6b 	beq.w	8004d52 <_printf_float+0xc2>
 800507c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005080:	2200      	movs	r2, #0
 8005082:	2300      	movs	r3, #0
 8005084:	f7fb fd28 	bl	8000ad8 <__aeabi_dcmpeq>
 8005088:	b9d8      	cbnz	r0, 80050c2 <_printf_float+0x432>
 800508a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800508c:	f108 0201 	add.w	r2, r8, #1
 8005090:	3b01      	subs	r3, #1
 8005092:	4631      	mov	r1, r6
 8005094:	4628      	mov	r0, r5
 8005096:	47b8      	blx	r7
 8005098:	3001      	adds	r0, #1
 800509a:	d10e      	bne.n	80050ba <_printf_float+0x42a>
 800509c:	e659      	b.n	8004d52 <_printf_float+0xc2>
 800509e:	2301      	movs	r3, #1
 80050a0:	4652      	mov	r2, sl
 80050a2:	4631      	mov	r1, r6
 80050a4:	4628      	mov	r0, r5
 80050a6:	47b8      	blx	r7
 80050a8:	3001      	adds	r0, #1
 80050aa:	f43f ae52 	beq.w	8004d52 <_printf_float+0xc2>
 80050ae:	f108 0801 	add.w	r8, r8, #1
 80050b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050b4:	3b01      	subs	r3, #1
 80050b6:	4543      	cmp	r3, r8
 80050b8:	dcf1      	bgt.n	800509e <_printf_float+0x40e>
 80050ba:	464b      	mov	r3, r9
 80050bc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80050c0:	e6dc      	b.n	8004e7c <_printf_float+0x1ec>
 80050c2:	f04f 0800 	mov.w	r8, #0
 80050c6:	f104 0a1a 	add.w	sl, r4, #26
 80050ca:	e7f2      	b.n	80050b2 <_printf_float+0x422>
 80050cc:	2301      	movs	r3, #1
 80050ce:	4642      	mov	r2, r8
 80050d0:	e7df      	b.n	8005092 <_printf_float+0x402>
 80050d2:	2301      	movs	r3, #1
 80050d4:	464a      	mov	r2, r9
 80050d6:	4631      	mov	r1, r6
 80050d8:	4628      	mov	r0, r5
 80050da:	47b8      	blx	r7
 80050dc:	3001      	adds	r0, #1
 80050de:	f43f ae38 	beq.w	8004d52 <_printf_float+0xc2>
 80050e2:	f108 0801 	add.w	r8, r8, #1
 80050e6:	68e3      	ldr	r3, [r4, #12]
 80050e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050ea:	1a5b      	subs	r3, r3, r1
 80050ec:	4543      	cmp	r3, r8
 80050ee:	dcf0      	bgt.n	80050d2 <_printf_float+0x442>
 80050f0:	e6fa      	b.n	8004ee8 <_printf_float+0x258>
 80050f2:	f04f 0800 	mov.w	r8, #0
 80050f6:	f104 0919 	add.w	r9, r4, #25
 80050fa:	e7f4      	b.n	80050e6 <_printf_float+0x456>

080050fc <_printf_common>:
 80050fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005100:	4616      	mov	r6, r2
 8005102:	4699      	mov	r9, r3
 8005104:	688a      	ldr	r2, [r1, #8]
 8005106:	690b      	ldr	r3, [r1, #16]
 8005108:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800510c:	4293      	cmp	r3, r2
 800510e:	bfb8      	it	lt
 8005110:	4613      	movlt	r3, r2
 8005112:	6033      	str	r3, [r6, #0]
 8005114:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005118:	4607      	mov	r7, r0
 800511a:	460c      	mov	r4, r1
 800511c:	b10a      	cbz	r2, 8005122 <_printf_common+0x26>
 800511e:	3301      	adds	r3, #1
 8005120:	6033      	str	r3, [r6, #0]
 8005122:	6823      	ldr	r3, [r4, #0]
 8005124:	0699      	lsls	r1, r3, #26
 8005126:	bf42      	ittt	mi
 8005128:	6833      	ldrmi	r3, [r6, #0]
 800512a:	3302      	addmi	r3, #2
 800512c:	6033      	strmi	r3, [r6, #0]
 800512e:	6825      	ldr	r5, [r4, #0]
 8005130:	f015 0506 	ands.w	r5, r5, #6
 8005134:	d106      	bne.n	8005144 <_printf_common+0x48>
 8005136:	f104 0a19 	add.w	sl, r4, #25
 800513a:	68e3      	ldr	r3, [r4, #12]
 800513c:	6832      	ldr	r2, [r6, #0]
 800513e:	1a9b      	subs	r3, r3, r2
 8005140:	42ab      	cmp	r3, r5
 8005142:	dc26      	bgt.n	8005192 <_printf_common+0x96>
 8005144:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005148:	1e13      	subs	r3, r2, #0
 800514a:	6822      	ldr	r2, [r4, #0]
 800514c:	bf18      	it	ne
 800514e:	2301      	movne	r3, #1
 8005150:	0692      	lsls	r2, r2, #26
 8005152:	d42b      	bmi.n	80051ac <_printf_common+0xb0>
 8005154:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005158:	4649      	mov	r1, r9
 800515a:	4638      	mov	r0, r7
 800515c:	47c0      	blx	r8
 800515e:	3001      	adds	r0, #1
 8005160:	d01e      	beq.n	80051a0 <_printf_common+0xa4>
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	68e5      	ldr	r5, [r4, #12]
 8005166:	6832      	ldr	r2, [r6, #0]
 8005168:	f003 0306 	and.w	r3, r3, #6
 800516c:	2b04      	cmp	r3, #4
 800516e:	bf08      	it	eq
 8005170:	1aad      	subeq	r5, r5, r2
 8005172:	68a3      	ldr	r3, [r4, #8]
 8005174:	6922      	ldr	r2, [r4, #16]
 8005176:	bf0c      	ite	eq
 8005178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800517c:	2500      	movne	r5, #0
 800517e:	4293      	cmp	r3, r2
 8005180:	bfc4      	itt	gt
 8005182:	1a9b      	subgt	r3, r3, r2
 8005184:	18ed      	addgt	r5, r5, r3
 8005186:	2600      	movs	r6, #0
 8005188:	341a      	adds	r4, #26
 800518a:	42b5      	cmp	r5, r6
 800518c:	d11a      	bne.n	80051c4 <_printf_common+0xc8>
 800518e:	2000      	movs	r0, #0
 8005190:	e008      	b.n	80051a4 <_printf_common+0xa8>
 8005192:	2301      	movs	r3, #1
 8005194:	4652      	mov	r2, sl
 8005196:	4649      	mov	r1, r9
 8005198:	4638      	mov	r0, r7
 800519a:	47c0      	blx	r8
 800519c:	3001      	adds	r0, #1
 800519e:	d103      	bne.n	80051a8 <_printf_common+0xac>
 80051a0:	f04f 30ff 	mov.w	r0, #4294967295
 80051a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051a8:	3501      	adds	r5, #1
 80051aa:	e7c6      	b.n	800513a <_printf_common+0x3e>
 80051ac:	18e1      	adds	r1, r4, r3
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	2030      	movs	r0, #48	; 0x30
 80051b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80051b6:	4422      	add	r2, r4
 80051b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80051bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80051c0:	3302      	adds	r3, #2
 80051c2:	e7c7      	b.n	8005154 <_printf_common+0x58>
 80051c4:	2301      	movs	r3, #1
 80051c6:	4622      	mov	r2, r4
 80051c8:	4649      	mov	r1, r9
 80051ca:	4638      	mov	r0, r7
 80051cc:	47c0      	blx	r8
 80051ce:	3001      	adds	r0, #1
 80051d0:	d0e6      	beq.n	80051a0 <_printf_common+0xa4>
 80051d2:	3601      	adds	r6, #1
 80051d4:	e7d9      	b.n	800518a <_printf_common+0x8e>
	...

080051d8 <_printf_i>:
 80051d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051dc:	7e0f      	ldrb	r7, [r1, #24]
 80051de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80051e0:	2f78      	cmp	r7, #120	; 0x78
 80051e2:	4691      	mov	r9, r2
 80051e4:	4680      	mov	r8, r0
 80051e6:	460c      	mov	r4, r1
 80051e8:	469a      	mov	sl, r3
 80051ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80051ee:	d807      	bhi.n	8005200 <_printf_i+0x28>
 80051f0:	2f62      	cmp	r7, #98	; 0x62
 80051f2:	d80a      	bhi.n	800520a <_printf_i+0x32>
 80051f4:	2f00      	cmp	r7, #0
 80051f6:	f000 80d8 	beq.w	80053aa <_printf_i+0x1d2>
 80051fa:	2f58      	cmp	r7, #88	; 0x58
 80051fc:	f000 80a3 	beq.w	8005346 <_printf_i+0x16e>
 8005200:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005204:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005208:	e03a      	b.n	8005280 <_printf_i+0xa8>
 800520a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800520e:	2b15      	cmp	r3, #21
 8005210:	d8f6      	bhi.n	8005200 <_printf_i+0x28>
 8005212:	a101      	add	r1, pc, #4	; (adr r1, 8005218 <_printf_i+0x40>)
 8005214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005218:	08005271 	.word	0x08005271
 800521c:	08005285 	.word	0x08005285
 8005220:	08005201 	.word	0x08005201
 8005224:	08005201 	.word	0x08005201
 8005228:	08005201 	.word	0x08005201
 800522c:	08005201 	.word	0x08005201
 8005230:	08005285 	.word	0x08005285
 8005234:	08005201 	.word	0x08005201
 8005238:	08005201 	.word	0x08005201
 800523c:	08005201 	.word	0x08005201
 8005240:	08005201 	.word	0x08005201
 8005244:	08005391 	.word	0x08005391
 8005248:	080052b5 	.word	0x080052b5
 800524c:	08005373 	.word	0x08005373
 8005250:	08005201 	.word	0x08005201
 8005254:	08005201 	.word	0x08005201
 8005258:	080053b3 	.word	0x080053b3
 800525c:	08005201 	.word	0x08005201
 8005260:	080052b5 	.word	0x080052b5
 8005264:	08005201 	.word	0x08005201
 8005268:	08005201 	.word	0x08005201
 800526c:	0800537b 	.word	0x0800537b
 8005270:	682b      	ldr	r3, [r5, #0]
 8005272:	1d1a      	adds	r2, r3, #4
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	602a      	str	r2, [r5, #0]
 8005278:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800527c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005280:	2301      	movs	r3, #1
 8005282:	e0a3      	b.n	80053cc <_printf_i+0x1f4>
 8005284:	6820      	ldr	r0, [r4, #0]
 8005286:	6829      	ldr	r1, [r5, #0]
 8005288:	0606      	lsls	r6, r0, #24
 800528a:	f101 0304 	add.w	r3, r1, #4
 800528e:	d50a      	bpl.n	80052a6 <_printf_i+0xce>
 8005290:	680e      	ldr	r6, [r1, #0]
 8005292:	602b      	str	r3, [r5, #0]
 8005294:	2e00      	cmp	r6, #0
 8005296:	da03      	bge.n	80052a0 <_printf_i+0xc8>
 8005298:	232d      	movs	r3, #45	; 0x2d
 800529a:	4276      	negs	r6, r6
 800529c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052a0:	485e      	ldr	r0, [pc, #376]	; (800541c <_printf_i+0x244>)
 80052a2:	230a      	movs	r3, #10
 80052a4:	e019      	b.n	80052da <_printf_i+0x102>
 80052a6:	680e      	ldr	r6, [r1, #0]
 80052a8:	602b      	str	r3, [r5, #0]
 80052aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052ae:	bf18      	it	ne
 80052b0:	b236      	sxthne	r6, r6
 80052b2:	e7ef      	b.n	8005294 <_printf_i+0xbc>
 80052b4:	682b      	ldr	r3, [r5, #0]
 80052b6:	6820      	ldr	r0, [r4, #0]
 80052b8:	1d19      	adds	r1, r3, #4
 80052ba:	6029      	str	r1, [r5, #0]
 80052bc:	0601      	lsls	r1, r0, #24
 80052be:	d501      	bpl.n	80052c4 <_printf_i+0xec>
 80052c0:	681e      	ldr	r6, [r3, #0]
 80052c2:	e002      	b.n	80052ca <_printf_i+0xf2>
 80052c4:	0646      	lsls	r6, r0, #25
 80052c6:	d5fb      	bpl.n	80052c0 <_printf_i+0xe8>
 80052c8:	881e      	ldrh	r6, [r3, #0]
 80052ca:	4854      	ldr	r0, [pc, #336]	; (800541c <_printf_i+0x244>)
 80052cc:	2f6f      	cmp	r7, #111	; 0x6f
 80052ce:	bf0c      	ite	eq
 80052d0:	2308      	moveq	r3, #8
 80052d2:	230a      	movne	r3, #10
 80052d4:	2100      	movs	r1, #0
 80052d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052da:	6865      	ldr	r5, [r4, #4]
 80052dc:	60a5      	str	r5, [r4, #8]
 80052de:	2d00      	cmp	r5, #0
 80052e0:	bfa2      	ittt	ge
 80052e2:	6821      	ldrge	r1, [r4, #0]
 80052e4:	f021 0104 	bicge.w	r1, r1, #4
 80052e8:	6021      	strge	r1, [r4, #0]
 80052ea:	b90e      	cbnz	r6, 80052f0 <_printf_i+0x118>
 80052ec:	2d00      	cmp	r5, #0
 80052ee:	d04d      	beq.n	800538c <_printf_i+0x1b4>
 80052f0:	4615      	mov	r5, r2
 80052f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80052f6:	fb03 6711 	mls	r7, r3, r1, r6
 80052fa:	5dc7      	ldrb	r7, [r0, r7]
 80052fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005300:	4637      	mov	r7, r6
 8005302:	42bb      	cmp	r3, r7
 8005304:	460e      	mov	r6, r1
 8005306:	d9f4      	bls.n	80052f2 <_printf_i+0x11a>
 8005308:	2b08      	cmp	r3, #8
 800530a:	d10b      	bne.n	8005324 <_printf_i+0x14c>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	07de      	lsls	r6, r3, #31
 8005310:	d508      	bpl.n	8005324 <_printf_i+0x14c>
 8005312:	6923      	ldr	r3, [r4, #16]
 8005314:	6861      	ldr	r1, [r4, #4]
 8005316:	4299      	cmp	r1, r3
 8005318:	bfde      	ittt	le
 800531a:	2330      	movle	r3, #48	; 0x30
 800531c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005320:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005324:	1b52      	subs	r2, r2, r5
 8005326:	6122      	str	r2, [r4, #16]
 8005328:	f8cd a000 	str.w	sl, [sp]
 800532c:	464b      	mov	r3, r9
 800532e:	aa03      	add	r2, sp, #12
 8005330:	4621      	mov	r1, r4
 8005332:	4640      	mov	r0, r8
 8005334:	f7ff fee2 	bl	80050fc <_printf_common>
 8005338:	3001      	adds	r0, #1
 800533a:	d14c      	bne.n	80053d6 <_printf_i+0x1fe>
 800533c:	f04f 30ff 	mov.w	r0, #4294967295
 8005340:	b004      	add	sp, #16
 8005342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005346:	4835      	ldr	r0, [pc, #212]	; (800541c <_printf_i+0x244>)
 8005348:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800534c:	6829      	ldr	r1, [r5, #0]
 800534e:	6823      	ldr	r3, [r4, #0]
 8005350:	f851 6b04 	ldr.w	r6, [r1], #4
 8005354:	6029      	str	r1, [r5, #0]
 8005356:	061d      	lsls	r5, r3, #24
 8005358:	d514      	bpl.n	8005384 <_printf_i+0x1ac>
 800535a:	07df      	lsls	r7, r3, #31
 800535c:	bf44      	itt	mi
 800535e:	f043 0320 	orrmi.w	r3, r3, #32
 8005362:	6023      	strmi	r3, [r4, #0]
 8005364:	b91e      	cbnz	r6, 800536e <_printf_i+0x196>
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	f023 0320 	bic.w	r3, r3, #32
 800536c:	6023      	str	r3, [r4, #0]
 800536e:	2310      	movs	r3, #16
 8005370:	e7b0      	b.n	80052d4 <_printf_i+0xfc>
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	f043 0320 	orr.w	r3, r3, #32
 8005378:	6023      	str	r3, [r4, #0]
 800537a:	2378      	movs	r3, #120	; 0x78
 800537c:	4828      	ldr	r0, [pc, #160]	; (8005420 <_printf_i+0x248>)
 800537e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005382:	e7e3      	b.n	800534c <_printf_i+0x174>
 8005384:	0659      	lsls	r1, r3, #25
 8005386:	bf48      	it	mi
 8005388:	b2b6      	uxthmi	r6, r6
 800538a:	e7e6      	b.n	800535a <_printf_i+0x182>
 800538c:	4615      	mov	r5, r2
 800538e:	e7bb      	b.n	8005308 <_printf_i+0x130>
 8005390:	682b      	ldr	r3, [r5, #0]
 8005392:	6826      	ldr	r6, [r4, #0]
 8005394:	6961      	ldr	r1, [r4, #20]
 8005396:	1d18      	adds	r0, r3, #4
 8005398:	6028      	str	r0, [r5, #0]
 800539a:	0635      	lsls	r5, r6, #24
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	d501      	bpl.n	80053a4 <_printf_i+0x1cc>
 80053a0:	6019      	str	r1, [r3, #0]
 80053a2:	e002      	b.n	80053aa <_printf_i+0x1d2>
 80053a4:	0670      	lsls	r0, r6, #25
 80053a6:	d5fb      	bpl.n	80053a0 <_printf_i+0x1c8>
 80053a8:	8019      	strh	r1, [r3, #0]
 80053aa:	2300      	movs	r3, #0
 80053ac:	6123      	str	r3, [r4, #16]
 80053ae:	4615      	mov	r5, r2
 80053b0:	e7ba      	b.n	8005328 <_printf_i+0x150>
 80053b2:	682b      	ldr	r3, [r5, #0]
 80053b4:	1d1a      	adds	r2, r3, #4
 80053b6:	602a      	str	r2, [r5, #0]
 80053b8:	681d      	ldr	r5, [r3, #0]
 80053ba:	6862      	ldr	r2, [r4, #4]
 80053bc:	2100      	movs	r1, #0
 80053be:	4628      	mov	r0, r5
 80053c0:	f7fa ff16 	bl	80001f0 <memchr>
 80053c4:	b108      	cbz	r0, 80053ca <_printf_i+0x1f2>
 80053c6:	1b40      	subs	r0, r0, r5
 80053c8:	6060      	str	r0, [r4, #4]
 80053ca:	6863      	ldr	r3, [r4, #4]
 80053cc:	6123      	str	r3, [r4, #16]
 80053ce:	2300      	movs	r3, #0
 80053d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053d4:	e7a8      	b.n	8005328 <_printf_i+0x150>
 80053d6:	6923      	ldr	r3, [r4, #16]
 80053d8:	462a      	mov	r2, r5
 80053da:	4649      	mov	r1, r9
 80053dc:	4640      	mov	r0, r8
 80053de:	47d0      	blx	sl
 80053e0:	3001      	adds	r0, #1
 80053e2:	d0ab      	beq.n	800533c <_printf_i+0x164>
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	079b      	lsls	r3, r3, #30
 80053e8:	d413      	bmi.n	8005412 <_printf_i+0x23a>
 80053ea:	68e0      	ldr	r0, [r4, #12]
 80053ec:	9b03      	ldr	r3, [sp, #12]
 80053ee:	4298      	cmp	r0, r3
 80053f0:	bfb8      	it	lt
 80053f2:	4618      	movlt	r0, r3
 80053f4:	e7a4      	b.n	8005340 <_printf_i+0x168>
 80053f6:	2301      	movs	r3, #1
 80053f8:	4632      	mov	r2, r6
 80053fa:	4649      	mov	r1, r9
 80053fc:	4640      	mov	r0, r8
 80053fe:	47d0      	blx	sl
 8005400:	3001      	adds	r0, #1
 8005402:	d09b      	beq.n	800533c <_printf_i+0x164>
 8005404:	3501      	adds	r5, #1
 8005406:	68e3      	ldr	r3, [r4, #12]
 8005408:	9903      	ldr	r1, [sp, #12]
 800540a:	1a5b      	subs	r3, r3, r1
 800540c:	42ab      	cmp	r3, r5
 800540e:	dcf2      	bgt.n	80053f6 <_printf_i+0x21e>
 8005410:	e7eb      	b.n	80053ea <_printf_i+0x212>
 8005412:	2500      	movs	r5, #0
 8005414:	f104 0619 	add.w	r6, r4, #25
 8005418:	e7f5      	b.n	8005406 <_printf_i+0x22e>
 800541a:	bf00      	nop
 800541c:	0800a352 	.word	0x0800a352
 8005420:	0800a363 	.word	0x0800a363

08005424 <_scanf_float>:
 8005424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005428:	b087      	sub	sp, #28
 800542a:	4617      	mov	r7, r2
 800542c:	9303      	str	r3, [sp, #12]
 800542e:	688b      	ldr	r3, [r1, #8]
 8005430:	1e5a      	subs	r2, r3, #1
 8005432:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005436:	bf83      	ittte	hi
 8005438:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800543c:	195b      	addhi	r3, r3, r5
 800543e:	9302      	strhi	r3, [sp, #8]
 8005440:	2300      	movls	r3, #0
 8005442:	bf86      	itte	hi
 8005444:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005448:	608b      	strhi	r3, [r1, #8]
 800544a:	9302      	strls	r3, [sp, #8]
 800544c:	680b      	ldr	r3, [r1, #0]
 800544e:	468b      	mov	fp, r1
 8005450:	2500      	movs	r5, #0
 8005452:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005456:	f84b 3b1c 	str.w	r3, [fp], #28
 800545a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800545e:	4680      	mov	r8, r0
 8005460:	460c      	mov	r4, r1
 8005462:	465e      	mov	r6, fp
 8005464:	46aa      	mov	sl, r5
 8005466:	46a9      	mov	r9, r5
 8005468:	9501      	str	r5, [sp, #4]
 800546a:	68a2      	ldr	r2, [r4, #8]
 800546c:	b152      	cbz	r2, 8005484 <_scanf_float+0x60>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	2b4e      	cmp	r3, #78	; 0x4e
 8005474:	d864      	bhi.n	8005540 <_scanf_float+0x11c>
 8005476:	2b40      	cmp	r3, #64	; 0x40
 8005478:	d83c      	bhi.n	80054f4 <_scanf_float+0xd0>
 800547a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800547e:	b2c8      	uxtb	r0, r1
 8005480:	280e      	cmp	r0, #14
 8005482:	d93a      	bls.n	80054fa <_scanf_float+0xd6>
 8005484:	f1b9 0f00 	cmp.w	r9, #0
 8005488:	d003      	beq.n	8005492 <_scanf_float+0x6e>
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005490:	6023      	str	r3, [r4, #0]
 8005492:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005496:	f1ba 0f01 	cmp.w	sl, #1
 800549a:	f200 8113 	bhi.w	80056c4 <_scanf_float+0x2a0>
 800549e:	455e      	cmp	r6, fp
 80054a0:	f200 8105 	bhi.w	80056ae <_scanf_float+0x28a>
 80054a4:	2501      	movs	r5, #1
 80054a6:	4628      	mov	r0, r5
 80054a8:	b007      	add	sp, #28
 80054aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80054b2:	2a0d      	cmp	r2, #13
 80054b4:	d8e6      	bhi.n	8005484 <_scanf_float+0x60>
 80054b6:	a101      	add	r1, pc, #4	; (adr r1, 80054bc <_scanf_float+0x98>)
 80054b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80054bc:	080055fb 	.word	0x080055fb
 80054c0:	08005485 	.word	0x08005485
 80054c4:	08005485 	.word	0x08005485
 80054c8:	08005485 	.word	0x08005485
 80054cc:	0800565b 	.word	0x0800565b
 80054d0:	08005633 	.word	0x08005633
 80054d4:	08005485 	.word	0x08005485
 80054d8:	08005485 	.word	0x08005485
 80054dc:	08005609 	.word	0x08005609
 80054e0:	08005485 	.word	0x08005485
 80054e4:	08005485 	.word	0x08005485
 80054e8:	08005485 	.word	0x08005485
 80054ec:	08005485 	.word	0x08005485
 80054f0:	080055c1 	.word	0x080055c1
 80054f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80054f8:	e7db      	b.n	80054b2 <_scanf_float+0x8e>
 80054fa:	290e      	cmp	r1, #14
 80054fc:	d8c2      	bhi.n	8005484 <_scanf_float+0x60>
 80054fe:	a001      	add	r0, pc, #4	; (adr r0, 8005504 <_scanf_float+0xe0>)
 8005500:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005504:	080055b3 	.word	0x080055b3
 8005508:	08005485 	.word	0x08005485
 800550c:	080055b3 	.word	0x080055b3
 8005510:	08005647 	.word	0x08005647
 8005514:	08005485 	.word	0x08005485
 8005518:	08005561 	.word	0x08005561
 800551c:	0800559d 	.word	0x0800559d
 8005520:	0800559d 	.word	0x0800559d
 8005524:	0800559d 	.word	0x0800559d
 8005528:	0800559d 	.word	0x0800559d
 800552c:	0800559d 	.word	0x0800559d
 8005530:	0800559d 	.word	0x0800559d
 8005534:	0800559d 	.word	0x0800559d
 8005538:	0800559d 	.word	0x0800559d
 800553c:	0800559d 	.word	0x0800559d
 8005540:	2b6e      	cmp	r3, #110	; 0x6e
 8005542:	d809      	bhi.n	8005558 <_scanf_float+0x134>
 8005544:	2b60      	cmp	r3, #96	; 0x60
 8005546:	d8b2      	bhi.n	80054ae <_scanf_float+0x8a>
 8005548:	2b54      	cmp	r3, #84	; 0x54
 800554a:	d077      	beq.n	800563c <_scanf_float+0x218>
 800554c:	2b59      	cmp	r3, #89	; 0x59
 800554e:	d199      	bne.n	8005484 <_scanf_float+0x60>
 8005550:	2d07      	cmp	r5, #7
 8005552:	d197      	bne.n	8005484 <_scanf_float+0x60>
 8005554:	2508      	movs	r5, #8
 8005556:	e029      	b.n	80055ac <_scanf_float+0x188>
 8005558:	2b74      	cmp	r3, #116	; 0x74
 800555a:	d06f      	beq.n	800563c <_scanf_float+0x218>
 800555c:	2b79      	cmp	r3, #121	; 0x79
 800555e:	e7f6      	b.n	800554e <_scanf_float+0x12a>
 8005560:	6821      	ldr	r1, [r4, #0]
 8005562:	05c8      	lsls	r0, r1, #23
 8005564:	d51a      	bpl.n	800559c <_scanf_float+0x178>
 8005566:	9b02      	ldr	r3, [sp, #8]
 8005568:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800556c:	6021      	str	r1, [r4, #0]
 800556e:	f109 0901 	add.w	r9, r9, #1
 8005572:	b11b      	cbz	r3, 800557c <_scanf_float+0x158>
 8005574:	3b01      	subs	r3, #1
 8005576:	3201      	adds	r2, #1
 8005578:	9302      	str	r3, [sp, #8]
 800557a:	60a2      	str	r2, [r4, #8]
 800557c:	68a3      	ldr	r3, [r4, #8]
 800557e:	3b01      	subs	r3, #1
 8005580:	60a3      	str	r3, [r4, #8]
 8005582:	6923      	ldr	r3, [r4, #16]
 8005584:	3301      	adds	r3, #1
 8005586:	6123      	str	r3, [r4, #16]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	3b01      	subs	r3, #1
 800558c:	2b00      	cmp	r3, #0
 800558e:	607b      	str	r3, [r7, #4]
 8005590:	f340 8084 	ble.w	800569c <_scanf_float+0x278>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	3301      	adds	r3, #1
 8005598:	603b      	str	r3, [r7, #0]
 800559a:	e766      	b.n	800546a <_scanf_float+0x46>
 800559c:	eb1a 0f05 	cmn.w	sl, r5
 80055a0:	f47f af70 	bne.w	8005484 <_scanf_float+0x60>
 80055a4:	6822      	ldr	r2, [r4, #0]
 80055a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80055aa:	6022      	str	r2, [r4, #0]
 80055ac:	f806 3b01 	strb.w	r3, [r6], #1
 80055b0:	e7e4      	b.n	800557c <_scanf_float+0x158>
 80055b2:	6822      	ldr	r2, [r4, #0]
 80055b4:	0610      	lsls	r0, r2, #24
 80055b6:	f57f af65 	bpl.w	8005484 <_scanf_float+0x60>
 80055ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055be:	e7f4      	b.n	80055aa <_scanf_float+0x186>
 80055c0:	f1ba 0f00 	cmp.w	sl, #0
 80055c4:	d10e      	bne.n	80055e4 <_scanf_float+0x1c0>
 80055c6:	f1b9 0f00 	cmp.w	r9, #0
 80055ca:	d10e      	bne.n	80055ea <_scanf_float+0x1c6>
 80055cc:	6822      	ldr	r2, [r4, #0]
 80055ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80055d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80055d6:	d108      	bne.n	80055ea <_scanf_float+0x1c6>
 80055d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80055dc:	6022      	str	r2, [r4, #0]
 80055de:	f04f 0a01 	mov.w	sl, #1
 80055e2:	e7e3      	b.n	80055ac <_scanf_float+0x188>
 80055e4:	f1ba 0f02 	cmp.w	sl, #2
 80055e8:	d055      	beq.n	8005696 <_scanf_float+0x272>
 80055ea:	2d01      	cmp	r5, #1
 80055ec:	d002      	beq.n	80055f4 <_scanf_float+0x1d0>
 80055ee:	2d04      	cmp	r5, #4
 80055f0:	f47f af48 	bne.w	8005484 <_scanf_float+0x60>
 80055f4:	3501      	adds	r5, #1
 80055f6:	b2ed      	uxtb	r5, r5
 80055f8:	e7d8      	b.n	80055ac <_scanf_float+0x188>
 80055fa:	f1ba 0f01 	cmp.w	sl, #1
 80055fe:	f47f af41 	bne.w	8005484 <_scanf_float+0x60>
 8005602:	f04f 0a02 	mov.w	sl, #2
 8005606:	e7d1      	b.n	80055ac <_scanf_float+0x188>
 8005608:	b97d      	cbnz	r5, 800562a <_scanf_float+0x206>
 800560a:	f1b9 0f00 	cmp.w	r9, #0
 800560e:	f47f af3c 	bne.w	800548a <_scanf_float+0x66>
 8005612:	6822      	ldr	r2, [r4, #0]
 8005614:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005618:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800561c:	f47f af39 	bne.w	8005492 <_scanf_float+0x6e>
 8005620:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005624:	6022      	str	r2, [r4, #0]
 8005626:	2501      	movs	r5, #1
 8005628:	e7c0      	b.n	80055ac <_scanf_float+0x188>
 800562a:	2d03      	cmp	r5, #3
 800562c:	d0e2      	beq.n	80055f4 <_scanf_float+0x1d0>
 800562e:	2d05      	cmp	r5, #5
 8005630:	e7de      	b.n	80055f0 <_scanf_float+0x1cc>
 8005632:	2d02      	cmp	r5, #2
 8005634:	f47f af26 	bne.w	8005484 <_scanf_float+0x60>
 8005638:	2503      	movs	r5, #3
 800563a:	e7b7      	b.n	80055ac <_scanf_float+0x188>
 800563c:	2d06      	cmp	r5, #6
 800563e:	f47f af21 	bne.w	8005484 <_scanf_float+0x60>
 8005642:	2507      	movs	r5, #7
 8005644:	e7b2      	b.n	80055ac <_scanf_float+0x188>
 8005646:	6822      	ldr	r2, [r4, #0]
 8005648:	0591      	lsls	r1, r2, #22
 800564a:	f57f af1b 	bpl.w	8005484 <_scanf_float+0x60>
 800564e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005652:	6022      	str	r2, [r4, #0]
 8005654:	f8cd 9004 	str.w	r9, [sp, #4]
 8005658:	e7a8      	b.n	80055ac <_scanf_float+0x188>
 800565a:	6822      	ldr	r2, [r4, #0]
 800565c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005660:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005664:	d006      	beq.n	8005674 <_scanf_float+0x250>
 8005666:	0550      	lsls	r0, r2, #21
 8005668:	f57f af0c 	bpl.w	8005484 <_scanf_float+0x60>
 800566c:	f1b9 0f00 	cmp.w	r9, #0
 8005670:	f43f af0f 	beq.w	8005492 <_scanf_float+0x6e>
 8005674:	0591      	lsls	r1, r2, #22
 8005676:	bf58      	it	pl
 8005678:	9901      	ldrpl	r1, [sp, #4]
 800567a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800567e:	bf58      	it	pl
 8005680:	eba9 0101 	subpl.w	r1, r9, r1
 8005684:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005688:	bf58      	it	pl
 800568a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800568e:	6022      	str	r2, [r4, #0]
 8005690:	f04f 0900 	mov.w	r9, #0
 8005694:	e78a      	b.n	80055ac <_scanf_float+0x188>
 8005696:	f04f 0a03 	mov.w	sl, #3
 800569a:	e787      	b.n	80055ac <_scanf_float+0x188>
 800569c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80056a0:	4639      	mov	r1, r7
 80056a2:	4640      	mov	r0, r8
 80056a4:	4798      	blx	r3
 80056a6:	2800      	cmp	r0, #0
 80056a8:	f43f aedf 	beq.w	800546a <_scanf_float+0x46>
 80056ac:	e6ea      	b.n	8005484 <_scanf_float+0x60>
 80056ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056b6:	463a      	mov	r2, r7
 80056b8:	4640      	mov	r0, r8
 80056ba:	4798      	blx	r3
 80056bc:	6923      	ldr	r3, [r4, #16]
 80056be:	3b01      	subs	r3, #1
 80056c0:	6123      	str	r3, [r4, #16]
 80056c2:	e6ec      	b.n	800549e <_scanf_float+0x7a>
 80056c4:	1e6b      	subs	r3, r5, #1
 80056c6:	2b06      	cmp	r3, #6
 80056c8:	d825      	bhi.n	8005716 <_scanf_float+0x2f2>
 80056ca:	2d02      	cmp	r5, #2
 80056cc:	d836      	bhi.n	800573c <_scanf_float+0x318>
 80056ce:	455e      	cmp	r6, fp
 80056d0:	f67f aee8 	bls.w	80054a4 <_scanf_float+0x80>
 80056d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056d8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056dc:	463a      	mov	r2, r7
 80056de:	4640      	mov	r0, r8
 80056e0:	4798      	blx	r3
 80056e2:	6923      	ldr	r3, [r4, #16]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	6123      	str	r3, [r4, #16]
 80056e8:	e7f1      	b.n	80056ce <_scanf_float+0x2aa>
 80056ea:	9802      	ldr	r0, [sp, #8]
 80056ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80056f4:	9002      	str	r0, [sp, #8]
 80056f6:	463a      	mov	r2, r7
 80056f8:	4640      	mov	r0, r8
 80056fa:	4798      	blx	r3
 80056fc:	6923      	ldr	r3, [r4, #16]
 80056fe:	3b01      	subs	r3, #1
 8005700:	6123      	str	r3, [r4, #16]
 8005702:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005706:	fa5f fa8a 	uxtb.w	sl, sl
 800570a:	f1ba 0f02 	cmp.w	sl, #2
 800570e:	d1ec      	bne.n	80056ea <_scanf_float+0x2c6>
 8005710:	3d03      	subs	r5, #3
 8005712:	b2ed      	uxtb	r5, r5
 8005714:	1b76      	subs	r6, r6, r5
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	05da      	lsls	r2, r3, #23
 800571a:	d52f      	bpl.n	800577c <_scanf_float+0x358>
 800571c:	055b      	lsls	r3, r3, #21
 800571e:	d510      	bpl.n	8005742 <_scanf_float+0x31e>
 8005720:	455e      	cmp	r6, fp
 8005722:	f67f aebf 	bls.w	80054a4 <_scanf_float+0x80>
 8005726:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800572a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800572e:	463a      	mov	r2, r7
 8005730:	4640      	mov	r0, r8
 8005732:	4798      	blx	r3
 8005734:	6923      	ldr	r3, [r4, #16]
 8005736:	3b01      	subs	r3, #1
 8005738:	6123      	str	r3, [r4, #16]
 800573a:	e7f1      	b.n	8005720 <_scanf_float+0x2fc>
 800573c:	46aa      	mov	sl, r5
 800573e:	9602      	str	r6, [sp, #8]
 8005740:	e7df      	b.n	8005702 <_scanf_float+0x2de>
 8005742:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005746:	6923      	ldr	r3, [r4, #16]
 8005748:	2965      	cmp	r1, #101	; 0x65
 800574a:	f103 33ff 	add.w	r3, r3, #4294967295
 800574e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005752:	6123      	str	r3, [r4, #16]
 8005754:	d00c      	beq.n	8005770 <_scanf_float+0x34c>
 8005756:	2945      	cmp	r1, #69	; 0x45
 8005758:	d00a      	beq.n	8005770 <_scanf_float+0x34c>
 800575a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800575e:	463a      	mov	r2, r7
 8005760:	4640      	mov	r0, r8
 8005762:	4798      	blx	r3
 8005764:	6923      	ldr	r3, [r4, #16]
 8005766:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800576a:	3b01      	subs	r3, #1
 800576c:	1eb5      	subs	r5, r6, #2
 800576e:	6123      	str	r3, [r4, #16]
 8005770:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005774:	463a      	mov	r2, r7
 8005776:	4640      	mov	r0, r8
 8005778:	4798      	blx	r3
 800577a:	462e      	mov	r6, r5
 800577c:	6825      	ldr	r5, [r4, #0]
 800577e:	f015 0510 	ands.w	r5, r5, #16
 8005782:	d159      	bne.n	8005838 <_scanf_float+0x414>
 8005784:	7035      	strb	r5, [r6, #0]
 8005786:	6823      	ldr	r3, [r4, #0]
 8005788:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800578c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005790:	d11b      	bne.n	80057ca <_scanf_float+0x3a6>
 8005792:	9b01      	ldr	r3, [sp, #4]
 8005794:	454b      	cmp	r3, r9
 8005796:	eba3 0209 	sub.w	r2, r3, r9
 800579a:	d123      	bne.n	80057e4 <_scanf_float+0x3c0>
 800579c:	2200      	movs	r2, #0
 800579e:	4659      	mov	r1, fp
 80057a0:	4640      	mov	r0, r8
 80057a2:	f000 fecb 	bl	800653c <_strtod_r>
 80057a6:	6822      	ldr	r2, [r4, #0]
 80057a8:	9b03      	ldr	r3, [sp, #12]
 80057aa:	f012 0f02 	tst.w	r2, #2
 80057ae:	ec57 6b10 	vmov	r6, r7, d0
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	d021      	beq.n	80057fa <_scanf_float+0x3d6>
 80057b6:	9903      	ldr	r1, [sp, #12]
 80057b8:	1d1a      	adds	r2, r3, #4
 80057ba:	600a      	str	r2, [r1, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	e9c3 6700 	strd	r6, r7, [r3]
 80057c2:	68e3      	ldr	r3, [r4, #12]
 80057c4:	3301      	adds	r3, #1
 80057c6:	60e3      	str	r3, [r4, #12]
 80057c8:	e66d      	b.n	80054a6 <_scanf_float+0x82>
 80057ca:	9b04      	ldr	r3, [sp, #16]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d0e5      	beq.n	800579c <_scanf_float+0x378>
 80057d0:	9905      	ldr	r1, [sp, #20]
 80057d2:	230a      	movs	r3, #10
 80057d4:	462a      	mov	r2, r5
 80057d6:	3101      	adds	r1, #1
 80057d8:	4640      	mov	r0, r8
 80057da:	f000 ff37 	bl	800664c <_strtol_r>
 80057de:	9b04      	ldr	r3, [sp, #16]
 80057e0:	9e05      	ldr	r6, [sp, #20]
 80057e2:	1ac2      	subs	r2, r0, r3
 80057e4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80057e8:	429e      	cmp	r6, r3
 80057ea:	bf28      	it	cs
 80057ec:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80057f0:	4912      	ldr	r1, [pc, #72]	; (800583c <_scanf_float+0x418>)
 80057f2:	4630      	mov	r0, r6
 80057f4:	f000 f860 	bl	80058b8 <siprintf>
 80057f8:	e7d0      	b.n	800579c <_scanf_float+0x378>
 80057fa:	9903      	ldr	r1, [sp, #12]
 80057fc:	f012 0f04 	tst.w	r2, #4
 8005800:	f103 0204 	add.w	r2, r3, #4
 8005804:	600a      	str	r2, [r1, #0]
 8005806:	d1d9      	bne.n	80057bc <_scanf_float+0x398>
 8005808:	f8d3 8000 	ldr.w	r8, [r3]
 800580c:	ee10 2a10 	vmov	r2, s0
 8005810:	ee10 0a10 	vmov	r0, s0
 8005814:	463b      	mov	r3, r7
 8005816:	4639      	mov	r1, r7
 8005818:	f7fb f990 	bl	8000b3c <__aeabi_dcmpun>
 800581c:	b128      	cbz	r0, 800582a <_scanf_float+0x406>
 800581e:	4808      	ldr	r0, [pc, #32]	; (8005840 <_scanf_float+0x41c>)
 8005820:	f000 f810 	bl	8005844 <nanf>
 8005824:	ed88 0a00 	vstr	s0, [r8]
 8005828:	e7cb      	b.n	80057c2 <_scanf_float+0x39e>
 800582a:	4630      	mov	r0, r6
 800582c:	4639      	mov	r1, r7
 800582e:	f7fb f9e3 	bl	8000bf8 <__aeabi_d2f>
 8005832:	f8c8 0000 	str.w	r0, [r8]
 8005836:	e7c4      	b.n	80057c2 <_scanf_float+0x39e>
 8005838:	2500      	movs	r5, #0
 800583a:	e634      	b.n	80054a6 <_scanf_float+0x82>
 800583c:	0800a374 	.word	0x0800a374
 8005840:	0800a780 	.word	0x0800a780

08005844 <nanf>:
 8005844:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800584c <nanf+0x8>
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	7fc00000 	.word	0x7fc00000

08005850 <sniprintf>:
 8005850:	b40c      	push	{r2, r3}
 8005852:	b530      	push	{r4, r5, lr}
 8005854:	4b17      	ldr	r3, [pc, #92]	; (80058b4 <sniprintf+0x64>)
 8005856:	1e0c      	subs	r4, r1, #0
 8005858:	681d      	ldr	r5, [r3, #0]
 800585a:	b09d      	sub	sp, #116	; 0x74
 800585c:	da08      	bge.n	8005870 <sniprintf+0x20>
 800585e:	238b      	movs	r3, #139	; 0x8b
 8005860:	602b      	str	r3, [r5, #0]
 8005862:	f04f 30ff 	mov.w	r0, #4294967295
 8005866:	b01d      	add	sp, #116	; 0x74
 8005868:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800586c:	b002      	add	sp, #8
 800586e:	4770      	bx	lr
 8005870:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005874:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005878:	bf14      	ite	ne
 800587a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800587e:	4623      	moveq	r3, r4
 8005880:	9304      	str	r3, [sp, #16]
 8005882:	9307      	str	r3, [sp, #28]
 8005884:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005888:	9002      	str	r0, [sp, #8]
 800588a:	9006      	str	r0, [sp, #24]
 800588c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005890:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005892:	ab21      	add	r3, sp, #132	; 0x84
 8005894:	a902      	add	r1, sp, #8
 8005896:	4628      	mov	r0, r5
 8005898:	9301      	str	r3, [sp, #4]
 800589a:	f002 ff03 	bl	80086a4 <_svfiprintf_r>
 800589e:	1c43      	adds	r3, r0, #1
 80058a0:	bfbc      	itt	lt
 80058a2:	238b      	movlt	r3, #139	; 0x8b
 80058a4:	602b      	strlt	r3, [r5, #0]
 80058a6:	2c00      	cmp	r4, #0
 80058a8:	d0dd      	beq.n	8005866 <sniprintf+0x16>
 80058aa:	9b02      	ldr	r3, [sp, #8]
 80058ac:	2200      	movs	r2, #0
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	e7d9      	b.n	8005866 <sniprintf+0x16>
 80058b2:	bf00      	nop
 80058b4:	2000000c 	.word	0x2000000c

080058b8 <siprintf>:
 80058b8:	b40e      	push	{r1, r2, r3}
 80058ba:	b500      	push	{lr}
 80058bc:	b09c      	sub	sp, #112	; 0x70
 80058be:	ab1d      	add	r3, sp, #116	; 0x74
 80058c0:	9002      	str	r0, [sp, #8]
 80058c2:	9006      	str	r0, [sp, #24]
 80058c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80058c8:	4809      	ldr	r0, [pc, #36]	; (80058f0 <siprintf+0x38>)
 80058ca:	9107      	str	r1, [sp, #28]
 80058cc:	9104      	str	r1, [sp, #16]
 80058ce:	4909      	ldr	r1, [pc, #36]	; (80058f4 <siprintf+0x3c>)
 80058d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80058d4:	9105      	str	r1, [sp, #20]
 80058d6:	6800      	ldr	r0, [r0, #0]
 80058d8:	9301      	str	r3, [sp, #4]
 80058da:	a902      	add	r1, sp, #8
 80058dc:	f002 fee2 	bl	80086a4 <_svfiprintf_r>
 80058e0:	9b02      	ldr	r3, [sp, #8]
 80058e2:	2200      	movs	r2, #0
 80058e4:	701a      	strb	r2, [r3, #0]
 80058e6:	b01c      	add	sp, #112	; 0x70
 80058e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80058ec:	b003      	add	sp, #12
 80058ee:	4770      	bx	lr
 80058f0:	2000000c 	.word	0x2000000c
 80058f4:	ffff0208 	.word	0xffff0208

080058f8 <sulp>:
 80058f8:	b570      	push	{r4, r5, r6, lr}
 80058fa:	4604      	mov	r4, r0
 80058fc:	460d      	mov	r5, r1
 80058fe:	ec45 4b10 	vmov	d0, r4, r5
 8005902:	4616      	mov	r6, r2
 8005904:	f002 fc2c 	bl	8008160 <__ulp>
 8005908:	ec51 0b10 	vmov	r0, r1, d0
 800590c:	b17e      	cbz	r6, 800592e <sulp+0x36>
 800590e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005912:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005916:	2b00      	cmp	r3, #0
 8005918:	dd09      	ble.n	800592e <sulp+0x36>
 800591a:	051b      	lsls	r3, r3, #20
 800591c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005920:	2400      	movs	r4, #0
 8005922:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005926:	4622      	mov	r2, r4
 8005928:	462b      	mov	r3, r5
 800592a:	f7fa fe6d 	bl	8000608 <__aeabi_dmul>
 800592e:	bd70      	pop	{r4, r5, r6, pc}

08005930 <_strtod_l>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	ed2d 8b02 	vpush	{d8}
 8005938:	b09d      	sub	sp, #116	; 0x74
 800593a:	461f      	mov	r7, r3
 800593c:	2300      	movs	r3, #0
 800593e:	9318      	str	r3, [sp, #96]	; 0x60
 8005940:	4ba2      	ldr	r3, [pc, #648]	; (8005bcc <_strtod_l+0x29c>)
 8005942:	9213      	str	r2, [sp, #76]	; 0x4c
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	9305      	str	r3, [sp, #20]
 8005948:	4604      	mov	r4, r0
 800594a:	4618      	mov	r0, r3
 800594c:	4688      	mov	r8, r1
 800594e:	f7fa fc47 	bl	80001e0 <strlen>
 8005952:	f04f 0a00 	mov.w	sl, #0
 8005956:	4605      	mov	r5, r0
 8005958:	f04f 0b00 	mov.w	fp, #0
 800595c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005960:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005962:	781a      	ldrb	r2, [r3, #0]
 8005964:	2a2b      	cmp	r2, #43	; 0x2b
 8005966:	d04e      	beq.n	8005a06 <_strtod_l+0xd6>
 8005968:	d83b      	bhi.n	80059e2 <_strtod_l+0xb2>
 800596a:	2a0d      	cmp	r2, #13
 800596c:	d834      	bhi.n	80059d8 <_strtod_l+0xa8>
 800596e:	2a08      	cmp	r2, #8
 8005970:	d834      	bhi.n	80059dc <_strtod_l+0xac>
 8005972:	2a00      	cmp	r2, #0
 8005974:	d03e      	beq.n	80059f4 <_strtod_l+0xc4>
 8005976:	2300      	movs	r3, #0
 8005978:	930a      	str	r3, [sp, #40]	; 0x28
 800597a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800597c:	7833      	ldrb	r3, [r6, #0]
 800597e:	2b30      	cmp	r3, #48	; 0x30
 8005980:	f040 80b0 	bne.w	8005ae4 <_strtod_l+0x1b4>
 8005984:	7873      	ldrb	r3, [r6, #1]
 8005986:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800598a:	2b58      	cmp	r3, #88	; 0x58
 800598c:	d168      	bne.n	8005a60 <_strtod_l+0x130>
 800598e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005990:	9301      	str	r3, [sp, #4]
 8005992:	ab18      	add	r3, sp, #96	; 0x60
 8005994:	9702      	str	r7, [sp, #8]
 8005996:	9300      	str	r3, [sp, #0]
 8005998:	4a8d      	ldr	r2, [pc, #564]	; (8005bd0 <_strtod_l+0x2a0>)
 800599a:	ab19      	add	r3, sp, #100	; 0x64
 800599c:	a917      	add	r1, sp, #92	; 0x5c
 800599e:	4620      	mov	r0, r4
 80059a0:	f001 fd38 	bl	8007414 <__gethex>
 80059a4:	f010 0707 	ands.w	r7, r0, #7
 80059a8:	4605      	mov	r5, r0
 80059aa:	d005      	beq.n	80059b8 <_strtod_l+0x88>
 80059ac:	2f06      	cmp	r7, #6
 80059ae:	d12c      	bne.n	8005a0a <_strtod_l+0xda>
 80059b0:	3601      	adds	r6, #1
 80059b2:	2300      	movs	r3, #0
 80059b4:	9617      	str	r6, [sp, #92]	; 0x5c
 80059b6:	930a      	str	r3, [sp, #40]	; 0x28
 80059b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	f040 8590 	bne.w	80064e0 <_strtod_l+0xbb0>
 80059c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059c2:	b1eb      	cbz	r3, 8005a00 <_strtod_l+0xd0>
 80059c4:	4652      	mov	r2, sl
 80059c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80059ca:	ec43 2b10 	vmov	d0, r2, r3
 80059ce:	b01d      	add	sp, #116	; 0x74
 80059d0:	ecbd 8b02 	vpop	{d8}
 80059d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d8:	2a20      	cmp	r2, #32
 80059da:	d1cc      	bne.n	8005976 <_strtod_l+0x46>
 80059dc:	3301      	adds	r3, #1
 80059de:	9317      	str	r3, [sp, #92]	; 0x5c
 80059e0:	e7be      	b.n	8005960 <_strtod_l+0x30>
 80059e2:	2a2d      	cmp	r2, #45	; 0x2d
 80059e4:	d1c7      	bne.n	8005976 <_strtod_l+0x46>
 80059e6:	2201      	movs	r2, #1
 80059e8:	920a      	str	r2, [sp, #40]	; 0x28
 80059ea:	1c5a      	adds	r2, r3, #1
 80059ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80059ee:	785b      	ldrb	r3, [r3, #1]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1c2      	bne.n	800597a <_strtod_l+0x4a>
 80059f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80059f6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f040 856e 	bne.w	80064dc <_strtod_l+0xbac>
 8005a00:	4652      	mov	r2, sl
 8005a02:	465b      	mov	r3, fp
 8005a04:	e7e1      	b.n	80059ca <_strtod_l+0x9a>
 8005a06:	2200      	movs	r2, #0
 8005a08:	e7ee      	b.n	80059e8 <_strtod_l+0xb8>
 8005a0a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005a0c:	b13a      	cbz	r2, 8005a1e <_strtod_l+0xee>
 8005a0e:	2135      	movs	r1, #53	; 0x35
 8005a10:	a81a      	add	r0, sp, #104	; 0x68
 8005a12:	f002 fcb0 	bl	8008376 <__copybits>
 8005a16:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f002 f86f 	bl	8007afc <_Bfree>
 8005a1e:	3f01      	subs	r7, #1
 8005a20:	2f04      	cmp	r7, #4
 8005a22:	d806      	bhi.n	8005a32 <_strtod_l+0x102>
 8005a24:	e8df f007 	tbb	[pc, r7]
 8005a28:	1714030a 	.word	0x1714030a
 8005a2c:	0a          	.byte	0x0a
 8005a2d:	00          	.byte	0x00
 8005a2e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005a32:	0728      	lsls	r0, r5, #28
 8005a34:	d5c0      	bpl.n	80059b8 <_strtod_l+0x88>
 8005a36:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005a3a:	e7bd      	b.n	80059b8 <_strtod_l+0x88>
 8005a3c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005a40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005a42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005a46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005a4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005a4e:	e7f0      	b.n	8005a32 <_strtod_l+0x102>
 8005a50:	f8df b180 	ldr.w	fp, [pc, #384]	; 8005bd4 <_strtod_l+0x2a4>
 8005a54:	e7ed      	b.n	8005a32 <_strtod_l+0x102>
 8005a56:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005a5a:	f04f 3aff 	mov.w	sl, #4294967295
 8005a5e:	e7e8      	b.n	8005a32 <_strtod_l+0x102>
 8005a60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a62:	1c5a      	adds	r2, r3, #1
 8005a64:	9217      	str	r2, [sp, #92]	; 0x5c
 8005a66:	785b      	ldrb	r3, [r3, #1]
 8005a68:	2b30      	cmp	r3, #48	; 0x30
 8005a6a:	d0f9      	beq.n	8005a60 <_strtod_l+0x130>
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d0a3      	beq.n	80059b8 <_strtod_l+0x88>
 8005a70:	2301      	movs	r3, #1
 8005a72:	f04f 0900 	mov.w	r9, #0
 8005a76:	9304      	str	r3, [sp, #16]
 8005a78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a7a:	9308      	str	r3, [sp, #32]
 8005a7c:	f8cd 901c 	str.w	r9, [sp, #28]
 8005a80:	464f      	mov	r7, r9
 8005a82:	220a      	movs	r2, #10
 8005a84:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005a86:	7806      	ldrb	r6, [r0, #0]
 8005a88:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005a8c:	b2d9      	uxtb	r1, r3
 8005a8e:	2909      	cmp	r1, #9
 8005a90:	d92a      	bls.n	8005ae8 <_strtod_l+0x1b8>
 8005a92:	9905      	ldr	r1, [sp, #20]
 8005a94:	462a      	mov	r2, r5
 8005a96:	f002 ff1f 	bl	80088d8 <strncmp>
 8005a9a:	b398      	cbz	r0, 8005b04 <_strtod_l+0x1d4>
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	4632      	mov	r2, r6
 8005aa0:	463d      	mov	r5, r7
 8005aa2:	9005      	str	r0, [sp, #20]
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2a65      	cmp	r2, #101	; 0x65
 8005aa8:	d001      	beq.n	8005aae <_strtod_l+0x17e>
 8005aaa:	2a45      	cmp	r2, #69	; 0x45
 8005aac:	d118      	bne.n	8005ae0 <_strtod_l+0x1b0>
 8005aae:	b91d      	cbnz	r5, 8005ab8 <_strtod_l+0x188>
 8005ab0:	9a04      	ldr	r2, [sp, #16]
 8005ab2:	4302      	orrs	r2, r0
 8005ab4:	d09e      	beq.n	80059f4 <_strtod_l+0xc4>
 8005ab6:	2500      	movs	r5, #0
 8005ab8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005abc:	f108 0201 	add.w	r2, r8, #1
 8005ac0:	9217      	str	r2, [sp, #92]	; 0x5c
 8005ac2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8005ac6:	2a2b      	cmp	r2, #43	; 0x2b
 8005ac8:	d075      	beq.n	8005bb6 <_strtod_l+0x286>
 8005aca:	2a2d      	cmp	r2, #45	; 0x2d
 8005acc:	d07b      	beq.n	8005bc6 <_strtod_l+0x296>
 8005ace:	f04f 0c00 	mov.w	ip, #0
 8005ad2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005ad6:	2909      	cmp	r1, #9
 8005ad8:	f240 8082 	bls.w	8005be0 <_strtod_l+0x2b0>
 8005adc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005ae0:	2600      	movs	r6, #0
 8005ae2:	e09d      	b.n	8005c20 <_strtod_l+0x2f0>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	e7c4      	b.n	8005a72 <_strtod_l+0x142>
 8005ae8:	2f08      	cmp	r7, #8
 8005aea:	bfd8      	it	le
 8005aec:	9907      	ldrle	r1, [sp, #28]
 8005aee:	f100 0001 	add.w	r0, r0, #1
 8005af2:	bfda      	itte	le
 8005af4:	fb02 3301 	mlale	r3, r2, r1, r3
 8005af8:	9307      	strle	r3, [sp, #28]
 8005afa:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005afe:	3701      	adds	r7, #1
 8005b00:	9017      	str	r0, [sp, #92]	; 0x5c
 8005b02:	e7bf      	b.n	8005a84 <_strtod_l+0x154>
 8005b04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b06:	195a      	adds	r2, r3, r5
 8005b08:	9217      	str	r2, [sp, #92]	; 0x5c
 8005b0a:	5d5a      	ldrb	r2, [r3, r5]
 8005b0c:	2f00      	cmp	r7, #0
 8005b0e:	d037      	beq.n	8005b80 <_strtod_l+0x250>
 8005b10:	9005      	str	r0, [sp, #20]
 8005b12:	463d      	mov	r5, r7
 8005b14:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005b18:	2b09      	cmp	r3, #9
 8005b1a:	d912      	bls.n	8005b42 <_strtod_l+0x212>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e7c2      	b.n	8005aa6 <_strtod_l+0x176>
 8005b20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b22:	1c5a      	adds	r2, r3, #1
 8005b24:	9217      	str	r2, [sp, #92]	; 0x5c
 8005b26:	785a      	ldrb	r2, [r3, #1]
 8005b28:	3001      	adds	r0, #1
 8005b2a:	2a30      	cmp	r2, #48	; 0x30
 8005b2c:	d0f8      	beq.n	8005b20 <_strtod_l+0x1f0>
 8005b2e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005b32:	2b08      	cmp	r3, #8
 8005b34:	f200 84d9 	bhi.w	80064ea <_strtod_l+0xbba>
 8005b38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b3a:	9005      	str	r0, [sp, #20]
 8005b3c:	2000      	movs	r0, #0
 8005b3e:	9308      	str	r3, [sp, #32]
 8005b40:	4605      	mov	r5, r0
 8005b42:	3a30      	subs	r2, #48	; 0x30
 8005b44:	f100 0301 	add.w	r3, r0, #1
 8005b48:	d014      	beq.n	8005b74 <_strtod_l+0x244>
 8005b4a:	9905      	ldr	r1, [sp, #20]
 8005b4c:	4419      	add	r1, r3
 8005b4e:	9105      	str	r1, [sp, #20]
 8005b50:	462b      	mov	r3, r5
 8005b52:	eb00 0e05 	add.w	lr, r0, r5
 8005b56:	210a      	movs	r1, #10
 8005b58:	4573      	cmp	r3, lr
 8005b5a:	d113      	bne.n	8005b84 <_strtod_l+0x254>
 8005b5c:	182b      	adds	r3, r5, r0
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	f105 0501 	add.w	r5, r5, #1
 8005b64:	4405      	add	r5, r0
 8005b66:	dc1c      	bgt.n	8005ba2 <_strtod_l+0x272>
 8005b68:	9907      	ldr	r1, [sp, #28]
 8005b6a:	230a      	movs	r3, #10
 8005b6c:	fb03 2301 	mla	r3, r3, r1, r2
 8005b70:	9307      	str	r3, [sp, #28]
 8005b72:	2300      	movs	r3, #0
 8005b74:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005b76:	1c51      	adds	r1, r2, #1
 8005b78:	9117      	str	r1, [sp, #92]	; 0x5c
 8005b7a:	7852      	ldrb	r2, [r2, #1]
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	e7c9      	b.n	8005b14 <_strtod_l+0x1e4>
 8005b80:	4638      	mov	r0, r7
 8005b82:	e7d2      	b.n	8005b2a <_strtod_l+0x1fa>
 8005b84:	2b08      	cmp	r3, #8
 8005b86:	dc04      	bgt.n	8005b92 <_strtod_l+0x262>
 8005b88:	9e07      	ldr	r6, [sp, #28]
 8005b8a:	434e      	muls	r6, r1
 8005b8c:	9607      	str	r6, [sp, #28]
 8005b8e:	3301      	adds	r3, #1
 8005b90:	e7e2      	b.n	8005b58 <_strtod_l+0x228>
 8005b92:	f103 0c01 	add.w	ip, r3, #1
 8005b96:	f1bc 0f10 	cmp.w	ip, #16
 8005b9a:	bfd8      	it	le
 8005b9c:	fb01 f909 	mulle.w	r9, r1, r9
 8005ba0:	e7f5      	b.n	8005b8e <_strtod_l+0x25e>
 8005ba2:	2d10      	cmp	r5, #16
 8005ba4:	bfdc      	itt	le
 8005ba6:	230a      	movle	r3, #10
 8005ba8:	fb03 2909 	mlale	r9, r3, r9, r2
 8005bac:	e7e1      	b.n	8005b72 <_strtod_l+0x242>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	9305      	str	r3, [sp, #20]
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e77c      	b.n	8005ab0 <_strtod_l+0x180>
 8005bb6:	f04f 0c00 	mov.w	ip, #0
 8005bba:	f108 0202 	add.w	r2, r8, #2
 8005bbe:	9217      	str	r2, [sp, #92]	; 0x5c
 8005bc0:	f898 2002 	ldrb.w	r2, [r8, #2]
 8005bc4:	e785      	b.n	8005ad2 <_strtod_l+0x1a2>
 8005bc6:	f04f 0c01 	mov.w	ip, #1
 8005bca:	e7f6      	b.n	8005bba <_strtod_l+0x28a>
 8005bcc:	0800a5c8 	.word	0x0800a5c8
 8005bd0:	0800a37c 	.word	0x0800a37c
 8005bd4:	7ff00000 	.word	0x7ff00000
 8005bd8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005bda:	1c51      	adds	r1, r2, #1
 8005bdc:	9117      	str	r1, [sp, #92]	; 0x5c
 8005bde:	7852      	ldrb	r2, [r2, #1]
 8005be0:	2a30      	cmp	r2, #48	; 0x30
 8005be2:	d0f9      	beq.n	8005bd8 <_strtod_l+0x2a8>
 8005be4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005be8:	2908      	cmp	r1, #8
 8005bea:	f63f af79 	bhi.w	8005ae0 <_strtod_l+0x1b0>
 8005bee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005bf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005bf4:	9206      	str	r2, [sp, #24]
 8005bf6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005bf8:	1c51      	adds	r1, r2, #1
 8005bfa:	9117      	str	r1, [sp, #92]	; 0x5c
 8005bfc:	7852      	ldrb	r2, [r2, #1]
 8005bfe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005c02:	2e09      	cmp	r6, #9
 8005c04:	d937      	bls.n	8005c76 <_strtod_l+0x346>
 8005c06:	9e06      	ldr	r6, [sp, #24]
 8005c08:	1b89      	subs	r1, r1, r6
 8005c0a:	2908      	cmp	r1, #8
 8005c0c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005c10:	dc02      	bgt.n	8005c18 <_strtod_l+0x2e8>
 8005c12:	4576      	cmp	r6, lr
 8005c14:	bfa8      	it	ge
 8005c16:	4676      	movge	r6, lr
 8005c18:	f1bc 0f00 	cmp.w	ip, #0
 8005c1c:	d000      	beq.n	8005c20 <_strtod_l+0x2f0>
 8005c1e:	4276      	negs	r6, r6
 8005c20:	2d00      	cmp	r5, #0
 8005c22:	d14d      	bne.n	8005cc0 <_strtod_l+0x390>
 8005c24:	9904      	ldr	r1, [sp, #16]
 8005c26:	4301      	orrs	r1, r0
 8005c28:	f47f aec6 	bne.w	80059b8 <_strtod_l+0x88>
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f47f aee1 	bne.w	80059f4 <_strtod_l+0xc4>
 8005c32:	2a69      	cmp	r2, #105	; 0x69
 8005c34:	d027      	beq.n	8005c86 <_strtod_l+0x356>
 8005c36:	dc24      	bgt.n	8005c82 <_strtod_l+0x352>
 8005c38:	2a49      	cmp	r2, #73	; 0x49
 8005c3a:	d024      	beq.n	8005c86 <_strtod_l+0x356>
 8005c3c:	2a4e      	cmp	r2, #78	; 0x4e
 8005c3e:	f47f aed9 	bne.w	80059f4 <_strtod_l+0xc4>
 8005c42:	499f      	ldr	r1, [pc, #636]	; (8005ec0 <_strtod_l+0x590>)
 8005c44:	a817      	add	r0, sp, #92	; 0x5c
 8005c46:	f001 fe3d 	bl	80078c4 <__match>
 8005c4a:	2800      	cmp	r0, #0
 8005c4c:	f43f aed2 	beq.w	80059f4 <_strtod_l+0xc4>
 8005c50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	2b28      	cmp	r3, #40	; 0x28
 8005c56:	d12d      	bne.n	8005cb4 <_strtod_l+0x384>
 8005c58:	499a      	ldr	r1, [pc, #616]	; (8005ec4 <_strtod_l+0x594>)
 8005c5a:	aa1a      	add	r2, sp, #104	; 0x68
 8005c5c:	a817      	add	r0, sp, #92	; 0x5c
 8005c5e:	f001 fe45 	bl	80078ec <__hexnan>
 8005c62:	2805      	cmp	r0, #5
 8005c64:	d126      	bne.n	8005cb4 <_strtod_l+0x384>
 8005c66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c68:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005c6c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005c70:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005c74:	e6a0      	b.n	80059b8 <_strtod_l+0x88>
 8005c76:	210a      	movs	r1, #10
 8005c78:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005c7c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005c80:	e7b9      	b.n	8005bf6 <_strtod_l+0x2c6>
 8005c82:	2a6e      	cmp	r2, #110	; 0x6e
 8005c84:	e7db      	b.n	8005c3e <_strtod_l+0x30e>
 8005c86:	4990      	ldr	r1, [pc, #576]	; (8005ec8 <_strtod_l+0x598>)
 8005c88:	a817      	add	r0, sp, #92	; 0x5c
 8005c8a:	f001 fe1b 	bl	80078c4 <__match>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	f43f aeb0 	beq.w	80059f4 <_strtod_l+0xc4>
 8005c94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005c96:	498d      	ldr	r1, [pc, #564]	; (8005ecc <_strtod_l+0x59c>)
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	a817      	add	r0, sp, #92	; 0x5c
 8005c9c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005c9e:	f001 fe11 	bl	80078c4 <__match>
 8005ca2:	b910      	cbnz	r0, 8005caa <_strtod_l+0x37a>
 8005ca4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	9317      	str	r3, [sp, #92]	; 0x5c
 8005caa:	f8df b230 	ldr.w	fp, [pc, #560]	; 8005edc <_strtod_l+0x5ac>
 8005cae:	f04f 0a00 	mov.w	sl, #0
 8005cb2:	e681      	b.n	80059b8 <_strtod_l+0x88>
 8005cb4:	4886      	ldr	r0, [pc, #536]	; (8005ed0 <_strtod_l+0x5a0>)
 8005cb6:	f002 fdf7 	bl	80088a8 <nan>
 8005cba:	ec5b ab10 	vmov	sl, fp, d0
 8005cbe:	e67b      	b.n	80059b8 <_strtod_l+0x88>
 8005cc0:	9b05      	ldr	r3, [sp, #20]
 8005cc2:	9807      	ldr	r0, [sp, #28]
 8005cc4:	1af3      	subs	r3, r6, r3
 8005cc6:	2f00      	cmp	r7, #0
 8005cc8:	bf08      	it	eq
 8005cca:	462f      	moveq	r7, r5
 8005ccc:	2d10      	cmp	r5, #16
 8005cce:	9306      	str	r3, [sp, #24]
 8005cd0:	46a8      	mov	r8, r5
 8005cd2:	bfa8      	it	ge
 8005cd4:	f04f 0810 	movge.w	r8, #16
 8005cd8:	f7fa fc1c 	bl	8000514 <__aeabi_ui2d>
 8005cdc:	2d09      	cmp	r5, #9
 8005cde:	4682      	mov	sl, r0
 8005ce0:	468b      	mov	fp, r1
 8005ce2:	dd13      	ble.n	8005d0c <_strtod_l+0x3dc>
 8005ce4:	4b7b      	ldr	r3, [pc, #492]	; (8005ed4 <_strtod_l+0x5a4>)
 8005ce6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005cea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005cee:	f7fa fc8b 	bl	8000608 <__aeabi_dmul>
 8005cf2:	4682      	mov	sl, r0
 8005cf4:	4648      	mov	r0, r9
 8005cf6:	468b      	mov	fp, r1
 8005cf8:	f7fa fc0c 	bl	8000514 <__aeabi_ui2d>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	460b      	mov	r3, r1
 8005d00:	4650      	mov	r0, sl
 8005d02:	4659      	mov	r1, fp
 8005d04:	f7fa faca 	bl	800029c <__adddf3>
 8005d08:	4682      	mov	sl, r0
 8005d0a:	468b      	mov	fp, r1
 8005d0c:	2d0f      	cmp	r5, #15
 8005d0e:	dc38      	bgt.n	8005d82 <_strtod_l+0x452>
 8005d10:	9b06      	ldr	r3, [sp, #24]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	f43f ae50 	beq.w	80059b8 <_strtod_l+0x88>
 8005d18:	dd24      	ble.n	8005d64 <_strtod_l+0x434>
 8005d1a:	2b16      	cmp	r3, #22
 8005d1c:	dc0b      	bgt.n	8005d36 <_strtod_l+0x406>
 8005d1e:	496d      	ldr	r1, [pc, #436]	; (8005ed4 <_strtod_l+0x5a4>)
 8005d20:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005d24:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d28:	4652      	mov	r2, sl
 8005d2a:	465b      	mov	r3, fp
 8005d2c:	f7fa fc6c 	bl	8000608 <__aeabi_dmul>
 8005d30:	4682      	mov	sl, r0
 8005d32:	468b      	mov	fp, r1
 8005d34:	e640      	b.n	80059b8 <_strtod_l+0x88>
 8005d36:	9a06      	ldr	r2, [sp, #24]
 8005d38:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	db20      	blt.n	8005d82 <_strtod_l+0x452>
 8005d40:	4c64      	ldr	r4, [pc, #400]	; (8005ed4 <_strtod_l+0x5a4>)
 8005d42:	f1c5 050f 	rsb	r5, r5, #15
 8005d46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005d4a:	4652      	mov	r2, sl
 8005d4c:	465b      	mov	r3, fp
 8005d4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d52:	f7fa fc59 	bl	8000608 <__aeabi_dmul>
 8005d56:	9b06      	ldr	r3, [sp, #24]
 8005d58:	1b5d      	subs	r5, r3, r5
 8005d5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005d5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005d62:	e7e3      	b.n	8005d2c <_strtod_l+0x3fc>
 8005d64:	9b06      	ldr	r3, [sp, #24]
 8005d66:	3316      	adds	r3, #22
 8005d68:	db0b      	blt.n	8005d82 <_strtod_l+0x452>
 8005d6a:	9b05      	ldr	r3, [sp, #20]
 8005d6c:	1b9e      	subs	r6, r3, r6
 8005d6e:	4b59      	ldr	r3, [pc, #356]	; (8005ed4 <_strtod_l+0x5a4>)
 8005d70:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005d74:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005d78:	4650      	mov	r0, sl
 8005d7a:	4659      	mov	r1, fp
 8005d7c:	f7fa fd6e 	bl	800085c <__aeabi_ddiv>
 8005d80:	e7d6      	b.n	8005d30 <_strtod_l+0x400>
 8005d82:	9b06      	ldr	r3, [sp, #24]
 8005d84:	eba5 0808 	sub.w	r8, r5, r8
 8005d88:	4498      	add	r8, r3
 8005d8a:	f1b8 0f00 	cmp.w	r8, #0
 8005d8e:	dd74      	ble.n	8005e7a <_strtod_l+0x54a>
 8005d90:	f018 030f 	ands.w	r3, r8, #15
 8005d94:	d00a      	beq.n	8005dac <_strtod_l+0x47c>
 8005d96:	494f      	ldr	r1, [pc, #316]	; (8005ed4 <_strtod_l+0x5a4>)
 8005d98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005d9c:	4652      	mov	r2, sl
 8005d9e:	465b      	mov	r3, fp
 8005da0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005da4:	f7fa fc30 	bl	8000608 <__aeabi_dmul>
 8005da8:	4682      	mov	sl, r0
 8005daa:	468b      	mov	fp, r1
 8005dac:	f038 080f 	bics.w	r8, r8, #15
 8005db0:	d04f      	beq.n	8005e52 <_strtod_l+0x522>
 8005db2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005db6:	dd22      	ble.n	8005dfe <_strtod_l+0x4ce>
 8005db8:	2500      	movs	r5, #0
 8005dba:	462e      	mov	r6, r5
 8005dbc:	9507      	str	r5, [sp, #28]
 8005dbe:	9505      	str	r5, [sp, #20]
 8005dc0:	2322      	movs	r3, #34	; 0x22
 8005dc2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8005edc <_strtod_l+0x5ac>
 8005dc6:	6023      	str	r3, [r4, #0]
 8005dc8:	f04f 0a00 	mov.w	sl, #0
 8005dcc:	9b07      	ldr	r3, [sp, #28]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f43f adf2 	beq.w	80059b8 <_strtod_l+0x88>
 8005dd4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005dd6:	4620      	mov	r0, r4
 8005dd8:	f001 fe90 	bl	8007afc <_Bfree>
 8005ddc:	9905      	ldr	r1, [sp, #20]
 8005dde:	4620      	mov	r0, r4
 8005de0:	f001 fe8c 	bl	8007afc <_Bfree>
 8005de4:	4631      	mov	r1, r6
 8005de6:	4620      	mov	r0, r4
 8005de8:	f001 fe88 	bl	8007afc <_Bfree>
 8005dec:	9907      	ldr	r1, [sp, #28]
 8005dee:	4620      	mov	r0, r4
 8005df0:	f001 fe84 	bl	8007afc <_Bfree>
 8005df4:	4629      	mov	r1, r5
 8005df6:	4620      	mov	r0, r4
 8005df8:	f001 fe80 	bl	8007afc <_Bfree>
 8005dfc:	e5dc      	b.n	80059b8 <_strtod_l+0x88>
 8005dfe:	4b36      	ldr	r3, [pc, #216]	; (8005ed8 <_strtod_l+0x5a8>)
 8005e00:	9304      	str	r3, [sp, #16]
 8005e02:	2300      	movs	r3, #0
 8005e04:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005e08:	4650      	mov	r0, sl
 8005e0a:	4659      	mov	r1, fp
 8005e0c:	4699      	mov	r9, r3
 8005e0e:	f1b8 0f01 	cmp.w	r8, #1
 8005e12:	dc21      	bgt.n	8005e58 <_strtod_l+0x528>
 8005e14:	b10b      	cbz	r3, 8005e1a <_strtod_l+0x4ea>
 8005e16:	4682      	mov	sl, r0
 8005e18:	468b      	mov	fp, r1
 8005e1a:	4b2f      	ldr	r3, [pc, #188]	; (8005ed8 <_strtod_l+0x5a8>)
 8005e1c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005e20:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005e24:	4652      	mov	r2, sl
 8005e26:	465b      	mov	r3, fp
 8005e28:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005e2c:	f7fa fbec 	bl	8000608 <__aeabi_dmul>
 8005e30:	4b2a      	ldr	r3, [pc, #168]	; (8005edc <_strtod_l+0x5ac>)
 8005e32:	460a      	mov	r2, r1
 8005e34:	400b      	ands	r3, r1
 8005e36:	492a      	ldr	r1, [pc, #168]	; (8005ee0 <_strtod_l+0x5b0>)
 8005e38:	428b      	cmp	r3, r1
 8005e3a:	4682      	mov	sl, r0
 8005e3c:	d8bc      	bhi.n	8005db8 <_strtod_l+0x488>
 8005e3e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005e42:	428b      	cmp	r3, r1
 8005e44:	bf86      	itte	hi
 8005e46:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005ee4 <_strtod_l+0x5b4>
 8005e4a:	f04f 3aff 	movhi.w	sl, #4294967295
 8005e4e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005e52:	2300      	movs	r3, #0
 8005e54:	9304      	str	r3, [sp, #16]
 8005e56:	e084      	b.n	8005f62 <_strtod_l+0x632>
 8005e58:	f018 0f01 	tst.w	r8, #1
 8005e5c:	d005      	beq.n	8005e6a <_strtod_l+0x53a>
 8005e5e:	9b04      	ldr	r3, [sp, #16]
 8005e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e64:	f7fa fbd0 	bl	8000608 <__aeabi_dmul>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	9a04      	ldr	r2, [sp, #16]
 8005e6c:	3208      	adds	r2, #8
 8005e6e:	f109 0901 	add.w	r9, r9, #1
 8005e72:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005e76:	9204      	str	r2, [sp, #16]
 8005e78:	e7c9      	b.n	8005e0e <_strtod_l+0x4de>
 8005e7a:	d0ea      	beq.n	8005e52 <_strtod_l+0x522>
 8005e7c:	f1c8 0800 	rsb	r8, r8, #0
 8005e80:	f018 020f 	ands.w	r2, r8, #15
 8005e84:	d00a      	beq.n	8005e9c <_strtod_l+0x56c>
 8005e86:	4b13      	ldr	r3, [pc, #76]	; (8005ed4 <_strtod_l+0x5a4>)
 8005e88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e8c:	4650      	mov	r0, sl
 8005e8e:	4659      	mov	r1, fp
 8005e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e94:	f7fa fce2 	bl	800085c <__aeabi_ddiv>
 8005e98:	4682      	mov	sl, r0
 8005e9a:	468b      	mov	fp, r1
 8005e9c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005ea0:	d0d7      	beq.n	8005e52 <_strtod_l+0x522>
 8005ea2:	f1b8 0f1f 	cmp.w	r8, #31
 8005ea6:	dd1f      	ble.n	8005ee8 <_strtod_l+0x5b8>
 8005ea8:	2500      	movs	r5, #0
 8005eaa:	462e      	mov	r6, r5
 8005eac:	9507      	str	r5, [sp, #28]
 8005eae:	9505      	str	r5, [sp, #20]
 8005eb0:	2322      	movs	r3, #34	; 0x22
 8005eb2:	f04f 0a00 	mov.w	sl, #0
 8005eb6:	f04f 0b00 	mov.w	fp, #0
 8005eba:	6023      	str	r3, [r4, #0]
 8005ebc:	e786      	b.n	8005dcc <_strtod_l+0x49c>
 8005ebe:	bf00      	nop
 8005ec0:	0800a34d 	.word	0x0800a34d
 8005ec4:	0800a390 	.word	0x0800a390
 8005ec8:	0800a345 	.word	0x0800a345
 8005ecc:	0800a4d4 	.word	0x0800a4d4
 8005ed0:	0800a780 	.word	0x0800a780
 8005ed4:	0800a660 	.word	0x0800a660
 8005ed8:	0800a638 	.word	0x0800a638
 8005edc:	7ff00000 	.word	0x7ff00000
 8005ee0:	7ca00000 	.word	0x7ca00000
 8005ee4:	7fefffff 	.word	0x7fefffff
 8005ee8:	f018 0310 	ands.w	r3, r8, #16
 8005eec:	bf18      	it	ne
 8005eee:	236a      	movne	r3, #106	; 0x6a
 8005ef0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80062a0 <_strtod_l+0x970>
 8005ef4:	9304      	str	r3, [sp, #16]
 8005ef6:	4650      	mov	r0, sl
 8005ef8:	4659      	mov	r1, fp
 8005efa:	2300      	movs	r3, #0
 8005efc:	f018 0f01 	tst.w	r8, #1
 8005f00:	d004      	beq.n	8005f0c <_strtod_l+0x5dc>
 8005f02:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005f06:	f7fa fb7f 	bl	8000608 <__aeabi_dmul>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005f10:	f109 0908 	add.w	r9, r9, #8
 8005f14:	d1f2      	bne.n	8005efc <_strtod_l+0x5cc>
 8005f16:	b10b      	cbz	r3, 8005f1c <_strtod_l+0x5ec>
 8005f18:	4682      	mov	sl, r0
 8005f1a:	468b      	mov	fp, r1
 8005f1c:	9b04      	ldr	r3, [sp, #16]
 8005f1e:	b1c3      	cbz	r3, 8005f52 <_strtod_l+0x622>
 8005f20:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005f24:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	4659      	mov	r1, fp
 8005f2c:	dd11      	ble.n	8005f52 <_strtod_l+0x622>
 8005f2e:	2b1f      	cmp	r3, #31
 8005f30:	f340 8124 	ble.w	800617c <_strtod_l+0x84c>
 8005f34:	2b34      	cmp	r3, #52	; 0x34
 8005f36:	bfde      	ittt	le
 8005f38:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005f3c:	f04f 33ff 	movle.w	r3, #4294967295
 8005f40:	fa03 f202 	lslle.w	r2, r3, r2
 8005f44:	f04f 0a00 	mov.w	sl, #0
 8005f48:	bfcc      	ite	gt
 8005f4a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005f4e:	ea02 0b01 	andle.w	fp, r2, r1
 8005f52:	2200      	movs	r2, #0
 8005f54:	2300      	movs	r3, #0
 8005f56:	4650      	mov	r0, sl
 8005f58:	4659      	mov	r1, fp
 8005f5a:	f7fa fdbd 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d1a2      	bne.n	8005ea8 <_strtod_l+0x578>
 8005f62:	9b07      	ldr	r3, [sp, #28]
 8005f64:	9300      	str	r3, [sp, #0]
 8005f66:	9908      	ldr	r1, [sp, #32]
 8005f68:	462b      	mov	r3, r5
 8005f6a:	463a      	mov	r2, r7
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	f001 fe2d 	bl	8007bcc <__s2b>
 8005f72:	9007      	str	r0, [sp, #28]
 8005f74:	2800      	cmp	r0, #0
 8005f76:	f43f af1f 	beq.w	8005db8 <_strtod_l+0x488>
 8005f7a:	9b05      	ldr	r3, [sp, #20]
 8005f7c:	1b9e      	subs	r6, r3, r6
 8005f7e:	9b06      	ldr	r3, [sp, #24]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	bfb4      	ite	lt
 8005f84:	4633      	movlt	r3, r6
 8005f86:	2300      	movge	r3, #0
 8005f88:	930c      	str	r3, [sp, #48]	; 0x30
 8005f8a:	9b06      	ldr	r3, [sp, #24]
 8005f8c:	2500      	movs	r5, #0
 8005f8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005f92:	9312      	str	r3, [sp, #72]	; 0x48
 8005f94:	462e      	mov	r6, r5
 8005f96:	9b07      	ldr	r3, [sp, #28]
 8005f98:	4620      	mov	r0, r4
 8005f9a:	6859      	ldr	r1, [r3, #4]
 8005f9c:	f001 fd6e 	bl	8007a7c <_Balloc>
 8005fa0:	9005      	str	r0, [sp, #20]
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	f43f af0c 	beq.w	8005dc0 <_strtod_l+0x490>
 8005fa8:	9b07      	ldr	r3, [sp, #28]
 8005faa:	691a      	ldr	r2, [r3, #16]
 8005fac:	3202      	adds	r2, #2
 8005fae:	f103 010c 	add.w	r1, r3, #12
 8005fb2:	0092      	lsls	r2, r2, #2
 8005fb4:	300c      	adds	r0, #12
 8005fb6:	f001 fd53 	bl	8007a60 <memcpy>
 8005fba:	ec4b ab10 	vmov	d0, sl, fp
 8005fbe:	aa1a      	add	r2, sp, #104	; 0x68
 8005fc0:	a919      	add	r1, sp, #100	; 0x64
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f002 f948 	bl	8008258 <__d2b>
 8005fc8:	ec4b ab18 	vmov	d8, sl, fp
 8005fcc:	9018      	str	r0, [sp, #96]	; 0x60
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	f43f aef6 	beq.w	8005dc0 <_strtod_l+0x490>
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	4620      	mov	r0, r4
 8005fd8:	f001 fe92 	bl	8007d00 <__i2b>
 8005fdc:	4606      	mov	r6, r0
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	f43f aeee 	beq.w	8005dc0 <_strtod_l+0x490>
 8005fe4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fe6:	9904      	ldr	r1, [sp, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	bfab      	itete	ge
 8005fec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005fee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005ff0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005ff2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005ff6:	bfac      	ite	ge
 8005ff8:	eb03 0902 	addge.w	r9, r3, r2
 8005ffc:	1ad7      	sublt	r7, r2, r3
 8005ffe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006000:	eba3 0801 	sub.w	r8, r3, r1
 8006004:	4490      	add	r8, r2
 8006006:	4ba1      	ldr	r3, [pc, #644]	; (800628c <_strtod_l+0x95c>)
 8006008:	f108 38ff 	add.w	r8, r8, #4294967295
 800600c:	4598      	cmp	r8, r3
 800600e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006012:	f280 80c7 	bge.w	80061a4 <_strtod_l+0x874>
 8006016:	eba3 0308 	sub.w	r3, r3, r8
 800601a:	2b1f      	cmp	r3, #31
 800601c:	eba2 0203 	sub.w	r2, r2, r3
 8006020:	f04f 0101 	mov.w	r1, #1
 8006024:	f300 80b1 	bgt.w	800618a <_strtod_l+0x85a>
 8006028:	fa01 f303 	lsl.w	r3, r1, r3
 800602c:	930d      	str	r3, [sp, #52]	; 0x34
 800602e:	2300      	movs	r3, #0
 8006030:	9308      	str	r3, [sp, #32]
 8006032:	eb09 0802 	add.w	r8, r9, r2
 8006036:	9b04      	ldr	r3, [sp, #16]
 8006038:	45c1      	cmp	r9, r8
 800603a:	4417      	add	r7, r2
 800603c:	441f      	add	r7, r3
 800603e:	464b      	mov	r3, r9
 8006040:	bfa8      	it	ge
 8006042:	4643      	movge	r3, r8
 8006044:	42bb      	cmp	r3, r7
 8006046:	bfa8      	it	ge
 8006048:	463b      	movge	r3, r7
 800604a:	2b00      	cmp	r3, #0
 800604c:	bfc2      	ittt	gt
 800604e:	eba8 0803 	subgt.w	r8, r8, r3
 8006052:	1aff      	subgt	r7, r7, r3
 8006054:	eba9 0903 	subgt.w	r9, r9, r3
 8006058:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800605a:	2b00      	cmp	r3, #0
 800605c:	dd17      	ble.n	800608e <_strtod_l+0x75e>
 800605e:	4631      	mov	r1, r6
 8006060:	461a      	mov	r2, r3
 8006062:	4620      	mov	r0, r4
 8006064:	f001 ff0c 	bl	8007e80 <__pow5mult>
 8006068:	4606      	mov	r6, r0
 800606a:	2800      	cmp	r0, #0
 800606c:	f43f aea8 	beq.w	8005dc0 <_strtod_l+0x490>
 8006070:	4601      	mov	r1, r0
 8006072:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006074:	4620      	mov	r0, r4
 8006076:	f001 fe59 	bl	8007d2c <__multiply>
 800607a:	900b      	str	r0, [sp, #44]	; 0x2c
 800607c:	2800      	cmp	r0, #0
 800607e:	f43f ae9f 	beq.w	8005dc0 <_strtod_l+0x490>
 8006082:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006084:	4620      	mov	r0, r4
 8006086:	f001 fd39 	bl	8007afc <_Bfree>
 800608a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800608c:	9318      	str	r3, [sp, #96]	; 0x60
 800608e:	f1b8 0f00 	cmp.w	r8, #0
 8006092:	f300 808c 	bgt.w	80061ae <_strtod_l+0x87e>
 8006096:	9b06      	ldr	r3, [sp, #24]
 8006098:	2b00      	cmp	r3, #0
 800609a:	dd08      	ble.n	80060ae <_strtod_l+0x77e>
 800609c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800609e:	9905      	ldr	r1, [sp, #20]
 80060a0:	4620      	mov	r0, r4
 80060a2:	f001 feed 	bl	8007e80 <__pow5mult>
 80060a6:	9005      	str	r0, [sp, #20]
 80060a8:	2800      	cmp	r0, #0
 80060aa:	f43f ae89 	beq.w	8005dc0 <_strtod_l+0x490>
 80060ae:	2f00      	cmp	r7, #0
 80060b0:	dd08      	ble.n	80060c4 <_strtod_l+0x794>
 80060b2:	9905      	ldr	r1, [sp, #20]
 80060b4:	463a      	mov	r2, r7
 80060b6:	4620      	mov	r0, r4
 80060b8:	f001 ff3c 	bl	8007f34 <__lshift>
 80060bc:	9005      	str	r0, [sp, #20]
 80060be:	2800      	cmp	r0, #0
 80060c0:	f43f ae7e 	beq.w	8005dc0 <_strtod_l+0x490>
 80060c4:	f1b9 0f00 	cmp.w	r9, #0
 80060c8:	dd08      	ble.n	80060dc <_strtod_l+0x7ac>
 80060ca:	4631      	mov	r1, r6
 80060cc:	464a      	mov	r2, r9
 80060ce:	4620      	mov	r0, r4
 80060d0:	f001 ff30 	bl	8007f34 <__lshift>
 80060d4:	4606      	mov	r6, r0
 80060d6:	2800      	cmp	r0, #0
 80060d8:	f43f ae72 	beq.w	8005dc0 <_strtod_l+0x490>
 80060dc:	9a05      	ldr	r2, [sp, #20]
 80060de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80060e0:	4620      	mov	r0, r4
 80060e2:	f001 ffb3 	bl	800804c <__mdiff>
 80060e6:	4605      	mov	r5, r0
 80060e8:	2800      	cmp	r0, #0
 80060ea:	f43f ae69 	beq.w	8005dc0 <_strtod_l+0x490>
 80060ee:	68c3      	ldr	r3, [r0, #12]
 80060f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80060f2:	2300      	movs	r3, #0
 80060f4:	60c3      	str	r3, [r0, #12]
 80060f6:	4631      	mov	r1, r6
 80060f8:	f001 ff8c 	bl	8008014 <__mcmp>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	da60      	bge.n	80061c2 <_strtod_l+0x892>
 8006100:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006102:	ea53 030a 	orrs.w	r3, r3, sl
 8006106:	f040 8082 	bne.w	800620e <_strtod_l+0x8de>
 800610a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800610e:	2b00      	cmp	r3, #0
 8006110:	d17d      	bne.n	800620e <_strtod_l+0x8de>
 8006112:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006116:	0d1b      	lsrs	r3, r3, #20
 8006118:	051b      	lsls	r3, r3, #20
 800611a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800611e:	d976      	bls.n	800620e <_strtod_l+0x8de>
 8006120:	696b      	ldr	r3, [r5, #20]
 8006122:	b913      	cbnz	r3, 800612a <_strtod_l+0x7fa>
 8006124:	692b      	ldr	r3, [r5, #16]
 8006126:	2b01      	cmp	r3, #1
 8006128:	dd71      	ble.n	800620e <_strtod_l+0x8de>
 800612a:	4629      	mov	r1, r5
 800612c:	2201      	movs	r2, #1
 800612e:	4620      	mov	r0, r4
 8006130:	f001 ff00 	bl	8007f34 <__lshift>
 8006134:	4631      	mov	r1, r6
 8006136:	4605      	mov	r5, r0
 8006138:	f001 ff6c 	bl	8008014 <__mcmp>
 800613c:	2800      	cmp	r0, #0
 800613e:	dd66      	ble.n	800620e <_strtod_l+0x8de>
 8006140:	9904      	ldr	r1, [sp, #16]
 8006142:	4a53      	ldr	r2, [pc, #332]	; (8006290 <_strtod_l+0x960>)
 8006144:	465b      	mov	r3, fp
 8006146:	2900      	cmp	r1, #0
 8006148:	f000 8081 	beq.w	800624e <_strtod_l+0x91e>
 800614c:	ea02 010b 	and.w	r1, r2, fp
 8006150:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006154:	dc7b      	bgt.n	800624e <_strtod_l+0x91e>
 8006156:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800615a:	f77f aea9 	ble.w	8005eb0 <_strtod_l+0x580>
 800615e:	4b4d      	ldr	r3, [pc, #308]	; (8006294 <_strtod_l+0x964>)
 8006160:	4650      	mov	r0, sl
 8006162:	4659      	mov	r1, fp
 8006164:	2200      	movs	r2, #0
 8006166:	f7fa fa4f 	bl	8000608 <__aeabi_dmul>
 800616a:	460b      	mov	r3, r1
 800616c:	4303      	orrs	r3, r0
 800616e:	bf08      	it	eq
 8006170:	2322      	moveq	r3, #34	; 0x22
 8006172:	4682      	mov	sl, r0
 8006174:	468b      	mov	fp, r1
 8006176:	bf08      	it	eq
 8006178:	6023      	streq	r3, [r4, #0]
 800617a:	e62b      	b.n	8005dd4 <_strtod_l+0x4a4>
 800617c:	f04f 32ff 	mov.w	r2, #4294967295
 8006180:	fa02 f303 	lsl.w	r3, r2, r3
 8006184:	ea03 0a0a 	and.w	sl, r3, sl
 8006188:	e6e3      	b.n	8005f52 <_strtod_l+0x622>
 800618a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800618e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006192:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006196:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800619a:	fa01 f308 	lsl.w	r3, r1, r8
 800619e:	9308      	str	r3, [sp, #32]
 80061a0:	910d      	str	r1, [sp, #52]	; 0x34
 80061a2:	e746      	b.n	8006032 <_strtod_l+0x702>
 80061a4:	2300      	movs	r3, #0
 80061a6:	9308      	str	r3, [sp, #32]
 80061a8:	2301      	movs	r3, #1
 80061aa:	930d      	str	r3, [sp, #52]	; 0x34
 80061ac:	e741      	b.n	8006032 <_strtod_l+0x702>
 80061ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80061b0:	4642      	mov	r2, r8
 80061b2:	4620      	mov	r0, r4
 80061b4:	f001 febe 	bl	8007f34 <__lshift>
 80061b8:	9018      	str	r0, [sp, #96]	; 0x60
 80061ba:	2800      	cmp	r0, #0
 80061bc:	f47f af6b 	bne.w	8006096 <_strtod_l+0x766>
 80061c0:	e5fe      	b.n	8005dc0 <_strtod_l+0x490>
 80061c2:	465f      	mov	r7, fp
 80061c4:	d16e      	bne.n	80062a4 <_strtod_l+0x974>
 80061c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061cc:	b342      	cbz	r2, 8006220 <_strtod_l+0x8f0>
 80061ce:	4a32      	ldr	r2, [pc, #200]	; (8006298 <_strtod_l+0x968>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d128      	bne.n	8006226 <_strtod_l+0x8f6>
 80061d4:	9b04      	ldr	r3, [sp, #16]
 80061d6:	4651      	mov	r1, sl
 80061d8:	b1eb      	cbz	r3, 8006216 <_strtod_l+0x8e6>
 80061da:	4b2d      	ldr	r3, [pc, #180]	; (8006290 <_strtod_l+0x960>)
 80061dc:	403b      	ands	r3, r7
 80061de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80061e2:	f04f 32ff 	mov.w	r2, #4294967295
 80061e6:	d819      	bhi.n	800621c <_strtod_l+0x8ec>
 80061e8:	0d1b      	lsrs	r3, r3, #20
 80061ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80061ee:	fa02 f303 	lsl.w	r3, r2, r3
 80061f2:	4299      	cmp	r1, r3
 80061f4:	d117      	bne.n	8006226 <_strtod_l+0x8f6>
 80061f6:	4b29      	ldr	r3, [pc, #164]	; (800629c <_strtod_l+0x96c>)
 80061f8:	429f      	cmp	r7, r3
 80061fa:	d102      	bne.n	8006202 <_strtod_l+0x8d2>
 80061fc:	3101      	adds	r1, #1
 80061fe:	f43f addf 	beq.w	8005dc0 <_strtod_l+0x490>
 8006202:	4b23      	ldr	r3, [pc, #140]	; (8006290 <_strtod_l+0x960>)
 8006204:	403b      	ands	r3, r7
 8006206:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800620a:	f04f 0a00 	mov.w	sl, #0
 800620e:	9b04      	ldr	r3, [sp, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1a4      	bne.n	800615e <_strtod_l+0x82e>
 8006214:	e5de      	b.n	8005dd4 <_strtod_l+0x4a4>
 8006216:	f04f 33ff 	mov.w	r3, #4294967295
 800621a:	e7ea      	b.n	80061f2 <_strtod_l+0x8c2>
 800621c:	4613      	mov	r3, r2
 800621e:	e7e8      	b.n	80061f2 <_strtod_l+0x8c2>
 8006220:	ea53 030a 	orrs.w	r3, r3, sl
 8006224:	d08c      	beq.n	8006140 <_strtod_l+0x810>
 8006226:	9b08      	ldr	r3, [sp, #32]
 8006228:	b1db      	cbz	r3, 8006262 <_strtod_l+0x932>
 800622a:	423b      	tst	r3, r7
 800622c:	d0ef      	beq.n	800620e <_strtod_l+0x8de>
 800622e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006230:	9a04      	ldr	r2, [sp, #16]
 8006232:	4650      	mov	r0, sl
 8006234:	4659      	mov	r1, fp
 8006236:	b1c3      	cbz	r3, 800626a <_strtod_l+0x93a>
 8006238:	f7ff fb5e 	bl	80058f8 <sulp>
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	ec51 0b18 	vmov	r0, r1, d8
 8006244:	f7fa f82a 	bl	800029c <__adddf3>
 8006248:	4682      	mov	sl, r0
 800624a:	468b      	mov	fp, r1
 800624c:	e7df      	b.n	800620e <_strtod_l+0x8de>
 800624e:	4013      	ands	r3, r2
 8006250:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006254:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006258:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800625c:	f04f 3aff 	mov.w	sl, #4294967295
 8006260:	e7d5      	b.n	800620e <_strtod_l+0x8de>
 8006262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006264:	ea13 0f0a 	tst.w	r3, sl
 8006268:	e7e0      	b.n	800622c <_strtod_l+0x8fc>
 800626a:	f7ff fb45 	bl	80058f8 <sulp>
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	ec51 0b18 	vmov	r0, r1, d8
 8006276:	f7fa f80f 	bl	8000298 <__aeabi_dsub>
 800627a:	2200      	movs	r2, #0
 800627c:	2300      	movs	r3, #0
 800627e:	4682      	mov	sl, r0
 8006280:	468b      	mov	fp, r1
 8006282:	f7fa fc29 	bl	8000ad8 <__aeabi_dcmpeq>
 8006286:	2800      	cmp	r0, #0
 8006288:	d0c1      	beq.n	800620e <_strtod_l+0x8de>
 800628a:	e611      	b.n	8005eb0 <_strtod_l+0x580>
 800628c:	fffffc02 	.word	0xfffffc02
 8006290:	7ff00000 	.word	0x7ff00000
 8006294:	39500000 	.word	0x39500000
 8006298:	000fffff 	.word	0x000fffff
 800629c:	7fefffff 	.word	0x7fefffff
 80062a0:	0800a3a8 	.word	0x0800a3a8
 80062a4:	4631      	mov	r1, r6
 80062a6:	4628      	mov	r0, r5
 80062a8:	f002 f832 	bl	8008310 <__ratio>
 80062ac:	ec59 8b10 	vmov	r8, r9, d0
 80062b0:	ee10 0a10 	vmov	r0, s0
 80062b4:	2200      	movs	r2, #0
 80062b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062ba:	4649      	mov	r1, r9
 80062bc:	f7fa fc20 	bl	8000b00 <__aeabi_dcmple>
 80062c0:	2800      	cmp	r0, #0
 80062c2:	d07a      	beq.n	80063ba <_strtod_l+0xa8a>
 80062c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d04a      	beq.n	8006360 <_strtod_l+0xa30>
 80062ca:	4b95      	ldr	r3, [pc, #596]	; (8006520 <_strtod_l+0xbf0>)
 80062cc:	2200      	movs	r2, #0
 80062ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80062d2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006520 <_strtod_l+0xbf0>
 80062d6:	f04f 0800 	mov.w	r8, #0
 80062da:	4b92      	ldr	r3, [pc, #584]	; (8006524 <_strtod_l+0xbf4>)
 80062dc:	403b      	ands	r3, r7
 80062de:	930d      	str	r3, [sp, #52]	; 0x34
 80062e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80062e2:	4b91      	ldr	r3, [pc, #580]	; (8006528 <_strtod_l+0xbf8>)
 80062e4:	429a      	cmp	r2, r3
 80062e6:	f040 80b0 	bne.w	800644a <_strtod_l+0xb1a>
 80062ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062ee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80062f2:	ec4b ab10 	vmov	d0, sl, fp
 80062f6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80062fa:	f001 ff31 	bl	8008160 <__ulp>
 80062fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006302:	ec53 2b10 	vmov	r2, r3, d0
 8006306:	f7fa f97f 	bl	8000608 <__aeabi_dmul>
 800630a:	4652      	mov	r2, sl
 800630c:	465b      	mov	r3, fp
 800630e:	f7f9 ffc5 	bl	800029c <__adddf3>
 8006312:	460b      	mov	r3, r1
 8006314:	4983      	ldr	r1, [pc, #524]	; (8006524 <_strtod_l+0xbf4>)
 8006316:	4a85      	ldr	r2, [pc, #532]	; (800652c <_strtod_l+0xbfc>)
 8006318:	4019      	ands	r1, r3
 800631a:	4291      	cmp	r1, r2
 800631c:	4682      	mov	sl, r0
 800631e:	d960      	bls.n	80063e2 <_strtod_l+0xab2>
 8006320:	ee18 3a90 	vmov	r3, s17
 8006324:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006328:	4293      	cmp	r3, r2
 800632a:	d104      	bne.n	8006336 <_strtod_l+0xa06>
 800632c:	ee18 3a10 	vmov	r3, s16
 8006330:	3301      	adds	r3, #1
 8006332:	f43f ad45 	beq.w	8005dc0 <_strtod_l+0x490>
 8006336:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006538 <_strtod_l+0xc08>
 800633a:	f04f 3aff 	mov.w	sl, #4294967295
 800633e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006340:	4620      	mov	r0, r4
 8006342:	f001 fbdb 	bl	8007afc <_Bfree>
 8006346:	9905      	ldr	r1, [sp, #20]
 8006348:	4620      	mov	r0, r4
 800634a:	f001 fbd7 	bl	8007afc <_Bfree>
 800634e:	4631      	mov	r1, r6
 8006350:	4620      	mov	r0, r4
 8006352:	f001 fbd3 	bl	8007afc <_Bfree>
 8006356:	4629      	mov	r1, r5
 8006358:	4620      	mov	r0, r4
 800635a:	f001 fbcf 	bl	8007afc <_Bfree>
 800635e:	e61a      	b.n	8005f96 <_strtod_l+0x666>
 8006360:	f1ba 0f00 	cmp.w	sl, #0
 8006364:	d11b      	bne.n	800639e <_strtod_l+0xa6e>
 8006366:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800636a:	b9f3      	cbnz	r3, 80063aa <_strtod_l+0xa7a>
 800636c:	4b6c      	ldr	r3, [pc, #432]	; (8006520 <_strtod_l+0xbf0>)
 800636e:	2200      	movs	r2, #0
 8006370:	4640      	mov	r0, r8
 8006372:	4649      	mov	r1, r9
 8006374:	f7fa fbba 	bl	8000aec <__aeabi_dcmplt>
 8006378:	b9d0      	cbnz	r0, 80063b0 <_strtod_l+0xa80>
 800637a:	4640      	mov	r0, r8
 800637c:	4649      	mov	r1, r9
 800637e:	4b6c      	ldr	r3, [pc, #432]	; (8006530 <_strtod_l+0xc00>)
 8006380:	2200      	movs	r2, #0
 8006382:	f7fa f941 	bl	8000608 <__aeabi_dmul>
 8006386:	4680      	mov	r8, r0
 8006388:	4689      	mov	r9, r1
 800638a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800638e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006392:	9315      	str	r3, [sp, #84]	; 0x54
 8006394:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006398:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800639c:	e79d      	b.n	80062da <_strtod_l+0x9aa>
 800639e:	f1ba 0f01 	cmp.w	sl, #1
 80063a2:	d102      	bne.n	80063aa <_strtod_l+0xa7a>
 80063a4:	2f00      	cmp	r7, #0
 80063a6:	f43f ad83 	beq.w	8005eb0 <_strtod_l+0x580>
 80063aa:	4b62      	ldr	r3, [pc, #392]	; (8006534 <_strtod_l+0xc04>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	e78e      	b.n	80062ce <_strtod_l+0x99e>
 80063b0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006530 <_strtod_l+0xc00>
 80063b4:	f04f 0800 	mov.w	r8, #0
 80063b8:	e7e7      	b.n	800638a <_strtod_l+0xa5a>
 80063ba:	4b5d      	ldr	r3, [pc, #372]	; (8006530 <_strtod_l+0xc00>)
 80063bc:	4640      	mov	r0, r8
 80063be:	4649      	mov	r1, r9
 80063c0:	2200      	movs	r2, #0
 80063c2:	f7fa f921 	bl	8000608 <__aeabi_dmul>
 80063c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063c8:	4680      	mov	r8, r0
 80063ca:	4689      	mov	r9, r1
 80063cc:	b933      	cbnz	r3, 80063dc <_strtod_l+0xaac>
 80063ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80063d2:	900e      	str	r0, [sp, #56]	; 0x38
 80063d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80063d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80063da:	e7dd      	b.n	8006398 <_strtod_l+0xa68>
 80063dc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80063e0:	e7f9      	b.n	80063d6 <_strtod_l+0xaa6>
 80063e2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80063e6:	9b04      	ldr	r3, [sp, #16]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1a8      	bne.n	800633e <_strtod_l+0xa0e>
 80063ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80063f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80063f2:	0d1b      	lsrs	r3, r3, #20
 80063f4:	051b      	lsls	r3, r3, #20
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d1a1      	bne.n	800633e <_strtod_l+0xa0e>
 80063fa:	4640      	mov	r0, r8
 80063fc:	4649      	mov	r1, r9
 80063fe:	f7fa fc63 	bl	8000cc8 <__aeabi_d2lz>
 8006402:	f7fa f8d3 	bl	80005ac <__aeabi_l2d>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	4640      	mov	r0, r8
 800640c:	4649      	mov	r1, r9
 800640e:	f7f9 ff43 	bl	8000298 <__aeabi_dsub>
 8006412:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006414:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006418:	ea43 030a 	orr.w	r3, r3, sl
 800641c:	4313      	orrs	r3, r2
 800641e:	4680      	mov	r8, r0
 8006420:	4689      	mov	r9, r1
 8006422:	d055      	beq.n	80064d0 <_strtod_l+0xba0>
 8006424:	a336      	add	r3, pc, #216	; (adr r3, 8006500 <_strtod_l+0xbd0>)
 8006426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642a:	f7fa fb5f 	bl	8000aec <__aeabi_dcmplt>
 800642e:	2800      	cmp	r0, #0
 8006430:	f47f acd0 	bne.w	8005dd4 <_strtod_l+0x4a4>
 8006434:	a334      	add	r3, pc, #208	; (adr r3, 8006508 <_strtod_l+0xbd8>)
 8006436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800643a:	4640      	mov	r0, r8
 800643c:	4649      	mov	r1, r9
 800643e:	f7fa fb73 	bl	8000b28 <__aeabi_dcmpgt>
 8006442:	2800      	cmp	r0, #0
 8006444:	f43f af7b 	beq.w	800633e <_strtod_l+0xa0e>
 8006448:	e4c4      	b.n	8005dd4 <_strtod_l+0x4a4>
 800644a:	9b04      	ldr	r3, [sp, #16]
 800644c:	b333      	cbz	r3, 800649c <_strtod_l+0xb6c>
 800644e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006450:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006454:	d822      	bhi.n	800649c <_strtod_l+0xb6c>
 8006456:	a32e      	add	r3, pc, #184	; (adr r3, 8006510 <_strtod_l+0xbe0>)
 8006458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800645c:	4640      	mov	r0, r8
 800645e:	4649      	mov	r1, r9
 8006460:	f7fa fb4e 	bl	8000b00 <__aeabi_dcmple>
 8006464:	b1a0      	cbz	r0, 8006490 <_strtod_l+0xb60>
 8006466:	4649      	mov	r1, r9
 8006468:	4640      	mov	r0, r8
 800646a:	f7fa fba5 	bl	8000bb8 <__aeabi_d2uiz>
 800646e:	2801      	cmp	r0, #1
 8006470:	bf38      	it	cc
 8006472:	2001      	movcc	r0, #1
 8006474:	f7fa f84e 	bl	8000514 <__aeabi_ui2d>
 8006478:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800647a:	4680      	mov	r8, r0
 800647c:	4689      	mov	r9, r1
 800647e:	bb23      	cbnz	r3, 80064ca <_strtod_l+0xb9a>
 8006480:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006484:	9010      	str	r0, [sp, #64]	; 0x40
 8006486:	9311      	str	r3, [sp, #68]	; 0x44
 8006488:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800648c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006492:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006494:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006498:	1a9b      	subs	r3, r3, r2
 800649a:	9309      	str	r3, [sp, #36]	; 0x24
 800649c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064a0:	eeb0 0a48 	vmov.f32	s0, s16
 80064a4:	eef0 0a68 	vmov.f32	s1, s17
 80064a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80064ac:	f001 fe58 	bl	8008160 <__ulp>
 80064b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064b4:	ec53 2b10 	vmov	r2, r3, d0
 80064b8:	f7fa f8a6 	bl	8000608 <__aeabi_dmul>
 80064bc:	ec53 2b18 	vmov	r2, r3, d8
 80064c0:	f7f9 feec 	bl	800029c <__adddf3>
 80064c4:	4682      	mov	sl, r0
 80064c6:	468b      	mov	fp, r1
 80064c8:	e78d      	b.n	80063e6 <_strtod_l+0xab6>
 80064ca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80064ce:	e7db      	b.n	8006488 <_strtod_l+0xb58>
 80064d0:	a311      	add	r3, pc, #68	; (adr r3, 8006518 <_strtod_l+0xbe8>)
 80064d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064d6:	f7fa fb09 	bl	8000aec <__aeabi_dcmplt>
 80064da:	e7b2      	b.n	8006442 <_strtod_l+0xb12>
 80064dc:	2300      	movs	r3, #0
 80064de:	930a      	str	r3, [sp, #40]	; 0x28
 80064e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80064e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	f7ff ba6b 	b.w	80059c0 <_strtod_l+0x90>
 80064ea:	2a65      	cmp	r2, #101	; 0x65
 80064ec:	f43f ab5f 	beq.w	8005bae <_strtod_l+0x27e>
 80064f0:	2a45      	cmp	r2, #69	; 0x45
 80064f2:	f43f ab5c 	beq.w	8005bae <_strtod_l+0x27e>
 80064f6:	2301      	movs	r3, #1
 80064f8:	f7ff bb94 	b.w	8005c24 <_strtod_l+0x2f4>
 80064fc:	f3af 8000 	nop.w
 8006500:	94a03595 	.word	0x94a03595
 8006504:	3fdfffff 	.word	0x3fdfffff
 8006508:	35afe535 	.word	0x35afe535
 800650c:	3fe00000 	.word	0x3fe00000
 8006510:	ffc00000 	.word	0xffc00000
 8006514:	41dfffff 	.word	0x41dfffff
 8006518:	94a03595 	.word	0x94a03595
 800651c:	3fcfffff 	.word	0x3fcfffff
 8006520:	3ff00000 	.word	0x3ff00000
 8006524:	7ff00000 	.word	0x7ff00000
 8006528:	7fe00000 	.word	0x7fe00000
 800652c:	7c9fffff 	.word	0x7c9fffff
 8006530:	3fe00000 	.word	0x3fe00000
 8006534:	bff00000 	.word	0xbff00000
 8006538:	7fefffff 	.word	0x7fefffff

0800653c <_strtod_r>:
 800653c:	4b01      	ldr	r3, [pc, #4]	; (8006544 <_strtod_r+0x8>)
 800653e:	f7ff b9f7 	b.w	8005930 <_strtod_l>
 8006542:	bf00      	nop
 8006544:	20000074 	.word	0x20000074

08006548 <_strtol_l.constprop.0>:
 8006548:	2b01      	cmp	r3, #1
 800654a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800654e:	d001      	beq.n	8006554 <_strtol_l.constprop.0+0xc>
 8006550:	2b24      	cmp	r3, #36	; 0x24
 8006552:	d906      	bls.n	8006562 <_strtol_l.constprop.0+0x1a>
 8006554:	f7fe faca 	bl	8004aec <__errno>
 8006558:	2316      	movs	r3, #22
 800655a:	6003      	str	r3, [r0, #0]
 800655c:	2000      	movs	r0, #0
 800655e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006562:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006648 <_strtol_l.constprop.0+0x100>
 8006566:	460d      	mov	r5, r1
 8006568:	462e      	mov	r6, r5
 800656a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800656e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006572:	f017 0708 	ands.w	r7, r7, #8
 8006576:	d1f7      	bne.n	8006568 <_strtol_l.constprop.0+0x20>
 8006578:	2c2d      	cmp	r4, #45	; 0x2d
 800657a:	d132      	bne.n	80065e2 <_strtol_l.constprop.0+0x9a>
 800657c:	782c      	ldrb	r4, [r5, #0]
 800657e:	2701      	movs	r7, #1
 8006580:	1cb5      	adds	r5, r6, #2
 8006582:	2b00      	cmp	r3, #0
 8006584:	d05b      	beq.n	800663e <_strtol_l.constprop.0+0xf6>
 8006586:	2b10      	cmp	r3, #16
 8006588:	d109      	bne.n	800659e <_strtol_l.constprop.0+0x56>
 800658a:	2c30      	cmp	r4, #48	; 0x30
 800658c:	d107      	bne.n	800659e <_strtol_l.constprop.0+0x56>
 800658e:	782c      	ldrb	r4, [r5, #0]
 8006590:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006594:	2c58      	cmp	r4, #88	; 0x58
 8006596:	d14d      	bne.n	8006634 <_strtol_l.constprop.0+0xec>
 8006598:	786c      	ldrb	r4, [r5, #1]
 800659a:	2310      	movs	r3, #16
 800659c:	3502      	adds	r5, #2
 800659e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80065a2:	f108 38ff 	add.w	r8, r8, #4294967295
 80065a6:	f04f 0c00 	mov.w	ip, #0
 80065aa:	fbb8 f9f3 	udiv	r9, r8, r3
 80065ae:	4666      	mov	r6, ip
 80065b0:	fb03 8a19 	mls	sl, r3, r9, r8
 80065b4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80065b8:	f1be 0f09 	cmp.w	lr, #9
 80065bc:	d816      	bhi.n	80065ec <_strtol_l.constprop.0+0xa4>
 80065be:	4674      	mov	r4, lr
 80065c0:	42a3      	cmp	r3, r4
 80065c2:	dd24      	ble.n	800660e <_strtol_l.constprop.0+0xc6>
 80065c4:	f1bc 0f00 	cmp.w	ip, #0
 80065c8:	db1e      	blt.n	8006608 <_strtol_l.constprop.0+0xc0>
 80065ca:	45b1      	cmp	r9, r6
 80065cc:	d31c      	bcc.n	8006608 <_strtol_l.constprop.0+0xc0>
 80065ce:	d101      	bne.n	80065d4 <_strtol_l.constprop.0+0x8c>
 80065d0:	45a2      	cmp	sl, r4
 80065d2:	db19      	blt.n	8006608 <_strtol_l.constprop.0+0xc0>
 80065d4:	fb06 4603 	mla	r6, r6, r3, r4
 80065d8:	f04f 0c01 	mov.w	ip, #1
 80065dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80065e0:	e7e8      	b.n	80065b4 <_strtol_l.constprop.0+0x6c>
 80065e2:	2c2b      	cmp	r4, #43	; 0x2b
 80065e4:	bf04      	itt	eq
 80065e6:	782c      	ldrbeq	r4, [r5, #0]
 80065e8:	1cb5      	addeq	r5, r6, #2
 80065ea:	e7ca      	b.n	8006582 <_strtol_l.constprop.0+0x3a>
 80065ec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80065f0:	f1be 0f19 	cmp.w	lr, #25
 80065f4:	d801      	bhi.n	80065fa <_strtol_l.constprop.0+0xb2>
 80065f6:	3c37      	subs	r4, #55	; 0x37
 80065f8:	e7e2      	b.n	80065c0 <_strtol_l.constprop.0+0x78>
 80065fa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80065fe:	f1be 0f19 	cmp.w	lr, #25
 8006602:	d804      	bhi.n	800660e <_strtol_l.constprop.0+0xc6>
 8006604:	3c57      	subs	r4, #87	; 0x57
 8006606:	e7db      	b.n	80065c0 <_strtol_l.constprop.0+0x78>
 8006608:	f04f 3cff 	mov.w	ip, #4294967295
 800660c:	e7e6      	b.n	80065dc <_strtol_l.constprop.0+0x94>
 800660e:	f1bc 0f00 	cmp.w	ip, #0
 8006612:	da05      	bge.n	8006620 <_strtol_l.constprop.0+0xd8>
 8006614:	2322      	movs	r3, #34	; 0x22
 8006616:	6003      	str	r3, [r0, #0]
 8006618:	4646      	mov	r6, r8
 800661a:	b942      	cbnz	r2, 800662e <_strtol_l.constprop.0+0xe6>
 800661c:	4630      	mov	r0, r6
 800661e:	e79e      	b.n	800655e <_strtol_l.constprop.0+0x16>
 8006620:	b107      	cbz	r7, 8006624 <_strtol_l.constprop.0+0xdc>
 8006622:	4276      	negs	r6, r6
 8006624:	2a00      	cmp	r2, #0
 8006626:	d0f9      	beq.n	800661c <_strtol_l.constprop.0+0xd4>
 8006628:	f1bc 0f00 	cmp.w	ip, #0
 800662c:	d000      	beq.n	8006630 <_strtol_l.constprop.0+0xe8>
 800662e:	1e69      	subs	r1, r5, #1
 8006630:	6011      	str	r1, [r2, #0]
 8006632:	e7f3      	b.n	800661c <_strtol_l.constprop.0+0xd4>
 8006634:	2430      	movs	r4, #48	; 0x30
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1b1      	bne.n	800659e <_strtol_l.constprop.0+0x56>
 800663a:	2308      	movs	r3, #8
 800663c:	e7af      	b.n	800659e <_strtol_l.constprop.0+0x56>
 800663e:	2c30      	cmp	r4, #48	; 0x30
 8006640:	d0a5      	beq.n	800658e <_strtol_l.constprop.0+0x46>
 8006642:	230a      	movs	r3, #10
 8006644:	e7ab      	b.n	800659e <_strtol_l.constprop.0+0x56>
 8006646:	bf00      	nop
 8006648:	0800a3d1 	.word	0x0800a3d1

0800664c <_strtol_r>:
 800664c:	f7ff bf7c 	b.w	8006548 <_strtol_l.constprop.0>

08006650 <quorem>:
 8006650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006654:	6903      	ldr	r3, [r0, #16]
 8006656:	690c      	ldr	r4, [r1, #16]
 8006658:	42a3      	cmp	r3, r4
 800665a:	4607      	mov	r7, r0
 800665c:	f2c0 8081 	blt.w	8006762 <quorem+0x112>
 8006660:	3c01      	subs	r4, #1
 8006662:	f101 0814 	add.w	r8, r1, #20
 8006666:	f100 0514 	add.w	r5, r0, #20
 800666a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800666e:	9301      	str	r3, [sp, #4]
 8006670:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006674:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006678:	3301      	adds	r3, #1
 800667a:	429a      	cmp	r2, r3
 800667c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006680:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006684:	fbb2 f6f3 	udiv	r6, r2, r3
 8006688:	d331      	bcc.n	80066ee <quorem+0x9e>
 800668a:	f04f 0e00 	mov.w	lr, #0
 800668e:	4640      	mov	r0, r8
 8006690:	46ac      	mov	ip, r5
 8006692:	46f2      	mov	sl, lr
 8006694:	f850 2b04 	ldr.w	r2, [r0], #4
 8006698:	b293      	uxth	r3, r2
 800669a:	fb06 e303 	mla	r3, r6, r3, lr
 800669e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	ebaa 0303 	sub.w	r3, sl, r3
 80066a8:	f8dc a000 	ldr.w	sl, [ip]
 80066ac:	0c12      	lsrs	r2, r2, #16
 80066ae:	fa13 f38a 	uxtah	r3, r3, sl
 80066b2:	fb06 e202 	mla	r2, r6, r2, lr
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	9b00      	ldr	r3, [sp, #0]
 80066ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80066be:	b292      	uxth	r2, r2
 80066c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80066c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066c8:	f8bd 3000 	ldrh.w	r3, [sp]
 80066cc:	4581      	cmp	r9, r0
 80066ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066d2:	f84c 3b04 	str.w	r3, [ip], #4
 80066d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80066da:	d2db      	bcs.n	8006694 <quorem+0x44>
 80066dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80066e0:	b92b      	cbnz	r3, 80066ee <quorem+0x9e>
 80066e2:	9b01      	ldr	r3, [sp, #4]
 80066e4:	3b04      	subs	r3, #4
 80066e6:	429d      	cmp	r5, r3
 80066e8:	461a      	mov	r2, r3
 80066ea:	d32e      	bcc.n	800674a <quorem+0xfa>
 80066ec:	613c      	str	r4, [r7, #16]
 80066ee:	4638      	mov	r0, r7
 80066f0:	f001 fc90 	bl	8008014 <__mcmp>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	db24      	blt.n	8006742 <quorem+0xf2>
 80066f8:	3601      	adds	r6, #1
 80066fa:	4628      	mov	r0, r5
 80066fc:	f04f 0c00 	mov.w	ip, #0
 8006700:	f858 2b04 	ldr.w	r2, [r8], #4
 8006704:	f8d0 e000 	ldr.w	lr, [r0]
 8006708:	b293      	uxth	r3, r2
 800670a:	ebac 0303 	sub.w	r3, ip, r3
 800670e:	0c12      	lsrs	r2, r2, #16
 8006710:	fa13 f38e 	uxtah	r3, r3, lr
 8006714:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006718:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800671c:	b29b      	uxth	r3, r3
 800671e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006722:	45c1      	cmp	r9, r8
 8006724:	f840 3b04 	str.w	r3, [r0], #4
 8006728:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800672c:	d2e8      	bcs.n	8006700 <quorem+0xb0>
 800672e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006732:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006736:	b922      	cbnz	r2, 8006742 <quorem+0xf2>
 8006738:	3b04      	subs	r3, #4
 800673a:	429d      	cmp	r5, r3
 800673c:	461a      	mov	r2, r3
 800673e:	d30a      	bcc.n	8006756 <quorem+0x106>
 8006740:	613c      	str	r4, [r7, #16]
 8006742:	4630      	mov	r0, r6
 8006744:	b003      	add	sp, #12
 8006746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800674a:	6812      	ldr	r2, [r2, #0]
 800674c:	3b04      	subs	r3, #4
 800674e:	2a00      	cmp	r2, #0
 8006750:	d1cc      	bne.n	80066ec <quorem+0x9c>
 8006752:	3c01      	subs	r4, #1
 8006754:	e7c7      	b.n	80066e6 <quorem+0x96>
 8006756:	6812      	ldr	r2, [r2, #0]
 8006758:	3b04      	subs	r3, #4
 800675a:	2a00      	cmp	r2, #0
 800675c:	d1f0      	bne.n	8006740 <quorem+0xf0>
 800675e:	3c01      	subs	r4, #1
 8006760:	e7eb      	b.n	800673a <quorem+0xea>
 8006762:	2000      	movs	r0, #0
 8006764:	e7ee      	b.n	8006744 <quorem+0xf4>
	...

08006768 <_dtoa_r>:
 8006768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676c:	ed2d 8b04 	vpush	{d8-d9}
 8006770:	ec57 6b10 	vmov	r6, r7, d0
 8006774:	b093      	sub	sp, #76	; 0x4c
 8006776:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006778:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800677c:	9106      	str	r1, [sp, #24]
 800677e:	ee10 aa10 	vmov	sl, s0
 8006782:	4604      	mov	r4, r0
 8006784:	9209      	str	r2, [sp, #36]	; 0x24
 8006786:	930c      	str	r3, [sp, #48]	; 0x30
 8006788:	46bb      	mov	fp, r7
 800678a:	b975      	cbnz	r5, 80067aa <_dtoa_r+0x42>
 800678c:	2010      	movs	r0, #16
 800678e:	f001 f94d 	bl	8007a2c <malloc>
 8006792:	4602      	mov	r2, r0
 8006794:	6260      	str	r0, [r4, #36]	; 0x24
 8006796:	b920      	cbnz	r0, 80067a2 <_dtoa_r+0x3a>
 8006798:	4ba7      	ldr	r3, [pc, #668]	; (8006a38 <_dtoa_r+0x2d0>)
 800679a:	21ea      	movs	r1, #234	; 0xea
 800679c:	48a7      	ldr	r0, [pc, #668]	; (8006a3c <_dtoa_r+0x2d4>)
 800679e:	f002 f8bd 	bl	800891c <__assert_func>
 80067a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80067a6:	6005      	str	r5, [r0, #0]
 80067a8:	60c5      	str	r5, [r0, #12]
 80067aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067ac:	6819      	ldr	r1, [r3, #0]
 80067ae:	b151      	cbz	r1, 80067c6 <_dtoa_r+0x5e>
 80067b0:	685a      	ldr	r2, [r3, #4]
 80067b2:	604a      	str	r2, [r1, #4]
 80067b4:	2301      	movs	r3, #1
 80067b6:	4093      	lsls	r3, r2
 80067b8:	608b      	str	r3, [r1, #8]
 80067ba:	4620      	mov	r0, r4
 80067bc:	f001 f99e 	bl	8007afc <_Bfree>
 80067c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067c2:	2200      	movs	r2, #0
 80067c4:	601a      	str	r2, [r3, #0]
 80067c6:	1e3b      	subs	r3, r7, #0
 80067c8:	bfaa      	itet	ge
 80067ca:	2300      	movge	r3, #0
 80067cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80067d0:	f8c8 3000 	strge.w	r3, [r8]
 80067d4:	4b9a      	ldr	r3, [pc, #616]	; (8006a40 <_dtoa_r+0x2d8>)
 80067d6:	bfbc      	itt	lt
 80067d8:	2201      	movlt	r2, #1
 80067da:	f8c8 2000 	strlt.w	r2, [r8]
 80067de:	ea33 030b 	bics.w	r3, r3, fp
 80067e2:	d11b      	bne.n	800681c <_dtoa_r+0xb4>
 80067e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80067ea:	6013      	str	r3, [r2, #0]
 80067ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80067f0:	4333      	orrs	r3, r6
 80067f2:	f000 8592 	beq.w	800731a <_dtoa_r+0xbb2>
 80067f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067f8:	b963      	cbnz	r3, 8006814 <_dtoa_r+0xac>
 80067fa:	4b92      	ldr	r3, [pc, #584]	; (8006a44 <_dtoa_r+0x2dc>)
 80067fc:	e022      	b.n	8006844 <_dtoa_r+0xdc>
 80067fe:	4b92      	ldr	r3, [pc, #584]	; (8006a48 <_dtoa_r+0x2e0>)
 8006800:	9301      	str	r3, [sp, #4]
 8006802:	3308      	adds	r3, #8
 8006804:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006806:	6013      	str	r3, [r2, #0]
 8006808:	9801      	ldr	r0, [sp, #4]
 800680a:	b013      	add	sp, #76	; 0x4c
 800680c:	ecbd 8b04 	vpop	{d8-d9}
 8006810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006814:	4b8b      	ldr	r3, [pc, #556]	; (8006a44 <_dtoa_r+0x2dc>)
 8006816:	9301      	str	r3, [sp, #4]
 8006818:	3303      	adds	r3, #3
 800681a:	e7f3      	b.n	8006804 <_dtoa_r+0x9c>
 800681c:	2200      	movs	r2, #0
 800681e:	2300      	movs	r3, #0
 8006820:	4650      	mov	r0, sl
 8006822:	4659      	mov	r1, fp
 8006824:	f7fa f958 	bl	8000ad8 <__aeabi_dcmpeq>
 8006828:	ec4b ab19 	vmov	d9, sl, fp
 800682c:	4680      	mov	r8, r0
 800682e:	b158      	cbz	r0, 8006848 <_dtoa_r+0xe0>
 8006830:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006832:	2301      	movs	r3, #1
 8006834:	6013      	str	r3, [r2, #0]
 8006836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 856b 	beq.w	8007314 <_dtoa_r+0xbac>
 800683e:	4883      	ldr	r0, [pc, #524]	; (8006a4c <_dtoa_r+0x2e4>)
 8006840:	6018      	str	r0, [r3, #0]
 8006842:	1e43      	subs	r3, r0, #1
 8006844:	9301      	str	r3, [sp, #4]
 8006846:	e7df      	b.n	8006808 <_dtoa_r+0xa0>
 8006848:	ec4b ab10 	vmov	d0, sl, fp
 800684c:	aa10      	add	r2, sp, #64	; 0x40
 800684e:	a911      	add	r1, sp, #68	; 0x44
 8006850:	4620      	mov	r0, r4
 8006852:	f001 fd01 	bl	8008258 <__d2b>
 8006856:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800685a:	ee08 0a10 	vmov	s16, r0
 800685e:	2d00      	cmp	r5, #0
 8006860:	f000 8084 	beq.w	800696c <_dtoa_r+0x204>
 8006864:	ee19 3a90 	vmov	r3, s19
 8006868:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800686c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006870:	4656      	mov	r6, sl
 8006872:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006876:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800687a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800687e:	4b74      	ldr	r3, [pc, #464]	; (8006a50 <_dtoa_r+0x2e8>)
 8006880:	2200      	movs	r2, #0
 8006882:	4630      	mov	r0, r6
 8006884:	4639      	mov	r1, r7
 8006886:	f7f9 fd07 	bl	8000298 <__aeabi_dsub>
 800688a:	a365      	add	r3, pc, #404	; (adr r3, 8006a20 <_dtoa_r+0x2b8>)
 800688c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006890:	f7f9 feba 	bl	8000608 <__aeabi_dmul>
 8006894:	a364      	add	r3, pc, #400	; (adr r3, 8006a28 <_dtoa_r+0x2c0>)
 8006896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689a:	f7f9 fcff 	bl	800029c <__adddf3>
 800689e:	4606      	mov	r6, r0
 80068a0:	4628      	mov	r0, r5
 80068a2:	460f      	mov	r7, r1
 80068a4:	f7f9 fe46 	bl	8000534 <__aeabi_i2d>
 80068a8:	a361      	add	r3, pc, #388	; (adr r3, 8006a30 <_dtoa_r+0x2c8>)
 80068aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ae:	f7f9 feab 	bl	8000608 <__aeabi_dmul>
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	4630      	mov	r0, r6
 80068b8:	4639      	mov	r1, r7
 80068ba:	f7f9 fcef 	bl	800029c <__adddf3>
 80068be:	4606      	mov	r6, r0
 80068c0:	460f      	mov	r7, r1
 80068c2:	f7fa f951 	bl	8000b68 <__aeabi_d2iz>
 80068c6:	2200      	movs	r2, #0
 80068c8:	9000      	str	r0, [sp, #0]
 80068ca:	2300      	movs	r3, #0
 80068cc:	4630      	mov	r0, r6
 80068ce:	4639      	mov	r1, r7
 80068d0:	f7fa f90c 	bl	8000aec <__aeabi_dcmplt>
 80068d4:	b150      	cbz	r0, 80068ec <_dtoa_r+0x184>
 80068d6:	9800      	ldr	r0, [sp, #0]
 80068d8:	f7f9 fe2c 	bl	8000534 <__aeabi_i2d>
 80068dc:	4632      	mov	r2, r6
 80068de:	463b      	mov	r3, r7
 80068e0:	f7fa f8fa 	bl	8000ad8 <__aeabi_dcmpeq>
 80068e4:	b910      	cbnz	r0, 80068ec <_dtoa_r+0x184>
 80068e6:	9b00      	ldr	r3, [sp, #0]
 80068e8:	3b01      	subs	r3, #1
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	2b16      	cmp	r3, #22
 80068f0:	d85a      	bhi.n	80069a8 <_dtoa_r+0x240>
 80068f2:	9a00      	ldr	r2, [sp, #0]
 80068f4:	4b57      	ldr	r3, [pc, #348]	; (8006a54 <_dtoa_r+0x2ec>)
 80068f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fe:	ec51 0b19 	vmov	r0, r1, d9
 8006902:	f7fa f8f3 	bl	8000aec <__aeabi_dcmplt>
 8006906:	2800      	cmp	r0, #0
 8006908:	d050      	beq.n	80069ac <_dtoa_r+0x244>
 800690a:	9b00      	ldr	r3, [sp, #0]
 800690c:	3b01      	subs	r3, #1
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	2300      	movs	r3, #0
 8006912:	930b      	str	r3, [sp, #44]	; 0x2c
 8006914:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006916:	1b5d      	subs	r5, r3, r5
 8006918:	1e6b      	subs	r3, r5, #1
 800691a:	9305      	str	r3, [sp, #20]
 800691c:	bf45      	ittet	mi
 800691e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006922:	9304      	strmi	r3, [sp, #16]
 8006924:	2300      	movpl	r3, #0
 8006926:	2300      	movmi	r3, #0
 8006928:	bf4c      	ite	mi
 800692a:	9305      	strmi	r3, [sp, #20]
 800692c:	9304      	strpl	r3, [sp, #16]
 800692e:	9b00      	ldr	r3, [sp, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	db3d      	blt.n	80069b0 <_dtoa_r+0x248>
 8006934:	9b05      	ldr	r3, [sp, #20]
 8006936:	9a00      	ldr	r2, [sp, #0]
 8006938:	920a      	str	r2, [sp, #40]	; 0x28
 800693a:	4413      	add	r3, r2
 800693c:	9305      	str	r3, [sp, #20]
 800693e:	2300      	movs	r3, #0
 8006940:	9307      	str	r3, [sp, #28]
 8006942:	9b06      	ldr	r3, [sp, #24]
 8006944:	2b09      	cmp	r3, #9
 8006946:	f200 8089 	bhi.w	8006a5c <_dtoa_r+0x2f4>
 800694a:	2b05      	cmp	r3, #5
 800694c:	bfc4      	itt	gt
 800694e:	3b04      	subgt	r3, #4
 8006950:	9306      	strgt	r3, [sp, #24]
 8006952:	9b06      	ldr	r3, [sp, #24]
 8006954:	f1a3 0302 	sub.w	r3, r3, #2
 8006958:	bfcc      	ite	gt
 800695a:	2500      	movgt	r5, #0
 800695c:	2501      	movle	r5, #1
 800695e:	2b03      	cmp	r3, #3
 8006960:	f200 8087 	bhi.w	8006a72 <_dtoa_r+0x30a>
 8006964:	e8df f003 	tbb	[pc, r3]
 8006968:	59383a2d 	.word	0x59383a2d
 800696c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006970:	441d      	add	r5, r3
 8006972:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006976:	2b20      	cmp	r3, #32
 8006978:	bfc1      	itttt	gt
 800697a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800697e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006982:	fa0b f303 	lslgt.w	r3, fp, r3
 8006986:	fa26 f000 	lsrgt.w	r0, r6, r0
 800698a:	bfda      	itte	le
 800698c:	f1c3 0320 	rsble	r3, r3, #32
 8006990:	fa06 f003 	lslle.w	r0, r6, r3
 8006994:	4318      	orrgt	r0, r3
 8006996:	f7f9 fdbd 	bl	8000514 <__aeabi_ui2d>
 800699a:	2301      	movs	r3, #1
 800699c:	4606      	mov	r6, r0
 800699e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80069a2:	3d01      	subs	r5, #1
 80069a4:	930e      	str	r3, [sp, #56]	; 0x38
 80069a6:	e76a      	b.n	800687e <_dtoa_r+0x116>
 80069a8:	2301      	movs	r3, #1
 80069aa:	e7b2      	b.n	8006912 <_dtoa_r+0x1aa>
 80069ac:	900b      	str	r0, [sp, #44]	; 0x2c
 80069ae:	e7b1      	b.n	8006914 <_dtoa_r+0x1ac>
 80069b0:	9b04      	ldr	r3, [sp, #16]
 80069b2:	9a00      	ldr	r2, [sp, #0]
 80069b4:	1a9b      	subs	r3, r3, r2
 80069b6:	9304      	str	r3, [sp, #16]
 80069b8:	4253      	negs	r3, r2
 80069ba:	9307      	str	r3, [sp, #28]
 80069bc:	2300      	movs	r3, #0
 80069be:	930a      	str	r3, [sp, #40]	; 0x28
 80069c0:	e7bf      	b.n	8006942 <_dtoa_r+0x1da>
 80069c2:	2300      	movs	r3, #0
 80069c4:	9308      	str	r3, [sp, #32]
 80069c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	dc55      	bgt.n	8006a78 <_dtoa_r+0x310>
 80069cc:	2301      	movs	r3, #1
 80069ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80069d2:	461a      	mov	r2, r3
 80069d4:	9209      	str	r2, [sp, #36]	; 0x24
 80069d6:	e00c      	b.n	80069f2 <_dtoa_r+0x28a>
 80069d8:	2301      	movs	r3, #1
 80069da:	e7f3      	b.n	80069c4 <_dtoa_r+0x25c>
 80069dc:	2300      	movs	r3, #0
 80069de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069e0:	9308      	str	r3, [sp, #32]
 80069e2:	9b00      	ldr	r3, [sp, #0]
 80069e4:	4413      	add	r3, r2
 80069e6:	9302      	str	r3, [sp, #8]
 80069e8:	3301      	adds	r3, #1
 80069ea:	2b01      	cmp	r3, #1
 80069ec:	9303      	str	r3, [sp, #12]
 80069ee:	bfb8      	it	lt
 80069f0:	2301      	movlt	r3, #1
 80069f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80069f4:	2200      	movs	r2, #0
 80069f6:	6042      	str	r2, [r0, #4]
 80069f8:	2204      	movs	r2, #4
 80069fa:	f102 0614 	add.w	r6, r2, #20
 80069fe:	429e      	cmp	r6, r3
 8006a00:	6841      	ldr	r1, [r0, #4]
 8006a02:	d93d      	bls.n	8006a80 <_dtoa_r+0x318>
 8006a04:	4620      	mov	r0, r4
 8006a06:	f001 f839 	bl	8007a7c <_Balloc>
 8006a0a:	9001      	str	r0, [sp, #4]
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	d13b      	bne.n	8006a88 <_dtoa_r+0x320>
 8006a10:	4b11      	ldr	r3, [pc, #68]	; (8006a58 <_dtoa_r+0x2f0>)
 8006a12:	4602      	mov	r2, r0
 8006a14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006a18:	e6c0      	b.n	800679c <_dtoa_r+0x34>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e7df      	b.n	80069de <_dtoa_r+0x276>
 8006a1e:	bf00      	nop
 8006a20:	636f4361 	.word	0x636f4361
 8006a24:	3fd287a7 	.word	0x3fd287a7
 8006a28:	8b60c8b3 	.word	0x8b60c8b3
 8006a2c:	3fc68a28 	.word	0x3fc68a28
 8006a30:	509f79fb 	.word	0x509f79fb
 8006a34:	3fd34413 	.word	0x3fd34413
 8006a38:	0800a4de 	.word	0x0800a4de
 8006a3c:	0800a4f5 	.word	0x0800a4f5
 8006a40:	7ff00000 	.word	0x7ff00000
 8006a44:	0800a4da 	.word	0x0800a4da
 8006a48:	0800a4d1 	.word	0x0800a4d1
 8006a4c:	0800a351 	.word	0x0800a351
 8006a50:	3ff80000 	.word	0x3ff80000
 8006a54:	0800a660 	.word	0x0800a660
 8006a58:	0800a550 	.word	0x0800a550
 8006a5c:	2501      	movs	r5, #1
 8006a5e:	2300      	movs	r3, #0
 8006a60:	9306      	str	r3, [sp, #24]
 8006a62:	9508      	str	r5, [sp, #32]
 8006a64:	f04f 33ff 	mov.w	r3, #4294967295
 8006a68:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2312      	movs	r3, #18
 8006a70:	e7b0      	b.n	80069d4 <_dtoa_r+0x26c>
 8006a72:	2301      	movs	r3, #1
 8006a74:	9308      	str	r3, [sp, #32]
 8006a76:	e7f5      	b.n	8006a64 <_dtoa_r+0x2fc>
 8006a78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a7a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a7e:	e7b8      	b.n	80069f2 <_dtoa_r+0x28a>
 8006a80:	3101      	adds	r1, #1
 8006a82:	6041      	str	r1, [r0, #4]
 8006a84:	0052      	lsls	r2, r2, #1
 8006a86:	e7b8      	b.n	80069fa <_dtoa_r+0x292>
 8006a88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a8a:	9a01      	ldr	r2, [sp, #4]
 8006a8c:	601a      	str	r2, [r3, #0]
 8006a8e:	9b03      	ldr	r3, [sp, #12]
 8006a90:	2b0e      	cmp	r3, #14
 8006a92:	f200 809d 	bhi.w	8006bd0 <_dtoa_r+0x468>
 8006a96:	2d00      	cmp	r5, #0
 8006a98:	f000 809a 	beq.w	8006bd0 <_dtoa_r+0x468>
 8006a9c:	9b00      	ldr	r3, [sp, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	dd32      	ble.n	8006b08 <_dtoa_r+0x3a0>
 8006aa2:	4ab7      	ldr	r2, [pc, #732]	; (8006d80 <_dtoa_r+0x618>)
 8006aa4:	f003 030f 	and.w	r3, r3, #15
 8006aa8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006aac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ab0:	9b00      	ldr	r3, [sp, #0]
 8006ab2:	05d8      	lsls	r0, r3, #23
 8006ab4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006ab8:	d516      	bpl.n	8006ae8 <_dtoa_r+0x380>
 8006aba:	4bb2      	ldr	r3, [pc, #712]	; (8006d84 <_dtoa_r+0x61c>)
 8006abc:	ec51 0b19 	vmov	r0, r1, d9
 8006ac0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ac4:	f7f9 feca 	bl	800085c <__aeabi_ddiv>
 8006ac8:	f007 070f 	and.w	r7, r7, #15
 8006acc:	4682      	mov	sl, r0
 8006ace:	468b      	mov	fp, r1
 8006ad0:	2503      	movs	r5, #3
 8006ad2:	4eac      	ldr	r6, [pc, #688]	; (8006d84 <_dtoa_r+0x61c>)
 8006ad4:	b957      	cbnz	r7, 8006aec <_dtoa_r+0x384>
 8006ad6:	4642      	mov	r2, r8
 8006ad8:	464b      	mov	r3, r9
 8006ada:	4650      	mov	r0, sl
 8006adc:	4659      	mov	r1, fp
 8006ade:	f7f9 febd 	bl	800085c <__aeabi_ddiv>
 8006ae2:	4682      	mov	sl, r0
 8006ae4:	468b      	mov	fp, r1
 8006ae6:	e028      	b.n	8006b3a <_dtoa_r+0x3d2>
 8006ae8:	2502      	movs	r5, #2
 8006aea:	e7f2      	b.n	8006ad2 <_dtoa_r+0x36a>
 8006aec:	07f9      	lsls	r1, r7, #31
 8006aee:	d508      	bpl.n	8006b02 <_dtoa_r+0x39a>
 8006af0:	4640      	mov	r0, r8
 8006af2:	4649      	mov	r1, r9
 8006af4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006af8:	f7f9 fd86 	bl	8000608 <__aeabi_dmul>
 8006afc:	3501      	adds	r5, #1
 8006afe:	4680      	mov	r8, r0
 8006b00:	4689      	mov	r9, r1
 8006b02:	107f      	asrs	r7, r7, #1
 8006b04:	3608      	adds	r6, #8
 8006b06:	e7e5      	b.n	8006ad4 <_dtoa_r+0x36c>
 8006b08:	f000 809b 	beq.w	8006c42 <_dtoa_r+0x4da>
 8006b0c:	9b00      	ldr	r3, [sp, #0]
 8006b0e:	4f9d      	ldr	r7, [pc, #628]	; (8006d84 <_dtoa_r+0x61c>)
 8006b10:	425e      	negs	r6, r3
 8006b12:	4b9b      	ldr	r3, [pc, #620]	; (8006d80 <_dtoa_r+0x618>)
 8006b14:	f006 020f 	and.w	r2, r6, #15
 8006b18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b20:	ec51 0b19 	vmov	r0, r1, d9
 8006b24:	f7f9 fd70 	bl	8000608 <__aeabi_dmul>
 8006b28:	1136      	asrs	r6, r6, #4
 8006b2a:	4682      	mov	sl, r0
 8006b2c:	468b      	mov	fp, r1
 8006b2e:	2300      	movs	r3, #0
 8006b30:	2502      	movs	r5, #2
 8006b32:	2e00      	cmp	r6, #0
 8006b34:	d17a      	bne.n	8006c2c <_dtoa_r+0x4c4>
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1d3      	bne.n	8006ae2 <_dtoa_r+0x37a>
 8006b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f000 8082 	beq.w	8006c46 <_dtoa_r+0x4de>
 8006b42:	4b91      	ldr	r3, [pc, #580]	; (8006d88 <_dtoa_r+0x620>)
 8006b44:	2200      	movs	r2, #0
 8006b46:	4650      	mov	r0, sl
 8006b48:	4659      	mov	r1, fp
 8006b4a:	f7f9 ffcf 	bl	8000aec <__aeabi_dcmplt>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	d079      	beq.n	8006c46 <_dtoa_r+0x4de>
 8006b52:	9b03      	ldr	r3, [sp, #12]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d076      	beq.n	8006c46 <_dtoa_r+0x4de>
 8006b58:	9b02      	ldr	r3, [sp, #8]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	dd36      	ble.n	8006bcc <_dtoa_r+0x464>
 8006b5e:	9b00      	ldr	r3, [sp, #0]
 8006b60:	4650      	mov	r0, sl
 8006b62:	4659      	mov	r1, fp
 8006b64:	1e5f      	subs	r7, r3, #1
 8006b66:	2200      	movs	r2, #0
 8006b68:	4b88      	ldr	r3, [pc, #544]	; (8006d8c <_dtoa_r+0x624>)
 8006b6a:	f7f9 fd4d 	bl	8000608 <__aeabi_dmul>
 8006b6e:	9e02      	ldr	r6, [sp, #8]
 8006b70:	4682      	mov	sl, r0
 8006b72:	468b      	mov	fp, r1
 8006b74:	3501      	adds	r5, #1
 8006b76:	4628      	mov	r0, r5
 8006b78:	f7f9 fcdc 	bl	8000534 <__aeabi_i2d>
 8006b7c:	4652      	mov	r2, sl
 8006b7e:	465b      	mov	r3, fp
 8006b80:	f7f9 fd42 	bl	8000608 <__aeabi_dmul>
 8006b84:	4b82      	ldr	r3, [pc, #520]	; (8006d90 <_dtoa_r+0x628>)
 8006b86:	2200      	movs	r2, #0
 8006b88:	f7f9 fb88 	bl	800029c <__adddf3>
 8006b8c:	46d0      	mov	r8, sl
 8006b8e:	46d9      	mov	r9, fp
 8006b90:	4682      	mov	sl, r0
 8006b92:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006b96:	2e00      	cmp	r6, #0
 8006b98:	d158      	bne.n	8006c4c <_dtoa_r+0x4e4>
 8006b9a:	4b7e      	ldr	r3, [pc, #504]	; (8006d94 <_dtoa_r+0x62c>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	4640      	mov	r0, r8
 8006ba0:	4649      	mov	r1, r9
 8006ba2:	f7f9 fb79 	bl	8000298 <__aeabi_dsub>
 8006ba6:	4652      	mov	r2, sl
 8006ba8:	465b      	mov	r3, fp
 8006baa:	4680      	mov	r8, r0
 8006bac:	4689      	mov	r9, r1
 8006bae:	f7f9 ffbb 	bl	8000b28 <__aeabi_dcmpgt>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	f040 8295 	bne.w	80070e2 <_dtoa_r+0x97a>
 8006bb8:	4652      	mov	r2, sl
 8006bba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006bbe:	4640      	mov	r0, r8
 8006bc0:	4649      	mov	r1, r9
 8006bc2:	f7f9 ff93 	bl	8000aec <__aeabi_dcmplt>
 8006bc6:	2800      	cmp	r0, #0
 8006bc8:	f040 8289 	bne.w	80070de <_dtoa_r+0x976>
 8006bcc:	ec5b ab19 	vmov	sl, fp, d9
 8006bd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	f2c0 8148 	blt.w	8006e68 <_dtoa_r+0x700>
 8006bd8:	9a00      	ldr	r2, [sp, #0]
 8006bda:	2a0e      	cmp	r2, #14
 8006bdc:	f300 8144 	bgt.w	8006e68 <_dtoa_r+0x700>
 8006be0:	4b67      	ldr	r3, [pc, #412]	; (8006d80 <_dtoa_r+0x618>)
 8006be2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006be6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f280 80d5 	bge.w	8006d9c <_dtoa_r+0x634>
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	f300 80d1 	bgt.w	8006d9c <_dtoa_r+0x634>
 8006bfa:	f040 826f 	bne.w	80070dc <_dtoa_r+0x974>
 8006bfe:	4b65      	ldr	r3, [pc, #404]	; (8006d94 <_dtoa_r+0x62c>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	4640      	mov	r0, r8
 8006c04:	4649      	mov	r1, r9
 8006c06:	f7f9 fcff 	bl	8000608 <__aeabi_dmul>
 8006c0a:	4652      	mov	r2, sl
 8006c0c:	465b      	mov	r3, fp
 8006c0e:	f7f9 ff81 	bl	8000b14 <__aeabi_dcmpge>
 8006c12:	9e03      	ldr	r6, [sp, #12]
 8006c14:	4637      	mov	r7, r6
 8006c16:	2800      	cmp	r0, #0
 8006c18:	f040 8245 	bne.w	80070a6 <_dtoa_r+0x93e>
 8006c1c:	9d01      	ldr	r5, [sp, #4]
 8006c1e:	2331      	movs	r3, #49	; 0x31
 8006c20:	f805 3b01 	strb.w	r3, [r5], #1
 8006c24:	9b00      	ldr	r3, [sp, #0]
 8006c26:	3301      	adds	r3, #1
 8006c28:	9300      	str	r3, [sp, #0]
 8006c2a:	e240      	b.n	80070ae <_dtoa_r+0x946>
 8006c2c:	07f2      	lsls	r2, r6, #31
 8006c2e:	d505      	bpl.n	8006c3c <_dtoa_r+0x4d4>
 8006c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c34:	f7f9 fce8 	bl	8000608 <__aeabi_dmul>
 8006c38:	3501      	adds	r5, #1
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	1076      	asrs	r6, r6, #1
 8006c3e:	3708      	adds	r7, #8
 8006c40:	e777      	b.n	8006b32 <_dtoa_r+0x3ca>
 8006c42:	2502      	movs	r5, #2
 8006c44:	e779      	b.n	8006b3a <_dtoa_r+0x3d2>
 8006c46:	9f00      	ldr	r7, [sp, #0]
 8006c48:	9e03      	ldr	r6, [sp, #12]
 8006c4a:	e794      	b.n	8006b76 <_dtoa_r+0x40e>
 8006c4c:	9901      	ldr	r1, [sp, #4]
 8006c4e:	4b4c      	ldr	r3, [pc, #304]	; (8006d80 <_dtoa_r+0x618>)
 8006c50:	4431      	add	r1, r6
 8006c52:	910d      	str	r1, [sp, #52]	; 0x34
 8006c54:	9908      	ldr	r1, [sp, #32]
 8006c56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006c5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c5e:	2900      	cmp	r1, #0
 8006c60:	d043      	beq.n	8006cea <_dtoa_r+0x582>
 8006c62:	494d      	ldr	r1, [pc, #308]	; (8006d98 <_dtoa_r+0x630>)
 8006c64:	2000      	movs	r0, #0
 8006c66:	f7f9 fdf9 	bl	800085c <__aeabi_ddiv>
 8006c6a:	4652      	mov	r2, sl
 8006c6c:	465b      	mov	r3, fp
 8006c6e:	f7f9 fb13 	bl	8000298 <__aeabi_dsub>
 8006c72:	9d01      	ldr	r5, [sp, #4]
 8006c74:	4682      	mov	sl, r0
 8006c76:	468b      	mov	fp, r1
 8006c78:	4649      	mov	r1, r9
 8006c7a:	4640      	mov	r0, r8
 8006c7c:	f7f9 ff74 	bl	8000b68 <__aeabi_d2iz>
 8006c80:	4606      	mov	r6, r0
 8006c82:	f7f9 fc57 	bl	8000534 <__aeabi_i2d>
 8006c86:	4602      	mov	r2, r0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4640      	mov	r0, r8
 8006c8c:	4649      	mov	r1, r9
 8006c8e:	f7f9 fb03 	bl	8000298 <__aeabi_dsub>
 8006c92:	3630      	adds	r6, #48	; 0x30
 8006c94:	f805 6b01 	strb.w	r6, [r5], #1
 8006c98:	4652      	mov	r2, sl
 8006c9a:	465b      	mov	r3, fp
 8006c9c:	4680      	mov	r8, r0
 8006c9e:	4689      	mov	r9, r1
 8006ca0:	f7f9 ff24 	bl	8000aec <__aeabi_dcmplt>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	d163      	bne.n	8006d70 <_dtoa_r+0x608>
 8006ca8:	4642      	mov	r2, r8
 8006caa:	464b      	mov	r3, r9
 8006cac:	4936      	ldr	r1, [pc, #216]	; (8006d88 <_dtoa_r+0x620>)
 8006cae:	2000      	movs	r0, #0
 8006cb0:	f7f9 faf2 	bl	8000298 <__aeabi_dsub>
 8006cb4:	4652      	mov	r2, sl
 8006cb6:	465b      	mov	r3, fp
 8006cb8:	f7f9 ff18 	bl	8000aec <__aeabi_dcmplt>
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	f040 80b5 	bne.w	8006e2c <_dtoa_r+0x6c4>
 8006cc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cc4:	429d      	cmp	r5, r3
 8006cc6:	d081      	beq.n	8006bcc <_dtoa_r+0x464>
 8006cc8:	4b30      	ldr	r3, [pc, #192]	; (8006d8c <_dtoa_r+0x624>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	4650      	mov	r0, sl
 8006cce:	4659      	mov	r1, fp
 8006cd0:	f7f9 fc9a 	bl	8000608 <__aeabi_dmul>
 8006cd4:	4b2d      	ldr	r3, [pc, #180]	; (8006d8c <_dtoa_r+0x624>)
 8006cd6:	4682      	mov	sl, r0
 8006cd8:	468b      	mov	fp, r1
 8006cda:	4640      	mov	r0, r8
 8006cdc:	4649      	mov	r1, r9
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f7f9 fc92 	bl	8000608 <__aeabi_dmul>
 8006ce4:	4680      	mov	r8, r0
 8006ce6:	4689      	mov	r9, r1
 8006ce8:	e7c6      	b.n	8006c78 <_dtoa_r+0x510>
 8006cea:	4650      	mov	r0, sl
 8006cec:	4659      	mov	r1, fp
 8006cee:	f7f9 fc8b 	bl	8000608 <__aeabi_dmul>
 8006cf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cf4:	9d01      	ldr	r5, [sp, #4]
 8006cf6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cf8:	4682      	mov	sl, r0
 8006cfa:	468b      	mov	fp, r1
 8006cfc:	4649      	mov	r1, r9
 8006cfe:	4640      	mov	r0, r8
 8006d00:	f7f9 ff32 	bl	8000b68 <__aeabi_d2iz>
 8006d04:	4606      	mov	r6, r0
 8006d06:	f7f9 fc15 	bl	8000534 <__aeabi_i2d>
 8006d0a:	3630      	adds	r6, #48	; 0x30
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	460b      	mov	r3, r1
 8006d10:	4640      	mov	r0, r8
 8006d12:	4649      	mov	r1, r9
 8006d14:	f7f9 fac0 	bl	8000298 <__aeabi_dsub>
 8006d18:	f805 6b01 	strb.w	r6, [r5], #1
 8006d1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d1e:	429d      	cmp	r5, r3
 8006d20:	4680      	mov	r8, r0
 8006d22:	4689      	mov	r9, r1
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	d124      	bne.n	8006d74 <_dtoa_r+0x60c>
 8006d2a:	4b1b      	ldr	r3, [pc, #108]	; (8006d98 <_dtoa_r+0x630>)
 8006d2c:	4650      	mov	r0, sl
 8006d2e:	4659      	mov	r1, fp
 8006d30:	f7f9 fab4 	bl	800029c <__adddf3>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	4640      	mov	r0, r8
 8006d3a:	4649      	mov	r1, r9
 8006d3c:	f7f9 fef4 	bl	8000b28 <__aeabi_dcmpgt>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d173      	bne.n	8006e2c <_dtoa_r+0x6c4>
 8006d44:	4652      	mov	r2, sl
 8006d46:	465b      	mov	r3, fp
 8006d48:	4913      	ldr	r1, [pc, #76]	; (8006d98 <_dtoa_r+0x630>)
 8006d4a:	2000      	movs	r0, #0
 8006d4c:	f7f9 faa4 	bl	8000298 <__aeabi_dsub>
 8006d50:	4602      	mov	r2, r0
 8006d52:	460b      	mov	r3, r1
 8006d54:	4640      	mov	r0, r8
 8006d56:	4649      	mov	r1, r9
 8006d58:	f7f9 fec8 	bl	8000aec <__aeabi_dcmplt>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	f43f af35 	beq.w	8006bcc <_dtoa_r+0x464>
 8006d62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006d64:	1e6b      	subs	r3, r5, #1
 8006d66:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d68:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d6c:	2b30      	cmp	r3, #48	; 0x30
 8006d6e:	d0f8      	beq.n	8006d62 <_dtoa_r+0x5fa>
 8006d70:	9700      	str	r7, [sp, #0]
 8006d72:	e049      	b.n	8006e08 <_dtoa_r+0x6a0>
 8006d74:	4b05      	ldr	r3, [pc, #20]	; (8006d8c <_dtoa_r+0x624>)
 8006d76:	f7f9 fc47 	bl	8000608 <__aeabi_dmul>
 8006d7a:	4680      	mov	r8, r0
 8006d7c:	4689      	mov	r9, r1
 8006d7e:	e7bd      	b.n	8006cfc <_dtoa_r+0x594>
 8006d80:	0800a660 	.word	0x0800a660
 8006d84:	0800a638 	.word	0x0800a638
 8006d88:	3ff00000 	.word	0x3ff00000
 8006d8c:	40240000 	.word	0x40240000
 8006d90:	401c0000 	.word	0x401c0000
 8006d94:	40140000 	.word	0x40140000
 8006d98:	3fe00000 	.word	0x3fe00000
 8006d9c:	9d01      	ldr	r5, [sp, #4]
 8006d9e:	4656      	mov	r6, sl
 8006da0:	465f      	mov	r7, fp
 8006da2:	4642      	mov	r2, r8
 8006da4:	464b      	mov	r3, r9
 8006da6:	4630      	mov	r0, r6
 8006da8:	4639      	mov	r1, r7
 8006daa:	f7f9 fd57 	bl	800085c <__aeabi_ddiv>
 8006dae:	f7f9 fedb 	bl	8000b68 <__aeabi_d2iz>
 8006db2:	4682      	mov	sl, r0
 8006db4:	f7f9 fbbe 	bl	8000534 <__aeabi_i2d>
 8006db8:	4642      	mov	r2, r8
 8006dba:	464b      	mov	r3, r9
 8006dbc:	f7f9 fc24 	bl	8000608 <__aeabi_dmul>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	4630      	mov	r0, r6
 8006dc6:	4639      	mov	r1, r7
 8006dc8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006dcc:	f7f9 fa64 	bl	8000298 <__aeabi_dsub>
 8006dd0:	f805 6b01 	strb.w	r6, [r5], #1
 8006dd4:	9e01      	ldr	r6, [sp, #4]
 8006dd6:	9f03      	ldr	r7, [sp, #12]
 8006dd8:	1bae      	subs	r6, r5, r6
 8006dda:	42b7      	cmp	r7, r6
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	d135      	bne.n	8006e4e <_dtoa_r+0x6e6>
 8006de2:	f7f9 fa5b 	bl	800029c <__adddf3>
 8006de6:	4642      	mov	r2, r8
 8006de8:	464b      	mov	r3, r9
 8006dea:	4606      	mov	r6, r0
 8006dec:	460f      	mov	r7, r1
 8006dee:	f7f9 fe9b 	bl	8000b28 <__aeabi_dcmpgt>
 8006df2:	b9d0      	cbnz	r0, 8006e2a <_dtoa_r+0x6c2>
 8006df4:	4642      	mov	r2, r8
 8006df6:	464b      	mov	r3, r9
 8006df8:	4630      	mov	r0, r6
 8006dfa:	4639      	mov	r1, r7
 8006dfc:	f7f9 fe6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e00:	b110      	cbz	r0, 8006e08 <_dtoa_r+0x6a0>
 8006e02:	f01a 0f01 	tst.w	sl, #1
 8006e06:	d110      	bne.n	8006e2a <_dtoa_r+0x6c2>
 8006e08:	4620      	mov	r0, r4
 8006e0a:	ee18 1a10 	vmov	r1, s16
 8006e0e:	f000 fe75 	bl	8007afc <_Bfree>
 8006e12:	2300      	movs	r3, #0
 8006e14:	9800      	ldr	r0, [sp, #0]
 8006e16:	702b      	strb	r3, [r5, #0]
 8006e18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	6018      	str	r0, [r3, #0]
 8006e1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f43f acf1 	beq.w	8006808 <_dtoa_r+0xa0>
 8006e26:	601d      	str	r5, [r3, #0]
 8006e28:	e4ee      	b.n	8006808 <_dtoa_r+0xa0>
 8006e2a:	9f00      	ldr	r7, [sp, #0]
 8006e2c:	462b      	mov	r3, r5
 8006e2e:	461d      	mov	r5, r3
 8006e30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e34:	2a39      	cmp	r2, #57	; 0x39
 8006e36:	d106      	bne.n	8006e46 <_dtoa_r+0x6de>
 8006e38:	9a01      	ldr	r2, [sp, #4]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d1f7      	bne.n	8006e2e <_dtoa_r+0x6c6>
 8006e3e:	9901      	ldr	r1, [sp, #4]
 8006e40:	2230      	movs	r2, #48	; 0x30
 8006e42:	3701      	adds	r7, #1
 8006e44:	700a      	strb	r2, [r1, #0]
 8006e46:	781a      	ldrb	r2, [r3, #0]
 8006e48:	3201      	adds	r2, #1
 8006e4a:	701a      	strb	r2, [r3, #0]
 8006e4c:	e790      	b.n	8006d70 <_dtoa_r+0x608>
 8006e4e:	4ba6      	ldr	r3, [pc, #664]	; (80070e8 <_dtoa_r+0x980>)
 8006e50:	2200      	movs	r2, #0
 8006e52:	f7f9 fbd9 	bl	8000608 <__aeabi_dmul>
 8006e56:	2200      	movs	r2, #0
 8006e58:	2300      	movs	r3, #0
 8006e5a:	4606      	mov	r6, r0
 8006e5c:	460f      	mov	r7, r1
 8006e5e:	f7f9 fe3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	d09d      	beq.n	8006da2 <_dtoa_r+0x63a>
 8006e66:	e7cf      	b.n	8006e08 <_dtoa_r+0x6a0>
 8006e68:	9a08      	ldr	r2, [sp, #32]
 8006e6a:	2a00      	cmp	r2, #0
 8006e6c:	f000 80d7 	beq.w	800701e <_dtoa_r+0x8b6>
 8006e70:	9a06      	ldr	r2, [sp, #24]
 8006e72:	2a01      	cmp	r2, #1
 8006e74:	f300 80ba 	bgt.w	8006fec <_dtoa_r+0x884>
 8006e78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e7a:	2a00      	cmp	r2, #0
 8006e7c:	f000 80b2 	beq.w	8006fe4 <_dtoa_r+0x87c>
 8006e80:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006e84:	9e07      	ldr	r6, [sp, #28]
 8006e86:	9d04      	ldr	r5, [sp, #16]
 8006e88:	9a04      	ldr	r2, [sp, #16]
 8006e8a:	441a      	add	r2, r3
 8006e8c:	9204      	str	r2, [sp, #16]
 8006e8e:	9a05      	ldr	r2, [sp, #20]
 8006e90:	2101      	movs	r1, #1
 8006e92:	441a      	add	r2, r3
 8006e94:	4620      	mov	r0, r4
 8006e96:	9205      	str	r2, [sp, #20]
 8006e98:	f000 ff32 	bl	8007d00 <__i2b>
 8006e9c:	4607      	mov	r7, r0
 8006e9e:	2d00      	cmp	r5, #0
 8006ea0:	dd0c      	ble.n	8006ebc <_dtoa_r+0x754>
 8006ea2:	9b05      	ldr	r3, [sp, #20]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	dd09      	ble.n	8006ebc <_dtoa_r+0x754>
 8006ea8:	42ab      	cmp	r3, r5
 8006eaa:	9a04      	ldr	r2, [sp, #16]
 8006eac:	bfa8      	it	ge
 8006eae:	462b      	movge	r3, r5
 8006eb0:	1ad2      	subs	r2, r2, r3
 8006eb2:	9204      	str	r2, [sp, #16]
 8006eb4:	9a05      	ldr	r2, [sp, #20]
 8006eb6:	1aed      	subs	r5, r5, r3
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	9305      	str	r3, [sp, #20]
 8006ebc:	9b07      	ldr	r3, [sp, #28]
 8006ebe:	b31b      	cbz	r3, 8006f08 <_dtoa_r+0x7a0>
 8006ec0:	9b08      	ldr	r3, [sp, #32]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f000 80af 	beq.w	8007026 <_dtoa_r+0x8be>
 8006ec8:	2e00      	cmp	r6, #0
 8006eca:	dd13      	ble.n	8006ef4 <_dtoa_r+0x78c>
 8006ecc:	4639      	mov	r1, r7
 8006ece:	4632      	mov	r2, r6
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	f000 ffd5 	bl	8007e80 <__pow5mult>
 8006ed6:	ee18 2a10 	vmov	r2, s16
 8006eda:	4601      	mov	r1, r0
 8006edc:	4607      	mov	r7, r0
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f000 ff24 	bl	8007d2c <__multiply>
 8006ee4:	ee18 1a10 	vmov	r1, s16
 8006ee8:	4680      	mov	r8, r0
 8006eea:	4620      	mov	r0, r4
 8006eec:	f000 fe06 	bl	8007afc <_Bfree>
 8006ef0:	ee08 8a10 	vmov	s16, r8
 8006ef4:	9b07      	ldr	r3, [sp, #28]
 8006ef6:	1b9a      	subs	r2, r3, r6
 8006ef8:	d006      	beq.n	8006f08 <_dtoa_r+0x7a0>
 8006efa:	ee18 1a10 	vmov	r1, s16
 8006efe:	4620      	mov	r0, r4
 8006f00:	f000 ffbe 	bl	8007e80 <__pow5mult>
 8006f04:	ee08 0a10 	vmov	s16, r0
 8006f08:	2101      	movs	r1, #1
 8006f0a:	4620      	mov	r0, r4
 8006f0c:	f000 fef8 	bl	8007d00 <__i2b>
 8006f10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	4606      	mov	r6, r0
 8006f16:	f340 8088 	ble.w	800702a <_dtoa_r+0x8c2>
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	4601      	mov	r1, r0
 8006f1e:	4620      	mov	r0, r4
 8006f20:	f000 ffae 	bl	8007e80 <__pow5mult>
 8006f24:	9b06      	ldr	r3, [sp, #24]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	4606      	mov	r6, r0
 8006f2a:	f340 8081 	ble.w	8007030 <_dtoa_r+0x8c8>
 8006f2e:	f04f 0800 	mov.w	r8, #0
 8006f32:	6933      	ldr	r3, [r6, #16]
 8006f34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006f38:	6918      	ldr	r0, [r3, #16]
 8006f3a:	f000 fe91 	bl	8007c60 <__hi0bits>
 8006f3e:	f1c0 0020 	rsb	r0, r0, #32
 8006f42:	9b05      	ldr	r3, [sp, #20]
 8006f44:	4418      	add	r0, r3
 8006f46:	f010 001f 	ands.w	r0, r0, #31
 8006f4a:	f000 8092 	beq.w	8007072 <_dtoa_r+0x90a>
 8006f4e:	f1c0 0320 	rsb	r3, r0, #32
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	f340 808a 	ble.w	800706c <_dtoa_r+0x904>
 8006f58:	f1c0 001c 	rsb	r0, r0, #28
 8006f5c:	9b04      	ldr	r3, [sp, #16]
 8006f5e:	4403      	add	r3, r0
 8006f60:	9304      	str	r3, [sp, #16]
 8006f62:	9b05      	ldr	r3, [sp, #20]
 8006f64:	4403      	add	r3, r0
 8006f66:	4405      	add	r5, r0
 8006f68:	9305      	str	r3, [sp, #20]
 8006f6a:	9b04      	ldr	r3, [sp, #16]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	dd07      	ble.n	8006f80 <_dtoa_r+0x818>
 8006f70:	ee18 1a10 	vmov	r1, s16
 8006f74:	461a      	mov	r2, r3
 8006f76:	4620      	mov	r0, r4
 8006f78:	f000 ffdc 	bl	8007f34 <__lshift>
 8006f7c:	ee08 0a10 	vmov	s16, r0
 8006f80:	9b05      	ldr	r3, [sp, #20]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	dd05      	ble.n	8006f92 <_dtoa_r+0x82a>
 8006f86:	4631      	mov	r1, r6
 8006f88:	461a      	mov	r2, r3
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f000 ffd2 	bl	8007f34 <__lshift>
 8006f90:	4606      	mov	r6, r0
 8006f92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d06e      	beq.n	8007076 <_dtoa_r+0x90e>
 8006f98:	ee18 0a10 	vmov	r0, s16
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	f001 f839 	bl	8008014 <__mcmp>
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	da67      	bge.n	8007076 <_dtoa_r+0x90e>
 8006fa6:	9b00      	ldr	r3, [sp, #0]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	ee18 1a10 	vmov	r1, s16
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	220a      	movs	r2, #10
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	4620      	mov	r0, r4
 8006fb6:	f000 fdc3 	bl	8007b40 <__multadd>
 8006fba:	9b08      	ldr	r3, [sp, #32]
 8006fbc:	ee08 0a10 	vmov	s16, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 81b1 	beq.w	8007328 <_dtoa_r+0xbc0>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	4639      	mov	r1, r7
 8006fca:	220a      	movs	r2, #10
 8006fcc:	4620      	mov	r0, r4
 8006fce:	f000 fdb7 	bl	8007b40 <__multadd>
 8006fd2:	9b02      	ldr	r3, [sp, #8]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	4607      	mov	r7, r0
 8006fd8:	f300 808e 	bgt.w	80070f8 <_dtoa_r+0x990>
 8006fdc:	9b06      	ldr	r3, [sp, #24]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	dc51      	bgt.n	8007086 <_dtoa_r+0x91e>
 8006fe2:	e089      	b.n	80070f8 <_dtoa_r+0x990>
 8006fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fe6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006fea:	e74b      	b.n	8006e84 <_dtoa_r+0x71c>
 8006fec:	9b03      	ldr	r3, [sp, #12]
 8006fee:	1e5e      	subs	r6, r3, #1
 8006ff0:	9b07      	ldr	r3, [sp, #28]
 8006ff2:	42b3      	cmp	r3, r6
 8006ff4:	bfbf      	itttt	lt
 8006ff6:	9b07      	ldrlt	r3, [sp, #28]
 8006ff8:	9607      	strlt	r6, [sp, #28]
 8006ffa:	1af2      	sublt	r2, r6, r3
 8006ffc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006ffe:	bfb6      	itet	lt
 8007000:	189b      	addlt	r3, r3, r2
 8007002:	1b9e      	subge	r6, r3, r6
 8007004:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007006:	9b03      	ldr	r3, [sp, #12]
 8007008:	bfb8      	it	lt
 800700a:	2600      	movlt	r6, #0
 800700c:	2b00      	cmp	r3, #0
 800700e:	bfb7      	itett	lt
 8007010:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007014:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007018:	1a9d      	sublt	r5, r3, r2
 800701a:	2300      	movlt	r3, #0
 800701c:	e734      	b.n	8006e88 <_dtoa_r+0x720>
 800701e:	9e07      	ldr	r6, [sp, #28]
 8007020:	9d04      	ldr	r5, [sp, #16]
 8007022:	9f08      	ldr	r7, [sp, #32]
 8007024:	e73b      	b.n	8006e9e <_dtoa_r+0x736>
 8007026:	9a07      	ldr	r2, [sp, #28]
 8007028:	e767      	b.n	8006efa <_dtoa_r+0x792>
 800702a:	9b06      	ldr	r3, [sp, #24]
 800702c:	2b01      	cmp	r3, #1
 800702e:	dc18      	bgt.n	8007062 <_dtoa_r+0x8fa>
 8007030:	f1ba 0f00 	cmp.w	sl, #0
 8007034:	d115      	bne.n	8007062 <_dtoa_r+0x8fa>
 8007036:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800703a:	b993      	cbnz	r3, 8007062 <_dtoa_r+0x8fa>
 800703c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007040:	0d1b      	lsrs	r3, r3, #20
 8007042:	051b      	lsls	r3, r3, #20
 8007044:	b183      	cbz	r3, 8007068 <_dtoa_r+0x900>
 8007046:	9b04      	ldr	r3, [sp, #16]
 8007048:	3301      	adds	r3, #1
 800704a:	9304      	str	r3, [sp, #16]
 800704c:	9b05      	ldr	r3, [sp, #20]
 800704e:	3301      	adds	r3, #1
 8007050:	9305      	str	r3, [sp, #20]
 8007052:	f04f 0801 	mov.w	r8, #1
 8007056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007058:	2b00      	cmp	r3, #0
 800705a:	f47f af6a 	bne.w	8006f32 <_dtoa_r+0x7ca>
 800705e:	2001      	movs	r0, #1
 8007060:	e76f      	b.n	8006f42 <_dtoa_r+0x7da>
 8007062:	f04f 0800 	mov.w	r8, #0
 8007066:	e7f6      	b.n	8007056 <_dtoa_r+0x8ee>
 8007068:	4698      	mov	r8, r3
 800706a:	e7f4      	b.n	8007056 <_dtoa_r+0x8ee>
 800706c:	f43f af7d 	beq.w	8006f6a <_dtoa_r+0x802>
 8007070:	4618      	mov	r0, r3
 8007072:	301c      	adds	r0, #28
 8007074:	e772      	b.n	8006f5c <_dtoa_r+0x7f4>
 8007076:	9b03      	ldr	r3, [sp, #12]
 8007078:	2b00      	cmp	r3, #0
 800707a:	dc37      	bgt.n	80070ec <_dtoa_r+0x984>
 800707c:	9b06      	ldr	r3, [sp, #24]
 800707e:	2b02      	cmp	r3, #2
 8007080:	dd34      	ble.n	80070ec <_dtoa_r+0x984>
 8007082:	9b03      	ldr	r3, [sp, #12]
 8007084:	9302      	str	r3, [sp, #8]
 8007086:	9b02      	ldr	r3, [sp, #8]
 8007088:	b96b      	cbnz	r3, 80070a6 <_dtoa_r+0x93e>
 800708a:	4631      	mov	r1, r6
 800708c:	2205      	movs	r2, #5
 800708e:	4620      	mov	r0, r4
 8007090:	f000 fd56 	bl	8007b40 <__multadd>
 8007094:	4601      	mov	r1, r0
 8007096:	4606      	mov	r6, r0
 8007098:	ee18 0a10 	vmov	r0, s16
 800709c:	f000 ffba 	bl	8008014 <__mcmp>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f73f adbb 	bgt.w	8006c1c <_dtoa_r+0x4b4>
 80070a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a8:	9d01      	ldr	r5, [sp, #4]
 80070aa:	43db      	mvns	r3, r3
 80070ac:	9300      	str	r3, [sp, #0]
 80070ae:	f04f 0800 	mov.w	r8, #0
 80070b2:	4631      	mov	r1, r6
 80070b4:	4620      	mov	r0, r4
 80070b6:	f000 fd21 	bl	8007afc <_Bfree>
 80070ba:	2f00      	cmp	r7, #0
 80070bc:	f43f aea4 	beq.w	8006e08 <_dtoa_r+0x6a0>
 80070c0:	f1b8 0f00 	cmp.w	r8, #0
 80070c4:	d005      	beq.n	80070d2 <_dtoa_r+0x96a>
 80070c6:	45b8      	cmp	r8, r7
 80070c8:	d003      	beq.n	80070d2 <_dtoa_r+0x96a>
 80070ca:	4641      	mov	r1, r8
 80070cc:	4620      	mov	r0, r4
 80070ce:	f000 fd15 	bl	8007afc <_Bfree>
 80070d2:	4639      	mov	r1, r7
 80070d4:	4620      	mov	r0, r4
 80070d6:	f000 fd11 	bl	8007afc <_Bfree>
 80070da:	e695      	b.n	8006e08 <_dtoa_r+0x6a0>
 80070dc:	2600      	movs	r6, #0
 80070de:	4637      	mov	r7, r6
 80070e0:	e7e1      	b.n	80070a6 <_dtoa_r+0x93e>
 80070e2:	9700      	str	r7, [sp, #0]
 80070e4:	4637      	mov	r7, r6
 80070e6:	e599      	b.n	8006c1c <_dtoa_r+0x4b4>
 80070e8:	40240000 	.word	0x40240000
 80070ec:	9b08      	ldr	r3, [sp, #32]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f000 80ca 	beq.w	8007288 <_dtoa_r+0xb20>
 80070f4:	9b03      	ldr	r3, [sp, #12]
 80070f6:	9302      	str	r3, [sp, #8]
 80070f8:	2d00      	cmp	r5, #0
 80070fa:	dd05      	ble.n	8007108 <_dtoa_r+0x9a0>
 80070fc:	4639      	mov	r1, r7
 80070fe:	462a      	mov	r2, r5
 8007100:	4620      	mov	r0, r4
 8007102:	f000 ff17 	bl	8007f34 <__lshift>
 8007106:	4607      	mov	r7, r0
 8007108:	f1b8 0f00 	cmp.w	r8, #0
 800710c:	d05b      	beq.n	80071c6 <_dtoa_r+0xa5e>
 800710e:	6879      	ldr	r1, [r7, #4]
 8007110:	4620      	mov	r0, r4
 8007112:	f000 fcb3 	bl	8007a7c <_Balloc>
 8007116:	4605      	mov	r5, r0
 8007118:	b928      	cbnz	r0, 8007126 <_dtoa_r+0x9be>
 800711a:	4b87      	ldr	r3, [pc, #540]	; (8007338 <_dtoa_r+0xbd0>)
 800711c:	4602      	mov	r2, r0
 800711e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007122:	f7ff bb3b 	b.w	800679c <_dtoa_r+0x34>
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	3202      	adds	r2, #2
 800712a:	0092      	lsls	r2, r2, #2
 800712c:	f107 010c 	add.w	r1, r7, #12
 8007130:	300c      	adds	r0, #12
 8007132:	f000 fc95 	bl	8007a60 <memcpy>
 8007136:	2201      	movs	r2, #1
 8007138:	4629      	mov	r1, r5
 800713a:	4620      	mov	r0, r4
 800713c:	f000 fefa 	bl	8007f34 <__lshift>
 8007140:	9b01      	ldr	r3, [sp, #4]
 8007142:	f103 0901 	add.w	r9, r3, #1
 8007146:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800714a:	4413      	add	r3, r2
 800714c:	9305      	str	r3, [sp, #20]
 800714e:	f00a 0301 	and.w	r3, sl, #1
 8007152:	46b8      	mov	r8, r7
 8007154:	9304      	str	r3, [sp, #16]
 8007156:	4607      	mov	r7, r0
 8007158:	4631      	mov	r1, r6
 800715a:	ee18 0a10 	vmov	r0, s16
 800715e:	f7ff fa77 	bl	8006650 <quorem>
 8007162:	4641      	mov	r1, r8
 8007164:	9002      	str	r0, [sp, #8]
 8007166:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800716a:	ee18 0a10 	vmov	r0, s16
 800716e:	f000 ff51 	bl	8008014 <__mcmp>
 8007172:	463a      	mov	r2, r7
 8007174:	9003      	str	r0, [sp, #12]
 8007176:	4631      	mov	r1, r6
 8007178:	4620      	mov	r0, r4
 800717a:	f000 ff67 	bl	800804c <__mdiff>
 800717e:	68c2      	ldr	r2, [r0, #12]
 8007180:	f109 3bff 	add.w	fp, r9, #4294967295
 8007184:	4605      	mov	r5, r0
 8007186:	bb02      	cbnz	r2, 80071ca <_dtoa_r+0xa62>
 8007188:	4601      	mov	r1, r0
 800718a:	ee18 0a10 	vmov	r0, s16
 800718e:	f000 ff41 	bl	8008014 <__mcmp>
 8007192:	4602      	mov	r2, r0
 8007194:	4629      	mov	r1, r5
 8007196:	4620      	mov	r0, r4
 8007198:	9207      	str	r2, [sp, #28]
 800719a:	f000 fcaf 	bl	8007afc <_Bfree>
 800719e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80071a2:	ea43 0102 	orr.w	r1, r3, r2
 80071a6:	9b04      	ldr	r3, [sp, #16]
 80071a8:	430b      	orrs	r3, r1
 80071aa:	464d      	mov	r5, r9
 80071ac:	d10f      	bne.n	80071ce <_dtoa_r+0xa66>
 80071ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80071b2:	d02a      	beq.n	800720a <_dtoa_r+0xaa2>
 80071b4:	9b03      	ldr	r3, [sp, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	dd02      	ble.n	80071c0 <_dtoa_r+0xa58>
 80071ba:	9b02      	ldr	r3, [sp, #8]
 80071bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80071c0:	f88b a000 	strb.w	sl, [fp]
 80071c4:	e775      	b.n	80070b2 <_dtoa_r+0x94a>
 80071c6:	4638      	mov	r0, r7
 80071c8:	e7ba      	b.n	8007140 <_dtoa_r+0x9d8>
 80071ca:	2201      	movs	r2, #1
 80071cc:	e7e2      	b.n	8007194 <_dtoa_r+0xa2c>
 80071ce:	9b03      	ldr	r3, [sp, #12]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	db04      	blt.n	80071de <_dtoa_r+0xa76>
 80071d4:	9906      	ldr	r1, [sp, #24]
 80071d6:	430b      	orrs	r3, r1
 80071d8:	9904      	ldr	r1, [sp, #16]
 80071da:	430b      	orrs	r3, r1
 80071dc:	d122      	bne.n	8007224 <_dtoa_r+0xabc>
 80071de:	2a00      	cmp	r2, #0
 80071e0:	ddee      	ble.n	80071c0 <_dtoa_r+0xa58>
 80071e2:	ee18 1a10 	vmov	r1, s16
 80071e6:	2201      	movs	r2, #1
 80071e8:	4620      	mov	r0, r4
 80071ea:	f000 fea3 	bl	8007f34 <__lshift>
 80071ee:	4631      	mov	r1, r6
 80071f0:	ee08 0a10 	vmov	s16, r0
 80071f4:	f000 ff0e 	bl	8008014 <__mcmp>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	dc03      	bgt.n	8007204 <_dtoa_r+0xa9c>
 80071fc:	d1e0      	bne.n	80071c0 <_dtoa_r+0xa58>
 80071fe:	f01a 0f01 	tst.w	sl, #1
 8007202:	d0dd      	beq.n	80071c0 <_dtoa_r+0xa58>
 8007204:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007208:	d1d7      	bne.n	80071ba <_dtoa_r+0xa52>
 800720a:	2339      	movs	r3, #57	; 0x39
 800720c:	f88b 3000 	strb.w	r3, [fp]
 8007210:	462b      	mov	r3, r5
 8007212:	461d      	mov	r5, r3
 8007214:	3b01      	subs	r3, #1
 8007216:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800721a:	2a39      	cmp	r2, #57	; 0x39
 800721c:	d071      	beq.n	8007302 <_dtoa_r+0xb9a>
 800721e:	3201      	adds	r2, #1
 8007220:	701a      	strb	r2, [r3, #0]
 8007222:	e746      	b.n	80070b2 <_dtoa_r+0x94a>
 8007224:	2a00      	cmp	r2, #0
 8007226:	dd07      	ble.n	8007238 <_dtoa_r+0xad0>
 8007228:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800722c:	d0ed      	beq.n	800720a <_dtoa_r+0xaa2>
 800722e:	f10a 0301 	add.w	r3, sl, #1
 8007232:	f88b 3000 	strb.w	r3, [fp]
 8007236:	e73c      	b.n	80070b2 <_dtoa_r+0x94a>
 8007238:	9b05      	ldr	r3, [sp, #20]
 800723a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800723e:	4599      	cmp	r9, r3
 8007240:	d047      	beq.n	80072d2 <_dtoa_r+0xb6a>
 8007242:	ee18 1a10 	vmov	r1, s16
 8007246:	2300      	movs	r3, #0
 8007248:	220a      	movs	r2, #10
 800724a:	4620      	mov	r0, r4
 800724c:	f000 fc78 	bl	8007b40 <__multadd>
 8007250:	45b8      	cmp	r8, r7
 8007252:	ee08 0a10 	vmov	s16, r0
 8007256:	f04f 0300 	mov.w	r3, #0
 800725a:	f04f 020a 	mov.w	r2, #10
 800725e:	4641      	mov	r1, r8
 8007260:	4620      	mov	r0, r4
 8007262:	d106      	bne.n	8007272 <_dtoa_r+0xb0a>
 8007264:	f000 fc6c 	bl	8007b40 <__multadd>
 8007268:	4680      	mov	r8, r0
 800726a:	4607      	mov	r7, r0
 800726c:	f109 0901 	add.w	r9, r9, #1
 8007270:	e772      	b.n	8007158 <_dtoa_r+0x9f0>
 8007272:	f000 fc65 	bl	8007b40 <__multadd>
 8007276:	4639      	mov	r1, r7
 8007278:	4680      	mov	r8, r0
 800727a:	2300      	movs	r3, #0
 800727c:	220a      	movs	r2, #10
 800727e:	4620      	mov	r0, r4
 8007280:	f000 fc5e 	bl	8007b40 <__multadd>
 8007284:	4607      	mov	r7, r0
 8007286:	e7f1      	b.n	800726c <_dtoa_r+0xb04>
 8007288:	9b03      	ldr	r3, [sp, #12]
 800728a:	9302      	str	r3, [sp, #8]
 800728c:	9d01      	ldr	r5, [sp, #4]
 800728e:	ee18 0a10 	vmov	r0, s16
 8007292:	4631      	mov	r1, r6
 8007294:	f7ff f9dc 	bl	8006650 <quorem>
 8007298:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800729c:	9b01      	ldr	r3, [sp, #4]
 800729e:	f805 ab01 	strb.w	sl, [r5], #1
 80072a2:	1aea      	subs	r2, r5, r3
 80072a4:	9b02      	ldr	r3, [sp, #8]
 80072a6:	4293      	cmp	r3, r2
 80072a8:	dd09      	ble.n	80072be <_dtoa_r+0xb56>
 80072aa:	ee18 1a10 	vmov	r1, s16
 80072ae:	2300      	movs	r3, #0
 80072b0:	220a      	movs	r2, #10
 80072b2:	4620      	mov	r0, r4
 80072b4:	f000 fc44 	bl	8007b40 <__multadd>
 80072b8:	ee08 0a10 	vmov	s16, r0
 80072bc:	e7e7      	b.n	800728e <_dtoa_r+0xb26>
 80072be:	9b02      	ldr	r3, [sp, #8]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	bfc8      	it	gt
 80072c4:	461d      	movgt	r5, r3
 80072c6:	9b01      	ldr	r3, [sp, #4]
 80072c8:	bfd8      	it	le
 80072ca:	2501      	movle	r5, #1
 80072cc:	441d      	add	r5, r3
 80072ce:	f04f 0800 	mov.w	r8, #0
 80072d2:	ee18 1a10 	vmov	r1, s16
 80072d6:	2201      	movs	r2, #1
 80072d8:	4620      	mov	r0, r4
 80072da:	f000 fe2b 	bl	8007f34 <__lshift>
 80072de:	4631      	mov	r1, r6
 80072e0:	ee08 0a10 	vmov	s16, r0
 80072e4:	f000 fe96 	bl	8008014 <__mcmp>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	dc91      	bgt.n	8007210 <_dtoa_r+0xaa8>
 80072ec:	d102      	bne.n	80072f4 <_dtoa_r+0xb8c>
 80072ee:	f01a 0f01 	tst.w	sl, #1
 80072f2:	d18d      	bne.n	8007210 <_dtoa_r+0xaa8>
 80072f4:	462b      	mov	r3, r5
 80072f6:	461d      	mov	r5, r3
 80072f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072fc:	2a30      	cmp	r2, #48	; 0x30
 80072fe:	d0fa      	beq.n	80072f6 <_dtoa_r+0xb8e>
 8007300:	e6d7      	b.n	80070b2 <_dtoa_r+0x94a>
 8007302:	9a01      	ldr	r2, [sp, #4]
 8007304:	429a      	cmp	r2, r3
 8007306:	d184      	bne.n	8007212 <_dtoa_r+0xaaa>
 8007308:	9b00      	ldr	r3, [sp, #0]
 800730a:	3301      	adds	r3, #1
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	2331      	movs	r3, #49	; 0x31
 8007310:	7013      	strb	r3, [r2, #0]
 8007312:	e6ce      	b.n	80070b2 <_dtoa_r+0x94a>
 8007314:	4b09      	ldr	r3, [pc, #36]	; (800733c <_dtoa_r+0xbd4>)
 8007316:	f7ff ba95 	b.w	8006844 <_dtoa_r+0xdc>
 800731a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800731c:	2b00      	cmp	r3, #0
 800731e:	f47f aa6e 	bne.w	80067fe <_dtoa_r+0x96>
 8007322:	4b07      	ldr	r3, [pc, #28]	; (8007340 <_dtoa_r+0xbd8>)
 8007324:	f7ff ba8e 	b.w	8006844 <_dtoa_r+0xdc>
 8007328:	9b02      	ldr	r3, [sp, #8]
 800732a:	2b00      	cmp	r3, #0
 800732c:	dcae      	bgt.n	800728c <_dtoa_r+0xb24>
 800732e:	9b06      	ldr	r3, [sp, #24]
 8007330:	2b02      	cmp	r3, #2
 8007332:	f73f aea8 	bgt.w	8007086 <_dtoa_r+0x91e>
 8007336:	e7a9      	b.n	800728c <_dtoa_r+0xb24>
 8007338:	0800a550 	.word	0x0800a550
 800733c:	0800a350 	.word	0x0800a350
 8007340:	0800a4d1 	.word	0x0800a4d1

08007344 <rshift>:
 8007344:	6903      	ldr	r3, [r0, #16]
 8007346:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800734a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800734e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007352:	f100 0414 	add.w	r4, r0, #20
 8007356:	dd45      	ble.n	80073e4 <rshift+0xa0>
 8007358:	f011 011f 	ands.w	r1, r1, #31
 800735c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007360:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007364:	d10c      	bne.n	8007380 <rshift+0x3c>
 8007366:	f100 0710 	add.w	r7, r0, #16
 800736a:	4629      	mov	r1, r5
 800736c:	42b1      	cmp	r1, r6
 800736e:	d334      	bcc.n	80073da <rshift+0x96>
 8007370:	1a9b      	subs	r3, r3, r2
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	1eea      	subs	r2, r5, #3
 8007376:	4296      	cmp	r6, r2
 8007378:	bf38      	it	cc
 800737a:	2300      	movcc	r3, #0
 800737c:	4423      	add	r3, r4
 800737e:	e015      	b.n	80073ac <rshift+0x68>
 8007380:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007384:	f1c1 0820 	rsb	r8, r1, #32
 8007388:	40cf      	lsrs	r7, r1
 800738a:	f105 0e04 	add.w	lr, r5, #4
 800738e:	46a1      	mov	r9, r4
 8007390:	4576      	cmp	r6, lr
 8007392:	46f4      	mov	ip, lr
 8007394:	d815      	bhi.n	80073c2 <rshift+0x7e>
 8007396:	1a9a      	subs	r2, r3, r2
 8007398:	0092      	lsls	r2, r2, #2
 800739a:	3a04      	subs	r2, #4
 800739c:	3501      	adds	r5, #1
 800739e:	42ae      	cmp	r6, r5
 80073a0:	bf38      	it	cc
 80073a2:	2200      	movcc	r2, #0
 80073a4:	18a3      	adds	r3, r4, r2
 80073a6:	50a7      	str	r7, [r4, r2]
 80073a8:	b107      	cbz	r7, 80073ac <rshift+0x68>
 80073aa:	3304      	adds	r3, #4
 80073ac:	1b1a      	subs	r2, r3, r4
 80073ae:	42a3      	cmp	r3, r4
 80073b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80073b4:	bf08      	it	eq
 80073b6:	2300      	moveq	r3, #0
 80073b8:	6102      	str	r2, [r0, #16]
 80073ba:	bf08      	it	eq
 80073bc:	6143      	streq	r3, [r0, #20]
 80073be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073c2:	f8dc c000 	ldr.w	ip, [ip]
 80073c6:	fa0c fc08 	lsl.w	ip, ip, r8
 80073ca:	ea4c 0707 	orr.w	r7, ip, r7
 80073ce:	f849 7b04 	str.w	r7, [r9], #4
 80073d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80073d6:	40cf      	lsrs	r7, r1
 80073d8:	e7da      	b.n	8007390 <rshift+0x4c>
 80073da:	f851 cb04 	ldr.w	ip, [r1], #4
 80073de:	f847 cf04 	str.w	ip, [r7, #4]!
 80073e2:	e7c3      	b.n	800736c <rshift+0x28>
 80073e4:	4623      	mov	r3, r4
 80073e6:	e7e1      	b.n	80073ac <rshift+0x68>

080073e8 <__hexdig_fun>:
 80073e8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80073ec:	2b09      	cmp	r3, #9
 80073ee:	d802      	bhi.n	80073f6 <__hexdig_fun+0xe>
 80073f0:	3820      	subs	r0, #32
 80073f2:	b2c0      	uxtb	r0, r0
 80073f4:	4770      	bx	lr
 80073f6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80073fa:	2b05      	cmp	r3, #5
 80073fc:	d801      	bhi.n	8007402 <__hexdig_fun+0x1a>
 80073fe:	3847      	subs	r0, #71	; 0x47
 8007400:	e7f7      	b.n	80073f2 <__hexdig_fun+0xa>
 8007402:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007406:	2b05      	cmp	r3, #5
 8007408:	d801      	bhi.n	800740e <__hexdig_fun+0x26>
 800740a:	3827      	subs	r0, #39	; 0x27
 800740c:	e7f1      	b.n	80073f2 <__hexdig_fun+0xa>
 800740e:	2000      	movs	r0, #0
 8007410:	4770      	bx	lr
	...

08007414 <__gethex>:
 8007414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007418:	ed2d 8b02 	vpush	{d8}
 800741c:	b089      	sub	sp, #36	; 0x24
 800741e:	ee08 0a10 	vmov	s16, r0
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	4bb4      	ldr	r3, [pc, #720]	; (80076f8 <__gethex+0x2e4>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	9301      	str	r3, [sp, #4]
 800742a:	4618      	mov	r0, r3
 800742c:	468b      	mov	fp, r1
 800742e:	4690      	mov	r8, r2
 8007430:	f7f8 fed6 	bl	80001e0 <strlen>
 8007434:	9b01      	ldr	r3, [sp, #4]
 8007436:	f8db 2000 	ldr.w	r2, [fp]
 800743a:	4403      	add	r3, r0
 800743c:	4682      	mov	sl, r0
 800743e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007442:	9305      	str	r3, [sp, #20]
 8007444:	1c93      	adds	r3, r2, #2
 8007446:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800744a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800744e:	32fe      	adds	r2, #254	; 0xfe
 8007450:	18d1      	adds	r1, r2, r3
 8007452:	461f      	mov	r7, r3
 8007454:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007458:	9100      	str	r1, [sp, #0]
 800745a:	2830      	cmp	r0, #48	; 0x30
 800745c:	d0f8      	beq.n	8007450 <__gethex+0x3c>
 800745e:	f7ff ffc3 	bl	80073e8 <__hexdig_fun>
 8007462:	4604      	mov	r4, r0
 8007464:	2800      	cmp	r0, #0
 8007466:	d13a      	bne.n	80074de <__gethex+0xca>
 8007468:	9901      	ldr	r1, [sp, #4]
 800746a:	4652      	mov	r2, sl
 800746c:	4638      	mov	r0, r7
 800746e:	f001 fa33 	bl	80088d8 <strncmp>
 8007472:	4605      	mov	r5, r0
 8007474:	2800      	cmp	r0, #0
 8007476:	d168      	bne.n	800754a <__gethex+0x136>
 8007478:	f817 000a 	ldrb.w	r0, [r7, sl]
 800747c:	eb07 060a 	add.w	r6, r7, sl
 8007480:	f7ff ffb2 	bl	80073e8 <__hexdig_fun>
 8007484:	2800      	cmp	r0, #0
 8007486:	d062      	beq.n	800754e <__gethex+0x13a>
 8007488:	4633      	mov	r3, r6
 800748a:	7818      	ldrb	r0, [r3, #0]
 800748c:	2830      	cmp	r0, #48	; 0x30
 800748e:	461f      	mov	r7, r3
 8007490:	f103 0301 	add.w	r3, r3, #1
 8007494:	d0f9      	beq.n	800748a <__gethex+0x76>
 8007496:	f7ff ffa7 	bl	80073e8 <__hexdig_fun>
 800749a:	2301      	movs	r3, #1
 800749c:	fab0 f480 	clz	r4, r0
 80074a0:	0964      	lsrs	r4, r4, #5
 80074a2:	4635      	mov	r5, r6
 80074a4:	9300      	str	r3, [sp, #0]
 80074a6:	463a      	mov	r2, r7
 80074a8:	4616      	mov	r6, r2
 80074aa:	3201      	adds	r2, #1
 80074ac:	7830      	ldrb	r0, [r6, #0]
 80074ae:	f7ff ff9b 	bl	80073e8 <__hexdig_fun>
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d1f8      	bne.n	80074a8 <__gethex+0x94>
 80074b6:	9901      	ldr	r1, [sp, #4]
 80074b8:	4652      	mov	r2, sl
 80074ba:	4630      	mov	r0, r6
 80074bc:	f001 fa0c 	bl	80088d8 <strncmp>
 80074c0:	b980      	cbnz	r0, 80074e4 <__gethex+0xd0>
 80074c2:	b94d      	cbnz	r5, 80074d8 <__gethex+0xc4>
 80074c4:	eb06 050a 	add.w	r5, r6, sl
 80074c8:	462a      	mov	r2, r5
 80074ca:	4616      	mov	r6, r2
 80074cc:	3201      	adds	r2, #1
 80074ce:	7830      	ldrb	r0, [r6, #0]
 80074d0:	f7ff ff8a 	bl	80073e8 <__hexdig_fun>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	d1f8      	bne.n	80074ca <__gethex+0xb6>
 80074d8:	1bad      	subs	r5, r5, r6
 80074da:	00ad      	lsls	r5, r5, #2
 80074dc:	e004      	b.n	80074e8 <__gethex+0xd4>
 80074de:	2400      	movs	r4, #0
 80074e0:	4625      	mov	r5, r4
 80074e2:	e7e0      	b.n	80074a6 <__gethex+0x92>
 80074e4:	2d00      	cmp	r5, #0
 80074e6:	d1f7      	bne.n	80074d8 <__gethex+0xc4>
 80074e8:	7833      	ldrb	r3, [r6, #0]
 80074ea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80074ee:	2b50      	cmp	r3, #80	; 0x50
 80074f0:	d13b      	bne.n	800756a <__gethex+0x156>
 80074f2:	7873      	ldrb	r3, [r6, #1]
 80074f4:	2b2b      	cmp	r3, #43	; 0x2b
 80074f6:	d02c      	beq.n	8007552 <__gethex+0x13e>
 80074f8:	2b2d      	cmp	r3, #45	; 0x2d
 80074fa:	d02e      	beq.n	800755a <__gethex+0x146>
 80074fc:	1c71      	adds	r1, r6, #1
 80074fe:	f04f 0900 	mov.w	r9, #0
 8007502:	7808      	ldrb	r0, [r1, #0]
 8007504:	f7ff ff70 	bl	80073e8 <__hexdig_fun>
 8007508:	1e43      	subs	r3, r0, #1
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b18      	cmp	r3, #24
 800750e:	d82c      	bhi.n	800756a <__gethex+0x156>
 8007510:	f1a0 0210 	sub.w	r2, r0, #16
 8007514:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007518:	f7ff ff66 	bl	80073e8 <__hexdig_fun>
 800751c:	1e43      	subs	r3, r0, #1
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b18      	cmp	r3, #24
 8007522:	d91d      	bls.n	8007560 <__gethex+0x14c>
 8007524:	f1b9 0f00 	cmp.w	r9, #0
 8007528:	d000      	beq.n	800752c <__gethex+0x118>
 800752a:	4252      	negs	r2, r2
 800752c:	4415      	add	r5, r2
 800752e:	f8cb 1000 	str.w	r1, [fp]
 8007532:	b1e4      	cbz	r4, 800756e <__gethex+0x15a>
 8007534:	9b00      	ldr	r3, [sp, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	bf14      	ite	ne
 800753a:	2700      	movne	r7, #0
 800753c:	2706      	moveq	r7, #6
 800753e:	4638      	mov	r0, r7
 8007540:	b009      	add	sp, #36	; 0x24
 8007542:	ecbd 8b02 	vpop	{d8}
 8007546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800754a:	463e      	mov	r6, r7
 800754c:	4625      	mov	r5, r4
 800754e:	2401      	movs	r4, #1
 8007550:	e7ca      	b.n	80074e8 <__gethex+0xd4>
 8007552:	f04f 0900 	mov.w	r9, #0
 8007556:	1cb1      	adds	r1, r6, #2
 8007558:	e7d3      	b.n	8007502 <__gethex+0xee>
 800755a:	f04f 0901 	mov.w	r9, #1
 800755e:	e7fa      	b.n	8007556 <__gethex+0x142>
 8007560:	230a      	movs	r3, #10
 8007562:	fb03 0202 	mla	r2, r3, r2, r0
 8007566:	3a10      	subs	r2, #16
 8007568:	e7d4      	b.n	8007514 <__gethex+0x100>
 800756a:	4631      	mov	r1, r6
 800756c:	e7df      	b.n	800752e <__gethex+0x11a>
 800756e:	1bf3      	subs	r3, r6, r7
 8007570:	3b01      	subs	r3, #1
 8007572:	4621      	mov	r1, r4
 8007574:	2b07      	cmp	r3, #7
 8007576:	dc0b      	bgt.n	8007590 <__gethex+0x17c>
 8007578:	ee18 0a10 	vmov	r0, s16
 800757c:	f000 fa7e 	bl	8007a7c <_Balloc>
 8007580:	4604      	mov	r4, r0
 8007582:	b940      	cbnz	r0, 8007596 <__gethex+0x182>
 8007584:	4b5d      	ldr	r3, [pc, #372]	; (80076fc <__gethex+0x2e8>)
 8007586:	4602      	mov	r2, r0
 8007588:	21de      	movs	r1, #222	; 0xde
 800758a:	485d      	ldr	r0, [pc, #372]	; (8007700 <__gethex+0x2ec>)
 800758c:	f001 f9c6 	bl	800891c <__assert_func>
 8007590:	3101      	adds	r1, #1
 8007592:	105b      	asrs	r3, r3, #1
 8007594:	e7ee      	b.n	8007574 <__gethex+0x160>
 8007596:	f100 0914 	add.w	r9, r0, #20
 800759a:	f04f 0b00 	mov.w	fp, #0
 800759e:	f1ca 0301 	rsb	r3, sl, #1
 80075a2:	f8cd 9008 	str.w	r9, [sp, #8]
 80075a6:	f8cd b000 	str.w	fp, [sp]
 80075aa:	9306      	str	r3, [sp, #24]
 80075ac:	42b7      	cmp	r7, r6
 80075ae:	d340      	bcc.n	8007632 <__gethex+0x21e>
 80075b0:	9802      	ldr	r0, [sp, #8]
 80075b2:	9b00      	ldr	r3, [sp, #0]
 80075b4:	f840 3b04 	str.w	r3, [r0], #4
 80075b8:	eba0 0009 	sub.w	r0, r0, r9
 80075bc:	1080      	asrs	r0, r0, #2
 80075be:	0146      	lsls	r6, r0, #5
 80075c0:	6120      	str	r0, [r4, #16]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f000 fb4c 	bl	8007c60 <__hi0bits>
 80075c8:	1a30      	subs	r0, r6, r0
 80075ca:	f8d8 6000 	ldr.w	r6, [r8]
 80075ce:	42b0      	cmp	r0, r6
 80075d0:	dd63      	ble.n	800769a <__gethex+0x286>
 80075d2:	1b87      	subs	r7, r0, r6
 80075d4:	4639      	mov	r1, r7
 80075d6:	4620      	mov	r0, r4
 80075d8:	f000 fef0 	bl	80083bc <__any_on>
 80075dc:	4682      	mov	sl, r0
 80075de:	b1a8      	cbz	r0, 800760c <__gethex+0x1f8>
 80075e0:	1e7b      	subs	r3, r7, #1
 80075e2:	1159      	asrs	r1, r3, #5
 80075e4:	f003 021f 	and.w	r2, r3, #31
 80075e8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80075ec:	f04f 0a01 	mov.w	sl, #1
 80075f0:	fa0a f202 	lsl.w	r2, sl, r2
 80075f4:	420a      	tst	r2, r1
 80075f6:	d009      	beq.n	800760c <__gethex+0x1f8>
 80075f8:	4553      	cmp	r3, sl
 80075fa:	dd05      	ble.n	8007608 <__gethex+0x1f4>
 80075fc:	1eb9      	subs	r1, r7, #2
 80075fe:	4620      	mov	r0, r4
 8007600:	f000 fedc 	bl	80083bc <__any_on>
 8007604:	2800      	cmp	r0, #0
 8007606:	d145      	bne.n	8007694 <__gethex+0x280>
 8007608:	f04f 0a02 	mov.w	sl, #2
 800760c:	4639      	mov	r1, r7
 800760e:	4620      	mov	r0, r4
 8007610:	f7ff fe98 	bl	8007344 <rshift>
 8007614:	443d      	add	r5, r7
 8007616:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800761a:	42ab      	cmp	r3, r5
 800761c:	da4c      	bge.n	80076b8 <__gethex+0x2a4>
 800761e:	ee18 0a10 	vmov	r0, s16
 8007622:	4621      	mov	r1, r4
 8007624:	f000 fa6a 	bl	8007afc <_Bfree>
 8007628:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800762a:	2300      	movs	r3, #0
 800762c:	6013      	str	r3, [r2, #0]
 800762e:	27a3      	movs	r7, #163	; 0xa3
 8007630:	e785      	b.n	800753e <__gethex+0x12a>
 8007632:	1e73      	subs	r3, r6, #1
 8007634:	9a05      	ldr	r2, [sp, #20]
 8007636:	9303      	str	r3, [sp, #12]
 8007638:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800763c:	4293      	cmp	r3, r2
 800763e:	d019      	beq.n	8007674 <__gethex+0x260>
 8007640:	f1bb 0f20 	cmp.w	fp, #32
 8007644:	d107      	bne.n	8007656 <__gethex+0x242>
 8007646:	9b02      	ldr	r3, [sp, #8]
 8007648:	9a00      	ldr	r2, [sp, #0]
 800764a:	f843 2b04 	str.w	r2, [r3], #4
 800764e:	9302      	str	r3, [sp, #8]
 8007650:	2300      	movs	r3, #0
 8007652:	9300      	str	r3, [sp, #0]
 8007654:	469b      	mov	fp, r3
 8007656:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800765a:	f7ff fec5 	bl	80073e8 <__hexdig_fun>
 800765e:	9b00      	ldr	r3, [sp, #0]
 8007660:	f000 000f 	and.w	r0, r0, #15
 8007664:	fa00 f00b 	lsl.w	r0, r0, fp
 8007668:	4303      	orrs	r3, r0
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	f10b 0b04 	add.w	fp, fp, #4
 8007670:	9b03      	ldr	r3, [sp, #12]
 8007672:	e00d      	b.n	8007690 <__gethex+0x27c>
 8007674:	9b03      	ldr	r3, [sp, #12]
 8007676:	9a06      	ldr	r2, [sp, #24]
 8007678:	4413      	add	r3, r2
 800767a:	42bb      	cmp	r3, r7
 800767c:	d3e0      	bcc.n	8007640 <__gethex+0x22c>
 800767e:	4618      	mov	r0, r3
 8007680:	9901      	ldr	r1, [sp, #4]
 8007682:	9307      	str	r3, [sp, #28]
 8007684:	4652      	mov	r2, sl
 8007686:	f001 f927 	bl	80088d8 <strncmp>
 800768a:	9b07      	ldr	r3, [sp, #28]
 800768c:	2800      	cmp	r0, #0
 800768e:	d1d7      	bne.n	8007640 <__gethex+0x22c>
 8007690:	461e      	mov	r6, r3
 8007692:	e78b      	b.n	80075ac <__gethex+0x198>
 8007694:	f04f 0a03 	mov.w	sl, #3
 8007698:	e7b8      	b.n	800760c <__gethex+0x1f8>
 800769a:	da0a      	bge.n	80076b2 <__gethex+0x29e>
 800769c:	1a37      	subs	r7, r6, r0
 800769e:	4621      	mov	r1, r4
 80076a0:	ee18 0a10 	vmov	r0, s16
 80076a4:	463a      	mov	r2, r7
 80076a6:	f000 fc45 	bl	8007f34 <__lshift>
 80076aa:	1bed      	subs	r5, r5, r7
 80076ac:	4604      	mov	r4, r0
 80076ae:	f100 0914 	add.w	r9, r0, #20
 80076b2:	f04f 0a00 	mov.w	sl, #0
 80076b6:	e7ae      	b.n	8007616 <__gethex+0x202>
 80076b8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80076bc:	42a8      	cmp	r0, r5
 80076be:	dd72      	ble.n	80077a6 <__gethex+0x392>
 80076c0:	1b45      	subs	r5, r0, r5
 80076c2:	42ae      	cmp	r6, r5
 80076c4:	dc36      	bgt.n	8007734 <__gethex+0x320>
 80076c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80076ca:	2b02      	cmp	r3, #2
 80076cc:	d02a      	beq.n	8007724 <__gethex+0x310>
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	d02c      	beq.n	800772c <__gethex+0x318>
 80076d2:	2b01      	cmp	r3, #1
 80076d4:	d11c      	bne.n	8007710 <__gethex+0x2fc>
 80076d6:	42ae      	cmp	r6, r5
 80076d8:	d11a      	bne.n	8007710 <__gethex+0x2fc>
 80076da:	2e01      	cmp	r6, #1
 80076dc:	d112      	bne.n	8007704 <__gethex+0x2f0>
 80076de:	9a04      	ldr	r2, [sp, #16]
 80076e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80076e4:	6013      	str	r3, [r2, #0]
 80076e6:	2301      	movs	r3, #1
 80076e8:	6123      	str	r3, [r4, #16]
 80076ea:	f8c9 3000 	str.w	r3, [r9]
 80076ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076f0:	2762      	movs	r7, #98	; 0x62
 80076f2:	601c      	str	r4, [r3, #0]
 80076f4:	e723      	b.n	800753e <__gethex+0x12a>
 80076f6:	bf00      	nop
 80076f8:	0800a5c8 	.word	0x0800a5c8
 80076fc:	0800a550 	.word	0x0800a550
 8007700:	0800a561 	.word	0x0800a561
 8007704:	1e71      	subs	r1, r6, #1
 8007706:	4620      	mov	r0, r4
 8007708:	f000 fe58 	bl	80083bc <__any_on>
 800770c:	2800      	cmp	r0, #0
 800770e:	d1e6      	bne.n	80076de <__gethex+0x2ca>
 8007710:	ee18 0a10 	vmov	r0, s16
 8007714:	4621      	mov	r1, r4
 8007716:	f000 f9f1 	bl	8007afc <_Bfree>
 800771a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800771c:	2300      	movs	r3, #0
 800771e:	6013      	str	r3, [r2, #0]
 8007720:	2750      	movs	r7, #80	; 0x50
 8007722:	e70c      	b.n	800753e <__gethex+0x12a>
 8007724:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1f2      	bne.n	8007710 <__gethex+0x2fc>
 800772a:	e7d8      	b.n	80076de <__gethex+0x2ca>
 800772c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800772e:	2b00      	cmp	r3, #0
 8007730:	d1d5      	bne.n	80076de <__gethex+0x2ca>
 8007732:	e7ed      	b.n	8007710 <__gethex+0x2fc>
 8007734:	1e6f      	subs	r7, r5, #1
 8007736:	f1ba 0f00 	cmp.w	sl, #0
 800773a:	d131      	bne.n	80077a0 <__gethex+0x38c>
 800773c:	b127      	cbz	r7, 8007748 <__gethex+0x334>
 800773e:	4639      	mov	r1, r7
 8007740:	4620      	mov	r0, r4
 8007742:	f000 fe3b 	bl	80083bc <__any_on>
 8007746:	4682      	mov	sl, r0
 8007748:	117b      	asrs	r3, r7, #5
 800774a:	2101      	movs	r1, #1
 800774c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007750:	f007 071f 	and.w	r7, r7, #31
 8007754:	fa01 f707 	lsl.w	r7, r1, r7
 8007758:	421f      	tst	r7, r3
 800775a:	4629      	mov	r1, r5
 800775c:	4620      	mov	r0, r4
 800775e:	bf18      	it	ne
 8007760:	f04a 0a02 	orrne.w	sl, sl, #2
 8007764:	1b76      	subs	r6, r6, r5
 8007766:	f7ff fded 	bl	8007344 <rshift>
 800776a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800776e:	2702      	movs	r7, #2
 8007770:	f1ba 0f00 	cmp.w	sl, #0
 8007774:	d048      	beq.n	8007808 <__gethex+0x3f4>
 8007776:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800777a:	2b02      	cmp	r3, #2
 800777c:	d015      	beq.n	80077aa <__gethex+0x396>
 800777e:	2b03      	cmp	r3, #3
 8007780:	d017      	beq.n	80077b2 <__gethex+0x39e>
 8007782:	2b01      	cmp	r3, #1
 8007784:	d109      	bne.n	800779a <__gethex+0x386>
 8007786:	f01a 0f02 	tst.w	sl, #2
 800778a:	d006      	beq.n	800779a <__gethex+0x386>
 800778c:	f8d9 0000 	ldr.w	r0, [r9]
 8007790:	ea4a 0a00 	orr.w	sl, sl, r0
 8007794:	f01a 0f01 	tst.w	sl, #1
 8007798:	d10e      	bne.n	80077b8 <__gethex+0x3a4>
 800779a:	f047 0710 	orr.w	r7, r7, #16
 800779e:	e033      	b.n	8007808 <__gethex+0x3f4>
 80077a0:	f04f 0a01 	mov.w	sl, #1
 80077a4:	e7d0      	b.n	8007748 <__gethex+0x334>
 80077a6:	2701      	movs	r7, #1
 80077a8:	e7e2      	b.n	8007770 <__gethex+0x35c>
 80077aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077ac:	f1c3 0301 	rsb	r3, r3, #1
 80077b0:	9315      	str	r3, [sp, #84]	; 0x54
 80077b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0f0      	beq.n	800779a <__gethex+0x386>
 80077b8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80077bc:	f104 0314 	add.w	r3, r4, #20
 80077c0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80077c4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80077c8:	f04f 0c00 	mov.w	ip, #0
 80077cc:	4618      	mov	r0, r3
 80077ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80077d2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80077d6:	d01c      	beq.n	8007812 <__gethex+0x3fe>
 80077d8:	3201      	adds	r2, #1
 80077da:	6002      	str	r2, [r0, #0]
 80077dc:	2f02      	cmp	r7, #2
 80077de:	f104 0314 	add.w	r3, r4, #20
 80077e2:	d13f      	bne.n	8007864 <__gethex+0x450>
 80077e4:	f8d8 2000 	ldr.w	r2, [r8]
 80077e8:	3a01      	subs	r2, #1
 80077ea:	42b2      	cmp	r2, r6
 80077ec:	d10a      	bne.n	8007804 <__gethex+0x3f0>
 80077ee:	1171      	asrs	r1, r6, #5
 80077f0:	2201      	movs	r2, #1
 80077f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80077f6:	f006 061f 	and.w	r6, r6, #31
 80077fa:	fa02 f606 	lsl.w	r6, r2, r6
 80077fe:	421e      	tst	r6, r3
 8007800:	bf18      	it	ne
 8007802:	4617      	movne	r7, r2
 8007804:	f047 0720 	orr.w	r7, r7, #32
 8007808:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800780a:	601c      	str	r4, [r3, #0]
 800780c:	9b04      	ldr	r3, [sp, #16]
 800780e:	601d      	str	r5, [r3, #0]
 8007810:	e695      	b.n	800753e <__gethex+0x12a>
 8007812:	4299      	cmp	r1, r3
 8007814:	f843 cc04 	str.w	ip, [r3, #-4]
 8007818:	d8d8      	bhi.n	80077cc <__gethex+0x3b8>
 800781a:	68a3      	ldr	r3, [r4, #8]
 800781c:	459b      	cmp	fp, r3
 800781e:	db19      	blt.n	8007854 <__gethex+0x440>
 8007820:	6861      	ldr	r1, [r4, #4]
 8007822:	ee18 0a10 	vmov	r0, s16
 8007826:	3101      	adds	r1, #1
 8007828:	f000 f928 	bl	8007a7c <_Balloc>
 800782c:	4681      	mov	r9, r0
 800782e:	b918      	cbnz	r0, 8007838 <__gethex+0x424>
 8007830:	4b1a      	ldr	r3, [pc, #104]	; (800789c <__gethex+0x488>)
 8007832:	4602      	mov	r2, r0
 8007834:	2184      	movs	r1, #132	; 0x84
 8007836:	e6a8      	b.n	800758a <__gethex+0x176>
 8007838:	6922      	ldr	r2, [r4, #16]
 800783a:	3202      	adds	r2, #2
 800783c:	f104 010c 	add.w	r1, r4, #12
 8007840:	0092      	lsls	r2, r2, #2
 8007842:	300c      	adds	r0, #12
 8007844:	f000 f90c 	bl	8007a60 <memcpy>
 8007848:	4621      	mov	r1, r4
 800784a:	ee18 0a10 	vmov	r0, s16
 800784e:	f000 f955 	bl	8007afc <_Bfree>
 8007852:	464c      	mov	r4, r9
 8007854:	6923      	ldr	r3, [r4, #16]
 8007856:	1c5a      	adds	r2, r3, #1
 8007858:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800785c:	6122      	str	r2, [r4, #16]
 800785e:	2201      	movs	r2, #1
 8007860:	615a      	str	r2, [r3, #20]
 8007862:	e7bb      	b.n	80077dc <__gethex+0x3c8>
 8007864:	6922      	ldr	r2, [r4, #16]
 8007866:	455a      	cmp	r2, fp
 8007868:	dd0b      	ble.n	8007882 <__gethex+0x46e>
 800786a:	2101      	movs	r1, #1
 800786c:	4620      	mov	r0, r4
 800786e:	f7ff fd69 	bl	8007344 <rshift>
 8007872:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007876:	3501      	adds	r5, #1
 8007878:	42ab      	cmp	r3, r5
 800787a:	f6ff aed0 	blt.w	800761e <__gethex+0x20a>
 800787e:	2701      	movs	r7, #1
 8007880:	e7c0      	b.n	8007804 <__gethex+0x3f0>
 8007882:	f016 061f 	ands.w	r6, r6, #31
 8007886:	d0fa      	beq.n	800787e <__gethex+0x46a>
 8007888:	4453      	add	r3, sl
 800788a:	f1c6 0620 	rsb	r6, r6, #32
 800788e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007892:	f000 f9e5 	bl	8007c60 <__hi0bits>
 8007896:	42b0      	cmp	r0, r6
 8007898:	dbe7      	blt.n	800786a <__gethex+0x456>
 800789a:	e7f0      	b.n	800787e <__gethex+0x46a>
 800789c:	0800a550 	.word	0x0800a550

080078a0 <L_shift>:
 80078a0:	f1c2 0208 	rsb	r2, r2, #8
 80078a4:	0092      	lsls	r2, r2, #2
 80078a6:	b570      	push	{r4, r5, r6, lr}
 80078a8:	f1c2 0620 	rsb	r6, r2, #32
 80078ac:	6843      	ldr	r3, [r0, #4]
 80078ae:	6804      	ldr	r4, [r0, #0]
 80078b0:	fa03 f506 	lsl.w	r5, r3, r6
 80078b4:	432c      	orrs	r4, r5
 80078b6:	40d3      	lsrs	r3, r2
 80078b8:	6004      	str	r4, [r0, #0]
 80078ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80078be:	4288      	cmp	r0, r1
 80078c0:	d3f4      	bcc.n	80078ac <L_shift+0xc>
 80078c2:	bd70      	pop	{r4, r5, r6, pc}

080078c4 <__match>:
 80078c4:	b530      	push	{r4, r5, lr}
 80078c6:	6803      	ldr	r3, [r0, #0]
 80078c8:	3301      	adds	r3, #1
 80078ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078ce:	b914      	cbnz	r4, 80078d6 <__match+0x12>
 80078d0:	6003      	str	r3, [r0, #0]
 80078d2:	2001      	movs	r0, #1
 80078d4:	bd30      	pop	{r4, r5, pc}
 80078d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80078de:	2d19      	cmp	r5, #25
 80078e0:	bf98      	it	ls
 80078e2:	3220      	addls	r2, #32
 80078e4:	42a2      	cmp	r2, r4
 80078e6:	d0f0      	beq.n	80078ca <__match+0x6>
 80078e8:	2000      	movs	r0, #0
 80078ea:	e7f3      	b.n	80078d4 <__match+0x10>

080078ec <__hexnan>:
 80078ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f0:	680b      	ldr	r3, [r1, #0]
 80078f2:	115e      	asrs	r6, r3, #5
 80078f4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80078f8:	f013 031f 	ands.w	r3, r3, #31
 80078fc:	b087      	sub	sp, #28
 80078fe:	bf18      	it	ne
 8007900:	3604      	addne	r6, #4
 8007902:	2500      	movs	r5, #0
 8007904:	1f37      	subs	r7, r6, #4
 8007906:	4690      	mov	r8, r2
 8007908:	6802      	ldr	r2, [r0, #0]
 800790a:	9301      	str	r3, [sp, #4]
 800790c:	4682      	mov	sl, r0
 800790e:	f846 5c04 	str.w	r5, [r6, #-4]
 8007912:	46b9      	mov	r9, r7
 8007914:	463c      	mov	r4, r7
 8007916:	9502      	str	r5, [sp, #8]
 8007918:	46ab      	mov	fp, r5
 800791a:	7851      	ldrb	r1, [r2, #1]
 800791c:	1c53      	adds	r3, r2, #1
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	b341      	cbz	r1, 8007974 <__hexnan+0x88>
 8007922:	4608      	mov	r0, r1
 8007924:	9205      	str	r2, [sp, #20]
 8007926:	9104      	str	r1, [sp, #16]
 8007928:	f7ff fd5e 	bl	80073e8 <__hexdig_fun>
 800792c:	2800      	cmp	r0, #0
 800792e:	d14f      	bne.n	80079d0 <__hexnan+0xe4>
 8007930:	9904      	ldr	r1, [sp, #16]
 8007932:	9a05      	ldr	r2, [sp, #20]
 8007934:	2920      	cmp	r1, #32
 8007936:	d818      	bhi.n	800796a <__hexnan+0x7e>
 8007938:	9b02      	ldr	r3, [sp, #8]
 800793a:	459b      	cmp	fp, r3
 800793c:	dd13      	ble.n	8007966 <__hexnan+0x7a>
 800793e:	454c      	cmp	r4, r9
 8007940:	d206      	bcs.n	8007950 <__hexnan+0x64>
 8007942:	2d07      	cmp	r5, #7
 8007944:	dc04      	bgt.n	8007950 <__hexnan+0x64>
 8007946:	462a      	mov	r2, r5
 8007948:	4649      	mov	r1, r9
 800794a:	4620      	mov	r0, r4
 800794c:	f7ff ffa8 	bl	80078a0 <L_shift>
 8007950:	4544      	cmp	r4, r8
 8007952:	d950      	bls.n	80079f6 <__hexnan+0x10a>
 8007954:	2300      	movs	r3, #0
 8007956:	f1a4 0904 	sub.w	r9, r4, #4
 800795a:	f844 3c04 	str.w	r3, [r4, #-4]
 800795e:	f8cd b008 	str.w	fp, [sp, #8]
 8007962:	464c      	mov	r4, r9
 8007964:	461d      	mov	r5, r3
 8007966:	9a03      	ldr	r2, [sp, #12]
 8007968:	e7d7      	b.n	800791a <__hexnan+0x2e>
 800796a:	2929      	cmp	r1, #41	; 0x29
 800796c:	d156      	bne.n	8007a1c <__hexnan+0x130>
 800796e:	3202      	adds	r2, #2
 8007970:	f8ca 2000 	str.w	r2, [sl]
 8007974:	f1bb 0f00 	cmp.w	fp, #0
 8007978:	d050      	beq.n	8007a1c <__hexnan+0x130>
 800797a:	454c      	cmp	r4, r9
 800797c:	d206      	bcs.n	800798c <__hexnan+0xa0>
 800797e:	2d07      	cmp	r5, #7
 8007980:	dc04      	bgt.n	800798c <__hexnan+0xa0>
 8007982:	462a      	mov	r2, r5
 8007984:	4649      	mov	r1, r9
 8007986:	4620      	mov	r0, r4
 8007988:	f7ff ff8a 	bl	80078a0 <L_shift>
 800798c:	4544      	cmp	r4, r8
 800798e:	d934      	bls.n	80079fa <__hexnan+0x10e>
 8007990:	f1a8 0204 	sub.w	r2, r8, #4
 8007994:	4623      	mov	r3, r4
 8007996:	f853 1b04 	ldr.w	r1, [r3], #4
 800799a:	f842 1f04 	str.w	r1, [r2, #4]!
 800799e:	429f      	cmp	r7, r3
 80079a0:	d2f9      	bcs.n	8007996 <__hexnan+0xaa>
 80079a2:	1b3b      	subs	r3, r7, r4
 80079a4:	f023 0303 	bic.w	r3, r3, #3
 80079a8:	3304      	adds	r3, #4
 80079aa:	3401      	adds	r4, #1
 80079ac:	3e03      	subs	r6, #3
 80079ae:	42b4      	cmp	r4, r6
 80079b0:	bf88      	it	hi
 80079b2:	2304      	movhi	r3, #4
 80079b4:	4443      	add	r3, r8
 80079b6:	2200      	movs	r2, #0
 80079b8:	f843 2b04 	str.w	r2, [r3], #4
 80079bc:	429f      	cmp	r7, r3
 80079be:	d2fb      	bcs.n	80079b8 <__hexnan+0xcc>
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	b91b      	cbnz	r3, 80079cc <__hexnan+0xe0>
 80079c4:	4547      	cmp	r7, r8
 80079c6:	d127      	bne.n	8007a18 <__hexnan+0x12c>
 80079c8:	2301      	movs	r3, #1
 80079ca:	603b      	str	r3, [r7, #0]
 80079cc:	2005      	movs	r0, #5
 80079ce:	e026      	b.n	8007a1e <__hexnan+0x132>
 80079d0:	3501      	adds	r5, #1
 80079d2:	2d08      	cmp	r5, #8
 80079d4:	f10b 0b01 	add.w	fp, fp, #1
 80079d8:	dd06      	ble.n	80079e8 <__hexnan+0xfc>
 80079da:	4544      	cmp	r4, r8
 80079dc:	d9c3      	bls.n	8007966 <__hexnan+0x7a>
 80079de:	2300      	movs	r3, #0
 80079e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80079e4:	2501      	movs	r5, #1
 80079e6:	3c04      	subs	r4, #4
 80079e8:	6822      	ldr	r2, [r4, #0]
 80079ea:	f000 000f 	and.w	r0, r0, #15
 80079ee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80079f2:	6022      	str	r2, [r4, #0]
 80079f4:	e7b7      	b.n	8007966 <__hexnan+0x7a>
 80079f6:	2508      	movs	r5, #8
 80079f8:	e7b5      	b.n	8007966 <__hexnan+0x7a>
 80079fa:	9b01      	ldr	r3, [sp, #4]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d0df      	beq.n	80079c0 <__hexnan+0xd4>
 8007a00:	f04f 32ff 	mov.w	r2, #4294967295
 8007a04:	f1c3 0320 	rsb	r3, r3, #32
 8007a08:	fa22 f303 	lsr.w	r3, r2, r3
 8007a0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007a10:	401a      	ands	r2, r3
 8007a12:	f846 2c04 	str.w	r2, [r6, #-4]
 8007a16:	e7d3      	b.n	80079c0 <__hexnan+0xd4>
 8007a18:	3f04      	subs	r7, #4
 8007a1a:	e7d1      	b.n	80079c0 <__hexnan+0xd4>
 8007a1c:	2004      	movs	r0, #4
 8007a1e:	b007      	add	sp, #28
 8007a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a24 <_localeconv_r>:
 8007a24:	4800      	ldr	r0, [pc, #0]	; (8007a28 <_localeconv_r+0x4>)
 8007a26:	4770      	bx	lr
 8007a28:	20000164 	.word	0x20000164

08007a2c <malloc>:
 8007a2c:	4b02      	ldr	r3, [pc, #8]	; (8007a38 <malloc+0xc>)
 8007a2e:	4601      	mov	r1, r0
 8007a30:	6818      	ldr	r0, [r3, #0]
 8007a32:	f000 bd67 	b.w	8008504 <_malloc_r>
 8007a36:	bf00      	nop
 8007a38:	2000000c 	.word	0x2000000c

08007a3c <__ascii_mbtowc>:
 8007a3c:	b082      	sub	sp, #8
 8007a3e:	b901      	cbnz	r1, 8007a42 <__ascii_mbtowc+0x6>
 8007a40:	a901      	add	r1, sp, #4
 8007a42:	b142      	cbz	r2, 8007a56 <__ascii_mbtowc+0x1a>
 8007a44:	b14b      	cbz	r3, 8007a5a <__ascii_mbtowc+0x1e>
 8007a46:	7813      	ldrb	r3, [r2, #0]
 8007a48:	600b      	str	r3, [r1, #0]
 8007a4a:	7812      	ldrb	r2, [r2, #0]
 8007a4c:	1e10      	subs	r0, r2, #0
 8007a4e:	bf18      	it	ne
 8007a50:	2001      	movne	r0, #1
 8007a52:	b002      	add	sp, #8
 8007a54:	4770      	bx	lr
 8007a56:	4610      	mov	r0, r2
 8007a58:	e7fb      	b.n	8007a52 <__ascii_mbtowc+0x16>
 8007a5a:	f06f 0001 	mvn.w	r0, #1
 8007a5e:	e7f8      	b.n	8007a52 <__ascii_mbtowc+0x16>

08007a60 <memcpy>:
 8007a60:	440a      	add	r2, r1
 8007a62:	4291      	cmp	r1, r2
 8007a64:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a68:	d100      	bne.n	8007a6c <memcpy+0xc>
 8007a6a:	4770      	bx	lr
 8007a6c:	b510      	push	{r4, lr}
 8007a6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a72:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a76:	4291      	cmp	r1, r2
 8007a78:	d1f9      	bne.n	8007a6e <memcpy+0xe>
 8007a7a:	bd10      	pop	{r4, pc}

08007a7c <_Balloc>:
 8007a7c:	b570      	push	{r4, r5, r6, lr}
 8007a7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a80:	4604      	mov	r4, r0
 8007a82:	460d      	mov	r5, r1
 8007a84:	b976      	cbnz	r6, 8007aa4 <_Balloc+0x28>
 8007a86:	2010      	movs	r0, #16
 8007a88:	f7ff ffd0 	bl	8007a2c <malloc>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	6260      	str	r0, [r4, #36]	; 0x24
 8007a90:	b920      	cbnz	r0, 8007a9c <_Balloc+0x20>
 8007a92:	4b18      	ldr	r3, [pc, #96]	; (8007af4 <_Balloc+0x78>)
 8007a94:	4818      	ldr	r0, [pc, #96]	; (8007af8 <_Balloc+0x7c>)
 8007a96:	2166      	movs	r1, #102	; 0x66
 8007a98:	f000 ff40 	bl	800891c <__assert_func>
 8007a9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007aa0:	6006      	str	r6, [r0, #0]
 8007aa2:	60c6      	str	r6, [r0, #12]
 8007aa4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007aa6:	68f3      	ldr	r3, [r6, #12]
 8007aa8:	b183      	cbz	r3, 8007acc <_Balloc+0x50>
 8007aaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ab2:	b9b8      	cbnz	r0, 8007ae4 <_Balloc+0x68>
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	fa01 f605 	lsl.w	r6, r1, r5
 8007aba:	1d72      	adds	r2, r6, #5
 8007abc:	0092      	lsls	r2, r2, #2
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f000 fc9d 	bl	80083fe <_calloc_r>
 8007ac4:	b160      	cbz	r0, 8007ae0 <_Balloc+0x64>
 8007ac6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aca:	e00e      	b.n	8007aea <_Balloc+0x6e>
 8007acc:	2221      	movs	r2, #33	; 0x21
 8007ace:	2104      	movs	r1, #4
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 fc94 	bl	80083fe <_calloc_r>
 8007ad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ad8:	60f0      	str	r0, [r6, #12]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1e4      	bne.n	8007aaa <_Balloc+0x2e>
 8007ae0:	2000      	movs	r0, #0
 8007ae2:	bd70      	pop	{r4, r5, r6, pc}
 8007ae4:	6802      	ldr	r2, [r0, #0]
 8007ae6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007aea:	2300      	movs	r3, #0
 8007aec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007af0:	e7f7      	b.n	8007ae2 <_Balloc+0x66>
 8007af2:	bf00      	nop
 8007af4:	0800a4de 	.word	0x0800a4de
 8007af8:	0800a5dc 	.word	0x0800a5dc

08007afc <_Bfree>:
 8007afc:	b570      	push	{r4, r5, r6, lr}
 8007afe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b00:	4605      	mov	r5, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	b976      	cbnz	r6, 8007b24 <_Bfree+0x28>
 8007b06:	2010      	movs	r0, #16
 8007b08:	f7ff ff90 	bl	8007a2c <malloc>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	6268      	str	r0, [r5, #36]	; 0x24
 8007b10:	b920      	cbnz	r0, 8007b1c <_Bfree+0x20>
 8007b12:	4b09      	ldr	r3, [pc, #36]	; (8007b38 <_Bfree+0x3c>)
 8007b14:	4809      	ldr	r0, [pc, #36]	; (8007b3c <_Bfree+0x40>)
 8007b16:	218a      	movs	r1, #138	; 0x8a
 8007b18:	f000 ff00 	bl	800891c <__assert_func>
 8007b1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b20:	6006      	str	r6, [r0, #0]
 8007b22:	60c6      	str	r6, [r0, #12]
 8007b24:	b13c      	cbz	r4, 8007b36 <_Bfree+0x3a>
 8007b26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007b28:	6862      	ldr	r2, [r4, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b30:	6021      	str	r1, [r4, #0]
 8007b32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b36:	bd70      	pop	{r4, r5, r6, pc}
 8007b38:	0800a4de 	.word	0x0800a4de
 8007b3c:	0800a5dc 	.word	0x0800a5dc

08007b40 <__multadd>:
 8007b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b44:	690d      	ldr	r5, [r1, #16]
 8007b46:	4607      	mov	r7, r0
 8007b48:	460c      	mov	r4, r1
 8007b4a:	461e      	mov	r6, r3
 8007b4c:	f101 0c14 	add.w	ip, r1, #20
 8007b50:	2000      	movs	r0, #0
 8007b52:	f8dc 3000 	ldr.w	r3, [ip]
 8007b56:	b299      	uxth	r1, r3
 8007b58:	fb02 6101 	mla	r1, r2, r1, r6
 8007b5c:	0c1e      	lsrs	r6, r3, #16
 8007b5e:	0c0b      	lsrs	r3, r1, #16
 8007b60:	fb02 3306 	mla	r3, r2, r6, r3
 8007b64:	b289      	uxth	r1, r1
 8007b66:	3001      	adds	r0, #1
 8007b68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b6c:	4285      	cmp	r5, r0
 8007b6e:	f84c 1b04 	str.w	r1, [ip], #4
 8007b72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b76:	dcec      	bgt.n	8007b52 <__multadd+0x12>
 8007b78:	b30e      	cbz	r6, 8007bbe <__multadd+0x7e>
 8007b7a:	68a3      	ldr	r3, [r4, #8]
 8007b7c:	42ab      	cmp	r3, r5
 8007b7e:	dc19      	bgt.n	8007bb4 <__multadd+0x74>
 8007b80:	6861      	ldr	r1, [r4, #4]
 8007b82:	4638      	mov	r0, r7
 8007b84:	3101      	adds	r1, #1
 8007b86:	f7ff ff79 	bl	8007a7c <_Balloc>
 8007b8a:	4680      	mov	r8, r0
 8007b8c:	b928      	cbnz	r0, 8007b9a <__multadd+0x5a>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	4b0c      	ldr	r3, [pc, #48]	; (8007bc4 <__multadd+0x84>)
 8007b92:	480d      	ldr	r0, [pc, #52]	; (8007bc8 <__multadd+0x88>)
 8007b94:	21b5      	movs	r1, #181	; 0xb5
 8007b96:	f000 fec1 	bl	800891c <__assert_func>
 8007b9a:	6922      	ldr	r2, [r4, #16]
 8007b9c:	3202      	adds	r2, #2
 8007b9e:	f104 010c 	add.w	r1, r4, #12
 8007ba2:	0092      	lsls	r2, r2, #2
 8007ba4:	300c      	adds	r0, #12
 8007ba6:	f7ff ff5b 	bl	8007a60 <memcpy>
 8007baa:	4621      	mov	r1, r4
 8007bac:	4638      	mov	r0, r7
 8007bae:	f7ff ffa5 	bl	8007afc <_Bfree>
 8007bb2:	4644      	mov	r4, r8
 8007bb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007bb8:	3501      	adds	r5, #1
 8007bba:	615e      	str	r6, [r3, #20]
 8007bbc:	6125      	str	r5, [r4, #16]
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bc4:	0800a550 	.word	0x0800a550
 8007bc8:	0800a5dc 	.word	0x0800a5dc

08007bcc <__s2b>:
 8007bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007bd0:	460c      	mov	r4, r1
 8007bd2:	4615      	mov	r5, r2
 8007bd4:	461f      	mov	r7, r3
 8007bd6:	2209      	movs	r2, #9
 8007bd8:	3308      	adds	r3, #8
 8007bda:	4606      	mov	r6, r0
 8007bdc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007be0:	2100      	movs	r1, #0
 8007be2:	2201      	movs	r2, #1
 8007be4:	429a      	cmp	r2, r3
 8007be6:	db09      	blt.n	8007bfc <__s2b+0x30>
 8007be8:	4630      	mov	r0, r6
 8007bea:	f7ff ff47 	bl	8007a7c <_Balloc>
 8007bee:	b940      	cbnz	r0, 8007c02 <__s2b+0x36>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	4b19      	ldr	r3, [pc, #100]	; (8007c58 <__s2b+0x8c>)
 8007bf4:	4819      	ldr	r0, [pc, #100]	; (8007c5c <__s2b+0x90>)
 8007bf6:	21ce      	movs	r1, #206	; 0xce
 8007bf8:	f000 fe90 	bl	800891c <__assert_func>
 8007bfc:	0052      	lsls	r2, r2, #1
 8007bfe:	3101      	adds	r1, #1
 8007c00:	e7f0      	b.n	8007be4 <__s2b+0x18>
 8007c02:	9b08      	ldr	r3, [sp, #32]
 8007c04:	6143      	str	r3, [r0, #20]
 8007c06:	2d09      	cmp	r5, #9
 8007c08:	f04f 0301 	mov.w	r3, #1
 8007c0c:	6103      	str	r3, [r0, #16]
 8007c0e:	dd16      	ble.n	8007c3e <__s2b+0x72>
 8007c10:	f104 0909 	add.w	r9, r4, #9
 8007c14:	46c8      	mov	r8, r9
 8007c16:	442c      	add	r4, r5
 8007c18:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007c1c:	4601      	mov	r1, r0
 8007c1e:	3b30      	subs	r3, #48	; 0x30
 8007c20:	220a      	movs	r2, #10
 8007c22:	4630      	mov	r0, r6
 8007c24:	f7ff ff8c 	bl	8007b40 <__multadd>
 8007c28:	45a0      	cmp	r8, r4
 8007c2a:	d1f5      	bne.n	8007c18 <__s2b+0x4c>
 8007c2c:	f1a5 0408 	sub.w	r4, r5, #8
 8007c30:	444c      	add	r4, r9
 8007c32:	1b2d      	subs	r5, r5, r4
 8007c34:	1963      	adds	r3, r4, r5
 8007c36:	42bb      	cmp	r3, r7
 8007c38:	db04      	blt.n	8007c44 <__s2b+0x78>
 8007c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c3e:	340a      	adds	r4, #10
 8007c40:	2509      	movs	r5, #9
 8007c42:	e7f6      	b.n	8007c32 <__s2b+0x66>
 8007c44:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007c48:	4601      	mov	r1, r0
 8007c4a:	3b30      	subs	r3, #48	; 0x30
 8007c4c:	220a      	movs	r2, #10
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f7ff ff76 	bl	8007b40 <__multadd>
 8007c54:	e7ee      	b.n	8007c34 <__s2b+0x68>
 8007c56:	bf00      	nop
 8007c58:	0800a550 	.word	0x0800a550
 8007c5c:	0800a5dc 	.word	0x0800a5dc

08007c60 <__hi0bits>:
 8007c60:	0c03      	lsrs	r3, r0, #16
 8007c62:	041b      	lsls	r3, r3, #16
 8007c64:	b9d3      	cbnz	r3, 8007c9c <__hi0bits+0x3c>
 8007c66:	0400      	lsls	r0, r0, #16
 8007c68:	2310      	movs	r3, #16
 8007c6a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007c6e:	bf04      	itt	eq
 8007c70:	0200      	lsleq	r0, r0, #8
 8007c72:	3308      	addeq	r3, #8
 8007c74:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007c78:	bf04      	itt	eq
 8007c7a:	0100      	lsleq	r0, r0, #4
 8007c7c:	3304      	addeq	r3, #4
 8007c7e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007c82:	bf04      	itt	eq
 8007c84:	0080      	lsleq	r0, r0, #2
 8007c86:	3302      	addeq	r3, #2
 8007c88:	2800      	cmp	r0, #0
 8007c8a:	db05      	blt.n	8007c98 <__hi0bits+0x38>
 8007c8c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007c90:	f103 0301 	add.w	r3, r3, #1
 8007c94:	bf08      	it	eq
 8007c96:	2320      	moveq	r3, #32
 8007c98:	4618      	mov	r0, r3
 8007c9a:	4770      	bx	lr
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	e7e4      	b.n	8007c6a <__hi0bits+0xa>

08007ca0 <__lo0bits>:
 8007ca0:	6803      	ldr	r3, [r0, #0]
 8007ca2:	f013 0207 	ands.w	r2, r3, #7
 8007ca6:	4601      	mov	r1, r0
 8007ca8:	d00b      	beq.n	8007cc2 <__lo0bits+0x22>
 8007caa:	07da      	lsls	r2, r3, #31
 8007cac:	d423      	bmi.n	8007cf6 <__lo0bits+0x56>
 8007cae:	0798      	lsls	r0, r3, #30
 8007cb0:	bf49      	itett	mi
 8007cb2:	085b      	lsrmi	r3, r3, #1
 8007cb4:	089b      	lsrpl	r3, r3, #2
 8007cb6:	2001      	movmi	r0, #1
 8007cb8:	600b      	strmi	r3, [r1, #0]
 8007cba:	bf5c      	itt	pl
 8007cbc:	600b      	strpl	r3, [r1, #0]
 8007cbe:	2002      	movpl	r0, #2
 8007cc0:	4770      	bx	lr
 8007cc2:	b298      	uxth	r0, r3
 8007cc4:	b9a8      	cbnz	r0, 8007cf2 <__lo0bits+0x52>
 8007cc6:	0c1b      	lsrs	r3, r3, #16
 8007cc8:	2010      	movs	r0, #16
 8007cca:	b2da      	uxtb	r2, r3
 8007ccc:	b90a      	cbnz	r2, 8007cd2 <__lo0bits+0x32>
 8007cce:	3008      	adds	r0, #8
 8007cd0:	0a1b      	lsrs	r3, r3, #8
 8007cd2:	071a      	lsls	r2, r3, #28
 8007cd4:	bf04      	itt	eq
 8007cd6:	091b      	lsreq	r3, r3, #4
 8007cd8:	3004      	addeq	r0, #4
 8007cda:	079a      	lsls	r2, r3, #30
 8007cdc:	bf04      	itt	eq
 8007cde:	089b      	lsreq	r3, r3, #2
 8007ce0:	3002      	addeq	r0, #2
 8007ce2:	07da      	lsls	r2, r3, #31
 8007ce4:	d403      	bmi.n	8007cee <__lo0bits+0x4e>
 8007ce6:	085b      	lsrs	r3, r3, #1
 8007ce8:	f100 0001 	add.w	r0, r0, #1
 8007cec:	d005      	beq.n	8007cfa <__lo0bits+0x5a>
 8007cee:	600b      	str	r3, [r1, #0]
 8007cf0:	4770      	bx	lr
 8007cf2:	4610      	mov	r0, r2
 8007cf4:	e7e9      	b.n	8007cca <__lo0bits+0x2a>
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	4770      	bx	lr
 8007cfa:	2020      	movs	r0, #32
 8007cfc:	4770      	bx	lr
	...

08007d00 <__i2b>:
 8007d00:	b510      	push	{r4, lr}
 8007d02:	460c      	mov	r4, r1
 8007d04:	2101      	movs	r1, #1
 8007d06:	f7ff feb9 	bl	8007a7c <_Balloc>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	b928      	cbnz	r0, 8007d1a <__i2b+0x1a>
 8007d0e:	4b05      	ldr	r3, [pc, #20]	; (8007d24 <__i2b+0x24>)
 8007d10:	4805      	ldr	r0, [pc, #20]	; (8007d28 <__i2b+0x28>)
 8007d12:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007d16:	f000 fe01 	bl	800891c <__assert_func>
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	6144      	str	r4, [r0, #20]
 8007d1e:	6103      	str	r3, [r0, #16]
 8007d20:	bd10      	pop	{r4, pc}
 8007d22:	bf00      	nop
 8007d24:	0800a550 	.word	0x0800a550
 8007d28:	0800a5dc 	.word	0x0800a5dc

08007d2c <__multiply>:
 8007d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d30:	4691      	mov	r9, r2
 8007d32:	690a      	ldr	r2, [r1, #16]
 8007d34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	bfb8      	it	lt
 8007d3c:	460b      	movlt	r3, r1
 8007d3e:	460c      	mov	r4, r1
 8007d40:	bfbc      	itt	lt
 8007d42:	464c      	movlt	r4, r9
 8007d44:	4699      	movlt	r9, r3
 8007d46:	6927      	ldr	r7, [r4, #16]
 8007d48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d4c:	68a3      	ldr	r3, [r4, #8]
 8007d4e:	6861      	ldr	r1, [r4, #4]
 8007d50:	eb07 060a 	add.w	r6, r7, sl
 8007d54:	42b3      	cmp	r3, r6
 8007d56:	b085      	sub	sp, #20
 8007d58:	bfb8      	it	lt
 8007d5a:	3101      	addlt	r1, #1
 8007d5c:	f7ff fe8e 	bl	8007a7c <_Balloc>
 8007d60:	b930      	cbnz	r0, 8007d70 <__multiply+0x44>
 8007d62:	4602      	mov	r2, r0
 8007d64:	4b44      	ldr	r3, [pc, #272]	; (8007e78 <__multiply+0x14c>)
 8007d66:	4845      	ldr	r0, [pc, #276]	; (8007e7c <__multiply+0x150>)
 8007d68:	f240 115d 	movw	r1, #349	; 0x15d
 8007d6c:	f000 fdd6 	bl	800891c <__assert_func>
 8007d70:	f100 0514 	add.w	r5, r0, #20
 8007d74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007d78:	462b      	mov	r3, r5
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	4543      	cmp	r3, r8
 8007d7e:	d321      	bcc.n	8007dc4 <__multiply+0x98>
 8007d80:	f104 0314 	add.w	r3, r4, #20
 8007d84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007d88:	f109 0314 	add.w	r3, r9, #20
 8007d8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007d90:	9202      	str	r2, [sp, #8]
 8007d92:	1b3a      	subs	r2, r7, r4
 8007d94:	3a15      	subs	r2, #21
 8007d96:	f022 0203 	bic.w	r2, r2, #3
 8007d9a:	3204      	adds	r2, #4
 8007d9c:	f104 0115 	add.w	r1, r4, #21
 8007da0:	428f      	cmp	r7, r1
 8007da2:	bf38      	it	cc
 8007da4:	2204      	movcc	r2, #4
 8007da6:	9201      	str	r2, [sp, #4]
 8007da8:	9a02      	ldr	r2, [sp, #8]
 8007daa:	9303      	str	r3, [sp, #12]
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d80c      	bhi.n	8007dca <__multiply+0x9e>
 8007db0:	2e00      	cmp	r6, #0
 8007db2:	dd03      	ble.n	8007dbc <__multiply+0x90>
 8007db4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d05a      	beq.n	8007e72 <__multiply+0x146>
 8007dbc:	6106      	str	r6, [r0, #16]
 8007dbe:	b005      	add	sp, #20
 8007dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc4:	f843 2b04 	str.w	r2, [r3], #4
 8007dc8:	e7d8      	b.n	8007d7c <__multiply+0x50>
 8007dca:	f8b3 a000 	ldrh.w	sl, [r3]
 8007dce:	f1ba 0f00 	cmp.w	sl, #0
 8007dd2:	d024      	beq.n	8007e1e <__multiply+0xf2>
 8007dd4:	f104 0e14 	add.w	lr, r4, #20
 8007dd8:	46a9      	mov	r9, r5
 8007dda:	f04f 0c00 	mov.w	ip, #0
 8007dde:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007de2:	f8d9 1000 	ldr.w	r1, [r9]
 8007de6:	fa1f fb82 	uxth.w	fp, r2
 8007dea:	b289      	uxth	r1, r1
 8007dec:	fb0a 110b 	mla	r1, sl, fp, r1
 8007df0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007df4:	f8d9 2000 	ldr.w	r2, [r9]
 8007df8:	4461      	add	r1, ip
 8007dfa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007dfe:	fb0a c20b 	mla	r2, sl, fp, ip
 8007e02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e06:	b289      	uxth	r1, r1
 8007e08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e0c:	4577      	cmp	r7, lr
 8007e0e:	f849 1b04 	str.w	r1, [r9], #4
 8007e12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e16:	d8e2      	bhi.n	8007dde <__multiply+0xb2>
 8007e18:	9a01      	ldr	r2, [sp, #4]
 8007e1a:	f845 c002 	str.w	ip, [r5, r2]
 8007e1e:	9a03      	ldr	r2, [sp, #12]
 8007e20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e24:	3304      	adds	r3, #4
 8007e26:	f1b9 0f00 	cmp.w	r9, #0
 8007e2a:	d020      	beq.n	8007e6e <__multiply+0x142>
 8007e2c:	6829      	ldr	r1, [r5, #0]
 8007e2e:	f104 0c14 	add.w	ip, r4, #20
 8007e32:	46ae      	mov	lr, r5
 8007e34:	f04f 0a00 	mov.w	sl, #0
 8007e38:	f8bc b000 	ldrh.w	fp, [ip]
 8007e3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e40:	fb09 220b 	mla	r2, r9, fp, r2
 8007e44:	4492      	add	sl, r2
 8007e46:	b289      	uxth	r1, r1
 8007e48:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007e4c:	f84e 1b04 	str.w	r1, [lr], #4
 8007e50:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007e54:	f8be 1000 	ldrh.w	r1, [lr]
 8007e58:	0c12      	lsrs	r2, r2, #16
 8007e5a:	fb09 1102 	mla	r1, r9, r2, r1
 8007e5e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007e62:	4567      	cmp	r7, ip
 8007e64:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007e68:	d8e6      	bhi.n	8007e38 <__multiply+0x10c>
 8007e6a:	9a01      	ldr	r2, [sp, #4]
 8007e6c:	50a9      	str	r1, [r5, r2]
 8007e6e:	3504      	adds	r5, #4
 8007e70:	e79a      	b.n	8007da8 <__multiply+0x7c>
 8007e72:	3e01      	subs	r6, #1
 8007e74:	e79c      	b.n	8007db0 <__multiply+0x84>
 8007e76:	bf00      	nop
 8007e78:	0800a550 	.word	0x0800a550
 8007e7c:	0800a5dc 	.word	0x0800a5dc

08007e80 <__pow5mult>:
 8007e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e84:	4615      	mov	r5, r2
 8007e86:	f012 0203 	ands.w	r2, r2, #3
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	460f      	mov	r7, r1
 8007e8e:	d007      	beq.n	8007ea0 <__pow5mult+0x20>
 8007e90:	4c25      	ldr	r4, [pc, #148]	; (8007f28 <__pow5mult+0xa8>)
 8007e92:	3a01      	subs	r2, #1
 8007e94:	2300      	movs	r3, #0
 8007e96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e9a:	f7ff fe51 	bl	8007b40 <__multadd>
 8007e9e:	4607      	mov	r7, r0
 8007ea0:	10ad      	asrs	r5, r5, #2
 8007ea2:	d03d      	beq.n	8007f20 <__pow5mult+0xa0>
 8007ea4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ea6:	b97c      	cbnz	r4, 8007ec8 <__pow5mult+0x48>
 8007ea8:	2010      	movs	r0, #16
 8007eaa:	f7ff fdbf 	bl	8007a2c <malloc>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	6270      	str	r0, [r6, #36]	; 0x24
 8007eb2:	b928      	cbnz	r0, 8007ec0 <__pow5mult+0x40>
 8007eb4:	4b1d      	ldr	r3, [pc, #116]	; (8007f2c <__pow5mult+0xac>)
 8007eb6:	481e      	ldr	r0, [pc, #120]	; (8007f30 <__pow5mult+0xb0>)
 8007eb8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ebc:	f000 fd2e 	bl	800891c <__assert_func>
 8007ec0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007ec4:	6004      	str	r4, [r0, #0]
 8007ec6:	60c4      	str	r4, [r0, #12]
 8007ec8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007ecc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ed0:	b94c      	cbnz	r4, 8007ee6 <__pow5mult+0x66>
 8007ed2:	f240 2171 	movw	r1, #625	; 0x271
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f7ff ff12 	bl	8007d00 <__i2b>
 8007edc:	2300      	movs	r3, #0
 8007ede:	f8c8 0008 	str.w	r0, [r8, #8]
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	6003      	str	r3, [r0, #0]
 8007ee6:	f04f 0900 	mov.w	r9, #0
 8007eea:	07eb      	lsls	r3, r5, #31
 8007eec:	d50a      	bpl.n	8007f04 <__pow5mult+0x84>
 8007eee:	4639      	mov	r1, r7
 8007ef0:	4622      	mov	r2, r4
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	f7ff ff1a 	bl	8007d2c <__multiply>
 8007ef8:	4639      	mov	r1, r7
 8007efa:	4680      	mov	r8, r0
 8007efc:	4630      	mov	r0, r6
 8007efe:	f7ff fdfd 	bl	8007afc <_Bfree>
 8007f02:	4647      	mov	r7, r8
 8007f04:	106d      	asrs	r5, r5, #1
 8007f06:	d00b      	beq.n	8007f20 <__pow5mult+0xa0>
 8007f08:	6820      	ldr	r0, [r4, #0]
 8007f0a:	b938      	cbnz	r0, 8007f1c <__pow5mult+0x9c>
 8007f0c:	4622      	mov	r2, r4
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4630      	mov	r0, r6
 8007f12:	f7ff ff0b 	bl	8007d2c <__multiply>
 8007f16:	6020      	str	r0, [r4, #0]
 8007f18:	f8c0 9000 	str.w	r9, [r0]
 8007f1c:	4604      	mov	r4, r0
 8007f1e:	e7e4      	b.n	8007eea <__pow5mult+0x6a>
 8007f20:	4638      	mov	r0, r7
 8007f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f26:	bf00      	nop
 8007f28:	0800a728 	.word	0x0800a728
 8007f2c:	0800a4de 	.word	0x0800a4de
 8007f30:	0800a5dc 	.word	0x0800a5dc

08007f34 <__lshift>:
 8007f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f38:	460c      	mov	r4, r1
 8007f3a:	6849      	ldr	r1, [r1, #4]
 8007f3c:	6923      	ldr	r3, [r4, #16]
 8007f3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f42:	68a3      	ldr	r3, [r4, #8]
 8007f44:	4607      	mov	r7, r0
 8007f46:	4691      	mov	r9, r2
 8007f48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f4c:	f108 0601 	add.w	r6, r8, #1
 8007f50:	42b3      	cmp	r3, r6
 8007f52:	db0b      	blt.n	8007f6c <__lshift+0x38>
 8007f54:	4638      	mov	r0, r7
 8007f56:	f7ff fd91 	bl	8007a7c <_Balloc>
 8007f5a:	4605      	mov	r5, r0
 8007f5c:	b948      	cbnz	r0, 8007f72 <__lshift+0x3e>
 8007f5e:	4602      	mov	r2, r0
 8007f60:	4b2a      	ldr	r3, [pc, #168]	; (800800c <__lshift+0xd8>)
 8007f62:	482b      	ldr	r0, [pc, #172]	; (8008010 <__lshift+0xdc>)
 8007f64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007f68:	f000 fcd8 	bl	800891c <__assert_func>
 8007f6c:	3101      	adds	r1, #1
 8007f6e:	005b      	lsls	r3, r3, #1
 8007f70:	e7ee      	b.n	8007f50 <__lshift+0x1c>
 8007f72:	2300      	movs	r3, #0
 8007f74:	f100 0114 	add.w	r1, r0, #20
 8007f78:	f100 0210 	add.w	r2, r0, #16
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	4553      	cmp	r3, sl
 8007f80:	db37      	blt.n	8007ff2 <__lshift+0xbe>
 8007f82:	6920      	ldr	r0, [r4, #16]
 8007f84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f88:	f104 0314 	add.w	r3, r4, #20
 8007f8c:	f019 091f 	ands.w	r9, r9, #31
 8007f90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007f98:	d02f      	beq.n	8007ffa <__lshift+0xc6>
 8007f9a:	f1c9 0e20 	rsb	lr, r9, #32
 8007f9e:	468a      	mov	sl, r1
 8007fa0:	f04f 0c00 	mov.w	ip, #0
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	fa02 f209 	lsl.w	r2, r2, r9
 8007faa:	ea42 020c 	orr.w	r2, r2, ip
 8007fae:	f84a 2b04 	str.w	r2, [sl], #4
 8007fb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fb6:	4298      	cmp	r0, r3
 8007fb8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007fbc:	d8f2      	bhi.n	8007fa4 <__lshift+0x70>
 8007fbe:	1b03      	subs	r3, r0, r4
 8007fc0:	3b15      	subs	r3, #21
 8007fc2:	f023 0303 	bic.w	r3, r3, #3
 8007fc6:	3304      	adds	r3, #4
 8007fc8:	f104 0215 	add.w	r2, r4, #21
 8007fcc:	4290      	cmp	r0, r2
 8007fce:	bf38      	it	cc
 8007fd0:	2304      	movcc	r3, #4
 8007fd2:	f841 c003 	str.w	ip, [r1, r3]
 8007fd6:	f1bc 0f00 	cmp.w	ip, #0
 8007fda:	d001      	beq.n	8007fe0 <__lshift+0xac>
 8007fdc:	f108 0602 	add.w	r6, r8, #2
 8007fe0:	3e01      	subs	r6, #1
 8007fe2:	4638      	mov	r0, r7
 8007fe4:	612e      	str	r6, [r5, #16]
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	f7ff fd88 	bl	8007afc <_Bfree>
 8007fec:	4628      	mov	r0, r5
 8007fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ff2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ff6:	3301      	adds	r3, #1
 8007ff8:	e7c1      	b.n	8007f7e <__lshift+0x4a>
 8007ffa:	3904      	subs	r1, #4
 8007ffc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008000:	f841 2f04 	str.w	r2, [r1, #4]!
 8008004:	4298      	cmp	r0, r3
 8008006:	d8f9      	bhi.n	8007ffc <__lshift+0xc8>
 8008008:	e7ea      	b.n	8007fe0 <__lshift+0xac>
 800800a:	bf00      	nop
 800800c:	0800a550 	.word	0x0800a550
 8008010:	0800a5dc 	.word	0x0800a5dc

08008014 <__mcmp>:
 8008014:	b530      	push	{r4, r5, lr}
 8008016:	6902      	ldr	r2, [r0, #16]
 8008018:	690c      	ldr	r4, [r1, #16]
 800801a:	1b12      	subs	r2, r2, r4
 800801c:	d10e      	bne.n	800803c <__mcmp+0x28>
 800801e:	f100 0314 	add.w	r3, r0, #20
 8008022:	3114      	adds	r1, #20
 8008024:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008028:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800802c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008030:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008034:	42a5      	cmp	r5, r4
 8008036:	d003      	beq.n	8008040 <__mcmp+0x2c>
 8008038:	d305      	bcc.n	8008046 <__mcmp+0x32>
 800803a:	2201      	movs	r2, #1
 800803c:	4610      	mov	r0, r2
 800803e:	bd30      	pop	{r4, r5, pc}
 8008040:	4283      	cmp	r3, r0
 8008042:	d3f3      	bcc.n	800802c <__mcmp+0x18>
 8008044:	e7fa      	b.n	800803c <__mcmp+0x28>
 8008046:	f04f 32ff 	mov.w	r2, #4294967295
 800804a:	e7f7      	b.n	800803c <__mcmp+0x28>

0800804c <__mdiff>:
 800804c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008050:	460c      	mov	r4, r1
 8008052:	4606      	mov	r6, r0
 8008054:	4611      	mov	r1, r2
 8008056:	4620      	mov	r0, r4
 8008058:	4690      	mov	r8, r2
 800805a:	f7ff ffdb 	bl	8008014 <__mcmp>
 800805e:	1e05      	subs	r5, r0, #0
 8008060:	d110      	bne.n	8008084 <__mdiff+0x38>
 8008062:	4629      	mov	r1, r5
 8008064:	4630      	mov	r0, r6
 8008066:	f7ff fd09 	bl	8007a7c <_Balloc>
 800806a:	b930      	cbnz	r0, 800807a <__mdiff+0x2e>
 800806c:	4b3a      	ldr	r3, [pc, #232]	; (8008158 <__mdiff+0x10c>)
 800806e:	4602      	mov	r2, r0
 8008070:	f240 2132 	movw	r1, #562	; 0x232
 8008074:	4839      	ldr	r0, [pc, #228]	; (800815c <__mdiff+0x110>)
 8008076:	f000 fc51 	bl	800891c <__assert_func>
 800807a:	2301      	movs	r3, #1
 800807c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008080:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008084:	bfa4      	itt	ge
 8008086:	4643      	movge	r3, r8
 8008088:	46a0      	movge	r8, r4
 800808a:	4630      	mov	r0, r6
 800808c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008090:	bfa6      	itte	ge
 8008092:	461c      	movge	r4, r3
 8008094:	2500      	movge	r5, #0
 8008096:	2501      	movlt	r5, #1
 8008098:	f7ff fcf0 	bl	8007a7c <_Balloc>
 800809c:	b920      	cbnz	r0, 80080a8 <__mdiff+0x5c>
 800809e:	4b2e      	ldr	r3, [pc, #184]	; (8008158 <__mdiff+0x10c>)
 80080a0:	4602      	mov	r2, r0
 80080a2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80080a6:	e7e5      	b.n	8008074 <__mdiff+0x28>
 80080a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80080ac:	6926      	ldr	r6, [r4, #16]
 80080ae:	60c5      	str	r5, [r0, #12]
 80080b0:	f104 0914 	add.w	r9, r4, #20
 80080b4:	f108 0514 	add.w	r5, r8, #20
 80080b8:	f100 0e14 	add.w	lr, r0, #20
 80080bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80080c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80080c4:	f108 0210 	add.w	r2, r8, #16
 80080c8:	46f2      	mov	sl, lr
 80080ca:	2100      	movs	r1, #0
 80080cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80080d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80080d4:	fa1f f883 	uxth.w	r8, r3
 80080d8:	fa11 f18b 	uxtah	r1, r1, fp
 80080dc:	0c1b      	lsrs	r3, r3, #16
 80080de:	eba1 0808 	sub.w	r8, r1, r8
 80080e2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80080e6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80080ea:	fa1f f888 	uxth.w	r8, r8
 80080ee:	1419      	asrs	r1, r3, #16
 80080f0:	454e      	cmp	r6, r9
 80080f2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80080f6:	f84a 3b04 	str.w	r3, [sl], #4
 80080fa:	d8e7      	bhi.n	80080cc <__mdiff+0x80>
 80080fc:	1b33      	subs	r3, r6, r4
 80080fe:	3b15      	subs	r3, #21
 8008100:	f023 0303 	bic.w	r3, r3, #3
 8008104:	3304      	adds	r3, #4
 8008106:	3415      	adds	r4, #21
 8008108:	42a6      	cmp	r6, r4
 800810a:	bf38      	it	cc
 800810c:	2304      	movcc	r3, #4
 800810e:	441d      	add	r5, r3
 8008110:	4473      	add	r3, lr
 8008112:	469e      	mov	lr, r3
 8008114:	462e      	mov	r6, r5
 8008116:	4566      	cmp	r6, ip
 8008118:	d30e      	bcc.n	8008138 <__mdiff+0xec>
 800811a:	f10c 0203 	add.w	r2, ip, #3
 800811e:	1b52      	subs	r2, r2, r5
 8008120:	f022 0203 	bic.w	r2, r2, #3
 8008124:	3d03      	subs	r5, #3
 8008126:	45ac      	cmp	ip, r5
 8008128:	bf38      	it	cc
 800812a:	2200      	movcc	r2, #0
 800812c:	441a      	add	r2, r3
 800812e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008132:	b17b      	cbz	r3, 8008154 <__mdiff+0x108>
 8008134:	6107      	str	r7, [r0, #16]
 8008136:	e7a3      	b.n	8008080 <__mdiff+0x34>
 8008138:	f856 8b04 	ldr.w	r8, [r6], #4
 800813c:	fa11 f288 	uxtah	r2, r1, r8
 8008140:	1414      	asrs	r4, r2, #16
 8008142:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008146:	b292      	uxth	r2, r2
 8008148:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800814c:	f84e 2b04 	str.w	r2, [lr], #4
 8008150:	1421      	asrs	r1, r4, #16
 8008152:	e7e0      	b.n	8008116 <__mdiff+0xca>
 8008154:	3f01      	subs	r7, #1
 8008156:	e7ea      	b.n	800812e <__mdiff+0xe2>
 8008158:	0800a550 	.word	0x0800a550
 800815c:	0800a5dc 	.word	0x0800a5dc

08008160 <__ulp>:
 8008160:	b082      	sub	sp, #8
 8008162:	ed8d 0b00 	vstr	d0, [sp]
 8008166:	9b01      	ldr	r3, [sp, #4]
 8008168:	4912      	ldr	r1, [pc, #72]	; (80081b4 <__ulp+0x54>)
 800816a:	4019      	ands	r1, r3
 800816c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008170:	2900      	cmp	r1, #0
 8008172:	dd05      	ble.n	8008180 <__ulp+0x20>
 8008174:	2200      	movs	r2, #0
 8008176:	460b      	mov	r3, r1
 8008178:	ec43 2b10 	vmov	d0, r2, r3
 800817c:	b002      	add	sp, #8
 800817e:	4770      	bx	lr
 8008180:	4249      	negs	r1, r1
 8008182:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008186:	ea4f 5021 	mov.w	r0, r1, asr #20
 800818a:	f04f 0200 	mov.w	r2, #0
 800818e:	f04f 0300 	mov.w	r3, #0
 8008192:	da04      	bge.n	800819e <__ulp+0x3e>
 8008194:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008198:	fa41 f300 	asr.w	r3, r1, r0
 800819c:	e7ec      	b.n	8008178 <__ulp+0x18>
 800819e:	f1a0 0114 	sub.w	r1, r0, #20
 80081a2:	291e      	cmp	r1, #30
 80081a4:	bfda      	itte	le
 80081a6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80081aa:	fa20 f101 	lsrle.w	r1, r0, r1
 80081ae:	2101      	movgt	r1, #1
 80081b0:	460a      	mov	r2, r1
 80081b2:	e7e1      	b.n	8008178 <__ulp+0x18>
 80081b4:	7ff00000 	.word	0x7ff00000

080081b8 <__b2d>:
 80081b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ba:	6905      	ldr	r5, [r0, #16]
 80081bc:	f100 0714 	add.w	r7, r0, #20
 80081c0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80081c4:	1f2e      	subs	r6, r5, #4
 80081c6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80081ca:	4620      	mov	r0, r4
 80081cc:	f7ff fd48 	bl	8007c60 <__hi0bits>
 80081d0:	f1c0 0320 	rsb	r3, r0, #32
 80081d4:	280a      	cmp	r0, #10
 80081d6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008254 <__b2d+0x9c>
 80081da:	600b      	str	r3, [r1, #0]
 80081dc:	dc14      	bgt.n	8008208 <__b2d+0x50>
 80081de:	f1c0 0e0b 	rsb	lr, r0, #11
 80081e2:	fa24 f10e 	lsr.w	r1, r4, lr
 80081e6:	42b7      	cmp	r7, r6
 80081e8:	ea41 030c 	orr.w	r3, r1, ip
 80081ec:	bf34      	ite	cc
 80081ee:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80081f2:	2100      	movcs	r1, #0
 80081f4:	3015      	adds	r0, #21
 80081f6:	fa04 f000 	lsl.w	r0, r4, r0
 80081fa:	fa21 f10e 	lsr.w	r1, r1, lr
 80081fe:	ea40 0201 	orr.w	r2, r0, r1
 8008202:	ec43 2b10 	vmov	d0, r2, r3
 8008206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008208:	42b7      	cmp	r7, r6
 800820a:	bf3a      	itte	cc
 800820c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008210:	f1a5 0608 	subcc.w	r6, r5, #8
 8008214:	2100      	movcs	r1, #0
 8008216:	380b      	subs	r0, #11
 8008218:	d017      	beq.n	800824a <__b2d+0x92>
 800821a:	f1c0 0c20 	rsb	ip, r0, #32
 800821e:	fa04 f500 	lsl.w	r5, r4, r0
 8008222:	42be      	cmp	r6, r7
 8008224:	fa21 f40c 	lsr.w	r4, r1, ip
 8008228:	ea45 0504 	orr.w	r5, r5, r4
 800822c:	bf8c      	ite	hi
 800822e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008232:	2400      	movls	r4, #0
 8008234:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008238:	fa01 f000 	lsl.w	r0, r1, r0
 800823c:	fa24 f40c 	lsr.w	r4, r4, ip
 8008240:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008244:	ea40 0204 	orr.w	r2, r0, r4
 8008248:	e7db      	b.n	8008202 <__b2d+0x4a>
 800824a:	ea44 030c 	orr.w	r3, r4, ip
 800824e:	460a      	mov	r2, r1
 8008250:	e7d7      	b.n	8008202 <__b2d+0x4a>
 8008252:	bf00      	nop
 8008254:	3ff00000 	.word	0x3ff00000

08008258 <__d2b>:
 8008258:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800825c:	4689      	mov	r9, r1
 800825e:	2101      	movs	r1, #1
 8008260:	ec57 6b10 	vmov	r6, r7, d0
 8008264:	4690      	mov	r8, r2
 8008266:	f7ff fc09 	bl	8007a7c <_Balloc>
 800826a:	4604      	mov	r4, r0
 800826c:	b930      	cbnz	r0, 800827c <__d2b+0x24>
 800826e:	4602      	mov	r2, r0
 8008270:	4b25      	ldr	r3, [pc, #148]	; (8008308 <__d2b+0xb0>)
 8008272:	4826      	ldr	r0, [pc, #152]	; (800830c <__d2b+0xb4>)
 8008274:	f240 310a 	movw	r1, #778	; 0x30a
 8008278:	f000 fb50 	bl	800891c <__assert_func>
 800827c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008280:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008284:	bb35      	cbnz	r5, 80082d4 <__d2b+0x7c>
 8008286:	2e00      	cmp	r6, #0
 8008288:	9301      	str	r3, [sp, #4]
 800828a:	d028      	beq.n	80082de <__d2b+0x86>
 800828c:	4668      	mov	r0, sp
 800828e:	9600      	str	r6, [sp, #0]
 8008290:	f7ff fd06 	bl	8007ca0 <__lo0bits>
 8008294:	9900      	ldr	r1, [sp, #0]
 8008296:	b300      	cbz	r0, 80082da <__d2b+0x82>
 8008298:	9a01      	ldr	r2, [sp, #4]
 800829a:	f1c0 0320 	rsb	r3, r0, #32
 800829e:	fa02 f303 	lsl.w	r3, r2, r3
 80082a2:	430b      	orrs	r3, r1
 80082a4:	40c2      	lsrs	r2, r0
 80082a6:	6163      	str	r3, [r4, #20]
 80082a8:	9201      	str	r2, [sp, #4]
 80082aa:	9b01      	ldr	r3, [sp, #4]
 80082ac:	61a3      	str	r3, [r4, #24]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	bf14      	ite	ne
 80082b2:	2202      	movne	r2, #2
 80082b4:	2201      	moveq	r2, #1
 80082b6:	6122      	str	r2, [r4, #16]
 80082b8:	b1d5      	cbz	r5, 80082f0 <__d2b+0x98>
 80082ba:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80082be:	4405      	add	r5, r0
 80082c0:	f8c9 5000 	str.w	r5, [r9]
 80082c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80082c8:	f8c8 0000 	str.w	r0, [r8]
 80082cc:	4620      	mov	r0, r4
 80082ce:	b003      	add	sp, #12
 80082d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082d8:	e7d5      	b.n	8008286 <__d2b+0x2e>
 80082da:	6161      	str	r1, [r4, #20]
 80082dc:	e7e5      	b.n	80082aa <__d2b+0x52>
 80082de:	a801      	add	r0, sp, #4
 80082e0:	f7ff fcde 	bl	8007ca0 <__lo0bits>
 80082e4:	9b01      	ldr	r3, [sp, #4]
 80082e6:	6163      	str	r3, [r4, #20]
 80082e8:	2201      	movs	r2, #1
 80082ea:	6122      	str	r2, [r4, #16]
 80082ec:	3020      	adds	r0, #32
 80082ee:	e7e3      	b.n	80082b8 <__d2b+0x60>
 80082f0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80082f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80082f8:	f8c9 0000 	str.w	r0, [r9]
 80082fc:	6918      	ldr	r0, [r3, #16]
 80082fe:	f7ff fcaf 	bl	8007c60 <__hi0bits>
 8008302:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008306:	e7df      	b.n	80082c8 <__d2b+0x70>
 8008308:	0800a550 	.word	0x0800a550
 800830c:	0800a5dc 	.word	0x0800a5dc

08008310 <__ratio>:
 8008310:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008314:	4688      	mov	r8, r1
 8008316:	4669      	mov	r1, sp
 8008318:	4681      	mov	r9, r0
 800831a:	f7ff ff4d 	bl	80081b8 <__b2d>
 800831e:	a901      	add	r1, sp, #4
 8008320:	4640      	mov	r0, r8
 8008322:	ec55 4b10 	vmov	r4, r5, d0
 8008326:	f7ff ff47 	bl	80081b8 <__b2d>
 800832a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800832e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008332:	eba3 0c02 	sub.w	ip, r3, r2
 8008336:	e9dd 3200 	ldrd	r3, r2, [sp]
 800833a:	1a9b      	subs	r3, r3, r2
 800833c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008340:	ec51 0b10 	vmov	r0, r1, d0
 8008344:	2b00      	cmp	r3, #0
 8008346:	bfd6      	itet	le
 8008348:	460a      	movle	r2, r1
 800834a:	462a      	movgt	r2, r5
 800834c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008350:	468b      	mov	fp, r1
 8008352:	462f      	mov	r7, r5
 8008354:	bfd4      	ite	le
 8008356:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800835a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800835e:	4620      	mov	r0, r4
 8008360:	ee10 2a10 	vmov	r2, s0
 8008364:	465b      	mov	r3, fp
 8008366:	4639      	mov	r1, r7
 8008368:	f7f8 fa78 	bl	800085c <__aeabi_ddiv>
 800836c:	ec41 0b10 	vmov	d0, r0, r1
 8008370:	b003      	add	sp, #12
 8008372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008376 <__copybits>:
 8008376:	3901      	subs	r1, #1
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	1149      	asrs	r1, r1, #5
 800837c:	6914      	ldr	r4, [r2, #16]
 800837e:	3101      	adds	r1, #1
 8008380:	f102 0314 	add.w	r3, r2, #20
 8008384:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008388:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800838c:	1f05      	subs	r5, r0, #4
 800838e:	42a3      	cmp	r3, r4
 8008390:	d30c      	bcc.n	80083ac <__copybits+0x36>
 8008392:	1aa3      	subs	r3, r4, r2
 8008394:	3b11      	subs	r3, #17
 8008396:	f023 0303 	bic.w	r3, r3, #3
 800839a:	3211      	adds	r2, #17
 800839c:	42a2      	cmp	r2, r4
 800839e:	bf88      	it	hi
 80083a0:	2300      	movhi	r3, #0
 80083a2:	4418      	add	r0, r3
 80083a4:	2300      	movs	r3, #0
 80083a6:	4288      	cmp	r0, r1
 80083a8:	d305      	bcc.n	80083b6 <__copybits+0x40>
 80083aa:	bd70      	pop	{r4, r5, r6, pc}
 80083ac:	f853 6b04 	ldr.w	r6, [r3], #4
 80083b0:	f845 6f04 	str.w	r6, [r5, #4]!
 80083b4:	e7eb      	b.n	800838e <__copybits+0x18>
 80083b6:	f840 3b04 	str.w	r3, [r0], #4
 80083ba:	e7f4      	b.n	80083a6 <__copybits+0x30>

080083bc <__any_on>:
 80083bc:	f100 0214 	add.w	r2, r0, #20
 80083c0:	6900      	ldr	r0, [r0, #16]
 80083c2:	114b      	asrs	r3, r1, #5
 80083c4:	4298      	cmp	r0, r3
 80083c6:	b510      	push	{r4, lr}
 80083c8:	db11      	blt.n	80083ee <__any_on+0x32>
 80083ca:	dd0a      	ble.n	80083e2 <__any_on+0x26>
 80083cc:	f011 011f 	ands.w	r1, r1, #31
 80083d0:	d007      	beq.n	80083e2 <__any_on+0x26>
 80083d2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80083d6:	fa24 f001 	lsr.w	r0, r4, r1
 80083da:	fa00 f101 	lsl.w	r1, r0, r1
 80083de:	428c      	cmp	r4, r1
 80083e0:	d10b      	bne.n	80083fa <__any_on+0x3e>
 80083e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d803      	bhi.n	80083f2 <__any_on+0x36>
 80083ea:	2000      	movs	r0, #0
 80083ec:	bd10      	pop	{r4, pc}
 80083ee:	4603      	mov	r3, r0
 80083f0:	e7f7      	b.n	80083e2 <__any_on+0x26>
 80083f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80083f6:	2900      	cmp	r1, #0
 80083f8:	d0f5      	beq.n	80083e6 <__any_on+0x2a>
 80083fa:	2001      	movs	r0, #1
 80083fc:	e7f6      	b.n	80083ec <__any_on+0x30>

080083fe <_calloc_r>:
 80083fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008400:	fba1 2402 	umull	r2, r4, r1, r2
 8008404:	b94c      	cbnz	r4, 800841a <_calloc_r+0x1c>
 8008406:	4611      	mov	r1, r2
 8008408:	9201      	str	r2, [sp, #4]
 800840a:	f000 f87b 	bl	8008504 <_malloc_r>
 800840e:	9a01      	ldr	r2, [sp, #4]
 8008410:	4605      	mov	r5, r0
 8008412:	b930      	cbnz	r0, 8008422 <_calloc_r+0x24>
 8008414:	4628      	mov	r0, r5
 8008416:	b003      	add	sp, #12
 8008418:	bd30      	pop	{r4, r5, pc}
 800841a:	220c      	movs	r2, #12
 800841c:	6002      	str	r2, [r0, #0]
 800841e:	2500      	movs	r5, #0
 8008420:	e7f8      	b.n	8008414 <_calloc_r+0x16>
 8008422:	4621      	mov	r1, r4
 8008424:	f7fc fb8c 	bl	8004b40 <memset>
 8008428:	e7f4      	b.n	8008414 <_calloc_r+0x16>
	...

0800842c <_free_r>:
 800842c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800842e:	2900      	cmp	r1, #0
 8008430:	d044      	beq.n	80084bc <_free_r+0x90>
 8008432:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008436:	9001      	str	r0, [sp, #4]
 8008438:	2b00      	cmp	r3, #0
 800843a:	f1a1 0404 	sub.w	r4, r1, #4
 800843e:	bfb8      	it	lt
 8008440:	18e4      	addlt	r4, r4, r3
 8008442:	f000 fab5 	bl	80089b0 <__malloc_lock>
 8008446:	4a1e      	ldr	r2, [pc, #120]	; (80084c0 <_free_r+0x94>)
 8008448:	9801      	ldr	r0, [sp, #4]
 800844a:	6813      	ldr	r3, [r2, #0]
 800844c:	b933      	cbnz	r3, 800845c <_free_r+0x30>
 800844e:	6063      	str	r3, [r4, #4]
 8008450:	6014      	str	r4, [r2, #0]
 8008452:	b003      	add	sp, #12
 8008454:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008458:	f000 bab0 	b.w	80089bc <__malloc_unlock>
 800845c:	42a3      	cmp	r3, r4
 800845e:	d908      	bls.n	8008472 <_free_r+0x46>
 8008460:	6825      	ldr	r5, [r4, #0]
 8008462:	1961      	adds	r1, r4, r5
 8008464:	428b      	cmp	r3, r1
 8008466:	bf01      	itttt	eq
 8008468:	6819      	ldreq	r1, [r3, #0]
 800846a:	685b      	ldreq	r3, [r3, #4]
 800846c:	1949      	addeq	r1, r1, r5
 800846e:	6021      	streq	r1, [r4, #0]
 8008470:	e7ed      	b.n	800844e <_free_r+0x22>
 8008472:	461a      	mov	r2, r3
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	b10b      	cbz	r3, 800847c <_free_r+0x50>
 8008478:	42a3      	cmp	r3, r4
 800847a:	d9fa      	bls.n	8008472 <_free_r+0x46>
 800847c:	6811      	ldr	r1, [r2, #0]
 800847e:	1855      	adds	r5, r2, r1
 8008480:	42a5      	cmp	r5, r4
 8008482:	d10b      	bne.n	800849c <_free_r+0x70>
 8008484:	6824      	ldr	r4, [r4, #0]
 8008486:	4421      	add	r1, r4
 8008488:	1854      	adds	r4, r2, r1
 800848a:	42a3      	cmp	r3, r4
 800848c:	6011      	str	r1, [r2, #0]
 800848e:	d1e0      	bne.n	8008452 <_free_r+0x26>
 8008490:	681c      	ldr	r4, [r3, #0]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	6053      	str	r3, [r2, #4]
 8008496:	4421      	add	r1, r4
 8008498:	6011      	str	r1, [r2, #0]
 800849a:	e7da      	b.n	8008452 <_free_r+0x26>
 800849c:	d902      	bls.n	80084a4 <_free_r+0x78>
 800849e:	230c      	movs	r3, #12
 80084a0:	6003      	str	r3, [r0, #0]
 80084a2:	e7d6      	b.n	8008452 <_free_r+0x26>
 80084a4:	6825      	ldr	r5, [r4, #0]
 80084a6:	1961      	adds	r1, r4, r5
 80084a8:	428b      	cmp	r3, r1
 80084aa:	bf04      	itt	eq
 80084ac:	6819      	ldreq	r1, [r3, #0]
 80084ae:	685b      	ldreq	r3, [r3, #4]
 80084b0:	6063      	str	r3, [r4, #4]
 80084b2:	bf04      	itt	eq
 80084b4:	1949      	addeq	r1, r1, r5
 80084b6:	6021      	streq	r1, [r4, #0]
 80084b8:	6054      	str	r4, [r2, #4]
 80084ba:	e7ca      	b.n	8008452 <_free_r+0x26>
 80084bc:	b003      	add	sp, #12
 80084be:	bd30      	pop	{r4, r5, pc}
 80084c0:	20000b0c 	.word	0x20000b0c

080084c4 <sbrk_aligned>:
 80084c4:	b570      	push	{r4, r5, r6, lr}
 80084c6:	4e0e      	ldr	r6, [pc, #56]	; (8008500 <sbrk_aligned+0x3c>)
 80084c8:	460c      	mov	r4, r1
 80084ca:	6831      	ldr	r1, [r6, #0]
 80084cc:	4605      	mov	r5, r0
 80084ce:	b911      	cbnz	r1, 80084d6 <sbrk_aligned+0x12>
 80084d0:	f000 f9f2 	bl	80088b8 <_sbrk_r>
 80084d4:	6030      	str	r0, [r6, #0]
 80084d6:	4621      	mov	r1, r4
 80084d8:	4628      	mov	r0, r5
 80084da:	f000 f9ed 	bl	80088b8 <_sbrk_r>
 80084de:	1c43      	adds	r3, r0, #1
 80084e0:	d00a      	beq.n	80084f8 <sbrk_aligned+0x34>
 80084e2:	1cc4      	adds	r4, r0, #3
 80084e4:	f024 0403 	bic.w	r4, r4, #3
 80084e8:	42a0      	cmp	r0, r4
 80084ea:	d007      	beq.n	80084fc <sbrk_aligned+0x38>
 80084ec:	1a21      	subs	r1, r4, r0
 80084ee:	4628      	mov	r0, r5
 80084f0:	f000 f9e2 	bl	80088b8 <_sbrk_r>
 80084f4:	3001      	adds	r0, #1
 80084f6:	d101      	bne.n	80084fc <sbrk_aligned+0x38>
 80084f8:	f04f 34ff 	mov.w	r4, #4294967295
 80084fc:	4620      	mov	r0, r4
 80084fe:	bd70      	pop	{r4, r5, r6, pc}
 8008500:	20000b10 	.word	0x20000b10

08008504 <_malloc_r>:
 8008504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008508:	1ccd      	adds	r5, r1, #3
 800850a:	f025 0503 	bic.w	r5, r5, #3
 800850e:	3508      	adds	r5, #8
 8008510:	2d0c      	cmp	r5, #12
 8008512:	bf38      	it	cc
 8008514:	250c      	movcc	r5, #12
 8008516:	2d00      	cmp	r5, #0
 8008518:	4607      	mov	r7, r0
 800851a:	db01      	blt.n	8008520 <_malloc_r+0x1c>
 800851c:	42a9      	cmp	r1, r5
 800851e:	d905      	bls.n	800852c <_malloc_r+0x28>
 8008520:	230c      	movs	r3, #12
 8008522:	603b      	str	r3, [r7, #0]
 8008524:	2600      	movs	r6, #0
 8008526:	4630      	mov	r0, r6
 8008528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800852c:	4e2e      	ldr	r6, [pc, #184]	; (80085e8 <_malloc_r+0xe4>)
 800852e:	f000 fa3f 	bl	80089b0 <__malloc_lock>
 8008532:	6833      	ldr	r3, [r6, #0]
 8008534:	461c      	mov	r4, r3
 8008536:	bb34      	cbnz	r4, 8008586 <_malloc_r+0x82>
 8008538:	4629      	mov	r1, r5
 800853a:	4638      	mov	r0, r7
 800853c:	f7ff ffc2 	bl	80084c4 <sbrk_aligned>
 8008540:	1c43      	adds	r3, r0, #1
 8008542:	4604      	mov	r4, r0
 8008544:	d14d      	bne.n	80085e2 <_malloc_r+0xde>
 8008546:	6834      	ldr	r4, [r6, #0]
 8008548:	4626      	mov	r6, r4
 800854a:	2e00      	cmp	r6, #0
 800854c:	d140      	bne.n	80085d0 <_malloc_r+0xcc>
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	4631      	mov	r1, r6
 8008552:	4638      	mov	r0, r7
 8008554:	eb04 0803 	add.w	r8, r4, r3
 8008558:	f000 f9ae 	bl	80088b8 <_sbrk_r>
 800855c:	4580      	cmp	r8, r0
 800855e:	d13a      	bne.n	80085d6 <_malloc_r+0xd2>
 8008560:	6821      	ldr	r1, [r4, #0]
 8008562:	3503      	adds	r5, #3
 8008564:	1a6d      	subs	r5, r5, r1
 8008566:	f025 0503 	bic.w	r5, r5, #3
 800856a:	3508      	adds	r5, #8
 800856c:	2d0c      	cmp	r5, #12
 800856e:	bf38      	it	cc
 8008570:	250c      	movcc	r5, #12
 8008572:	4629      	mov	r1, r5
 8008574:	4638      	mov	r0, r7
 8008576:	f7ff ffa5 	bl	80084c4 <sbrk_aligned>
 800857a:	3001      	adds	r0, #1
 800857c:	d02b      	beq.n	80085d6 <_malloc_r+0xd2>
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	442b      	add	r3, r5
 8008582:	6023      	str	r3, [r4, #0]
 8008584:	e00e      	b.n	80085a4 <_malloc_r+0xa0>
 8008586:	6822      	ldr	r2, [r4, #0]
 8008588:	1b52      	subs	r2, r2, r5
 800858a:	d41e      	bmi.n	80085ca <_malloc_r+0xc6>
 800858c:	2a0b      	cmp	r2, #11
 800858e:	d916      	bls.n	80085be <_malloc_r+0xba>
 8008590:	1961      	adds	r1, r4, r5
 8008592:	42a3      	cmp	r3, r4
 8008594:	6025      	str	r5, [r4, #0]
 8008596:	bf18      	it	ne
 8008598:	6059      	strne	r1, [r3, #4]
 800859a:	6863      	ldr	r3, [r4, #4]
 800859c:	bf08      	it	eq
 800859e:	6031      	streq	r1, [r6, #0]
 80085a0:	5162      	str	r2, [r4, r5]
 80085a2:	604b      	str	r3, [r1, #4]
 80085a4:	4638      	mov	r0, r7
 80085a6:	f104 060b 	add.w	r6, r4, #11
 80085aa:	f000 fa07 	bl	80089bc <__malloc_unlock>
 80085ae:	f026 0607 	bic.w	r6, r6, #7
 80085b2:	1d23      	adds	r3, r4, #4
 80085b4:	1af2      	subs	r2, r6, r3
 80085b6:	d0b6      	beq.n	8008526 <_malloc_r+0x22>
 80085b8:	1b9b      	subs	r3, r3, r6
 80085ba:	50a3      	str	r3, [r4, r2]
 80085bc:	e7b3      	b.n	8008526 <_malloc_r+0x22>
 80085be:	6862      	ldr	r2, [r4, #4]
 80085c0:	42a3      	cmp	r3, r4
 80085c2:	bf0c      	ite	eq
 80085c4:	6032      	streq	r2, [r6, #0]
 80085c6:	605a      	strne	r2, [r3, #4]
 80085c8:	e7ec      	b.n	80085a4 <_malloc_r+0xa0>
 80085ca:	4623      	mov	r3, r4
 80085cc:	6864      	ldr	r4, [r4, #4]
 80085ce:	e7b2      	b.n	8008536 <_malloc_r+0x32>
 80085d0:	4634      	mov	r4, r6
 80085d2:	6876      	ldr	r6, [r6, #4]
 80085d4:	e7b9      	b.n	800854a <_malloc_r+0x46>
 80085d6:	230c      	movs	r3, #12
 80085d8:	603b      	str	r3, [r7, #0]
 80085da:	4638      	mov	r0, r7
 80085dc:	f000 f9ee 	bl	80089bc <__malloc_unlock>
 80085e0:	e7a1      	b.n	8008526 <_malloc_r+0x22>
 80085e2:	6025      	str	r5, [r4, #0]
 80085e4:	e7de      	b.n	80085a4 <_malloc_r+0xa0>
 80085e6:	bf00      	nop
 80085e8:	20000b0c 	.word	0x20000b0c

080085ec <__ssputs_r>:
 80085ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f0:	688e      	ldr	r6, [r1, #8]
 80085f2:	429e      	cmp	r6, r3
 80085f4:	4682      	mov	sl, r0
 80085f6:	460c      	mov	r4, r1
 80085f8:	4690      	mov	r8, r2
 80085fa:	461f      	mov	r7, r3
 80085fc:	d838      	bhi.n	8008670 <__ssputs_r+0x84>
 80085fe:	898a      	ldrh	r2, [r1, #12]
 8008600:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008604:	d032      	beq.n	800866c <__ssputs_r+0x80>
 8008606:	6825      	ldr	r5, [r4, #0]
 8008608:	6909      	ldr	r1, [r1, #16]
 800860a:	eba5 0901 	sub.w	r9, r5, r1
 800860e:	6965      	ldr	r5, [r4, #20]
 8008610:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008614:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008618:	3301      	adds	r3, #1
 800861a:	444b      	add	r3, r9
 800861c:	106d      	asrs	r5, r5, #1
 800861e:	429d      	cmp	r5, r3
 8008620:	bf38      	it	cc
 8008622:	461d      	movcc	r5, r3
 8008624:	0553      	lsls	r3, r2, #21
 8008626:	d531      	bpl.n	800868c <__ssputs_r+0xa0>
 8008628:	4629      	mov	r1, r5
 800862a:	f7ff ff6b 	bl	8008504 <_malloc_r>
 800862e:	4606      	mov	r6, r0
 8008630:	b950      	cbnz	r0, 8008648 <__ssputs_r+0x5c>
 8008632:	230c      	movs	r3, #12
 8008634:	f8ca 3000 	str.w	r3, [sl]
 8008638:	89a3      	ldrh	r3, [r4, #12]
 800863a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800863e:	81a3      	strh	r3, [r4, #12]
 8008640:	f04f 30ff 	mov.w	r0, #4294967295
 8008644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008648:	6921      	ldr	r1, [r4, #16]
 800864a:	464a      	mov	r2, r9
 800864c:	f7ff fa08 	bl	8007a60 <memcpy>
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800865a:	81a3      	strh	r3, [r4, #12]
 800865c:	6126      	str	r6, [r4, #16]
 800865e:	6165      	str	r5, [r4, #20]
 8008660:	444e      	add	r6, r9
 8008662:	eba5 0509 	sub.w	r5, r5, r9
 8008666:	6026      	str	r6, [r4, #0]
 8008668:	60a5      	str	r5, [r4, #8]
 800866a:	463e      	mov	r6, r7
 800866c:	42be      	cmp	r6, r7
 800866e:	d900      	bls.n	8008672 <__ssputs_r+0x86>
 8008670:	463e      	mov	r6, r7
 8008672:	6820      	ldr	r0, [r4, #0]
 8008674:	4632      	mov	r2, r6
 8008676:	4641      	mov	r1, r8
 8008678:	f000 f980 	bl	800897c <memmove>
 800867c:	68a3      	ldr	r3, [r4, #8]
 800867e:	1b9b      	subs	r3, r3, r6
 8008680:	60a3      	str	r3, [r4, #8]
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	4433      	add	r3, r6
 8008686:	6023      	str	r3, [r4, #0]
 8008688:	2000      	movs	r0, #0
 800868a:	e7db      	b.n	8008644 <__ssputs_r+0x58>
 800868c:	462a      	mov	r2, r5
 800868e:	f000 f99b 	bl	80089c8 <_realloc_r>
 8008692:	4606      	mov	r6, r0
 8008694:	2800      	cmp	r0, #0
 8008696:	d1e1      	bne.n	800865c <__ssputs_r+0x70>
 8008698:	6921      	ldr	r1, [r4, #16]
 800869a:	4650      	mov	r0, sl
 800869c:	f7ff fec6 	bl	800842c <_free_r>
 80086a0:	e7c7      	b.n	8008632 <__ssputs_r+0x46>
	...

080086a4 <_svfiprintf_r>:
 80086a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a8:	4698      	mov	r8, r3
 80086aa:	898b      	ldrh	r3, [r1, #12]
 80086ac:	061b      	lsls	r3, r3, #24
 80086ae:	b09d      	sub	sp, #116	; 0x74
 80086b0:	4607      	mov	r7, r0
 80086b2:	460d      	mov	r5, r1
 80086b4:	4614      	mov	r4, r2
 80086b6:	d50e      	bpl.n	80086d6 <_svfiprintf_r+0x32>
 80086b8:	690b      	ldr	r3, [r1, #16]
 80086ba:	b963      	cbnz	r3, 80086d6 <_svfiprintf_r+0x32>
 80086bc:	2140      	movs	r1, #64	; 0x40
 80086be:	f7ff ff21 	bl	8008504 <_malloc_r>
 80086c2:	6028      	str	r0, [r5, #0]
 80086c4:	6128      	str	r0, [r5, #16]
 80086c6:	b920      	cbnz	r0, 80086d2 <_svfiprintf_r+0x2e>
 80086c8:	230c      	movs	r3, #12
 80086ca:	603b      	str	r3, [r7, #0]
 80086cc:	f04f 30ff 	mov.w	r0, #4294967295
 80086d0:	e0d1      	b.n	8008876 <_svfiprintf_r+0x1d2>
 80086d2:	2340      	movs	r3, #64	; 0x40
 80086d4:	616b      	str	r3, [r5, #20]
 80086d6:	2300      	movs	r3, #0
 80086d8:	9309      	str	r3, [sp, #36]	; 0x24
 80086da:	2320      	movs	r3, #32
 80086dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80086e4:	2330      	movs	r3, #48	; 0x30
 80086e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008890 <_svfiprintf_r+0x1ec>
 80086ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086ee:	f04f 0901 	mov.w	r9, #1
 80086f2:	4623      	mov	r3, r4
 80086f4:	469a      	mov	sl, r3
 80086f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086fa:	b10a      	cbz	r2, 8008700 <_svfiprintf_r+0x5c>
 80086fc:	2a25      	cmp	r2, #37	; 0x25
 80086fe:	d1f9      	bne.n	80086f4 <_svfiprintf_r+0x50>
 8008700:	ebba 0b04 	subs.w	fp, sl, r4
 8008704:	d00b      	beq.n	800871e <_svfiprintf_r+0x7a>
 8008706:	465b      	mov	r3, fp
 8008708:	4622      	mov	r2, r4
 800870a:	4629      	mov	r1, r5
 800870c:	4638      	mov	r0, r7
 800870e:	f7ff ff6d 	bl	80085ec <__ssputs_r>
 8008712:	3001      	adds	r0, #1
 8008714:	f000 80aa 	beq.w	800886c <_svfiprintf_r+0x1c8>
 8008718:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800871a:	445a      	add	r2, fp
 800871c:	9209      	str	r2, [sp, #36]	; 0x24
 800871e:	f89a 3000 	ldrb.w	r3, [sl]
 8008722:	2b00      	cmp	r3, #0
 8008724:	f000 80a2 	beq.w	800886c <_svfiprintf_r+0x1c8>
 8008728:	2300      	movs	r3, #0
 800872a:	f04f 32ff 	mov.w	r2, #4294967295
 800872e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008732:	f10a 0a01 	add.w	sl, sl, #1
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	9307      	str	r3, [sp, #28]
 800873a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800873e:	931a      	str	r3, [sp, #104]	; 0x68
 8008740:	4654      	mov	r4, sl
 8008742:	2205      	movs	r2, #5
 8008744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008748:	4851      	ldr	r0, [pc, #324]	; (8008890 <_svfiprintf_r+0x1ec>)
 800874a:	f7f7 fd51 	bl	80001f0 <memchr>
 800874e:	9a04      	ldr	r2, [sp, #16]
 8008750:	b9d8      	cbnz	r0, 800878a <_svfiprintf_r+0xe6>
 8008752:	06d0      	lsls	r0, r2, #27
 8008754:	bf44      	itt	mi
 8008756:	2320      	movmi	r3, #32
 8008758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800875c:	0711      	lsls	r1, r2, #28
 800875e:	bf44      	itt	mi
 8008760:	232b      	movmi	r3, #43	; 0x2b
 8008762:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008766:	f89a 3000 	ldrb.w	r3, [sl]
 800876a:	2b2a      	cmp	r3, #42	; 0x2a
 800876c:	d015      	beq.n	800879a <_svfiprintf_r+0xf6>
 800876e:	9a07      	ldr	r2, [sp, #28]
 8008770:	4654      	mov	r4, sl
 8008772:	2000      	movs	r0, #0
 8008774:	f04f 0c0a 	mov.w	ip, #10
 8008778:	4621      	mov	r1, r4
 800877a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800877e:	3b30      	subs	r3, #48	; 0x30
 8008780:	2b09      	cmp	r3, #9
 8008782:	d94e      	bls.n	8008822 <_svfiprintf_r+0x17e>
 8008784:	b1b0      	cbz	r0, 80087b4 <_svfiprintf_r+0x110>
 8008786:	9207      	str	r2, [sp, #28]
 8008788:	e014      	b.n	80087b4 <_svfiprintf_r+0x110>
 800878a:	eba0 0308 	sub.w	r3, r0, r8
 800878e:	fa09 f303 	lsl.w	r3, r9, r3
 8008792:	4313      	orrs	r3, r2
 8008794:	9304      	str	r3, [sp, #16]
 8008796:	46a2      	mov	sl, r4
 8008798:	e7d2      	b.n	8008740 <_svfiprintf_r+0x9c>
 800879a:	9b03      	ldr	r3, [sp, #12]
 800879c:	1d19      	adds	r1, r3, #4
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	9103      	str	r1, [sp, #12]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	bfbb      	ittet	lt
 80087a6:	425b      	neglt	r3, r3
 80087a8:	f042 0202 	orrlt.w	r2, r2, #2
 80087ac:	9307      	strge	r3, [sp, #28]
 80087ae:	9307      	strlt	r3, [sp, #28]
 80087b0:	bfb8      	it	lt
 80087b2:	9204      	strlt	r2, [sp, #16]
 80087b4:	7823      	ldrb	r3, [r4, #0]
 80087b6:	2b2e      	cmp	r3, #46	; 0x2e
 80087b8:	d10c      	bne.n	80087d4 <_svfiprintf_r+0x130>
 80087ba:	7863      	ldrb	r3, [r4, #1]
 80087bc:	2b2a      	cmp	r3, #42	; 0x2a
 80087be:	d135      	bne.n	800882c <_svfiprintf_r+0x188>
 80087c0:	9b03      	ldr	r3, [sp, #12]
 80087c2:	1d1a      	adds	r2, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	9203      	str	r2, [sp, #12]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	bfb8      	it	lt
 80087cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80087d0:	3402      	adds	r4, #2
 80087d2:	9305      	str	r3, [sp, #20]
 80087d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80088a0 <_svfiprintf_r+0x1fc>
 80087d8:	7821      	ldrb	r1, [r4, #0]
 80087da:	2203      	movs	r2, #3
 80087dc:	4650      	mov	r0, sl
 80087de:	f7f7 fd07 	bl	80001f0 <memchr>
 80087e2:	b140      	cbz	r0, 80087f6 <_svfiprintf_r+0x152>
 80087e4:	2340      	movs	r3, #64	; 0x40
 80087e6:	eba0 000a 	sub.w	r0, r0, sl
 80087ea:	fa03 f000 	lsl.w	r0, r3, r0
 80087ee:	9b04      	ldr	r3, [sp, #16]
 80087f0:	4303      	orrs	r3, r0
 80087f2:	3401      	adds	r4, #1
 80087f4:	9304      	str	r3, [sp, #16]
 80087f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087fa:	4826      	ldr	r0, [pc, #152]	; (8008894 <_svfiprintf_r+0x1f0>)
 80087fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008800:	2206      	movs	r2, #6
 8008802:	f7f7 fcf5 	bl	80001f0 <memchr>
 8008806:	2800      	cmp	r0, #0
 8008808:	d038      	beq.n	800887c <_svfiprintf_r+0x1d8>
 800880a:	4b23      	ldr	r3, [pc, #140]	; (8008898 <_svfiprintf_r+0x1f4>)
 800880c:	bb1b      	cbnz	r3, 8008856 <_svfiprintf_r+0x1b2>
 800880e:	9b03      	ldr	r3, [sp, #12]
 8008810:	3307      	adds	r3, #7
 8008812:	f023 0307 	bic.w	r3, r3, #7
 8008816:	3308      	adds	r3, #8
 8008818:	9303      	str	r3, [sp, #12]
 800881a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800881c:	4433      	add	r3, r6
 800881e:	9309      	str	r3, [sp, #36]	; 0x24
 8008820:	e767      	b.n	80086f2 <_svfiprintf_r+0x4e>
 8008822:	fb0c 3202 	mla	r2, ip, r2, r3
 8008826:	460c      	mov	r4, r1
 8008828:	2001      	movs	r0, #1
 800882a:	e7a5      	b.n	8008778 <_svfiprintf_r+0xd4>
 800882c:	2300      	movs	r3, #0
 800882e:	3401      	adds	r4, #1
 8008830:	9305      	str	r3, [sp, #20]
 8008832:	4619      	mov	r1, r3
 8008834:	f04f 0c0a 	mov.w	ip, #10
 8008838:	4620      	mov	r0, r4
 800883a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800883e:	3a30      	subs	r2, #48	; 0x30
 8008840:	2a09      	cmp	r2, #9
 8008842:	d903      	bls.n	800884c <_svfiprintf_r+0x1a8>
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0c5      	beq.n	80087d4 <_svfiprintf_r+0x130>
 8008848:	9105      	str	r1, [sp, #20]
 800884a:	e7c3      	b.n	80087d4 <_svfiprintf_r+0x130>
 800884c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008850:	4604      	mov	r4, r0
 8008852:	2301      	movs	r3, #1
 8008854:	e7f0      	b.n	8008838 <_svfiprintf_r+0x194>
 8008856:	ab03      	add	r3, sp, #12
 8008858:	9300      	str	r3, [sp, #0]
 800885a:	462a      	mov	r2, r5
 800885c:	4b0f      	ldr	r3, [pc, #60]	; (800889c <_svfiprintf_r+0x1f8>)
 800885e:	a904      	add	r1, sp, #16
 8008860:	4638      	mov	r0, r7
 8008862:	f7fc fa15 	bl	8004c90 <_printf_float>
 8008866:	1c42      	adds	r2, r0, #1
 8008868:	4606      	mov	r6, r0
 800886a:	d1d6      	bne.n	800881a <_svfiprintf_r+0x176>
 800886c:	89ab      	ldrh	r3, [r5, #12]
 800886e:	065b      	lsls	r3, r3, #25
 8008870:	f53f af2c 	bmi.w	80086cc <_svfiprintf_r+0x28>
 8008874:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008876:	b01d      	add	sp, #116	; 0x74
 8008878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800887c:	ab03      	add	r3, sp, #12
 800887e:	9300      	str	r3, [sp, #0]
 8008880:	462a      	mov	r2, r5
 8008882:	4b06      	ldr	r3, [pc, #24]	; (800889c <_svfiprintf_r+0x1f8>)
 8008884:	a904      	add	r1, sp, #16
 8008886:	4638      	mov	r0, r7
 8008888:	f7fc fca6 	bl	80051d8 <_printf_i>
 800888c:	e7eb      	b.n	8008866 <_svfiprintf_r+0x1c2>
 800888e:	bf00      	nop
 8008890:	0800a734 	.word	0x0800a734
 8008894:	0800a73e 	.word	0x0800a73e
 8008898:	08004c91 	.word	0x08004c91
 800889c:	080085ed 	.word	0x080085ed
 80088a0:	0800a73a 	.word	0x0800a73a
 80088a4:	00000000 	.word	0x00000000

080088a8 <nan>:
 80088a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80088b0 <nan+0x8>
 80088ac:	4770      	bx	lr
 80088ae:	bf00      	nop
 80088b0:	00000000 	.word	0x00000000
 80088b4:	7ff80000 	.word	0x7ff80000

080088b8 <_sbrk_r>:
 80088b8:	b538      	push	{r3, r4, r5, lr}
 80088ba:	4d06      	ldr	r5, [pc, #24]	; (80088d4 <_sbrk_r+0x1c>)
 80088bc:	2300      	movs	r3, #0
 80088be:	4604      	mov	r4, r0
 80088c0:	4608      	mov	r0, r1
 80088c2:	602b      	str	r3, [r5, #0]
 80088c4:	f7f9 f86a 	bl	800199c <_sbrk>
 80088c8:	1c43      	adds	r3, r0, #1
 80088ca:	d102      	bne.n	80088d2 <_sbrk_r+0x1a>
 80088cc:	682b      	ldr	r3, [r5, #0]
 80088ce:	b103      	cbz	r3, 80088d2 <_sbrk_r+0x1a>
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	bd38      	pop	{r3, r4, r5, pc}
 80088d4:	20000b14 	.word	0x20000b14

080088d8 <strncmp>:
 80088d8:	b510      	push	{r4, lr}
 80088da:	b17a      	cbz	r2, 80088fc <strncmp+0x24>
 80088dc:	4603      	mov	r3, r0
 80088de:	3901      	subs	r1, #1
 80088e0:	1884      	adds	r4, r0, r2
 80088e2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80088e6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80088ea:	4290      	cmp	r0, r2
 80088ec:	d101      	bne.n	80088f2 <strncmp+0x1a>
 80088ee:	42a3      	cmp	r3, r4
 80088f0:	d101      	bne.n	80088f6 <strncmp+0x1e>
 80088f2:	1a80      	subs	r0, r0, r2
 80088f4:	bd10      	pop	{r4, pc}
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d1f3      	bne.n	80088e2 <strncmp+0xa>
 80088fa:	e7fa      	b.n	80088f2 <strncmp+0x1a>
 80088fc:	4610      	mov	r0, r2
 80088fe:	e7f9      	b.n	80088f4 <strncmp+0x1c>

08008900 <__ascii_wctomb>:
 8008900:	b149      	cbz	r1, 8008916 <__ascii_wctomb+0x16>
 8008902:	2aff      	cmp	r2, #255	; 0xff
 8008904:	bf85      	ittet	hi
 8008906:	238a      	movhi	r3, #138	; 0x8a
 8008908:	6003      	strhi	r3, [r0, #0]
 800890a:	700a      	strbls	r2, [r1, #0]
 800890c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008910:	bf98      	it	ls
 8008912:	2001      	movls	r0, #1
 8008914:	4770      	bx	lr
 8008916:	4608      	mov	r0, r1
 8008918:	4770      	bx	lr
	...

0800891c <__assert_func>:
 800891c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800891e:	4614      	mov	r4, r2
 8008920:	461a      	mov	r2, r3
 8008922:	4b09      	ldr	r3, [pc, #36]	; (8008948 <__assert_func+0x2c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4605      	mov	r5, r0
 8008928:	68d8      	ldr	r0, [r3, #12]
 800892a:	b14c      	cbz	r4, 8008940 <__assert_func+0x24>
 800892c:	4b07      	ldr	r3, [pc, #28]	; (800894c <__assert_func+0x30>)
 800892e:	9100      	str	r1, [sp, #0]
 8008930:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008934:	4906      	ldr	r1, [pc, #24]	; (8008950 <__assert_func+0x34>)
 8008936:	462b      	mov	r3, r5
 8008938:	f000 f80e 	bl	8008958 <fiprintf>
 800893c:	f000 fa8c 	bl	8008e58 <abort>
 8008940:	4b04      	ldr	r3, [pc, #16]	; (8008954 <__assert_func+0x38>)
 8008942:	461c      	mov	r4, r3
 8008944:	e7f3      	b.n	800892e <__assert_func+0x12>
 8008946:	bf00      	nop
 8008948:	2000000c 	.word	0x2000000c
 800894c:	0800a745 	.word	0x0800a745
 8008950:	0800a752 	.word	0x0800a752
 8008954:	0800a780 	.word	0x0800a780

08008958 <fiprintf>:
 8008958:	b40e      	push	{r1, r2, r3}
 800895a:	b503      	push	{r0, r1, lr}
 800895c:	4601      	mov	r1, r0
 800895e:	ab03      	add	r3, sp, #12
 8008960:	4805      	ldr	r0, [pc, #20]	; (8008978 <fiprintf+0x20>)
 8008962:	f853 2b04 	ldr.w	r2, [r3], #4
 8008966:	6800      	ldr	r0, [r0, #0]
 8008968:	9301      	str	r3, [sp, #4]
 800896a:	f000 f885 	bl	8008a78 <_vfiprintf_r>
 800896e:	b002      	add	sp, #8
 8008970:	f85d eb04 	ldr.w	lr, [sp], #4
 8008974:	b003      	add	sp, #12
 8008976:	4770      	bx	lr
 8008978:	2000000c 	.word	0x2000000c

0800897c <memmove>:
 800897c:	4288      	cmp	r0, r1
 800897e:	b510      	push	{r4, lr}
 8008980:	eb01 0402 	add.w	r4, r1, r2
 8008984:	d902      	bls.n	800898c <memmove+0x10>
 8008986:	4284      	cmp	r4, r0
 8008988:	4623      	mov	r3, r4
 800898a:	d807      	bhi.n	800899c <memmove+0x20>
 800898c:	1e43      	subs	r3, r0, #1
 800898e:	42a1      	cmp	r1, r4
 8008990:	d008      	beq.n	80089a4 <memmove+0x28>
 8008992:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008996:	f803 2f01 	strb.w	r2, [r3, #1]!
 800899a:	e7f8      	b.n	800898e <memmove+0x12>
 800899c:	4402      	add	r2, r0
 800899e:	4601      	mov	r1, r0
 80089a0:	428a      	cmp	r2, r1
 80089a2:	d100      	bne.n	80089a6 <memmove+0x2a>
 80089a4:	bd10      	pop	{r4, pc}
 80089a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089ae:	e7f7      	b.n	80089a0 <memmove+0x24>

080089b0 <__malloc_lock>:
 80089b0:	4801      	ldr	r0, [pc, #4]	; (80089b8 <__malloc_lock+0x8>)
 80089b2:	f000 bc11 	b.w	80091d8 <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	20000b18 	.word	0x20000b18

080089bc <__malloc_unlock>:
 80089bc:	4801      	ldr	r0, [pc, #4]	; (80089c4 <__malloc_unlock+0x8>)
 80089be:	f000 bc0c 	b.w	80091da <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	20000b18 	.word	0x20000b18

080089c8 <_realloc_r>:
 80089c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089cc:	4680      	mov	r8, r0
 80089ce:	4614      	mov	r4, r2
 80089d0:	460e      	mov	r6, r1
 80089d2:	b921      	cbnz	r1, 80089de <_realloc_r+0x16>
 80089d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089d8:	4611      	mov	r1, r2
 80089da:	f7ff bd93 	b.w	8008504 <_malloc_r>
 80089de:	b92a      	cbnz	r2, 80089ec <_realloc_r+0x24>
 80089e0:	f7ff fd24 	bl	800842c <_free_r>
 80089e4:	4625      	mov	r5, r4
 80089e6:	4628      	mov	r0, r5
 80089e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ec:	f000 fc5c 	bl	80092a8 <_malloc_usable_size_r>
 80089f0:	4284      	cmp	r4, r0
 80089f2:	4607      	mov	r7, r0
 80089f4:	d802      	bhi.n	80089fc <_realloc_r+0x34>
 80089f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089fa:	d812      	bhi.n	8008a22 <_realloc_r+0x5a>
 80089fc:	4621      	mov	r1, r4
 80089fe:	4640      	mov	r0, r8
 8008a00:	f7ff fd80 	bl	8008504 <_malloc_r>
 8008a04:	4605      	mov	r5, r0
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d0ed      	beq.n	80089e6 <_realloc_r+0x1e>
 8008a0a:	42bc      	cmp	r4, r7
 8008a0c:	4622      	mov	r2, r4
 8008a0e:	4631      	mov	r1, r6
 8008a10:	bf28      	it	cs
 8008a12:	463a      	movcs	r2, r7
 8008a14:	f7ff f824 	bl	8007a60 <memcpy>
 8008a18:	4631      	mov	r1, r6
 8008a1a:	4640      	mov	r0, r8
 8008a1c:	f7ff fd06 	bl	800842c <_free_r>
 8008a20:	e7e1      	b.n	80089e6 <_realloc_r+0x1e>
 8008a22:	4635      	mov	r5, r6
 8008a24:	e7df      	b.n	80089e6 <_realloc_r+0x1e>

08008a26 <__sfputc_r>:
 8008a26:	6893      	ldr	r3, [r2, #8]
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	b410      	push	{r4}
 8008a2e:	6093      	str	r3, [r2, #8]
 8008a30:	da08      	bge.n	8008a44 <__sfputc_r+0x1e>
 8008a32:	6994      	ldr	r4, [r2, #24]
 8008a34:	42a3      	cmp	r3, r4
 8008a36:	db01      	blt.n	8008a3c <__sfputc_r+0x16>
 8008a38:	290a      	cmp	r1, #10
 8008a3a:	d103      	bne.n	8008a44 <__sfputc_r+0x1e>
 8008a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a40:	f000 b94a 	b.w	8008cd8 <__swbuf_r>
 8008a44:	6813      	ldr	r3, [r2, #0]
 8008a46:	1c58      	adds	r0, r3, #1
 8008a48:	6010      	str	r0, [r2, #0]
 8008a4a:	7019      	strb	r1, [r3, #0]
 8008a4c:	4608      	mov	r0, r1
 8008a4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <__sfputs_r>:
 8008a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a56:	4606      	mov	r6, r0
 8008a58:	460f      	mov	r7, r1
 8008a5a:	4614      	mov	r4, r2
 8008a5c:	18d5      	adds	r5, r2, r3
 8008a5e:	42ac      	cmp	r4, r5
 8008a60:	d101      	bne.n	8008a66 <__sfputs_r+0x12>
 8008a62:	2000      	movs	r0, #0
 8008a64:	e007      	b.n	8008a76 <__sfputs_r+0x22>
 8008a66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a6a:	463a      	mov	r2, r7
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f7ff ffda 	bl	8008a26 <__sfputc_r>
 8008a72:	1c43      	adds	r3, r0, #1
 8008a74:	d1f3      	bne.n	8008a5e <__sfputs_r+0xa>
 8008a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a78 <_vfiprintf_r>:
 8008a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	460d      	mov	r5, r1
 8008a7e:	b09d      	sub	sp, #116	; 0x74
 8008a80:	4614      	mov	r4, r2
 8008a82:	4698      	mov	r8, r3
 8008a84:	4606      	mov	r6, r0
 8008a86:	b118      	cbz	r0, 8008a90 <_vfiprintf_r+0x18>
 8008a88:	6983      	ldr	r3, [r0, #24]
 8008a8a:	b90b      	cbnz	r3, 8008a90 <_vfiprintf_r+0x18>
 8008a8c:	f000 fb06 	bl	800909c <__sinit>
 8008a90:	4b89      	ldr	r3, [pc, #548]	; (8008cb8 <_vfiprintf_r+0x240>)
 8008a92:	429d      	cmp	r5, r3
 8008a94:	d11b      	bne.n	8008ace <_vfiprintf_r+0x56>
 8008a96:	6875      	ldr	r5, [r6, #4]
 8008a98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a9a:	07d9      	lsls	r1, r3, #31
 8008a9c:	d405      	bmi.n	8008aaa <_vfiprintf_r+0x32>
 8008a9e:	89ab      	ldrh	r3, [r5, #12]
 8008aa0:	059a      	lsls	r2, r3, #22
 8008aa2:	d402      	bmi.n	8008aaa <_vfiprintf_r+0x32>
 8008aa4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aa6:	f000 fb97 	bl	80091d8 <__retarget_lock_acquire_recursive>
 8008aaa:	89ab      	ldrh	r3, [r5, #12]
 8008aac:	071b      	lsls	r3, r3, #28
 8008aae:	d501      	bpl.n	8008ab4 <_vfiprintf_r+0x3c>
 8008ab0:	692b      	ldr	r3, [r5, #16]
 8008ab2:	b9eb      	cbnz	r3, 8008af0 <_vfiprintf_r+0x78>
 8008ab4:	4629      	mov	r1, r5
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	f000 f960 	bl	8008d7c <__swsetup_r>
 8008abc:	b1c0      	cbz	r0, 8008af0 <_vfiprintf_r+0x78>
 8008abe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ac0:	07dc      	lsls	r4, r3, #31
 8008ac2:	d50e      	bpl.n	8008ae2 <_vfiprintf_r+0x6a>
 8008ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac8:	b01d      	add	sp, #116	; 0x74
 8008aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ace:	4b7b      	ldr	r3, [pc, #492]	; (8008cbc <_vfiprintf_r+0x244>)
 8008ad0:	429d      	cmp	r5, r3
 8008ad2:	d101      	bne.n	8008ad8 <_vfiprintf_r+0x60>
 8008ad4:	68b5      	ldr	r5, [r6, #8]
 8008ad6:	e7df      	b.n	8008a98 <_vfiprintf_r+0x20>
 8008ad8:	4b79      	ldr	r3, [pc, #484]	; (8008cc0 <_vfiprintf_r+0x248>)
 8008ada:	429d      	cmp	r5, r3
 8008adc:	bf08      	it	eq
 8008ade:	68f5      	ldreq	r5, [r6, #12]
 8008ae0:	e7da      	b.n	8008a98 <_vfiprintf_r+0x20>
 8008ae2:	89ab      	ldrh	r3, [r5, #12]
 8008ae4:	0598      	lsls	r0, r3, #22
 8008ae6:	d4ed      	bmi.n	8008ac4 <_vfiprintf_r+0x4c>
 8008ae8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aea:	f000 fb76 	bl	80091da <__retarget_lock_release_recursive>
 8008aee:	e7e9      	b.n	8008ac4 <_vfiprintf_r+0x4c>
 8008af0:	2300      	movs	r3, #0
 8008af2:	9309      	str	r3, [sp, #36]	; 0x24
 8008af4:	2320      	movs	r3, #32
 8008af6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008afa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008afe:	2330      	movs	r3, #48	; 0x30
 8008b00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008cc4 <_vfiprintf_r+0x24c>
 8008b04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b08:	f04f 0901 	mov.w	r9, #1
 8008b0c:	4623      	mov	r3, r4
 8008b0e:	469a      	mov	sl, r3
 8008b10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b14:	b10a      	cbz	r2, 8008b1a <_vfiprintf_r+0xa2>
 8008b16:	2a25      	cmp	r2, #37	; 0x25
 8008b18:	d1f9      	bne.n	8008b0e <_vfiprintf_r+0x96>
 8008b1a:	ebba 0b04 	subs.w	fp, sl, r4
 8008b1e:	d00b      	beq.n	8008b38 <_vfiprintf_r+0xc0>
 8008b20:	465b      	mov	r3, fp
 8008b22:	4622      	mov	r2, r4
 8008b24:	4629      	mov	r1, r5
 8008b26:	4630      	mov	r0, r6
 8008b28:	f7ff ff94 	bl	8008a54 <__sfputs_r>
 8008b2c:	3001      	adds	r0, #1
 8008b2e:	f000 80aa 	beq.w	8008c86 <_vfiprintf_r+0x20e>
 8008b32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b34:	445a      	add	r2, fp
 8008b36:	9209      	str	r2, [sp, #36]	; 0x24
 8008b38:	f89a 3000 	ldrb.w	r3, [sl]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f000 80a2 	beq.w	8008c86 <_vfiprintf_r+0x20e>
 8008b42:	2300      	movs	r3, #0
 8008b44:	f04f 32ff 	mov.w	r2, #4294967295
 8008b48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b4c:	f10a 0a01 	add.w	sl, sl, #1
 8008b50:	9304      	str	r3, [sp, #16]
 8008b52:	9307      	str	r3, [sp, #28]
 8008b54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b58:	931a      	str	r3, [sp, #104]	; 0x68
 8008b5a:	4654      	mov	r4, sl
 8008b5c:	2205      	movs	r2, #5
 8008b5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b62:	4858      	ldr	r0, [pc, #352]	; (8008cc4 <_vfiprintf_r+0x24c>)
 8008b64:	f7f7 fb44 	bl	80001f0 <memchr>
 8008b68:	9a04      	ldr	r2, [sp, #16]
 8008b6a:	b9d8      	cbnz	r0, 8008ba4 <_vfiprintf_r+0x12c>
 8008b6c:	06d1      	lsls	r1, r2, #27
 8008b6e:	bf44      	itt	mi
 8008b70:	2320      	movmi	r3, #32
 8008b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b76:	0713      	lsls	r3, r2, #28
 8008b78:	bf44      	itt	mi
 8008b7a:	232b      	movmi	r3, #43	; 0x2b
 8008b7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b80:	f89a 3000 	ldrb.w	r3, [sl]
 8008b84:	2b2a      	cmp	r3, #42	; 0x2a
 8008b86:	d015      	beq.n	8008bb4 <_vfiprintf_r+0x13c>
 8008b88:	9a07      	ldr	r2, [sp, #28]
 8008b8a:	4654      	mov	r4, sl
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	f04f 0c0a 	mov.w	ip, #10
 8008b92:	4621      	mov	r1, r4
 8008b94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b98:	3b30      	subs	r3, #48	; 0x30
 8008b9a:	2b09      	cmp	r3, #9
 8008b9c:	d94e      	bls.n	8008c3c <_vfiprintf_r+0x1c4>
 8008b9e:	b1b0      	cbz	r0, 8008bce <_vfiprintf_r+0x156>
 8008ba0:	9207      	str	r2, [sp, #28]
 8008ba2:	e014      	b.n	8008bce <_vfiprintf_r+0x156>
 8008ba4:	eba0 0308 	sub.w	r3, r0, r8
 8008ba8:	fa09 f303 	lsl.w	r3, r9, r3
 8008bac:	4313      	orrs	r3, r2
 8008bae:	9304      	str	r3, [sp, #16]
 8008bb0:	46a2      	mov	sl, r4
 8008bb2:	e7d2      	b.n	8008b5a <_vfiprintf_r+0xe2>
 8008bb4:	9b03      	ldr	r3, [sp, #12]
 8008bb6:	1d19      	adds	r1, r3, #4
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	9103      	str	r1, [sp, #12]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	bfbb      	ittet	lt
 8008bc0:	425b      	neglt	r3, r3
 8008bc2:	f042 0202 	orrlt.w	r2, r2, #2
 8008bc6:	9307      	strge	r3, [sp, #28]
 8008bc8:	9307      	strlt	r3, [sp, #28]
 8008bca:	bfb8      	it	lt
 8008bcc:	9204      	strlt	r2, [sp, #16]
 8008bce:	7823      	ldrb	r3, [r4, #0]
 8008bd0:	2b2e      	cmp	r3, #46	; 0x2e
 8008bd2:	d10c      	bne.n	8008bee <_vfiprintf_r+0x176>
 8008bd4:	7863      	ldrb	r3, [r4, #1]
 8008bd6:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd8:	d135      	bne.n	8008c46 <_vfiprintf_r+0x1ce>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	1d1a      	adds	r2, r3, #4
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	9203      	str	r2, [sp, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	bfb8      	it	lt
 8008be6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bea:	3402      	adds	r4, #2
 8008bec:	9305      	str	r3, [sp, #20]
 8008bee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008cd4 <_vfiprintf_r+0x25c>
 8008bf2:	7821      	ldrb	r1, [r4, #0]
 8008bf4:	2203      	movs	r2, #3
 8008bf6:	4650      	mov	r0, sl
 8008bf8:	f7f7 fafa 	bl	80001f0 <memchr>
 8008bfc:	b140      	cbz	r0, 8008c10 <_vfiprintf_r+0x198>
 8008bfe:	2340      	movs	r3, #64	; 0x40
 8008c00:	eba0 000a 	sub.w	r0, r0, sl
 8008c04:	fa03 f000 	lsl.w	r0, r3, r0
 8008c08:	9b04      	ldr	r3, [sp, #16]
 8008c0a:	4303      	orrs	r3, r0
 8008c0c:	3401      	adds	r4, #1
 8008c0e:	9304      	str	r3, [sp, #16]
 8008c10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c14:	482c      	ldr	r0, [pc, #176]	; (8008cc8 <_vfiprintf_r+0x250>)
 8008c16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c1a:	2206      	movs	r2, #6
 8008c1c:	f7f7 fae8 	bl	80001f0 <memchr>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d03f      	beq.n	8008ca4 <_vfiprintf_r+0x22c>
 8008c24:	4b29      	ldr	r3, [pc, #164]	; (8008ccc <_vfiprintf_r+0x254>)
 8008c26:	bb1b      	cbnz	r3, 8008c70 <_vfiprintf_r+0x1f8>
 8008c28:	9b03      	ldr	r3, [sp, #12]
 8008c2a:	3307      	adds	r3, #7
 8008c2c:	f023 0307 	bic.w	r3, r3, #7
 8008c30:	3308      	adds	r3, #8
 8008c32:	9303      	str	r3, [sp, #12]
 8008c34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c36:	443b      	add	r3, r7
 8008c38:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3a:	e767      	b.n	8008b0c <_vfiprintf_r+0x94>
 8008c3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c40:	460c      	mov	r4, r1
 8008c42:	2001      	movs	r0, #1
 8008c44:	e7a5      	b.n	8008b92 <_vfiprintf_r+0x11a>
 8008c46:	2300      	movs	r3, #0
 8008c48:	3401      	adds	r4, #1
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	f04f 0c0a 	mov.w	ip, #10
 8008c52:	4620      	mov	r0, r4
 8008c54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c58:	3a30      	subs	r2, #48	; 0x30
 8008c5a:	2a09      	cmp	r2, #9
 8008c5c:	d903      	bls.n	8008c66 <_vfiprintf_r+0x1ee>
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0c5      	beq.n	8008bee <_vfiprintf_r+0x176>
 8008c62:	9105      	str	r1, [sp, #20]
 8008c64:	e7c3      	b.n	8008bee <_vfiprintf_r+0x176>
 8008c66:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e7f0      	b.n	8008c52 <_vfiprintf_r+0x1da>
 8008c70:	ab03      	add	r3, sp, #12
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	462a      	mov	r2, r5
 8008c76:	4b16      	ldr	r3, [pc, #88]	; (8008cd0 <_vfiprintf_r+0x258>)
 8008c78:	a904      	add	r1, sp, #16
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	f7fc f808 	bl	8004c90 <_printf_float>
 8008c80:	4607      	mov	r7, r0
 8008c82:	1c78      	adds	r0, r7, #1
 8008c84:	d1d6      	bne.n	8008c34 <_vfiprintf_r+0x1bc>
 8008c86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c88:	07d9      	lsls	r1, r3, #31
 8008c8a:	d405      	bmi.n	8008c98 <_vfiprintf_r+0x220>
 8008c8c:	89ab      	ldrh	r3, [r5, #12]
 8008c8e:	059a      	lsls	r2, r3, #22
 8008c90:	d402      	bmi.n	8008c98 <_vfiprintf_r+0x220>
 8008c92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c94:	f000 faa1 	bl	80091da <__retarget_lock_release_recursive>
 8008c98:	89ab      	ldrh	r3, [r5, #12]
 8008c9a:	065b      	lsls	r3, r3, #25
 8008c9c:	f53f af12 	bmi.w	8008ac4 <_vfiprintf_r+0x4c>
 8008ca0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ca2:	e711      	b.n	8008ac8 <_vfiprintf_r+0x50>
 8008ca4:	ab03      	add	r3, sp, #12
 8008ca6:	9300      	str	r3, [sp, #0]
 8008ca8:	462a      	mov	r2, r5
 8008caa:	4b09      	ldr	r3, [pc, #36]	; (8008cd0 <_vfiprintf_r+0x258>)
 8008cac:	a904      	add	r1, sp, #16
 8008cae:	4630      	mov	r0, r6
 8008cb0:	f7fc fa92 	bl	80051d8 <_printf_i>
 8008cb4:	e7e4      	b.n	8008c80 <_vfiprintf_r+0x208>
 8008cb6:	bf00      	nop
 8008cb8:	0800a7a4 	.word	0x0800a7a4
 8008cbc:	0800a7c4 	.word	0x0800a7c4
 8008cc0:	0800a784 	.word	0x0800a784
 8008cc4:	0800a734 	.word	0x0800a734
 8008cc8:	0800a73e 	.word	0x0800a73e
 8008ccc:	08004c91 	.word	0x08004c91
 8008cd0:	08008a55 	.word	0x08008a55
 8008cd4:	0800a73a 	.word	0x0800a73a

08008cd8 <__swbuf_r>:
 8008cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cda:	460e      	mov	r6, r1
 8008cdc:	4614      	mov	r4, r2
 8008cde:	4605      	mov	r5, r0
 8008ce0:	b118      	cbz	r0, 8008cea <__swbuf_r+0x12>
 8008ce2:	6983      	ldr	r3, [r0, #24]
 8008ce4:	b90b      	cbnz	r3, 8008cea <__swbuf_r+0x12>
 8008ce6:	f000 f9d9 	bl	800909c <__sinit>
 8008cea:	4b21      	ldr	r3, [pc, #132]	; (8008d70 <__swbuf_r+0x98>)
 8008cec:	429c      	cmp	r4, r3
 8008cee:	d12b      	bne.n	8008d48 <__swbuf_r+0x70>
 8008cf0:	686c      	ldr	r4, [r5, #4]
 8008cf2:	69a3      	ldr	r3, [r4, #24]
 8008cf4:	60a3      	str	r3, [r4, #8]
 8008cf6:	89a3      	ldrh	r3, [r4, #12]
 8008cf8:	071a      	lsls	r2, r3, #28
 8008cfa:	d52f      	bpl.n	8008d5c <__swbuf_r+0x84>
 8008cfc:	6923      	ldr	r3, [r4, #16]
 8008cfe:	b36b      	cbz	r3, 8008d5c <__swbuf_r+0x84>
 8008d00:	6923      	ldr	r3, [r4, #16]
 8008d02:	6820      	ldr	r0, [r4, #0]
 8008d04:	1ac0      	subs	r0, r0, r3
 8008d06:	6963      	ldr	r3, [r4, #20]
 8008d08:	b2f6      	uxtb	r6, r6
 8008d0a:	4283      	cmp	r3, r0
 8008d0c:	4637      	mov	r7, r6
 8008d0e:	dc04      	bgt.n	8008d1a <__swbuf_r+0x42>
 8008d10:	4621      	mov	r1, r4
 8008d12:	4628      	mov	r0, r5
 8008d14:	f000 f92e 	bl	8008f74 <_fflush_r>
 8008d18:	bb30      	cbnz	r0, 8008d68 <__swbuf_r+0x90>
 8008d1a:	68a3      	ldr	r3, [r4, #8]
 8008d1c:	3b01      	subs	r3, #1
 8008d1e:	60a3      	str	r3, [r4, #8]
 8008d20:	6823      	ldr	r3, [r4, #0]
 8008d22:	1c5a      	adds	r2, r3, #1
 8008d24:	6022      	str	r2, [r4, #0]
 8008d26:	701e      	strb	r6, [r3, #0]
 8008d28:	6963      	ldr	r3, [r4, #20]
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	4283      	cmp	r3, r0
 8008d2e:	d004      	beq.n	8008d3a <__swbuf_r+0x62>
 8008d30:	89a3      	ldrh	r3, [r4, #12]
 8008d32:	07db      	lsls	r3, r3, #31
 8008d34:	d506      	bpl.n	8008d44 <__swbuf_r+0x6c>
 8008d36:	2e0a      	cmp	r6, #10
 8008d38:	d104      	bne.n	8008d44 <__swbuf_r+0x6c>
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	f000 f919 	bl	8008f74 <_fflush_r>
 8008d42:	b988      	cbnz	r0, 8008d68 <__swbuf_r+0x90>
 8008d44:	4638      	mov	r0, r7
 8008d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d48:	4b0a      	ldr	r3, [pc, #40]	; (8008d74 <__swbuf_r+0x9c>)
 8008d4a:	429c      	cmp	r4, r3
 8008d4c:	d101      	bne.n	8008d52 <__swbuf_r+0x7a>
 8008d4e:	68ac      	ldr	r4, [r5, #8]
 8008d50:	e7cf      	b.n	8008cf2 <__swbuf_r+0x1a>
 8008d52:	4b09      	ldr	r3, [pc, #36]	; (8008d78 <__swbuf_r+0xa0>)
 8008d54:	429c      	cmp	r4, r3
 8008d56:	bf08      	it	eq
 8008d58:	68ec      	ldreq	r4, [r5, #12]
 8008d5a:	e7ca      	b.n	8008cf2 <__swbuf_r+0x1a>
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	4628      	mov	r0, r5
 8008d60:	f000 f80c 	bl	8008d7c <__swsetup_r>
 8008d64:	2800      	cmp	r0, #0
 8008d66:	d0cb      	beq.n	8008d00 <__swbuf_r+0x28>
 8008d68:	f04f 37ff 	mov.w	r7, #4294967295
 8008d6c:	e7ea      	b.n	8008d44 <__swbuf_r+0x6c>
 8008d6e:	bf00      	nop
 8008d70:	0800a7a4 	.word	0x0800a7a4
 8008d74:	0800a7c4 	.word	0x0800a7c4
 8008d78:	0800a784 	.word	0x0800a784

08008d7c <__swsetup_r>:
 8008d7c:	4b32      	ldr	r3, [pc, #200]	; (8008e48 <__swsetup_r+0xcc>)
 8008d7e:	b570      	push	{r4, r5, r6, lr}
 8008d80:	681d      	ldr	r5, [r3, #0]
 8008d82:	4606      	mov	r6, r0
 8008d84:	460c      	mov	r4, r1
 8008d86:	b125      	cbz	r5, 8008d92 <__swsetup_r+0x16>
 8008d88:	69ab      	ldr	r3, [r5, #24]
 8008d8a:	b913      	cbnz	r3, 8008d92 <__swsetup_r+0x16>
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	f000 f985 	bl	800909c <__sinit>
 8008d92:	4b2e      	ldr	r3, [pc, #184]	; (8008e4c <__swsetup_r+0xd0>)
 8008d94:	429c      	cmp	r4, r3
 8008d96:	d10f      	bne.n	8008db8 <__swsetup_r+0x3c>
 8008d98:	686c      	ldr	r4, [r5, #4]
 8008d9a:	89a3      	ldrh	r3, [r4, #12]
 8008d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008da0:	0719      	lsls	r1, r3, #28
 8008da2:	d42c      	bmi.n	8008dfe <__swsetup_r+0x82>
 8008da4:	06dd      	lsls	r5, r3, #27
 8008da6:	d411      	bmi.n	8008dcc <__swsetup_r+0x50>
 8008da8:	2309      	movs	r3, #9
 8008daa:	6033      	str	r3, [r6, #0]
 8008dac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008db0:	81a3      	strh	r3, [r4, #12]
 8008db2:	f04f 30ff 	mov.w	r0, #4294967295
 8008db6:	e03e      	b.n	8008e36 <__swsetup_r+0xba>
 8008db8:	4b25      	ldr	r3, [pc, #148]	; (8008e50 <__swsetup_r+0xd4>)
 8008dba:	429c      	cmp	r4, r3
 8008dbc:	d101      	bne.n	8008dc2 <__swsetup_r+0x46>
 8008dbe:	68ac      	ldr	r4, [r5, #8]
 8008dc0:	e7eb      	b.n	8008d9a <__swsetup_r+0x1e>
 8008dc2:	4b24      	ldr	r3, [pc, #144]	; (8008e54 <__swsetup_r+0xd8>)
 8008dc4:	429c      	cmp	r4, r3
 8008dc6:	bf08      	it	eq
 8008dc8:	68ec      	ldreq	r4, [r5, #12]
 8008dca:	e7e6      	b.n	8008d9a <__swsetup_r+0x1e>
 8008dcc:	0758      	lsls	r0, r3, #29
 8008dce:	d512      	bpl.n	8008df6 <__swsetup_r+0x7a>
 8008dd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dd2:	b141      	cbz	r1, 8008de6 <__swsetup_r+0x6a>
 8008dd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008dd8:	4299      	cmp	r1, r3
 8008dda:	d002      	beq.n	8008de2 <__swsetup_r+0x66>
 8008ddc:	4630      	mov	r0, r6
 8008dde:	f7ff fb25 	bl	800842c <_free_r>
 8008de2:	2300      	movs	r3, #0
 8008de4:	6363      	str	r3, [r4, #52]	; 0x34
 8008de6:	89a3      	ldrh	r3, [r4, #12]
 8008de8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008dec:	81a3      	strh	r3, [r4, #12]
 8008dee:	2300      	movs	r3, #0
 8008df0:	6063      	str	r3, [r4, #4]
 8008df2:	6923      	ldr	r3, [r4, #16]
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	89a3      	ldrh	r3, [r4, #12]
 8008df8:	f043 0308 	orr.w	r3, r3, #8
 8008dfc:	81a3      	strh	r3, [r4, #12]
 8008dfe:	6923      	ldr	r3, [r4, #16]
 8008e00:	b94b      	cbnz	r3, 8008e16 <__swsetup_r+0x9a>
 8008e02:	89a3      	ldrh	r3, [r4, #12]
 8008e04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e0c:	d003      	beq.n	8008e16 <__swsetup_r+0x9a>
 8008e0e:	4621      	mov	r1, r4
 8008e10:	4630      	mov	r0, r6
 8008e12:	f000 fa09 	bl	8009228 <__smakebuf_r>
 8008e16:	89a0      	ldrh	r0, [r4, #12]
 8008e18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e1c:	f010 0301 	ands.w	r3, r0, #1
 8008e20:	d00a      	beq.n	8008e38 <__swsetup_r+0xbc>
 8008e22:	2300      	movs	r3, #0
 8008e24:	60a3      	str	r3, [r4, #8]
 8008e26:	6963      	ldr	r3, [r4, #20]
 8008e28:	425b      	negs	r3, r3
 8008e2a:	61a3      	str	r3, [r4, #24]
 8008e2c:	6923      	ldr	r3, [r4, #16]
 8008e2e:	b943      	cbnz	r3, 8008e42 <__swsetup_r+0xc6>
 8008e30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e34:	d1ba      	bne.n	8008dac <__swsetup_r+0x30>
 8008e36:	bd70      	pop	{r4, r5, r6, pc}
 8008e38:	0781      	lsls	r1, r0, #30
 8008e3a:	bf58      	it	pl
 8008e3c:	6963      	ldrpl	r3, [r4, #20]
 8008e3e:	60a3      	str	r3, [r4, #8]
 8008e40:	e7f4      	b.n	8008e2c <__swsetup_r+0xb0>
 8008e42:	2000      	movs	r0, #0
 8008e44:	e7f7      	b.n	8008e36 <__swsetup_r+0xba>
 8008e46:	bf00      	nop
 8008e48:	2000000c 	.word	0x2000000c
 8008e4c:	0800a7a4 	.word	0x0800a7a4
 8008e50:	0800a7c4 	.word	0x0800a7c4
 8008e54:	0800a784 	.word	0x0800a784

08008e58 <abort>:
 8008e58:	b508      	push	{r3, lr}
 8008e5a:	2006      	movs	r0, #6
 8008e5c:	f000 fa54 	bl	8009308 <raise>
 8008e60:	2001      	movs	r0, #1
 8008e62:	f7f8 fd23 	bl	80018ac <_exit>
	...

08008e68 <__sflush_r>:
 8008e68:	898a      	ldrh	r2, [r1, #12]
 8008e6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e6e:	4605      	mov	r5, r0
 8008e70:	0710      	lsls	r0, r2, #28
 8008e72:	460c      	mov	r4, r1
 8008e74:	d458      	bmi.n	8008f28 <__sflush_r+0xc0>
 8008e76:	684b      	ldr	r3, [r1, #4]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	dc05      	bgt.n	8008e88 <__sflush_r+0x20>
 8008e7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	dc02      	bgt.n	8008e88 <__sflush_r+0x20>
 8008e82:	2000      	movs	r0, #0
 8008e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e8a:	2e00      	cmp	r6, #0
 8008e8c:	d0f9      	beq.n	8008e82 <__sflush_r+0x1a>
 8008e8e:	2300      	movs	r3, #0
 8008e90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e94:	682f      	ldr	r7, [r5, #0]
 8008e96:	602b      	str	r3, [r5, #0]
 8008e98:	d032      	beq.n	8008f00 <__sflush_r+0x98>
 8008e9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e9c:	89a3      	ldrh	r3, [r4, #12]
 8008e9e:	075a      	lsls	r2, r3, #29
 8008ea0:	d505      	bpl.n	8008eae <__sflush_r+0x46>
 8008ea2:	6863      	ldr	r3, [r4, #4]
 8008ea4:	1ac0      	subs	r0, r0, r3
 8008ea6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ea8:	b10b      	cbz	r3, 8008eae <__sflush_r+0x46>
 8008eaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008eac:	1ac0      	subs	r0, r0, r3
 8008eae:	2300      	movs	r3, #0
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008eb4:	6a21      	ldr	r1, [r4, #32]
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	47b0      	blx	r6
 8008eba:	1c43      	adds	r3, r0, #1
 8008ebc:	89a3      	ldrh	r3, [r4, #12]
 8008ebe:	d106      	bne.n	8008ece <__sflush_r+0x66>
 8008ec0:	6829      	ldr	r1, [r5, #0]
 8008ec2:	291d      	cmp	r1, #29
 8008ec4:	d82c      	bhi.n	8008f20 <__sflush_r+0xb8>
 8008ec6:	4a2a      	ldr	r2, [pc, #168]	; (8008f70 <__sflush_r+0x108>)
 8008ec8:	40ca      	lsrs	r2, r1
 8008eca:	07d6      	lsls	r6, r2, #31
 8008ecc:	d528      	bpl.n	8008f20 <__sflush_r+0xb8>
 8008ece:	2200      	movs	r2, #0
 8008ed0:	6062      	str	r2, [r4, #4]
 8008ed2:	04d9      	lsls	r1, r3, #19
 8008ed4:	6922      	ldr	r2, [r4, #16]
 8008ed6:	6022      	str	r2, [r4, #0]
 8008ed8:	d504      	bpl.n	8008ee4 <__sflush_r+0x7c>
 8008eda:	1c42      	adds	r2, r0, #1
 8008edc:	d101      	bne.n	8008ee2 <__sflush_r+0x7a>
 8008ede:	682b      	ldr	r3, [r5, #0]
 8008ee0:	b903      	cbnz	r3, 8008ee4 <__sflush_r+0x7c>
 8008ee2:	6560      	str	r0, [r4, #84]	; 0x54
 8008ee4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ee6:	602f      	str	r7, [r5, #0]
 8008ee8:	2900      	cmp	r1, #0
 8008eea:	d0ca      	beq.n	8008e82 <__sflush_r+0x1a>
 8008eec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ef0:	4299      	cmp	r1, r3
 8008ef2:	d002      	beq.n	8008efa <__sflush_r+0x92>
 8008ef4:	4628      	mov	r0, r5
 8008ef6:	f7ff fa99 	bl	800842c <_free_r>
 8008efa:	2000      	movs	r0, #0
 8008efc:	6360      	str	r0, [r4, #52]	; 0x34
 8008efe:	e7c1      	b.n	8008e84 <__sflush_r+0x1c>
 8008f00:	6a21      	ldr	r1, [r4, #32]
 8008f02:	2301      	movs	r3, #1
 8008f04:	4628      	mov	r0, r5
 8008f06:	47b0      	blx	r6
 8008f08:	1c41      	adds	r1, r0, #1
 8008f0a:	d1c7      	bne.n	8008e9c <__sflush_r+0x34>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d0c4      	beq.n	8008e9c <__sflush_r+0x34>
 8008f12:	2b1d      	cmp	r3, #29
 8008f14:	d001      	beq.n	8008f1a <__sflush_r+0xb2>
 8008f16:	2b16      	cmp	r3, #22
 8008f18:	d101      	bne.n	8008f1e <__sflush_r+0xb6>
 8008f1a:	602f      	str	r7, [r5, #0]
 8008f1c:	e7b1      	b.n	8008e82 <__sflush_r+0x1a>
 8008f1e:	89a3      	ldrh	r3, [r4, #12]
 8008f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f24:	81a3      	strh	r3, [r4, #12]
 8008f26:	e7ad      	b.n	8008e84 <__sflush_r+0x1c>
 8008f28:	690f      	ldr	r7, [r1, #16]
 8008f2a:	2f00      	cmp	r7, #0
 8008f2c:	d0a9      	beq.n	8008e82 <__sflush_r+0x1a>
 8008f2e:	0793      	lsls	r3, r2, #30
 8008f30:	680e      	ldr	r6, [r1, #0]
 8008f32:	bf08      	it	eq
 8008f34:	694b      	ldreq	r3, [r1, #20]
 8008f36:	600f      	str	r7, [r1, #0]
 8008f38:	bf18      	it	ne
 8008f3a:	2300      	movne	r3, #0
 8008f3c:	eba6 0807 	sub.w	r8, r6, r7
 8008f40:	608b      	str	r3, [r1, #8]
 8008f42:	f1b8 0f00 	cmp.w	r8, #0
 8008f46:	dd9c      	ble.n	8008e82 <__sflush_r+0x1a>
 8008f48:	6a21      	ldr	r1, [r4, #32]
 8008f4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f4c:	4643      	mov	r3, r8
 8008f4e:	463a      	mov	r2, r7
 8008f50:	4628      	mov	r0, r5
 8008f52:	47b0      	blx	r6
 8008f54:	2800      	cmp	r0, #0
 8008f56:	dc06      	bgt.n	8008f66 <__sflush_r+0xfe>
 8008f58:	89a3      	ldrh	r3, [r4, #12]
 8008f5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f5e:	81a3      	strh	r3, [r4, #12]
 8008f60:	f04f 30ff 	mov.w	r0, #4294967295
 8008f64:	e78e      	b.n	8008e84 <__sflush_r+0x1c>
 8008f66:	4407      	add	r7, r0
 8008f68:	eba8 0800 	sub.w	r8, r8, r0
 8008f6c:	e7e9      	b.n	8008f42 <__sflush_r+0xda>
 8008f6e:	bf00      	nop
 8008f70:	20400001 	.word	0x20400001

08008f74 <_fflush_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	690b      	ldr	r3, [r1, #16]
 8008f78:	4605      	mov	r5, r0
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	b913      	cbnz	r3, 8008f84 <_fflush_r+0x10>
 8008f7e:	2500      	movs	r5, #0
 8008f80:	4628      	mov	r0, r5
 8008f82:	bd38      	pop	{r3, r4, r5, pc}
 8008f84:	b118      	cbz	r0, 8008f8e <_fflush_r+0x1a>
 8008f86:	6983      	ldr	r3, [r0, #24]
 8008f88:	b90b      	cbnz	r3, 8008f8e <_fflush_r+0x1a>
 8008f8a:	f000 f887 	bl	800909c <__sinit>
 8008f8e:	4b14      	ldr	r3, [pc, #80]	; (8008fe0 <_fflush_r+0x6c>)
 8008f90:	429c      	cmp	r4, r3
 8008f92:	d11b      	bne.n	8008fcc <_fflush_r+0x58>
 8008f94:	686c      	ldr	r4, [r5, #4]
 8008f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d0ef      	beq.n	8008f7e <_fflush_r+0xa>
 8008f9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fa0:	07d0      	lsls	r0, r2, #31
 8008fa2:	d404      	bmi.n	8008fae <_fflush_r+0x3a>
 8008fa4:	0599      	lsls	r1, r3, #22
 8008fa6:	d402      	bmi.n	8008fae <_fflush_r+0x3a>
 8008fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008faa:	f000 f915 	bl	80091d8 <__retarget_lock_acquire_recursive>
 8008fae:	4628      	mov	r0, r5
 8008fb0:	4621      	mov	r1, r4
 8008fb2:	f7ff ff59 	bl	8008e68 <__sflush_r>
 8008fb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fb8:	07da      	lsls	r2, r3, #31
 8008fba:	4605      	mov	r5, r0
 8008fbc:	d4e0      	bmi.n	8008f80 <_fflush_r+0xc>
 8008fbe:	89a3      	ldrh	r3, [r4, #12]
 8008fc0:	059b      	lsls	r3, r3, #22
 8008fc2:	d4dd      	bmi.n	8008f80 <_fflush_r+0xc>
 8008fc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fc6:	f000 f908 	bl	80091da <__retarget_lock_release_recursive>
 8008fca:	e7d9      	b.n	8008f80 <_fflush_r+0xc>
 8008fcc:	4b05      	ldr	r3, [pc, #20]	; (8008fe4 <_fflush_r+0x70>)
 8008fce:	429c      	cmp	r4, r3
 8008fd0:	d101      	bne.n	8008fd6 <_fflush_r+0x62>
 8008fd2:	68ac      	ldr	r4, [r5, #8]
 8008fd4:	e7df      	b.n	8008f96 <_fflush_r+0x22>
 8008fd6:	4b04      	ldr	r3, [pc, #16]	; (8008fe8 <_fflush_r+0x74>)
 8008fd8:	429c      	cmp	r4, r3
 8008fda:	bf08      	it	eq
 8008fdc:	68ec      	ldreq	r4, [r5, #12]
 8008fde:	e7da      	b.n	8008f96 <_fflush_r+0x22>
 8008fe0:	0800a7a4 	.word	0x0800a7a4
 8008fe4:	0800a7c4 	.word	0x0800a7c4
 8008fe8:	0800a784 	.word	0x0800a784

08008fec <std>:
 8008fec:	2300      	movs	r3, #0
 8008fee:	b510      	push	{r4, lr}
 8008ff0:	4604      	mov	r4, r0
 8008ff2:	e9c0 3300 	strd	r3, r3, [r0]
 8008ff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ffa:	6083      	str	r3, [r0, #8]
 8008ffc:	8181      	strh	r1, [r0, #12]
 8008ffe:	6643      	str	r3, [r0, #100]	; 0x64
 8009000:	81c2      	strh	r2, [r0, #14]
 8009002:	6183      	str	r3, [r0, #24]
 8009004:	4619      	mov	r1, r3
 8009006:	2208      	movs	r2, #8
 8009008:	305c      	adds	r0, #92	; 0x5c
 800900a:	f7fb fd99 	bl	8004b40 <memset>
 800900e:	4b05      	ldr	r3, [pc, #20]	; (8009024 <std+0x38>)
 8009010:	6263      	str	r3, [r4, #36]	; 0x24
 8009012:	4b05      	ldr	r3, [pc, #20]	; (8009028 <std+0x3c>)
 8009014:	62a3      	str	r3, [r4, #40]	; 0x28
 8009016:	4b05      	ldr	r3, [pc, #20]	; (800902c <std+0x40>)
 8009018:	62e3      	str	r3, [r4, #44]	; 0x2c
 800901a:	4b05      	ldr	r3, [pc, #20]	; (8009030 <std+0x44>)
 800901c:	6224      	str	r4, [r4, #32]
 800901e:	6323      	str	r3, [r4, #48]	; 0x30
 8009020:	bd10      	pop	{r4, pc}
 8009022:	bf00      	nop
 8009024:	08009341 	.word	0x08009341
 8009028:	08009363 	.word	0x08009363
 800902c:	0800939b 	.word	0x0800939b
 8009030:	080093bf 	.word	0x080093bf

08009034 <_cleanup_r>:
 8009034:	4901      	ldr	r1, [pc, #4]	; (800903c <_cleanup_r+0x8>)
 8009036:	f000 b8af 	b.w	8009198 <_fwalk_reent>
 800903a:	bf00      	nop
 800903c:	08008f75 	.word	0x08008f75

08009040 <__sfmoreglue>:
 8009040:	b570      	push	{r4, r5, r6, lr}
 8009042:	2268      	movs	r2, #104	; 0x68
 8009044:	1e4d      	subs	r5, r1, #1
 8009046:	4355      	muls	r5, r2
 8009048:	460e      	mov	r6, r1
 800904a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800904e:	f7ff fa59 	bl	8008504 <_malloc_r>
 8009052:	4604      	mov	r4, r0
 8009054:	b140      	cbz	r0, 8009068 <__sfmoreglue+0x28>
 8009056:	2100      	movs	r1, #0
 8009058:	e9c0 1600 	strd	r1, r6, [r0]
 800905c:	300c      	adds	r0, #12
 800905e:	60a0      	str	r0, [r4, #8]
 8009060:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009064:	f7fb fd6c 	bl	8004b40 <memset>
 8009068:	4620      	mov	r0, r4
 800906a:	bd70      	pop	{r4, r5, r6, pc}

0800906c <__sfp_lock_acquire>:
 800906c:	4801      	ldr	r0, [pc, #4]	; (8009074 <__sfp_lock_acquire+0x8>)
 800906e:	f000 b8b3 	b.w	80091d8 <__retarget_lock_acquire_recursive>
 8009072:	bf00      	nop
 8009074:	20000b19 	.word	0x20000b19

08009078 <__sfp_lock_release>:
 8009078:	4801      	ldr	r0, [pc, #4]	; (8009080 <__sfp_lock_release+0x8>)
 800907a:	f000 b8ae 	b.w	80091da <__retarget_lock_release_recursive>
 800907e:	bf00      	nop
 8009080:	20000b19 	.word	0x20000b19

08009084 <__sinit_lock_acquire>:
 8009084:	4801      	ldr	r0, [pc, #4]	; (800908c <__sinit_lock_acquire+0x8>)
 8009086:	f000 b8a7 	b.w	80091d8 <__retarget_lock_acquire_recursive>
 800908a:	bf00      	nop
 800908c:	20000b1a 	.word	0x20000b1a

08009090 <__sinit_lock_release>:
 8009090:	4801      	ldr	r0, [pc, #4]	; (8009098 <__sinit_lock_release+0x8>)
 8009092:	f000 b8a2 	b.w	80091da <__retarget_lock_release_recursive>
 8009096:	bf00      	nop
 8009098:	20000b1a 	.word	0x20000b1a

0800909c <__sinit>:
 800909c:	b510      	push	{r4, lr}
 800909e:	4604      	mov	r4, r0
 80090a0:	f7ff fff0 	bl	8009084 <__sinit_lock_acquire>
 80090a4:	69a3      	ldr	r3, [r4, #24]
 80090a6:	b11b      	cbz	r3, 80090b0 <__sinit+0x14>
 80090a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ac:	f7ff bff0 	b.w	8009090 <__sinit_lock_release>
 80090b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80090b4:	6523      	str	r3, [r4, #80]	; 0x50
 80090b6:	4b13      	ldr	r3, [pc, #76]	; (8009104 <__sinit+0x68>)
 80090b8:	4a13      	ldr	r2, [pc, #76]	; (8009108 <__sinit+0x6c>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80090be:	42a3      	cmp	r3, r4
 80090c0:	bf04      	itt	eq
 80090c2:	2301      	moveq	r3, #1
 80090c4:	61a3      	streq	r3, [r4, #24]
 80090c6:	4620      	mov	r0, r4
 80090c8:	f000 f820 	bl	800910c <__sfp>
 80090cc:	6060      	str	r0, [r4, #4]
 80090ce:	4620      	mov	r0, r4
 80090d0:	f000 f81c 	bl	800910c <__sfp>
 80090d4:	60a0      	str	r0, [r4, #8]
 80090d6:	4620      	mov	r0, r4
 80090d8:	f000 f818 	bl	800910c <__sfp>
 80090dc:	2200      	movs	r2, #0
 80090de:	60e0      	str	r0, [r4, #12]
 80090e0:	2104      	movs	r1, #4
 80090e2:	6860      	ldr	r0, [r4, #4]
 80090e4:	f7ff ff82 	bl	8008fec <std>
 80090e8:	68a0      	ldr	r0, [r4, #8]
 80090ea:	2201      	movs	r2, #1
 80090ec:	2109      	movs	r1, #9
 80090ee:	f7ff ff7d 	bl	8008fec <std>
 80090f2:	68e0      	ldr	r0, [r4, #12]
 80090f4:	2202      	movs	r2, #2
 80090f6:	2112      	movs	r1, #18
 80090f8:	f7ff ff78 	bl	8008fec <std>
 80090fc:	2301      	movs	r3, #1
 80090fe:	61a3      	str	r3, [r4, #24]
 8009100:	e7d2      	b.n	80090a8 <__sinit+0xc>
 8009102:	bf00      	nop
 8009104:	0800a33c 	.word	0x0800a33c
 8009108:	08009035 	.word	0x08009035

0800910c <__sfp>:
 800910c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910e:	4607      	mov	r7, r0
 8009110:	f7ff ffac 	bl	800906c <__sfp_lock_acquire>
 8009114:	4b1e      	ldr	r3, [pc, #120]	; (8009190 <__sfp+0x84>)
 8009116:	681e      	ldr	r6, [r3, #0]
 8009118:	69b3      	ldr	r3, [r6, #24]
 800911a:	b913      	cbnz	r3, 8009122 <__sfp+0x16>
 800911c:	4630      	mov	r0, r6
 800911e:	f7ff ffbd 	bl	800909c <__sinit>
 8009122:	3648      	adds	r6, #72	; 0x48
 8009124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009128:	3b01      	subs	r3, #1
 800912a:	d503      	bpl.n	8009134 <__sfp+0x28>
 800912c:	6833      	ldr	r3, [r6, #0]
 800912e:	b30b      	cbz	r3, 8009174 <__sfp+0x68>
 8009130:	6836      	ldr	r6, [r6, #0]
 8009132:	e7f7      	b.n	8009124 <__sfp+0x18>
 8009134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009138:	b9d5      	cbnz	r5, 8009170 <__sfp+0x64>
 800913a:	4b16      	ldr	r3, [pc, #88]	; (8009194 <__sfp+0x88>)
 800913c:	60e3      	str	r3, [r4, #12]
 800913e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009142:	6665      	str	r5, [r4, #100]	; 0x64
 8009144:	f000 f847 	bl	80091d6 <__retarget_lock_init_recursive>
 8009148:	f7ff ff96 	bl	8009078 <__sfp_lock_release>
 800914c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009150:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009154:	6025      	str	r5, [r4, #0]
 8009156:	61a5      	str	r5, [r4, #24]
 8009158:	2208      	movs	r2, #8
 800915a:	4629      	mov	r1, r5
 800915c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009160:	f7fb fcee 	bl	8004b40 <memset>
 8009164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800916c:	4620      	mov	r0, r4
 800916e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009170:	3468      	adds	r4, #104	; 0x68
 8009172:	e7d9      	b.n	8009128 <__sfp+0x1c>
 8009174:	2104      	movs	r1, #4
 8009176:	4638      	mov	r0, r7
 8009178:	f7ff ff62 	bl	8009040 <__sfmoreglue>
 800917c:	4604      	mov	r4, r0
 800917e:	6030      	str	r0, [r6, #0]
 8009180:	2800      	cmp	r0, #0
 8009182:	d1d5      	bne.n	8009130 <__sfp+0x24>
 8009184:	f7ff ff78 	bl	8009078 <__sfp_lock_release>
 8009188:	230c      	movs	r3, #12
 800918a:	603b      	str	r3, [r7, #0]
 800918c:	e7ee      	b.n	800916c <__sfp+0x60>
 800918e:	bf00      	nop
 8009190:	0800a33c 	.word	0x0800a33c
 8009194:	ffff0001 	.word	0xffff0001

08009198 <_fwalk_reent>:
 8009198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800919c:	4606      	mov	r6, r0
 800919e:	4688      	mov	r8, r1
 80091a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091a4:	2700      	movs	r7, #0
 80091a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091aa:	f1b9 0901 	subs.w	r9, r9, #1
 80091ae:	d505      	bpl.n	80091bc <_fwalk_reent+0x24>
 80091b0:	6824      	ldr	r4, [r4, #0]
 80091b2:	2c00      	cmp	r4, #0
 80091b4:	d1f7      	bne.n	80091a6 <_fwalk_reent+0xe>
 80091b6:	4638      	mov	r0, r7
 80091b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091bc:	89ab      	ldrh	r3, [r5, #12]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d907      	bls.n	80091d2 <_fwalk_reent+0x3a>
 80091c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091c6:	3301      	adds	r3, #1
 80091c8:	d003      	beq.n	80091d2 <_fwalk_reent+0x3a>
 80091ca:	4629      	mov	r1, r5
 80091cc:	4630      	mov	r0, r6
 80091ce:	47c0      	blx	r8
 80091d0:	4307      	orrs	r7, r0
 80091d2:	3568      	adds	r5, #104	; 0x68
 80091d4:	e7e9      	b.n	80091aa <_fwalk_reent+0x12>

080091d6 <__retarget_lock_init_recursive>:
 80091d6:	4770      	bx	lr

080091d8 <__retarget_lock_acquire_recursive>:
 80091d8:	4770      	bx	lr

080091da <__retarget_lock_release_recursive>:
 80091da:	4770      	bx	lr

080091dc <__swhatbuf_r>:
 80091dc:	b570      	push	{r4, r5, r6, lr}
 80091de:	460e      	mov	r6, r1
 80091e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091e4:	2900      	cmp	r1, #0
 80091e6:	b096      	sub	sp, #88	; 0x58
 80091e8:	4614      	mov	r4, r2
 80091ea:	461d      	mov	r5, r3
 80091ec:	da08      	bge.n	8009200 <__swhatbuf_r+0x24>
 80091ee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80091f2:	2200      	movs	r2, #0
 80091f4:	602a      	str	r2, [r5, #0]
 80091f6:	061a      	lsls	r2, r3, #24
 80091f8:	d410      	bmi.n	800921c <__swhatbuf_r+0x40>
 80091fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091fe:	e00e      	b.n	800921e <__swhatbuf_r+0x42>
 8009200:	466a      	mov	r2, sp
 8009202:	f000 f903 	bl	800940c <_fstat_r>
 8009206:	2800      	cmp	r0, #0
 8009208:	dbf1      	blt.n	80091ee <__swhatbuf_r+0x12>
 800920a:	9a01      	ldr	r2, [sp, #4]
 800920c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009210:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009214:	425a      	negs	r2, r3
 8009216:	415a      	adcs	r2, r3
 8009218:	602a      	str	r2, [r5, #0]
 800921a:	e7ee      	b.n	80091fa <__swhatbuf_r+0x1e>
 800921c:	2340      	movs	r3, #64	; 0x40
 800921e:	2000      	movs	r0, #0
 8009220:	6023      	str	r3, [r4, #0]
 8009222:	b016      	add	sp, #88	; 0x58
 8009224:	bd70      	pop	{r4, r5, r6, pc}
	...

08009228 <__smakebuf_r>:
 8009228:	898b      	ldrh	r3, [r1, #12]
 800922a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800922c:	079d      	lsls	r5, r3, #30
 800922e:	4606      	mov	r6, r0
 8009230:	460c      	mov	r4, r1
 8009232:	d507      	bpl.n	8009244 <__smakebuf_r+0x1c>
 8009234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	2301      	movs	r3, #1
 800923e:	6163      	str	r3, [r4, #20]
 8009240:	b002      	add	sp, #8
 8009242:	bd70      	pop	{r4, r5, r6, pc}
 8009244:	ab01      	add	r3, sp, #4
 8009246:	466a      	mov	r2, sp
 8009248:	f7ff ffc8 	bl	80091dc <__swhatbuf_r>
 800924c:	9900      	ldr	r1, [sp, #0]
 800924e:	4605      	mov	r5, r0
 8009250:	4630      	mov	r0, r6
 8009252:	f7ff f957 	bl	8008504 <_malloc_r>
 8009256:	b948      	cbnz	r0, 800926c <__smakebuf_r+0x44>
 8009258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925c:	059a      	lsls	r2, r3, #22
 800925e:	d4ef      	bmi.n	8009240 <__smakebuf_r+0x18>
 8009260:	f023 0303 	bic.w	r3, r3, #3
 8009264:	f043 0302 	orr.w	r3, r3, #2
 8009268:	81a3      	strh	r3, [r4, #12]
 800926a:	e7e3      	b.n	8009234 <__smakebuf_r+0xc>
 800926c:	4b0d      	ldr	r3, [pc, #52]	; (80092a4 <__smakebuf_r+0x7c>)
 800926e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009270:	89a3      	ldrh	r3, [r4, #12]
 8009272:	6020      	str	r0, [r4, #0]
 8009274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009278:	81a3      	strh	r3, [r4, #12]
 800927a:	9b00      	ldr	r3, [sp, #0]
 800927c:	6163      	str	r3, [r4, #20]
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	6120      	str	r0, [r4, #16]
 8009282:	b15b      	cbz	r3, 800929c <__smakebuf_r+0x74>
 8009284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009288:	4630      	mov	r0, r6
 800928a:	f000 f8d1 	bl	8009430 <_isatty_r>
 800928e:	b128      	cbz	r0, 800929c <__smakebuf_r+0x74>
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	f023 0303 	bic.w	r3, r3, #3
 8009296:	f043 0301 	orr.w	r3, r3, #1
 800929a:	81a3      	strh	r3, [r4, #12]
 800929c:	89a0      	ldrh	r0, [r4, #12]
 800929e:	4305      	orrs	r5, r0
 80092a0:	81a5      	strh	r5, [r4, #12]
 80092a2:	e7cd      	b.n	8009240 <__smakebuf_r+0x18>
 80092a4:	08009035 	.word	0x08009035

080092a8 <_malloc_usable_size_r>:
 80092a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092ac:	1f18      	subs	r0, r3, #4
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	bfbc      	itt	lt
 80092b2:	580b      	ldrlt	r3, [r1, r0]
 80092b4:	18c0      	addlt	r0, r0, r3
 80092b6:	4770      	bx	lr

080092b8 <_raise_r>:
 80092b8:	291f      	cmp	r1, #31
 80092ba:	b538      	push	{r3, r4, r5, lr}
 80092bc:	4604      	mov	r4, r0
 80092be:	460d      	mov	r5, r1
 80092c0:	d904      	bls.n	80092cc <_raise_r+0x14>
 80092c2:	2316      	movs	r3, #22
 80092c4:	6003      	str	r3, [r0, #0]
 80092c6:	f04f 30ff 	mov.w	r0, #4294967295
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80092ce:	b112      	cbz	r2, 80092d6 <_raise_r+0x1e>
 80092d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092d4:	b94b      	cbnz	r3, 80092ea <_raise_r+0x32>
 80092d6:	4620      	mov	r0, r4
 80092d8:	f000 f830 	bl	800933c <_getpid_r>
 80092dc:	462a      	mov	r2, r5
 80092de:	4601      	mov	r1, r0
 80092e0:	4620      	mov	r0, r4
 80092e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092e6:	f000 b817 	b.w	8009318 <_kill_r>
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d00a      	beq.n	8009304 <_raise_r+0x4c>
 80092ee:	1c59      	adds	r1, r3, #1
 80092f0:	d103      	bne.n	80092fa <_raise_r+0x42>
 80092f2:	2316      	movs	r3, #22
 80092f4:	6003      	str	r3, [r0, #0]
 80092f6:	2001      	movs	r0, #1
 80092f8:	e7e7      	b.n	80092ca <_raise_r+0x12>
 80092fa:	2400      	movs	r4, #0
 80092fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009300:	4628      	mov	r0, r5
 8009302:	4798      	blx	r3
 8009304:	2000      	movs	r0, #0
 8009306:	e7e0      	b.n	80092ca <_raise_r+0x12>

08009308 <raise>:
 8009308:	4b02      	ldr	r3, [pc, #8]	; (8009314 <raise+0xc>)
 800930a:	4601      	mov	r1, r0
 800930c:	6818      	ldr	r0, [r3, #0]
 800930e:	f7ff bfd3 	b.w	80092b8 <_raise_r>
 8009312:	bf00      	nop
 8009314:	2000000c 	.word	0x2000000c

08009318 <_kill_r>:
 8009318:	b538      	push	{r3, r4, r5, lr}
 800931a:	4d07      	ldr	r5, [pc, #28]	; (8009338 <_kill_r+0x20>)
 800931c:	2300      	movs	r3, #0
 800931e:	4604      	mov	r4, r0
 8009320:	4608      	mov	r0, r1
 8009322:	4611      	mov	r1, r2
 8009324:	602b      	str	r3, [r5, #0]
 8009326:	f7f8 fab1 	bl	800188c <_kill>
 800932a:	1c43      	adds	r3, r0, #1
 800932c:	d102      	bne.n	8009334 <_kill_r+0x1c>
 800932e:	682b      	ldr	r3, [r5, #0]
 8009330:	b103      	cbz	r3, 8009334 <_kill_r+0x1c>
 8009332:	6023      	str	r3, [r4, #0]
 8009334:	bd38      	pop	{r3, r4, r5, pc}
 8009336:	bf00      	nop
 8009338:	20000b14 	.word	0x20000b14

0800933c <_getpid_r>:
 800933c:	f7f8 ba9e 	b.w	800187c <_getpid>

08009340 <__sread>:
 8009340:	b510      	push	{r4, lr}
 8009342:	460c      	mov	r4, r1
 8009344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009348:	f000 f894 	bl	8009474 <_read_r>
 800934c:	2800      	cmp	r0, #0
 800934e:	bfab      	itete	ge
 8009350:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009352:	89a3      	ldrhlt	r3, [r4, #12]
 8009354:	181b      	addge	r3, r3, r0
 8009356:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800935a:	bfac      	ite	ge
 800935c:	6563      	strge	r3, [r4, #84]	; 0x54
 800935e:	81a3      	strhlt	r3, [r4, #12]
 8009360:	bd10      	pop	{r4, pc}

08009362 <__swrite>:
 8009362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009366:	461f      	mov	r7, r3
 8009368:	898b      	ldrh	r3, [r1, #12]
 800936a:	05db      	lsls	r3, r3, #23
 800936c:	4605      	mov	r5, r0
 800936e:	460c      	mov	r4, r1
 8009370:	4616      	mov	r6, r2
 8009372:	d505      	bpl.n	8009380 <__swrite+0x1e>
 8009374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009378:	2302      	movs	r3, #2
 800937a:	2200      	movs	r2, #0
 800937c:	f000 f868 	bl	8009450 <_lseek_r>
 8009380:	89a3      	ldrh	r3, [r4, #12]
 8009382:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800938a:	81a3      	strh	r3, [r4, #12]
 800938c:	4632      	mov	r2, r6
 800938e:	463b      	mov	r3, r7
 8009390:	4628      	mov	r0, r5
 8009392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009396:	f000 b817 	b.w	80093c8 <_write_r>

0800939a <__sseek>:
 800939a:	b510      	push	{r4, lr}
 800939c:	460c      	mov	r4, r1
 800939e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093a2:	f000 f855 	bl	8009450 <_lseek_r>
 80093a6:	1c43      	adds	r3, r0, #1
 80093a8:	89a3      	ldrh	r3, [r4, #12]
 80093aa:	bf15      	itete	ne
 80093ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80093ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093b6:	81a3      	strheq	r3, [r4, #12]
 80093b8:	bf18      	it	ne
 80093ba:	81a3      	strhne	r3, [r4, #12]
 80093bc:	bd10      	pop	{r4, pc}

080093be <__sclose>:
 80093be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093c2:	f000 b813 	b.w	80093ec <_close_r>
	...

080093c8 <_write_r>:
 80093c8:	b538      	push	{r3, r4, r5, lr}
 80093ca:	4d07      	ldr	r5, [pc, #28]	; (80093e8 <_write_r+0x20>)
 80093cc:	4604      	mov	r4, r0
 80093ce:	4608      	mov	r0, r1
 80093d0:	4611      	mov	r1, r2
 80093d2:	2200      	movs	r2, #0
 80093d4:	602a      	str	r2, [r5, #0]
 80093d6:	461a      	mov	r2, r3
 80093d8:	f7f8 fa8f 	bl	80018fa <_write>
 80093dc:	1c43      	adds	r3, r0, #1
 80093de:	d102      	bne.n	80093e6 <_write_r+0x1e>
 80093e0:	682b      	ldr	r3, [r5, #0]
 80093e2:	b103      	cbz	r3, 80093e6 <_write_r+0x1e>
 80093e4:	6023      	str	r3, [r4, #0]
 80093e6:	bd38      	pop	{r3, r4, r5, pc}
 80093e8:	20000b14 	.word	0x20000b14

080093ec <_close_r>:
 80093ec:	b538      	push	{r3, r4, r5, lr}
 80093ee:	4d06      	ldr	r5, [pc, #24]	; (8009408 <_close_r+0x1c>)
 80093f0:	2300      	movs	r3, #0
 80093f2:	4604      	mov	r4, r0
 80093f4:	4608      	mov	r0, r1
 80093f6:	602b      	str	r3, [r5, #0]
 80093f8:	f7f8 fa9b 	bl	8001932 <_close>
 80093fc:	1c43      	adds	r3, r0, #1
 80093fe:	d102      	bne.n	8009406 <_close_r+0x1a>
 8009400:	682b      	ldr	r3, [r5, #0]
 8009402:	b103      	cbz	r3, 8009406 <_close_r+0x1a>
 8009404:	6023      	str	r3, [r4, #0]
 8009406:	bd38      	pop	{r3, r4, r5, pc}
 8009408:	20000b14 	.word	0x20000b14

0800940c <_fstat_r>:
 800940c:	b538      	push	{r3, r4, r5, lr}
 800940e:	4d07      	ldr	r5, [pc, #28]	; (800942c <_fstat_r+0x20>)
 8009410:	2300      	movs	r3, #0
 8009412:	4604      	mov	r4, r0
 8009414:	4608      	mov	r0, r1
 8009416:	4611      	mov	r1, r2
 8009418:	602b      	str	r3, [r5, #0]
 800941a:	f7f8 fa96 	bl	800194a <_fstat>
 800941e:	1c43      	adds	r3, r0, #1
 8009420:	d102      	bne.n	8009428 <_fstat_r+0x1c>
 8009422:	682b      	ldr	r3, [r5, #0]
 8009424:	b103      	cbz	r3, 8009428 <_fstat_r+0x1c>
 8009426:	6023      	str	r3, [r4, #0]
 8009428:	bd38      	pop	{r3, r4, r5, pc}
 800942a:	bf00      	nop
 800942c:	20000b14 	.word	0x20000b14

08009430 <_isatty_r>:
 8009430:	b538      	push	{r3, r4, r5, lr}
 8009432:	4d06      	ldr	r5, [pc, #24]	; (800944c <_isatty_r+0x1c>)
 8009434:	2300      	movs	r3, #0
 8009436:	4604      	mov	r4, r0
 8009438:	4608      	mov	r0, r1
 800943a:	602b      	str	r3, [r5, #0]
 800943c:	f7f8 fa95 	bl	800196a <_isatty>
 8009440:	1c43      	adds	r3, r0, #1
 8009442:	d102      	bne.n	800944a <_isatty_r+0x1a>
 8009444:	682b      	ldr	r3, [r5, #0]
 8009446:	b103      	cbz	r3, 800944a <_isatty_r+0x1a>
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	bd38      	pop	{r3, r4, r5, pc}
 800944c:	20000b14 	.word	0x20000b14

08009450 <_lseek_r>:
 8009450:	b538      	push	{r3, r4, r5, lr}
 8009452:	4d07      	ldr	r5, [pc, #28]	; (8009470 <_lseek_r+0x20>)
 8009454:	4604      	mov	r4, r0
 8009456:	4608      	mov	r0, r1
 8009458:	4611      	mov	r1, r2
 800945a:	2200      	movs	r2, #0
 800945c:	602a      	str	r2, [r5, #0]
 800945e:	461a      	mov	r2, r3
 8009460:	f7f8 fa8e 	bl	8001980 <_lseek>
 8009464:	1c43      	adds	r3, r0, #1
 8009466:	d102      	bne.n	800946e <_lseek_r+0x1e>
 8009468:	682b      	ldr	r3, [r5, #0]
 800946a:	b103      	cbz	r3, 800946e <_lseek_r+0x1e>
 800946c:	6023      	str	r3, [r4, #0]
 800946e:	bd38      	pop	{r3, r4, r5, pc}
 8009470:	20000b14 	.word	0x20000b14

08009474 <_read_r>:
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4d07      	ldr	r5, [pc, #28]	; (8009494 <_read_r+0x20>)
 8009478:	4604      	mov	r4, r0
 800947a:	4608      	mov	r0, r1
 800947c:	4611      	mov	r1, r2
 800947e:	2200      	movs	r2, #0
 8009480:	602a      	str	r2, [r5, #0]
 8009482:	461a      	mov	r2, r3
 8009484:	f7f8 fa1c 	bl	80018c0 <_read>
 8009488:	1c43      	adds	r3, r0, #1
 800948a:	d102      	bne.n	8009492 <_read_r+0x1e>
 800948c:	682b      	ldr	r3, [r5, #0]
 800948e:	b103      	cbz	r3, 8009492 <_read_r+0x1e>
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	bd38      	pop	{r3, r4, r5, pc}
 8009494:	20000b14 	.word	0x20000b14

08009498 <pow>:
 8009498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949a:	ed2d 8b02 	vpush	{d8}
 800949e:	eeb0 8a40 	vmov.f32	s16, s0
 80094a2:	eef0 8a60 	vmov.f32	s17, s1
 80094a6:	ec55 4b11 	vmov	r4, r5, d1
 80094aa:	f000 f865 	bl	8009578 <__ieee754_pow>
 80094ae:	4622      	mov	r2, r4
 80094b0:	462b      	mov	r3, r5
 80094b2:	4620      	mov	r0, r4
 80094b4:	4629      	mov	r1, r5
 80094b6:	ec57 6b10 	vmov	r6, r7, d0
 80094ba:	f7f7 fb3f 	bl	8000b3c <__aeabi_dcmpun>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d13b      	bne.n	800953a <pow+0xa2>
 80094c2:	ec51 0b18 	vmov	r0, r1, d8
 80094c6:	2200      	movs	r2, #0
 80094c8:	2300      	movs	r3, #0
 80094ca:	f7f7 fb05 	bl	8000ad8 <__aeabi_dcmpeq>
 80094ce:	b1b8      	cbz	r0, 8009500 <pow+0x68>
 80094d0:	2200      	movs	r2, #0
 80094d2:	2300      	movs	r3, #0
 80094d4:	4620      	mov	r0, r4
 80094d6:	4629      	mov	r1, r5
 80094d8:	f7f7 fafe 	bl	8000ad8 <__aeabi_dcmpeq>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d146      	bne.n	800956e <pow+0xd6>
 80094e0:	ec45 4b10 	vmov	d0, r4, r5
 80094e4:	f000 fe61 	bl	800a1aa <finite>
 80094e8:	b338      	cbz	r0, 800953a <pow+0xa2>
 80094ea:	2200      	movs	r2, #0
 80094ec:	2300      	movs	r3, #0
 80094ee:	4620      	mov	r0, r4
 80094f0:	4629      	mov	r1, r5
 80094f2:	f7f7 fafb 	bl	8000aec <__aeabi_dcmplt>
 80094f6:	b300      	cbz	r0, 800953a <pow+0xa2>
 80094f8:	f7fb faf8 	bl	8004aec <__errno>
 80094fc:	2322      	movs	r3, #34	; 0x22
 80094fe:	e01b      	b.n	8009538 <pow+0xa0>
 8009500:	ec47 6b10 	vmov	d0, r6, r7
 8009504:	f000 fe51 	bl	800a1aa <finite>
 8009508:	b9e0      	cbnz	r0, 8009544 <pow+0xac>
 800950a:	eeb0 0a48 	vmov.f32	s0, s16
 800950e:	eef0 0a68 	vmov.f32	s1, s17
 8009512:	f000 fe4a 	bl	800a1aa <finite>
 8009516:	b1a8      	cbz	r0, 8009544 <pow+0xac>
 8009518:	ec45 4b10 	vmov	d0, r4, r5
 800951c:	f000 fe45 	bl	800a1aa <finite>
 8009520:	b180      	cbz	r0, 8009544 <pow+0xac>
 8009522:	4632      	mov	r2, r6
 8009524:	463b      	mov	r3, r7
 8009526:	4630      	mov	r0, r6
 8009528:	4639      	mov	r1, r7
 800952a:	f7f7 fb07 	bl	8000b3c <__aeabi_dcmpun>
 800952e:	2800      	cmp	r0, #0
 8009530:	d0e2      	beq.n	80094f8 <pow+0x60>
 8009532:	f7fb fadb 	bl	8004aec <__errno>
 8009536:	2321      	movs	r3, #33	; 0x21
 8009538:	6003      	str	r3, [r0, #0]
 800953a:	ecbd 8b02 	vpop	{d8}
 800953e:	ec47 6b10 	vmov	d0, r6, r7
 8009542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009544:	2200      	movs	r2, #0
 8009546:	2300      	movs	r3, #0
 8009548:	4630      	mov	r0, r6
 800954a:	4639      	mov	r1, r7
 800954c:	f7f7 fac4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009550:	2800      	cmp	r0, #0
 8009552:	d0f2      	beq.n	800953a <pow+0xa2>
 8009554:	eeb0 0a48 	vmov.f32	s0, s16
 8009558:	eef0 0a68 	vmov.f32	s1, s17
 800955c:	f000 fe25 	bl	800a1aa <finite>
 8009560:	2800      	cmp	r0, #0
 8009562:	d0ea      	beq.n	800953a <pow+0xa2>
 8009564:	ec45 4b10 	vmov	d0, r4, r5
 8009568:	f000 fe1f 	bl	800a1aa <finite>
 800956c:	e7c3      	b.n	80094f6 <pow+0x5e>
 800956e:	4f01      	ldr	r7, [pc, #4]	; (8009574 <pow+0xdc>)
 8009570:	2600      	movs	r6, #0
 8009572:	e7e2      	b.n	800953a <pow+0xa2>
 8009574:	3ff00000 	.word	0x3ff00000

08009578 <__ieee754_pow>:
 8009578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957c:	ed2d 8b06 	vpush	{d8-d10}
 8009580:	b089      	sub	sp, #36	; 0x24
 8009582:	ed8d 1b00 	vstr	d1, [sp]
 8009586:	e9dd 2900 	ldrd	r2, r9, [sp]
 800958a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800958e:	ea58 0102 	orrs.w	r1, r8, r2
 8009592:	ec57 6b10 	vmov	r6, r7, d0
 8009596:	d115      	bne.n	80095c4 <__ieee754_pow+0x4c>
 8009598:	19b3      	adds	r3, r6, r6
 800959a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800959e:	4152      	adcs	r2, r2
 80095a0:	4299      	cmp	r1, r3
 80095a2:	4b89      	ldr	r3, [pc, #548]	; (80097c8 <__ieee754_pow+0x250>)
 80095a4:	4193      	sbcs	r3, r2
 80095a6:	f080 84d2 	bcs.w	8009f4e <__ieee754_pow+0x9d6>
 80095aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095ae:	4630      	mov	r0, r6
 80095b0:	4639      	mov	r1, r7
 80095b2:	f7f6 fe73 	bl	800029c <__adddf3>
 80095b6:	ec41 0b10 	vmov	d0, r0, r1
 80095ba:	b009      	add	sp, #36	; 0x24
 80095bc:	ecbd 8b06 	vpop	{d8-d10}
 80095c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095c4:	4b81      	ldr	r3, [pc, #516]	; (80097cc <__ieee754_pow+0x254>)
 80095c6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80095ca:	429c      	cmp	r4, r3
 80095cc:	ee10 aa10 	vmov	sl, s0
 80095d0:	463d      	mov	r5, r7
 80095d2:	dc06      	bgt.n	80095e2 <__ieee754_pow+0x6a>
 80095d4:	d101      	bne.n	80095da <__ieee754_pow+0x62>
 80095d6:	2e00      	cmp	r6, #0
 80095d8:	d1e7      	bne.n	80095aa <__ieee754_pow+0x32>
 80095da:	4598      	cmp	r8, r3
 80095dc:	dc01      	bgt.n	80095e2 <__ieee754_pow+0x6a>
 80095de:	d10f      	bne.n	8009600 <__ieee754_pow+0x88>
 80095e0:	b172      	cbz	r2, 8009600 <__ieee754_pow+0x88>
 80095e2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80095e6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80095ea:	ea55 050a 	orrs.w	r5, r5, sl
 80095ee:	d1dc      	bne.n	80095aa <__ieee754_pow+0x32>
 80095f0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80095f4:	18db      	adds	r3, r3, r3
 80095f6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80095fa:	4152      	adcs	r2, r2
 80095fc:	429d      	cmp	r5, r3
 80095fe:	e7d0      	b.n	80095a2 <__ieee754_pow+0x2a>
 8009600:	2d00      	cmp	r5, #0
 8009602:	da3b      	bge.n	800967c <__ieee754_pow+0x104>
 8009604:	4b72      	ldr	r3, [pc, #456]	; (80097d0 <__ieee754_pow+0x258>)
 8009606:	4598      	cmp	r8, r3
 8009608:	dc51      	bgt.n	80096ae <__ieee754_pow+0x136>
 800960a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800960e:	4598      	cmp	r8, r3
 8009610:	f340 84ac 	ble.w	8009f6c <__ieee754_pow+0x9f4>
 8009614:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009618:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800961c:	2b14      	cmp	r3, #20
 800961e:	dd0f      	ble.n	8009640 <__ieee754_pow+0xc8>
 8009620:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009624:	fa22 f103 	lsr.w	r1, r2, r3
 8009628:	fa01 f303 	lsl.w	r3, r1, r3
 800962c:	4293      	cmp	r3, r2
 800962e:	f040 849d 	bne.w	8009f6c <__ieee754_pow+0x9f4>
 8009632:	f001 0101 	and.w	r1, r1, #1
 8009636:	f1c1 0302 	rsb	r3, r1, #2
 800963a:	9304      	str	r3, [sp, #16]
 800963c:	b182      	cbz	r2, 8009660 <__ieee754_pow+0xe8>
 800963e:	e05f      	b.n	8009700 <__ieee754_pow+0x188>
 8009640:	2a00      	cmp	r2, #0
 8009642:	d15b      	bne.n	80096fc <__ieee754_pow+0x184>
 8009644:	f1c3 0314 	rsb	r3, r3, #20
 8009648:	fa48 f103 	asr.w	r1, r8, r3
 800964c:	fa01 f303 	lsl.w	r3, r1, r3
 8009650:	4543      	cmp	r3, r8
 8009652:	f040 8488 	bne.w	8009f66 <__ieee754_pow+0x9ee>
 8009656:	f001 0101 	and.w	r1, r1, #1
 800965a:	f1c1 0302 	rsb	r3, r1, #2
 800965e:	9304      	str	r3, [sp, #16]
 8009660:	4b5c      	ldr	r3, [pc, #368]	; (80097d4 <__ieee754_pow+0x25c>)
 8009662:	4598      	cmp	r8, r3
 8009664:	d132      	bne.n	80096cc <__ieee754_pow+0x154>
 8009666:	f1b9 0f00 	cmp.w	r9, #0
 800966a:	f280 8478 	bge.w	8009f5e <__ieee754_pow+0x9e6>
 800966e:	4959      	ldr	r1, [pc, #356]	; (80097d4 <__ieee754_pow+0x25c>)
 8009670:	4632      	mov	r2, r6
 8009672:	463b      	mov	r3, r7
 8009674:	2000      	movs	r0, #0
 8009676:	f7f7 f8f1 	bl	800085c <__aeabi_ddiv>
 800967a:	e79c      	b.n	80095b6 <__ieee754_pow+0x3e>
 800967c:	2300      	movs	r3, #0
 800967e:	9304      	str	r3, [sp, #16]
 8009680:	2a00      	cmp	r2, #0
 8009682:	d13d      	bne.n	8009700 <__ieee754_pow+0x188>
 8009684:	4b51      	ldr	r3, [pc, #324]	; (80097cc <__ieee754_pow+0x254>)
 8009686:	4598      	cmp	r8, r3
 8009688:	d1ea      	bne.n	8009660 <__ieee754_pow+0xe8>
 800968a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800968e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009692:	ea53 030a 	orrs.w	r3, r3, sl
 8009696:	f000 845a 	beq.w	8009f4e <__ieee754_pow+0x9d6>
 800969a:	4b4f      	ldr	r3, [pc, #316]	; (80097d8 <__ieee754_pow+0x260>)
 800969c:	429c      	cmp	r4, r3
 800969e:	dd08      	ble.n	80096b2 <__ieee754_pow+0x13a>
 80096a0:	f1b9 0f00 	cmp.w	r9, #0
 80096a4:	f2c0 8457 	blt.w	8009f56 <__ieee754_pow+0x9de>
 80096a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096ac:	e783      	b.n	80095b6 <__ieee754_pow+0x3e>
 80096ae:	2302      	movs	r3, #2
 80096b0:	e7e5      	b.n	800967e <__ieee754_pow+0x106>
 80096b2:	f1b9 0f00 	cmp.w	r9, #0
 80096b6:	f04f 0000 	mov.w	r0, #0
 80096ba:	f04f 0100 	mov.w	r1, #0
 80096be:	f6bf af7a 	bge.w	80095b6 <__ieee754_pow+0x3e>
 80096c2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80096c6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80096ca:	e774      	b.n	80095b6 <__ieee754_pow+0x3e>
 80096cc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80096d0:	d106      	bne.n	80096e0 <__ieee754_pow+0x168>
 80096d2:	4632      	mov	r2, r6
 80096d4:	463b      	mov	r3, r7
 80096d6:	4630      	mov	r0, r6
 80096d8:	4639      	mov	r1, r7
 80096da:	f7f6 ff95 	bl	8000608 <__aeabi_dmul>
 80096de:	e76a      	b.n	80095b6 <__ieee754_pow+0x3e>
 80096e0:	4b3e      	ldr	r3, [pc, #248]	; (80097dc <__ieee754_pow+0x264>)
 80096e2:	4599      	cmp	r9, r3
 80096e4:	d10c      	bne.n	8009700 <__ieee754_pow+0x188>
 80096e6:	2d00      	cmp	r5, #0
 80096e8:	db0a      	blt.n	8009700 <__ieee754_pow+0x188>
 80096ea:	ec47 6b10 	vmov	d0, r6, r7
 80096ee:	b009      	add	sp, #36	; 0x24
 80096f0:	ecbd 8b06 	vpop	{d8-d10}
 80096f4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f8:	f000 bc6c 	b.w	8009fd4 <__ieee754_sqrt>
 80096fc:	2300      	movs	r3, #0
 80096fe:	9304      	str	r3, [sp, #16]
 8009700:	ec47 6b10 	vmov	d0, r6, r7
 8009704:	f000 fd48 	bl	800a198 <fabs>
 8009708:	ec51 0b10 	vmov	r0, r1, d0
 800970c:	f1ba 0f00 	cmp.w	sl, #0
 8009710:	d129      	bne.n	8009766 <__ieee754_pow+0x1ee>
 8009712:	b124      	cbz	r4, 800971e <__ieee754_pow+0x1a6>
 8009714:	4b2f      	ldr	r3, [pc, #188]	; (80097d4 <__ieee754_pow+0x25c>)
 8009716:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800971a:	429a      	cmp	r2, r3
 800971c:	d123      	bne.n	8009766 <__ieee754_pow+0x1ee>
 800971e:	f1b9 0f00 	cmp.w	r9, #0
 8009722:	da05      	bge.n	8009730 <__ieee754_pow+0x1b8>
 8009724:	4602      	mov	r2, r0
 8009726:	460b      	mov	r3, r1
 8009728:	2000      	movs	r0, #0
 800972a:	492a      	ldr	r1, [pc, #168]	; (80097d4 <__ieee754_pow+0x25c>)
 800972c:	f7f7 f896 	bl	800085c <__aeabi_ddiv>
 8009730:	2d00      	cmp	r5, #0
 8009732:	f6bf af40 	bge.w	80095b6 <__ieee754_pow+0x3e>
 8009736:	9b04      	ldr	r3, [sp, #16]
 8009738:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800973c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009740:	4323      	orrs	r3, r4
 8009742:	d108      	bne.n	8009756 <__ieee754_pow+0x1de>
 8009744:	4602      	mov	r2, r0
 8009746:	460b      	mov	r3, r1
 8009748:	4610      	mov	r0, r2
 800974a:	4619      	mov	r1, r3
 800974c:	f7f6 fda4 	bl	8000298 <__aeabi_dsub>
 8009750:	4602      	mov	r2, r0
 8009752:	460b      	mov	r3, r1
 8009754:	e78f      	b.n	8009676 <__ieee754_pow+0xfe>
 8009756:	9b04      	ldr	r3, [sp, #16]
 8009758:	2b01      	cmp	r3, #1
 800975a:	f47f af2c 	bne.w	80095b6 <__ieee754_pow+0x3e>
 800975e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009762:	4619      	mov	r1, r3
 8009764:	e727      	b.n	80095b6 <__ieee754_pow+0x3e>
 8009766:	0feb      	lsrs	r3, r5, #31
 8009768:	3b01      	subs	r3, #1
 800976a:	9306      	str	r3, [sp, #24]
 800976c:	9a06      	ldr	r2, [sp, #24]
 800976e:	9b04      	ldr	r3, [sp, #16]
 8009770:	4313      	orrs	r3, r2
 8009772:	d102      	bne.n	800977a <__ieee754_pow+0x202>
 8009774:	4632      	mov	r2, r6
 8009776:	463b      	mov	r3, r7
 8009778:	e7e6      	b.n	8009748 <__ieee754_pow+0x1d0>
 800977a:	4b19      	ldr	r3, [pc, #100]	; (80097e0 <__ieee754_pow+0x268>)
 800977c:	4598      	cmp	r8, r3
 800977e:	f340 80fb 	ble.w	8009978 <__ieee754_pow+0x400>
 8009782:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009786:	4598      	cmp	r8, r3
 8009788:	4b13      	ldr	r3, [pc, #76]	; (80097d8 <__ieee754_pow+0x260>)
 800978a:	dd0c      	ble.n	80097a6 <__ieee754_pow+0x22e>
 800978c:	429c      	cmp	r4, r3
 800978e:	dc0f      	bgt.n	80097b0 <__ieee754_pow+0x238>
 8009790:	f1b9 0f00 	cmp.w	r9, #0
 8009794:	da0f      	bge.n	80097b6 <__ieee754_pow+0x23e>
 8009796:	2000      	movs	r0, #0
 8009798:	b009      	add	sp, #36	; 0x24
 800979a:	ecbd 8b06 	vpop	{d8-d10}
 800979e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a2:	f000 bcf0 	b.w	800a186 <__math_oflow>
 80097a6:	429c      	cmp	r4, r3
 80097a8:	dbf2      	blt.n	8009790 <__ieee754_pow+0x218>
 80097aa:	4b0a      	ldr	r3, [pc, #40]	; (80097d4 <__ieee754_pow+0x25c>)
 80097ac:	429c      	cmp	r4, r3
 80097ae:	dd19      	ble.n	80097e4 <__ieee754_pow+0x26c>
 80097b0:	f1b9 0f00 	cmp.w	r9, #0
 80097b4:	dcef      	bgt.n	8009796 <__ieee754_pow+0x21e>
 80097b6:	2000      	movs	r0, #0
 80097b8:	b009      	add	sp, #36	; 0x24
 80097ba:	ecbd 8b06 	vpop	{d8-d10}
 80097be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c2:	f000 bcd7 	b.w	800a174 <__math_uflow>
 80097c6:	bf00      	nop
 80097c8:	fff00000 	.word	0xfff00000
 80097cc:	7ff00000 	.word	0x7ff00000
 80097d0:	433fffff 	.word	0x433fffff
 80097d4:	3ff00000 	.word	0x3ff00000
 80097d8:	3fefffff 	.word	0x3fefffff
 80097dc:	3fe00000 	.word	0x3fe00000
 80097e0:	41e00000 	.word	0x41e00000
 80097e4:	4b60      	ldr	r3, [pc, #384]	; (8009968 <__ieee754_pow+0x3f0>)
 80097e6:	2200      	movs	r2, #0
 80097e8:	f7f6 fd56 	bl	8000298 <__aeabi_dsub>
 80097ec:	a354      	add	r3, pc, #336	; (adr r3, 8009940 <__ieee754_pow+0x3c8>)
 80097ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f2:	4604      	mov	r4, r0
 80097f4:	460d      	mov	r5, r1
 80097f6:	f7f6 ff07 	bl	8000608 <__aeabi_dmul>
 80097fa:	a353      	add	r3, pc, #332	; (adr r3, 8009948 <__ieee754_pow+0x3d0>)
 80097fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009800:	4606      	mov	r6, r0
 8009802:	460f      	mov	r7, r1
 8009804:	4620      	mov	r0, r4
 8009806:	4629      	mov	r1, r5
 8009808:	f7f6 fefe 	bl	8000608 <__aeabi_dmul>
 800980c:	4b57      	ldr	r3, [pc, #348]	; (800996c <__ieee754_pow+0x3f4>)
 800980e:	4682      	mov	sl, r0
 8009810:	468b      	mov	fp, r1
 8009812:	2200      	movs	r2, #0
 8009814:	4620      	mov	r0, r4
 8009816:	4629      	mov	r1, r5
 8009818:	f7f6 fef6 	bl	8000608 <__aeabi_dmul>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	a14b      	add	r1, pc, #300	; (adr r1, 8009950 <__ieee754_pow+0x3d8>)
 8009822:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009826:	f7f6 fd37 	bl	8000298 <__aeabi_dsub>
 800982a:	4622      	mov	r2, r4
 800982c:	462b      	mov	r3, r5
 800982e:	f7f6 feeb 	bl	8000608 <__aeabi_dmul>
 8009832:	4602      	mov	r2, r0
 8009834:	460b      	mov	r3, r1
 8009836:	2000      	movs	r0, #0
 8009838:	494d      	ldr	r1, [pc, #308]	; (8009970 <__ieee754_pow+0x3f8>)
 800983a:	f7f6 fd2d 	bl	8000298 <__aeabi_dsub>
 800983e:	4622      	mov	r2, r4
 8009840:	4680      	mov	r8, r0
 8009842:	4689      	mov	r9, r1
 8009844:	462b      	mov	r3, r5
 8009846:	4620      	mov	r0, r4
 8009848:	4629      	mov	r1, r5
 800984a:	f7f6 fedd 	bl	8000608 <__aeabi_dmul>
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	4640      	mov	r0, r8
 8009854:	4649      	mov	r1, r9
 8009856:	f7f6 fed7 	bl	8000608 <__aeabi_dmul>
 800985a:	a33f      	add	r3, pc, #252	; (adr r3, 8009958 <__ieee754_pow+0x3e0>)
 800985c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009860:	f7f6 fed2 	bl	8000608 <__aeabi_dmul>
 8009864:	4602      	mov	r2, r0
 8009866:	460b      	mov	r3, r1
 8009868:	4650      	mov	r0, sl
 800986a:	4659      	mov	r1, fp
 800986c:	f7f6 fd14 	bl	8000298 <__aeabi_dsub>
 8009870:	4602      	mov	r2, r0
 8009872:	460b      	mov	r3, r1
 8009874:	4680      	mov	r8, r0
 8009876:	4689      	mov	r9, r1
 8009878:	4630      	mov	r0, r6
 800987a:	4639      	mov	r1, r7
 800987c:	f7f6 fd0e 	bl	800029c <__adddf3>
 8009880:	2000      	movs	r0, #0
 8009882:	4632      	mov	r2, r6
 8009884:	463b      	mov	r3, r7
 8009886:	4604      	mov	r4, r0
 8009888:	460d      	mov	r5, r1
 800988a:	f7f6 fd05 	bl	8000298 <__aeabi_dsub>
 800988e:	4602      	mov	r2, r0
 8009890:	460b      	mov	r3, r1
 8009892:	4640      	mov	r0, r8
 8009894:	4649      	mov	r1, r9
 8009896:	f7f6 fcff 	bl	8000298 <__aeabi_dsub>
 800989a:	9b04      	ldr	r3, [sp, #16]
 800989c:	9a06      	ldr	r2, [sp, #24]
 800989e:	3b01      	subs	r3, #1
 80098a0:	4313      	orrs	r3, r2
 80098a2:	4682      	mov	sl, r0
 80098a4:	468b      	mov	fp, r1
 80098a6:	f040 81e7 	bne.w	8009c78 <__ieee754_pow+0x700>
 80098aa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8009960 <__ieee754_pow+0x3e8>
 80098ae:	eeb0 8a47 	vmov.f32	s16, s14
 80098b2:	eef0 8a67 	vmov.f32	s17, s15
 80098b6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80098ba:	2600      	movs	r6, #0
 80098bc:	4632      	mov	r2, r6
 80098be:	463b      	mov	r3, r7
 80098c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098c4:	f7f6 fce8 	bl	8000298 <__aeabi_dsub>
 80098c8:	4622      	mov	r2, r4
 80098ca:	462b      	mov	r3, r5
 80098cc:	f7f6 fe9c 	bl	8000608 <__aeabi_dmul>
 80098d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80098d4:	4680      	mov	r8, r0
 80098d6:	4689      	mov	r9, r1
 80098d8:	4650      	mov	r0, sl
 80098da:	4659      	mov	r1, fp
 80098dc:	f7f6 fe94 	bl	8000608 <__aeabi_dmul>
 80098e0:	4602      	mov	r2, r0
 80098e2:	460b      	mov	r3, r1
 80098e4:	4640      	mov	r0, r8
 80098e6:	4649      	mov	r1, r9
 80098e8:	f7f6 fcd8 	bl	800029c <__adddf3>
 80098ec:	4632      	mov	r2, r6
 80098ee:	463b      	mov	r3, r7
 80098f0:	4680      	mov	r8, r0
 80098f2:	4689      	mov	r9, r1
 80098f4:	4620      	mov	r0, r4
 80098f6:	4629      	mov	r1, r5
 80098f8:	f7f6 fe86 	bl	8000608 <__aeabi_dmul>
 80098fc:	460b      	mov	r3, r1
 80098fe:	4604      	mov	r4, r0
 8009900:	460d      	mov	r5, r1
 8009902:	4602      	mov	r2, r0
 8009904:	4649      	mov	r1, r9
 8009906:	4640      	mov	r0, r8
 8009908:	f7f6 fcc8 	bl	800029c <__adddf3>
 800990c:	4b19      	ldr	r3, [pc, #100]	; (8009974 <__ieee754_pow+0x3fc>)
 800990e:	4299      	cmp	r1, r3
 8009910:	ec45 4b19 	vmov	d9, r4, r5
 8009914:	4606      	mov	r6, r0
 8009916:	460f      	mov	r7, r1
 8009918:	468b      	mov	fp, r1
 800991a:	f340 82f1 	ble.w	8009f00 <__ieee754_pow+0x988>
 800991e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009922:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009926:	4303      	orrs	r3, r0
 8009928:	f000 81e4 	beq.w	8009cf4 <__ieee754_pow+0x77c>
 800992c:	ec51 0b18 	vmov	r0, r1, d8
 8009930:	2200      	movs	r2, #0
 8009932:	2300      	movs	r3, #0
 8009934:	f7f7 f8da 	bl	8000aec <__aeabi_dcmplt>
 8009938:	3800      	subs	r0, #0
 800993a:	bf18      	it	ne
 800993c:	2001      	movne	r0, #1
 800993e:	e72b      	b.n	8009798 <__ieee754_pow+0x220>
 8009940:	60000000 	.word	0x60000000
 8009944:	3ff71547 	.word	0x3ff71547
 8009948:	f85ddf44 	.word	0xf85ddf44
 800994c:	3e54ae0b 	.word	0x3e54ae0b
 8009950:	55555555 	.word	0x55555555
 8009954:	3fd55555 	.word	0x3fd55555
 8009958:	652b82fe 	.word	0x652b82fe
 800995c:	3ff71547 	.word	0x3ff71547
 8009960:	00000000 	.word	0x00000000
 8009964:	bff00000 	.word	0xbff00000
 8009968:	3ff00000 	.word	0x3ff00000
 800996c:	3fd00000 	.word	0x3fd00000
 8009970:	3fe00000 	.word	0x3fe00000
 8009974:	408fffff 	.word	0x408fffff
 8009978:	4bd5      	ldr	r3, [pc, #852]	; (8009cd0 <__ieee754_pow+0x758>)
 800997a:	402b      	ands	r3, r5
 800997c:	2200      	movs	r2, #0
 800997e:	b92b      	cbnz	r3, 800998c <__ieee754_pow+0x414>
 8009980:	4bd4      	ldr	r3, [pc, #848]	; (8009cd4 <__ieee754_pow+0x75c>)
 8009982:	f7f6 fe41 	bl	8000608 <__aeabi_dmul>
 8009986:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800998a:	460c      	mov	r4, r1
 800998c:	1523      	asrs	r3, r4, #20
 800998e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009992:	4413      	add	r3, r2
 8009994:	9305      	str	r3, [sp, #20]
 8009996:	4bd0      	ldr	r3, [pc, #832]	; (8009cd8 <__ieee754_pow+0x760>)
 8009998:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800999c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80099a0:	429c      	cmp	r4, r3
 80099a2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80099a6:	dd08      	ble.n	80099ba <__ieee754_pow+0x442>
 80099a8:	4bcc      	ldr	r3, [pc, #816]	; (8009cdc <__ieee754_pow+0x764>)
 80099aa:	429c      	cmp	r4, r3
 80099ac:	f340 8162 	ble.w	8009c74 <__ieee754_pow+0x6fc>
 80099b0:	9b05      	ldr	r3, [sp, #20]
 80099b2:	3301      	adds	r3, #1
 80099b4:	9305      	str	r3, [sp, #20]
 80099b6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80099ba:	2400      	movs	r4, #0
 80099bc:	00e3      	lsls	r3, r4, #3
 80099be:	9307      	str	r3, [sp, #28]
 80099c0:	4bc7      	ldr	r3, [pc, #796]	; (8009ce0 <__ieee754_pow+0x768>)
 80099c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099c6:	ed93 7b00 	vldr	d7, [r3]
 80099ca:	4629      	mov	r1, r5
 80099cc:	ec53 2b17 	vmov	r2, r3, d7
 80099d0:	eeb0 9a47 	vmov.f32	s18, s14
 80099d4:	eef0 9a67 	vmov.f32	s19, s15
 80099d8:	4682      	mov	sl, r0
 80099da:	f7f6 fc5d 	bl	8000298 <__aeabi_dsub>
 80099de:	4652      	mov	r2, sl
 80099e0:	4606      	mov	r6, r0
 80099e2:	460f      	mov	r7, r1
 80099e4:	462b      	mov	r3, r5
 80099e6:	ec51 0b19 	vmov	r0, r1, d9
 80099ea:	f7f6 fc57 	bl	800029c <__adddf3>
 80099ee:	4602      	mov	r2, r0
 80099f0:	460b      	mov	r3, r1
 80099f2:	2000      	movs	r0, #0
 80099f4:	49bb      	ldr	r1, [pc, #748]	; (8009ce4 <__ieee754_pow+0x76c>)
 80099f6:	f7f6 ff31 	bl	800085c <__aeabi_ddiv>
 80099fa:	ec41 0b1a 	vmov	d10, r0, r1
 80099fe:	4602      	mov	r2, r0
 8009a00:	460b      	mov	r3, r1
 8009a02:	4630      	mov	r0, r6
 8009a04:	4639      	mov	r1, r7
 8009a06:	f7f6 fdff 	bl	8000608 <__aeabi_dmul>
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a10:	9302      	str	r3, [sp, #8]
 8009a12:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009a16:	46ab      	mov	fp, r5
 8009a18:	106d      	asrs	r5, r5, #1
 8009a1a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009a1e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009a22:	ec41 0b18 	vmov	d8, r0, r1
 8009a26:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	4640      	mov	r0, r8
 8009a2e:	4649      	mov	r1, r9
 8009a30:	4614      	mov	r4, r2
 8009a32:	461d      	mov	r5, r3
 8009a34:	f7f6 fde8 	bl	8000608 <__aeabi_dmul>
 8009a38:	4602      	mov	r2, r0
 8009a3a:	460b      	mov	r3, r1
 8009a3c:	4630      	mov	r0, r6
 8009a3e:	4639      	mov	r1, r7
 8009a40:	f7f6 fc2a 	bl	8000298 <__aeabi_dsub>
 8009a44:	ec53 2b19 	vmov	r2, r3, d9
 8009a48:	4606      	mov	r6, r0
 8009a4a:	460f      	mov	r7, r1
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	4629      	mov	r1, r5
 8009a50:	f7f6 fc22 	bl	8000298 <__aeabi_dsub>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	4650      	mov	r0, sl
 8009a5a:	4659      	mov	r1, fp
 8009a5c:	f7f6 fc1c 	bl	8000298 <__aeabi_dsub>
 8009a60:	4642      	mov	r2, r8
 8009a62:	464b      	mov	r3, r9
 8009a64:	f7f6 fdd0 	bl	8000608 <__aeabi_dmul>
 8009a68:	4602      	mov	r2, r0
 8009a6a:	460b      	mov	r3, r1
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	4639      	mov	r1, r7
 8009a70:	f7f6 fc12 	bl	8000298 <__aeabi_dsub>
 8009a74:	ec53 2b1a 	vmov	r2, r3, d10
 8009a78:	f7f6 fdc6 	bl	8000608 <__aeabi_dmul>
 8009a7c:	ec53 2b18 	vmov	r2, r3, d8
 8009a80:	ec41 0b19 	vmov	d9, r0, r1
 8009a84:	ec51 0b18 	vmov	r0, r1, d8
 8009a88:	f7f6 fdbe 	bl	8000608 <__aeabi_dmul>
 8009a8c:	a37c      	add	r3, pc, #496	; (adr r3, 8009c80 <__ieee754_pow+0x708>)
 8009a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a92:	4604      	mov	r4, r0
 8009a94:	460d      	mov	r5, r1
 8009a96:	f7f6 fdb7 	bl	8000608 <__aeabi_dmul>
 8009a9a:	a37b      	add	r3, pc, #492	; (adr r3, 8009c88 <__ieee754_pow+0x710>)
 8009a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa0:	f7f6 fbfc 	bl	800029c <__adddf3>
 8009aa4:	4622      	mov	r2, r4
 8009aa6:	462b      	mov	r3, r5
 8009aa8:	f7f6 fdae 	bl	8000608 <__aeabi_dmul>
 8009aac:	a378      	add	r3, pc, #480	; (adr r3, 8009c90 <__ieee754_pow+0x718>)
 8009aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab2:	f7f6 fbf3 	bl	800029c <__adddf3>
 8009ab6:	4622      	mov	r2, r4
 8009ab8:	462b      	mov	r3, r5
 8009aba:	f7f6 fda5 	bl	8000608 <__aeabi_dmul>
 8009abe:	a376      	add	r3, pc, #472	; (adr r3, 8009c98 <__ieee754_pow+0x720>)
 8009ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac4:	f7f6 fbea 	bl	800029c <__adddf3>
 8009ac8:	4622      	mov	r2, r4
 8009aca:	462b      	mov	r3, r5
 8009acc:	f7f6 fd9c 	bl	8000608 <__aeabi_dmul>
 8009ad0:	a373      	add	r3, pc, #460	; (adr r3, 8009ca0 <__ieee754_pow+0x728>)
 8009ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad6:	f7f6 fbe1 	bl	800029c <__adddf3>
 8009ada:	4622      	mov	r2, r4
 8009adc:	462b      	mov	r3, r5
 8009ade:	f7f6 fd93 	bl	8000608 <__aeabi_dmul>
 8009ae2:	a371      	add	r3, pc, #452	; (adr r3, 8009ca8 <__ieee754_pow+0x730>)
 8009ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae8:	f7f6 fbd8 	bl	800029c <__adddf3>
 8009aec:	4622      	mov	r2, r4
 8009aee:	4606      	mov	r6, r0
 8009af0:	460f      	mov	r7, r1
 8009af2:	462b      	mov	r3, r5
 8009af4:	4620      	mov	r0, r4
 8009af6:	4629      	mov	r1, r5
 8009af8:	f7f6 fd86 	bl	8000608 <__aeabi_dmul>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	4630      	mov	r0, r6
 8009b02:	4639      	mov	r1, r7
 8009b04:	f7f6 fd80 	bl	8000608 <__aeabi_dmul>
 8009b08:	4642      	mov	r2, r8
 8009b0a:	4604      	mov	r4, r0
 8009b0c:	460d      	mov	r5, r1
 8009b0e:	464b      	mov	r3, r9
 8009b10:	ec51 0b18 	vmov	r0, r1, d8
 8009b14:	f7f6 fbc2 	bl	800029c <__adddf3>
 8009b18:	ec53 2b19 	vmov	r2, r3, d9
 8009b1c:	f7f6 fd74 	bl	8000608 <__aeabi_dmul>
 8009b20:	4622      	mov	r2, r4
 8009b22:	462b      	mov	r3, r5
 8009b24:	f7f6 fbba 	bl	800029c <__adddf3>
 8009b28:	4642      	mov	r2, r8
 8009b2a:	4682      	mov	sl, r0
 8009b2c:	468b      	mov	fp, r1
 8009b2e:	464b      	mov	r3, r9
 8009b30:	4640      	mov	r0, r8
 8009b32:	4649      	mov	r1, r9
 8009b34:	f7f6 fd68 	bl	8000608 <__aeabi_dmul>
 8009b38:	4b6b      	ldr	r3, [pc, #428]	; (8009ce8 <__ieee754_pow+0x770>)
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	4606      	mov	r6, r0
 8009b3e:	460f      	mov	r7, r1
 8009b40:	f7f6 fbac 	bl	800029c <__adddf3>
 8009b44:	4652      	mov	r2, sl
 8009b46:	465b      	mov	r3, fp
 8009b48:	f7f6 fba8 	bl	800029c <__adddf3>
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	4604      	mov	r4, r0
 8009b50:	460d      	mov	r5, r1
 8009b52:	4602      	mov	r2, r0
 8009b54:	460b      	mov	r3, r1
 8009b56:	4640      	mov	r0, r8
 8009b58:	4649      	mov	r1, r9
 8009b5a:	f7f6 fd55 	bl	8000608 <__aeabi_dmul>
 8009b5e:	4b62      	ldr	r3, [pc, #392]	; (8009ce8 <__ieee754_pow+0x770>)
 8009b60:	4680      	mov	r8, r0
 8009b62:	4689      	mov	r9, r1
 8009b64:	2200      	movs	r2, #0
 8009b66:	4620      	mov	r0, r4
 8009b68:	4629      	mov	r1, r5
 8009b6a:	f7f6 fb95 	bl	8000298 <__aeabi_dsub>
 8009b6e:	4632      	mov	r2, r6
 8009b70:	463b      	mov	r3, r7
 8009b72:	f7f6 fb91 	bl	8000298 <__aeabi_dsub>
 8009b76:	4602      	mov	r2, r0
 8009b78:	460b      	mov	r3, r1
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	4659      	mov	r1, fp
 8009b7e:	f7f6 fb8b 	bl	8000298 <__aeabi_dsub>
 8009b82:	ec53 2b18 	vmov	r2, r3, d8
 8009b86:	f7f6 fd3f 	bl	8000608 <__aeabi_dmul>
 8009b8a:	4622      	mov	r2, r4
 8009b8c:	4606      	mov	r6, r0
 8009b8e:	460f      	mov	r7, r1
 8009b90:	462b      	mov	r3, r5
 8009b92:	ec51 0b19 	vmov	r0, r1, d9
 8009b96:	f7f6 fd37 	bl	8000608 <__aeabi_dmul>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4630      	mov	r0, r6
 8009ba0:	4639      	mov	r1, r7
 8009ba2:	f7f6 fb7b 	bl	800029c <__adddf3>
 8009ba6:	4606      	mov	r6, r0
 8009ba8:	460f      	mov	r7, r1
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	4640      	mov	r0, r8
 8009bb0:	4649      	mov	r1, r9
 8009bb2:	f7f6 fb73 	bl	800029c <__adddf3>
 8009bb6:	a33e      	add	r3, pc, #248	; (adr r3, 8009cb0 <__ieee754_pow+0x738>)
 8009bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bbc:	2000      	movs	r0, #0
 8009bbe:	4604      	mov	r4, r0
 8009bc0:	460d      	mov	r5, r1
 8009bc2:	f7f6 fd21 	bl	8000608 <__aeabi_dmul>
 8009bc6:	4642      	mov	r2, r8
 8009bc8:	ec41 0b18 	vmov	d8, r0, r1
 8009bcc:	464b      	mov	r3, r9
 8009bce:	4620      	mov	r0, r4
 8009bd0:	4629      	mov	r1, r5
 8009bd2:	f7f6 fb61 	bl	8000298 <__aeabi_dsub>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	460b      	mov	r3, r1
 8009bda:	4630      	mov	r0, r6
 8009bdc:	4639      	mov	r1, r7
 8009bde:	f7f6 fb5b 	bl	8000298 <__aeabi_dsub>
 8009be2:	a335      	add	r3, pc, #212	; (adr r3, 8009cb8 <__ieee754_pow+0x740>)
 8009be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be8:	f7f6 fd0e 	bl	8000608 <__aeabi_dmul>
 8009bec:	a334      	add	r3, pc, #208	; (adr r3, 8009cc0 <__ieee754_pow+0x748>)
 8009bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf2:	4606      	mov	r6, r0
 8009bf4:	460f      	mov	r7, r1
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	f7f6 fd05 	bl	8000608 <__aeabi_dmul>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	460b      	mov	r3, r1
 8009c02:	4630      	mov	r0, r6
 8009c04:	4639      	mov	r1, r7
 8009c06:	f7f6 fb49 	bl	800029c <__adddf3>
 8009c0a:	9a07      	ldr	r2, [sp, #28]
 8009c0c:	4b37      	ldr	r3, [pc, #220]	; (8009cec <__ieee754_pow+0x774>)
 8009c0e:	4413      	add	r3, r2
 8009c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c14:	f7f6 fb42 	bl	800029c <__adddf3>
 8009c18:	4682      	mov	sl, r0
 8009c1a:	9805      	ldr	r0, [sp, #20]
 8009c1c:	468b      	mov	fp, r1
 8009c1e:	f7f6 fc89 	bl	8000534 <__aeabi_i2d>
 8009c22:	9a07      	ldr	r2, [sp, #28]
 8009c24:	4b32      	ldr	r3, [pc, #200]	; (8009cf0 <__ieee754_pow+0x778>)
 8009c26:	4413      	add	r3, r2
 8009c28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c2c:	4606      	mov	r6, r0
 8009c2e:	460f      	mov	r7, r1
 8009c30:	4652      	mov	r2, sl
 8009c32:	465b      	mov	r3, fp
 8009c34:	ec51 0b18 	vmov	r0, r1, d8
 8009c38:	f7f6 fb30 	bl	800029c <__adddf3>
 8009c3c:	4642      	mov	r2, r8
 8009c3e:	464b      	mov	r3, r9
 8009c40:	f7f6 fb2c 	bl	800029c <__adddf3>
 8009c44:	4632      	mov	r2, r6
 8009c46:	463b      	mov	r3, r7
 8009c48:	f7f6 fb28 	bl	800029c <__adddf3>
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	4632      	mov	r2, r6
 8009c50:	463b      	mov	r3, r7
 8009c52:	4604      	mov	r4, r0
 8009c54:	460d      	mov	r5, r1
 8009c56:	f7f6 fb1f 	bl	8000298 <__aeabi_dsub>
 8009c5a:	4642      	mov	r2, r8
 8009c5c:	464b      	mov	r3, r9
 8009c5e:	f7f6 fb1b 	bl	8000298 <__aeabi_dsub>
 8009c62:	ec53 2b18 	vmov	r2, r3, d8
 8009c66:	f7f6 fb17 	bl	8000298 <__aeabi_dsub>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	460b      	mov	r3, r1
 8009c6e:	4650      	mov	r0, sl
 8009c70:	4659      	mov	r1, fp
 8009c72:	e610      	b.n	8009896 <__ieee754_pow+0x31e>
 8009c74:	2401      	movs	r4, #1
 8009c76:	e6a1      	b.n	80099bc <__ieee754_pow+0x444>
 8009c78:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8009cc8 <__ieee754_pow+0x750>
 8009c7c:	e617      	b.n	80098ae <__ieee754_pow+0x336>
 8009c7e:	bf00      	nop
 8009c80:	4a454eef 	.word	0x4a454eef
 8009c84:	3fca7e28 	.word	0x3fca7e28
 8009c88:	93c9db65 	.word	0x93c9db65
 8009c8c:	3fcd864a 	.word	0x3fcd864a
 8009c90:	a91d4101 	.word	0xa91d4101
 8009c94:	3fd17460 	.word	0x3fd17460
 8009c98:	518f264d 	.word	0x518f264d
 8009c9c:	3fd55555 	.word	0x3fd55555
 8009ca0:	db6fabff 	.word	0xdb6fabff
 8009ca4:	3fdb6db6 	.word	0x3fdb6db6
 8009ca8:	33333303 	.word	0x33333303
 8009cac:	3fe33333 	.word	0x3fe33333
 8009cb0:	e0000000 	.word	0xe0000000
 8009cb4:	3feec709 	.word	0x3feec709
 8009cb8:	dc3a03fd 	.word	0xdc3a03fd
 8009cbc:	3feec709 	.word	0x3feec709
 8009cc0:	145b01f5 	.word	0x145b01f5
 8009cc4:	be3e2fe0 	.word	0xbe3e2fe0
 8009cc8:	00000000 	.word	0x00000000
 8009ccc:	3ff00000 	.word	0x3ff00000
 8009cd0:	7ff00000 	.word	0x7ff00000
 8009cd4:	43400000 	.word	0x43400000
 8009cd8:	0003988e 	.word	0x0003988e
 8009cdc:	000bb679 	.word	0x000bb679
 8009ce0:	0800a7e8 	.word	0x0800a7e8
 8009ce4:	3ff00000 	.word	0x3ff00000
 8009ce8:	40080000 	.word	0x40080000
 8009cec:	0800a808 	.word	0x0800a808
 8009cf0:	0800a7f8 	.word	0x0800a7f8
 8009cf4:	a3b5      	add	r3, pc, #724	; (adr r3, 8009fcc <__ieee754_pow+0xa54>)
 8009cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfa:	4640      	mov	r0, r8
 8009cfc:	4649      	mov	r1, r9
 8009cfe:	f7f6 facd 	bl	800029c <__adddf3>
 8009d02:	4622      	mov	r2, r4
 8009d04:	ec41 0b1a 	vmov	d10, r0, r1
 8009d08:	462b      	mov	r3, r5
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	4639      	mov	r1, r7
 8009d0e:	f7f6 fac3 	bl	8000298 <__aeabi_dsub>
 8009d12:	4602      	mov	r2, r0
 8009d14:	460b      	mov	r3, r1
 8009d16:	ec51 0b1a 	vmov	r0, r1, d10
 8009d1a:	f7f6 ff05 	bl	8000b28 <__aeabi_dcmpgt>
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	f47f ae04 	bne.w	800992c <__ieee754_pow+0x3b4>
 8009d24:	4aa4      	ldr	r2, [pc, #656]	; (8009fb8 <__ieee754_pow+0xa40>)
 8009d26:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	f340 8108 	ble.w	8009f40 <__ieee754_pow+0x9c8>
 8009d30:	151b      	asrs	r3, r3, #20
 8009d32:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009d36:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009d3a:	fa4a f303 	asr.w	r3, sl, r3
 8009d3e:	445b      	add	r3, fp
 8009d40:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009d44:	4e9d      	ldr	r6, [pc, #628]	; (8009fbc <__ieee754_pow+0xa44>)
 8009d46:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009d4a:	4116      	asrs	r6, r2
 8009d4c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009d50:	2000      	movs	r0, #0
 8009d52:	ea23 0106 	bic.w	r1, r3, r6
 8009d56:	f1c2 0214 	rsb	r2, r2, #20
 8009d5a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009d5e:	fa4a fa02 	asr.w	sl, sl, r2
 8009d62:	f1bb 0f00 	cmp.w	fp, #0
 8009d66:	4602      	mov	r2, r0
 8009d68:	460b      	mov	r3, r1
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	4629      	mov	r1, r5
 8009d6e:	bfb8      	it	lt
 8009d70:	f1ca 0a00 	rsblt	sl, sl, #0
 8009d74:	f7f6 fa90 	bl	8000298 <__aeabi_dsub>
 8009d78:	ec41 0b19 	vmov	d9, r0, r1
 8009d7c:	4642      	mov	r2, r8
 8009d7e:	464b      	mov	r3, r9
 8009d80:	ec51 0b19 	vmov	r0, r1, d9
 8009d84:	f7f6 fa8a 	bl	800029c <__adddf3>
 8009d88:	a37b      	add	r3, pc, #492	; (adr r3, 8009f78 <__ieee754_pow+0xa00>)
 8009d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8e:	2000      	movs	r0, #0
 8009d90:	4604      	mov	r4, r0
 8009d92:	460d      	mov	r5, r1
 8009d94:	f7f6 fc38 	bl	8000608 <__aeabi_dmul>
 8009d98:	ec53 2b19 	vmov	r2, r3, d9
 8009d9c:	4606      	mov	r6, r0
 8009d9e:	460f      	mov	r7, r1
 8009da0:	4620      	mov	r0, r4
 8009da2:	4629      	mov	r1, r5
 8009da4:	f7f6 fa78 	bl	8000298 <__aeabi_dsub>
 8009da8:	4602      	mov	r2, r0
 8009daa:	460b      	mov	r3, r1
 8009dac:	4640      	mov	r0, r8
 8009dae:	4649      	mov	r1, r9
 8009db0:	f7f6 fa72 	bl	8000298 <__aeabi_dsub>
 8009db4:	a372      	add	r3, pc, #456	; (adr r3, 8009f80 <__ieee754_pow+0xa08>)
 8009db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dba:	f7f6 fc25 	bl	8000608 <__aeabi_dmul>
 8009dbe:	a372      	add	r3, pc, #456	; (adr r3, 8009f88 <__ieee754_pow+0xa10>)
 8009dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc4:	4680      	mov	r8, r0
 8009dc6:	4689      	mov	r9, r1
 8009dc8:	4620      	mov	r0, r4
 8009dca:	4629      	mov	r1, r5
 8009dcc:	f7f6 fc1c 	bl	8000608 <__aeabi_dmul>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	4640      	mov	r0, r8
 8009dd6:	4649      	mov	r1, r9
 8009dd8:	f7f6 fa60 	bl	800029c <__adddf3>
 8009ddc:	4604      	mov	r4, r0
 8009dde:	460d      	mov	r5, r1
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4630      	mov	r0, r6
 8009de6:	4639      	mov	r1, r7
 8009de8:	f7f6 fa58 	bl	800029c <__adddf3>
 8009dec:	4632      	mov	r2, r6
 8009dee:	463b      	mov	r3, r7
 8009df0:	4680      	mov	r8, r0
 8009df2:	4689      	mov	r9, r1
 8009df4:	f7f6 fa50 	bl	8000298 <__aeabi_dsub>
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4620      	mov	r0, r4
 8009dfe:	4629      	mov	r1, r5
 8009e00:	f7f6 fa4a 	bl	8000298 <__aeabi_dsub>
 8009e04:	4642      	mov	r2, r8
 8009e06:	4606      	mov	r6, r0
 8009e08:	460f      	mov	r7, r1
 8009e0a:	464b      	mov	r3, r9
 8009e0c:	4640      	mov	r0, r8
 8009e0e:	4649      	mov	r1, r9
 8009e10:	f7f6 fbfa 	bl	8000608 <__aeabi_dmul>
 8009e14:	a35e      	add	r3, pc, #376	; (adr r3, 8009f90 <__ieee754_pow+0xa18>)
 8009e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1a:	4604      	mov	r4, r0
 8009e1c:	460d      	mov	r5, r1
 8009e1e:	f7f6 fbf3 	bl	8000608 <__aeabi_dmul>
 8009e22:	a35d      	add	r3, pc, #372	; (adr r3, 8009f98 <__ieee754_pow+0xa20>)
 8009e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e28:	f7f6 fa36 	bl	8000298 <__aeabi_dsub>
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	462b      	mov	r3, r5
 8009e30:	f7f6 fbea 	bl	8000608 <__aeabi_dmul>
 8009e34:	a35a      	add	r3, pc, #360	; (adr r3, 8009fa0 <__ieee754_pow+0xa28>)
 8009e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e3a:	f7f6 fa2f 	bl	800029c <__adddf3>
 8009e3e:	4622      	mov	r2, r4
 8009e40:	462b      	mov	r3, r5
 8009e42:	f7f6 fbe1 	bl	8000608 <__aeabi_dmul>
 8009e46:	a358      	add	r3, pc, #352	; (adr r3, 8009fa8 <__ieee754_pow+0xa30>)
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	f7f6 fa24 	bl	8000298 <__aeabi_dsub>
 8009e50:	4622      	mov	r2, r4
 8009e52:	462b      	mov	r3, r5
 8009e54:	f7f6 fbd8 	bl	8000608 <__aeabi_dmul>
 8009e58:	a355      	add	r3, pc, #340	; (adr r3, 8009fb0 <__ieee754_pow+0xa38>)
 8009e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5e:	f7f6 fa1d 	bl	800029c <__adddf3>
 8009e62:	4622      	mov	r2, r4
 8009e64:	462b      	mov	r3, r5
 8009e66:	f7f6 fbcf 	bl	8000608 <__aeabi_dmul>
 8009e6a:	4602      	mov	r2, r0
 8009e6c:	460b      	mov	r3, r1
 8009e6e:	4640      	mov	r0, r8
 8009e70:	4649      	mov	r1, r9
 8009e72:	f7f6 fa11 	bl	8000298 <__aeabi_dsub>
 8009e76:	4604      	mov	r4, r0
 8009e78:	460d      	mov	r5, r1
 8009e7a:	4602      	mov	r2, r0
 8009e7c:	460b      	mov	r3, r1
 8009e7e:	4640      	mov	r0, r8
 8009e80:	4649      	mov	r1, r9
 8009e82:	f7f6 fbc1 	bl	8000608 <__aeabi_dmul>
 8009e86:	2200      	movs	r2, #0
 8009e88:	ec41 0b19 	vmov	d9, r0, r1
 8009e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009e90:	4620      	mov	r0, r4
 8009e92:	4629      	mov	r1, r5
 8009e94:	f7f6 fa00 	bl	8000298 <__aeabi_dsub>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	ec51 0b19 	vmov	r0, r1, d9
 8009ea0:	f7f6 fcdc 	bl	800085c <__aeabi_ddiv>
 8009ea4:	4632      	mov	r2, r6
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	460d      	mov	r5, r1
 8009eaa:	463b      	mov	r3, r7
 8009eac:	4640      	mov	r0, r8
 8009eae:	4649      	mov	r1, r9
 8009eb0:	f7f6 fbaa 	bl	8000608 <__aeabi_dmul>
 8009eb4:	4632      	mov	r2, r6
 8009eb6:	463b      	mov	r3, r7
 8009eb8:	f7f6 f9f0 	bl	800029c <__adddf3>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	460b      	mov	r3, r1
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	4629      	mov	r1, r5
 8009ec4:	f7f6 f9e8 	bl	8000298 <__aeabi_dsub>
 8009ec8:	4642      	mov	r2, r8
 8009eca:	464b      	mov	r3, r9
 8009ecc:	f7f6 f9e4 	bl	8000298 <__aeabi_dsub>
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	493a      	ldr	r1, [pc, #232]	; (8009fc0 <__ieee754_pow+0xa48>)
 8009ed6:	2000      	movs	r0, #0
 8009ed8:	f7f6 f9de 	bl	8000298 <__aeabi_dsub>
 8009edc:	ec41 0b10 	vmov	d0, r0, r1
 8009ee0:	ee10 3a90 	vmov	r3, s1
 8009ee4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009ee8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eec:	da2b      	bge.n	8009f46 <__ieee754_pow+0x9ce>
 8009eee:	4650      	mov	r0, sl
 8009ef0:	f000 f966 	bl	800a1c0 <scalbn>
 8009ef4:	ec51 0b10 	vmov	r0, r1, d0
 8009ef8:	ec53 2b18 	vmov	r2, r3, d8
 8009efc:	f7ff bbed 	b.w	80096da <__ieee754_pow+0x162>
 8009f00:	4b30      	ldr	r3, [pc, #192]	; (8009fc4 <__ieee754_pow+0xa4c>)
 8009f02:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009f06:	429e      	cmp	r6, r3
 8009f08:	f77f af0c 	ble.w	8009d24 <__ieee754_pow+0x7ac>
 8009f0c:	4b2e      	ldr	r3, [pc, #184]	; (8009fc8 <__ieee754_pow+0xa50>)
 8009f0e:	440b      	add	r3, r1
 8009f10:	4303      	orrs	r3, r0
 8009f12:	d009      	beq.n	8009f28 <__ieee754_pow+0x9b0>
 8009f14:	ec51 0b18 	vmov	r0, r1, d8
 8009f18:	2200      	movs	r2, #0
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	f7f6 fde6 	bl	8000aec <__aeabi_dcmplt>
 8009f20:	3800      	subs	r0, #0
 8009f22:	bf18      	it	ne
 8009f24:	2001      	movne	r0, #1
 8009f26:	e447      	b.n	80097b8 <__ieee754_pow+0x240>
 8009f28:	4622      	mov	r2, r4
 8009f2a:	462b      	mov	r3, r5
 8009f2c:	f7f6 f9b4 	bl	8000298 <__aeabi_dsub>
 8009f30:	4642      	mov	r2, r8
 8009f32:	464b      	mov	r3, r9
 8009f34:	f7f6 fdee 	bl	8000b14 <__aeabi_dcmpge>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	f43f aef3 	beq.w	8009d24 <__ieee754_pow+0x7ac>
 8009f3e:	e7e9      	b.n	8009f14 <__ieee754_pow+0x99c>
 8009f40:	f04f 0a00 	mov.w	sl, #0
 8009f44:	e71a      	b.n	8009d7c <__ieee754_pow+0x804>
 8009f46:	ec51 0b10 	vmov	r0, r1, d0
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	e7d4      	b.n	8009ef8 <__ieee754_pow+0x980>
 8009f4e:	491c      	ldr	r1, [pc, #112]	; (8009fc0 <__ieee754_pow+0xa48>)
 8009f50:	2000      	movs	r0, #0
 8009f52:	f7ff bb30 	b.w	80095b6 <__ieee754_pow+0x3e>
 8009f56:	2000      	movs	r0, #0
 8009f58:	2100      	movs	r1, #0
 8009f5a:	f7ff bb2c 	b.w	80095b6 <__ieee754_pow+0x3e>
 8009f5e:	4630      	mov	r0, r6
 8009f60:	4639      	mov	r1, r7
 8009f62:	f7ff bb28 	b.w	80095b6 <__ieee754_pow+0x3e>
 8009f66:	9204      	str	r2, [sp, #16]
 8009f68:	f7ff bb7a 	b.w	8009660 <__ieee754_pow+0xe8>
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	f7ff bb64 	b.w	800963a <__ieee754_pow+0xc2>
 8009f72:	bf00      	nop
 8009f74:	f3af 8000 	nop.w
 8009f78:	00000000 	.word	0x00000000
 8009f7c:	3fe62e43 	.word	0x3fe62e43
 8009f80:	fefa39ef 	.word	0xfefa39ef
 8009f84:	3fe62e42 	.word	0x3fe62e42
 8009f88:	0ca86c39 	.word	0x0ca86c39
 8009f8c:	be205c61 	.word	0xbe205c61
 8009f90:	72bea4d0 	.word	0x72bea4d0
 8009f94:	3e663769 	.word	0x3e663769
 8009f98:	c5d26bf1 	.word	0xc5d26bf1
 8009f9c:	3ebbbd41 	.word	0x3ebbbd41
 8009fa0:	af25de2c 	.word	0xaf25de2c
 8009fa4:	3f11566a 	.word	0x3f11566a
 8009fa8:	16bebd93 	.word	0x16bebd93
 8009fac:	3f66c16c 	.word	0x3f66c16c
 8009fb0:	5555553e 	.word	0x5555553e
 8009fb4:	3fc55555 	.word	0x3fc55555
 8009fb8:	3fe00000 	.word	0x3fe00000
 8009fbc:	000fffff 	.word	0x000fffff
 8009fc0:	3ff00000 	.word	0x3ff00000
 8009fc4:	4090cbff 	.word	0x4090cbff
 8009fc8:	3f6f3400 	.word	0x3f6f3400
 8009fcc:	652b82fe 	.word	0x652b82fe
 8009fd0:	3c971547 	.word	0x3c971547

08009fd4 <__ieee754_sqrt>:
 8009fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd8:	ec55 4b10 	vmov	r4, r5, d0
 8009fdc:	4e55      	ldr	r6, [pc, #340]	; (800a134 <__ieee754_sqrt+0x160>)
 8009fde:	43ae      	bics	r6, r5
 8009fe0:	ee10 0a10 	vmov	r0, s0
 8009fe4:	ee10 3a10 	vmov	r3, s0
 8009fe8:	462a      	mov	r2, r5
 8009fea:	4629      	mov	r1, r5
 8009fec:	d110      	bne.n	800a010 <__ieee754_sqrt+0x3c>
 8009fee:	ee10 2a10 	vmov	r2, s0
 8009ff2:	462b      	mov	r3, r5
 8009ff4:	f7f6 fb08 	bl	8000608 <__aeabi_dmul>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	460b      	mov	r3, r1
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	4629      	mov	r1, r5
 800a000:	f7f6 f94c 	bl	800029c <__adddf3>
 800a004:	4604      	mov	r4, r0
 800a006:	460d      	mov	r5, r1
 800a008:	ec45 4b10 	vmov	d0, r4, r5
 800a00c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a010:	2d00      	cmp	r5, #0
 800a012:	dc10      	bgt.n	800a036 <__ieee754_sqrt+0x62>
 800a014:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a018:	4330      	orrs	r0, r6
 800a01a:	d0f5      	beq.n	800a008 <__ieee754_sqrt+0x34>
 800a01c:	b15d      	cbz	r5, 800a036 <__ieee754_sqrt+0x62>
 800a01e:	ee10 2a10 	vmov	r2, s0
 800a022:	462b      	mov	r3, r5
 800a024:	ee10 0a10 	vmov	r0, s0
 800a028:	f7f6 f936 	bl	8000298 <__aeabi_dsub>
 800a02c:	4602      	mov	r2, r0
 800a02e:	460b      	mov	r3, r1
 800a030:	f7f6 fc14 	bl	800085c <__aeabi_ddiv>
 800a034:	e7e6      	b.n	800a004 <__ieee754_sqrt+0x30>
 800a036:	1512      	asrs	r2, r2, #20
 800a038:	d074      	beq.n	800a124 <__ieee754_sqrt+0x150>
 800a03a:	07d4      	lsls	r4, r2, #31
 800a03c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a040:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800a044:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a048:	bf5e      	ittt	pl
 800a04a:	0fda      	lsrpl	r2, r3, #31
 800a04c:	005b      	lslpl	r3, r3, #1
 800a04e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800a052:	2400      	movs	r4, #0
 800a054:	0fda      	lsrs	r2, r3, #31
 800a056:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a05a:	107f      	asrs	r7, r7, #1
 800a05c:	005b      	lsls	r3, r3, #1
 800a05e:	2516      	movs	r5, #22
 800a060:	4620      	mov	r0, r4
 800a062:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800a066:	1886      	adds	r6, r0, r2
 800a068:	428e      	cmp	r6, r1
 800a06a:	bfde      	ittt	le
 800a06c:	1b89      	suble	r1, r1, r6
 800a06e:	18b0      	addle	r0, r6, r2
 800a070:	18a4      	addle	r4, r4, r2
 800a072:	0049      	lsls	r1, r1, #1
 800a074:	3d01      	subs	r5, #1
 800a076:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800a07a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800a07e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a082:	d1f0      	bne.n	800a066 <__ieee754_sqrt+0x92>
 800a084:	462a      	mov	r2, r5
 800a086:	f04f 0e20 	mov.w	lr, #32
 800a08a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a08e:	4281      	cmp	r1, r0
 800a090:	eb06 0c05 	add.w	ip, r6, r5
 800a094:	dc02      	bgt.n	800a09c <__ieee754_sqrt+0xc8>
 800a096:	d113      	bne.n	800a0c0 <__ieee754_sqrt+0xec>
 800a098:	459c      	cmp	ip, r3
 800a09a:	d811      	bhi.n	800a0c0 <__ieee754_sqrt+0xec>
 800a09c:	f1bc 0f00 	cmp.w	ip, #0
 800a0a0:	eb0c 0506 	add.w	r5, ip, r6
 800a0a4:	da43      	bge.n	800a12e <__ieee754_sqrt+0x15a>
 800a0a6:	2d00      	cmp	r5, #0
 800a0a8:	db41      	blt.n	800a12e <__ieee754_sqrt+0x15a>
 800a0aa:	f100 0801 	add.w	r8, r0, #1
 800a0ae:	1a09      	subs	r1, r1, r0
 800a0b0:	459c      	cmp	ip, r3
 800a0b2:	bf88      	it	hi
 800a0b4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800a0b8:	eba3 030c 	sub.w	r3, r3, ip
 800a0bc:	4432      	add	r2, r6
 800a0be:	4640      	mov	r0, r8
 800a0c0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800a0c4:	f1be 0e01 	subs.w	lr, lr, #1
 800a0c8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800a0cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a0d0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a0d4:	d1db      	bne.n	800a08e <__ieee754_sqrt+0xba>
 800a0d6:	430b      	orrs	r3, r1
 800a0d8:	d006      	beq.n	800a0e8 <__ieee754_sqrt+0x114>
 800a0da:	1c50      	adds	r0, r2, #1
 800a0dc:	bf13      	iteet	ne
 800a0de:	3201      	addne	r2, #1
 800a0e0:	3401      	addeq	r4, #1
 800a0e2:	4672      	moveq	r2, lr
 800a0e4:	f022 0201 	bicne.w	r2, r2, #1
 800a0e8:	1063      	asrs	r3, r4, #1
 800a0ea:	0852      	lsrs	r2, r2, #1
 800a0ec:	07e1      	lsls	r1, r4, #31
 800a0ee:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a0f2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a0f6:	bf48      	it	mi
 800a0f8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a0fc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800a100:	4614      	mov	r4, r2
 800a102:	e781      	b.n	800a008 <__ieee754_sqrt+0x34>
 800a104:	0ad9      	lsrs	r1, r3, #11
 800a106:	3815      	subs	r0, #21
 800a108:	055b      	lsls	r3, r3, #21
 800a10a:	2900      	cmp	r1, #0
 800a10c:	d0fa      	beq.n	800a104 <__ieee754_sqrt+0x130>
 800a10e:	02cd      	lsls	r5, r1, #11
 800a110:	d50a      	bpl.n	800a128 <__ieee754_sqrt+0x154>
 800a112:	f1c2 0420 	rsb	r4, r2, #32
 800a116:	fa23 f404 	lsr.w	r4, r3, r4
 800a11a:	1e55      	subs	r5, r2, #1
 800a11c:	4093      	lsls	r3, r2
 800a11e:	4321      	orrs	r1, r4
 800a120:	1b42      	subs	r2, r0, r5
 800a122:	e78a      	b.n	800a03a <__ieee754_sqrt+0x66>
 800a124:	4610      	mov	r0, r2
 800a126:	e7f0      	b.n	800a10a <__ieee754_sqrt+0x136>
 800a128:	0049      	lsls	r1, r1, #1
 800a12a:	3201      	adds	r2, #1
 800a12c:	e7ef      	b.n	800a10e <__ieee754_sqrt+0x13a>
 800a12e:	4680      	mov	r8, r0
 800a130:	e7bd      	b.n	800a0ae <__ieee754_sqrt+0xda>
 800a132:	bf00      	nop
 800a134:	7ff00000 	.word	0x7ff00000

0800a138 <with_errno>:
 800a138:	b570      	push	{r4, r5, r6, lr}
 800a13a:	4604      	mov	r4, r0
 800a13c:	460d      	mov	r5, r1
 800a13e:	4616      	mov	r6, r2
 800a140:	f7fa fcd4 	bl	8004aec <__errno>
 800a144:	4629      	mov	r1, r5
 800a146:	6006      	str	r6, [r0, #0]
 800a148:	4620      	mov	r0, r4
 800a14a:	bd70      	pop	{r4, r5, r6, pc}

0800a14c <xflow>:
 800a14c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a14e:	4614      	mov	r4, r2
 800a150:	461d      	mov	r5, r3
 800a152:	b108      	cbz	r0, 800a158 <xflow+0xc>
 800a154:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a158:	e9cd 2300 	strd	r2, r3, [sp]
 800a15c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a160:	4620      	mov	r0, r4
 800a162:	4629      	mov	r1, r5
 800a164:	f7f6 fa50 	bl	8000608 <__aeabi_dmul>
 800a168:	2222      	movs	r2, #34	; 0x22
 800a16a:	b003      	add	sp, #12
 800a16c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a170:	f7ff bfe2 	b.w	800a138 <with_errno>

0800a174 <__math_uflow>:
 800a174:	b508      	push	{r3, lr}
 800a176:	2200      	movs	r2, #0
 800a178:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a17c:	f7ff ffe6 	bl	800a14c <xflow>
 800a180:	ec41 0b10 	vmov	d0, r0, r1
 800a184:	bd08      	pop	{r3, pc}

0800a186 <__math_oflow>:
 800a186:	b508      	push	{r3, lr}
 800a188:	2200      	movs	r2, #0
 800a18a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a18e:	f7ff ffdd 	bl	800a14c <xflow>
 800a192:	ec41 0b10 	vmov	d0, r0, r1
 800a196:	bd08      	pop	{r3, pc}

0800a198 <fabs>:
 800a198:	ec51 0b10 	vmov	r0, r1, d0
 800a19c:	ee10 2a10 	vmov	r2, s0
 800a1a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a1a4:	ec43 2b10 	vmov	d0, r2, r3
 800a1a8:	4770      	bx	lr

0800a1aa <finite>:
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	ed8d 0b00 	vstr	d0, [sp]
 800a1b0:	9801      	ldr	r0, [sp, #4]
 800a1b2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a1b6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a1ba:	0fc0      	lsrs	r0, r0, #31
 800a1bc:	b002      	add	sp, #8
 800a1be:	4770      	bx	lr

0800a1c0 <scalbn>:
 800a1c0:	b570      	push	{r4, r5, r6, lr}
 800a1c2:	ec55 4b10 	vmov	r4, r5, d0
 800a1c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	462b      	mov	r3, r5
 800a1ce:	b99a      	cbnz	r2, 800a1f8 <scalbn+0x38>
 800a1d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a1d4:	4323      	orrs	r3, r4
 800a1d6:	d036      	beq.n	800a246 <scalbn+0x86>
 800a1d8:	4b39      	ldr	r3, [pc, #228]	; (800a2c0 <scalbn+0x100>)
 800a1da:	4629      	mov	r1, r5
 800a1dc:	ee10 0a10 	vmov	r0, s0
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	f7f6 fa11 	bl	8000608 <__aeabi_dmul>
 800a1e6:	4b37      	ldr	r3, [pc, #220]	; (800a2c4 <scalbn+0x104>)
 800a1e8:	429e      	cmp	r6, r3
 800a1ea:	4604      	mov	r4, r0
 800a1ec:	460d      	mov	r5, r1
 800a1ee:	da10      	bge.n	800a212 <scalbn+0x52>
 800a1f0:	a32b      	add	r3, pc, #172	; (adr r3, 800a2a0 <scalbn+0xe0>)
 800a1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f6:	e03a      	b.n	800a26e <scalbn+0xae>
 800a1f8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a1fc:	428a      	cmp	r2, r1
 800a1fe:	d10c      	bne.n	800a21a <scalbn+0x5a>
 800a200:	ee10 2a10 	vmov	r2, s0
 800a204:	4620      	mov	r0, r4
 800a206:	4629      	mov	r1, r5
 800a208:	f7f6 f848 	bl	800029c <__adddf3>
 800a20c:	4604      	mov	r4, r0
 800a20e:	460d      	mov	r5, r1
 800a210:	e019      	b.n	800a246 <scalbn+0x86>
 800a212:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a216:	460b      	mov	r3, r1
 800a218:	3a36      	subs	r2, #54	; 0x36
 800a21a:	4432      	add	r2, r6
 800a21c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a220:	428a      	cmp	r2, r1
 800a222:	dd08      	ble.n	800a236 <scalbn+0x76>
 800a224:	2d00      	cmp	r5, #0
 800a226:	a120      	add	r1, pc, #128	; (adr r1, 800a2a8 <scalbn+0xe8>)
 800a228:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a22c:	da1c      	bge.n	800a268 <scalbn+0xa8>
 800a22e:	a120      	add	r1, pc, #128	; (adr r1, 800a2b0 <scalbn+0xf0>)
 800a230:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a234:	e018      	b.n	800a268 <scalbn+0xa8>
 800a236:	2a00      	cmp	r2, #0
 800a238:	dd08      	ble.n	800a24c <scalbn+0x8c>
 800a23a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a23e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a242:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a246:	ec45 4b10 	vmov	d0, r4, r5
 800a24a:	bd70      	pop	{r4, r5, r6, pc}
 800a24c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a250:	da19      	bge.n	800a286 <scalbn+0xc6>
 800a252:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a256:	429e      	cmp	r6, r3
 800a258:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a25c:	dd0a      	ble.n	800a274 <scalbn+0xb4>
 800a25e:	a112      	add	r1, pc, #72	; (adr r1, 800a2a8 <scalbn+0xe8>)
 800a260:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d1e2      	bne.n	800a22e <scalbn+0x6e>
 800a268:	a30f      	add	r3, pc, #60	; (adr r3, 800a2a8 <scalbn+0xe8>)
 800a26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a26e:	f7f6 f9cb 	bl	8000608 <__aeabi_dmul>
 800a272:	e7cb      	b.n	800a20c <scalbn+0x4c>
 800a274:	a10a      	add	r1, pc, #40	; (adr r1, 800a2a0 <scalbn+0xe0>)
 800a276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d0b8      	beq.n	800a1f0 <scalbn+0x30>
 800a27e:	a10e      	add	r1, pc, #56	; (adr r1, 800a2b8 <scalbn+0xf8>)
 800a280:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a284:	e7b4      	b.n	800a1f0 <scalbn+0x30>
 800a286:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a28a:	3236      	adds	r2, #54	; 0x36
 800a28c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a290:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a294:	4620      	mov	r0, r4
 800a296:	4b0c      	ldr	r3, [pc, #48]	; (800a2c8 <scalbn+0x108>)
 800a298:	2200      	movs	r2, #0
 800a29a:	e7e8      	b.n	800a26e <scalbn+0xae>
 800a29c:	f3af 8000 	nop.w
 800a2a0:	c2f8f359 	.word	0xc2f8f359
 800a2a4:	01a56e1f 	.word	0x01a56e1f
 800a2a8:	8800759c 	.word	0x8800759c
 800a2ac:	7e37e43c 	.word	0x7e37e43c
 800a2b0:	8800759c 	.word	0x8800759c
 800a2b4:	fe37e43c 	.word	0xfe37e43c
 800a2b8:	c2f8f359 	.word	0xc2f8f359
 800a2bc:	81a56e1f 	.word	0x81a56e1f
 800a2c0:	43500000 	.word	0x43500000
 800a2c4:	ffff3cb0 	.word	0xffff3cb0
 800a2c8:	3c900000 	.word	0x3c900000

0800a2cc <_init>:
 800a2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ce:	bf00      	nop
 800a2d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2d2:	bc08      	pop	{r3}
 800a2d4:	469e      	mov	lr, r3
 800a2d6:	4770      	bx	lr

0800a2d8 <_fini>:
 800a2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2da:	bf00      	nop
 800a2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2de:	bc08      	pop	{r3}
 800a2e0:	469e      	mov	lr, r3
 800a2e2:	4770      	bx	lr
