Analysis & Synthesis report for DE1_SoC
Fri Nov 18 22:42:16 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Nov 18 22:42:16 2022           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; CPU_single                                  ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU_single         ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 18 22:42:09 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file zerocheck.sv
    Info (12023): Found entity 1: zeroCheck File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv Line: 7
    Info (12023): Found entity 2: zeroCheck_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/zeroCheck.sv Line: 45
Info (12021): Found 2 design units, including 2 entities, in source file zero_extender.sv
    Info (12023): Found entity 1: zero_extender File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv Line: 4
    Info (12023): Found entity 2: zero_extender_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/zero_extender.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file xor_64_bit.sv
    Info (12023): Found entity 1: xor_64_bit File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv Line: 5
    Info (12023): Found entity 2: xor_64_bit_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/xor_64_bit.sv Line: 25
Info (12021): Found 2 design units, including 2 entities, in source file sign_extender.sv
    Info (12023): Found entity 1: sign_extender File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/sign_extender.sv Line: 5
    Info (12023): Found entity 2: se_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/sign_extender.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file register64.sv
    Info (12023): Found entity 1: register64 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/register64.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/regfile.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file programcounter.sv
    Info (12023): Found entity 1: programCounter File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 4
    Info (12023): Found entity 2: programCounter_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file or_64_bit.sv
    Info (12023): Found entity 1: or_64_bit File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv Line: 5
    Info (12023): Found entity 2: or_64_bit_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/or_64_bit.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file mux64x32_1.sv
    Info (12023): Found entity 1: mux64x32_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x32_1.sv Line: 7
Info (12021): Found 2 design units, including 2 entities, in source file mux64x8_1.sv
    Info (12023): Found entity 1: mux64x8_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv Line: 6
    Info (12023): Found entity 2: mux64x8_1_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file mux64x4_1.sv
    Info (12023): Found entity 1: mux64x4_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv Line: 7
    Info (12023): Found entity 2: mux64x4_1_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file mux64x2_1_2scomp.sv
    Info (12023): Found entity 1: mux64x2_1_2scomp File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv Line: 4
    Info (12023): Found entity 2: mux64x2_1_2scomp_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv Line: 36
Info (12021): Found 2 design units, including 2 entities, in source file mux64x2_1.sv
    Info (12023): Found entity 1: mux64x2_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv Line: 6
    Info (12023): Found entity 2: mux64x2_1_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux32_1.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mux16_1.sv
    Info (12023): Found entity 1: mux16_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux16_1.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux8_1.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux4_1.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux2_1.sv Line: 7
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv Line: 6
    Info (12023): Found entity 2: shifter File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv Line: 36
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv Line: 51
    Info (12023): Found entity 4: mult_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/math.sv Line: 71
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv Line: 6
    Info (12023): Found entity 2: fullAdder_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file decoder5_32.sv
    Info (12023): Found entity 1: decoder5_32 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder5_32.sv Line: 4
    Info (12023): Found entity 2: decoder5_32_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder5_32.sv Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file decoder3_8.sv
    Info (12023): Found entity 1: decoder3_8 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder3_8.sv Line: 6
    Info (12023): Found entity 2: decoder3_8_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder3_8.sv Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file decoder2_4.sv
    Info (12023): Found entity 1: decoder2_4 File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder2_4.sv Line: 6
    Info (12023): Found entity 2: decoder2_4_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/decoder2_4.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/datamem.sv Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file cpu_single.sv
    Info (12023): Found entity 1: CPU_single File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file and_64_bit.sv
    Info (12023): Found entity 1: and_64_bit File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv Line: 6
    Info (12023): Found entity 2: and_64_bit_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/and_64_bit.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/alustim.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file alu_pass_add_sub.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv Line: 17
    Info (12023): Found entity 2: ALUmini File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU.sv Line: 90
Info (12021): Found 2 design units, including 2 entities, in source file adder64_bit.sv
    Info (12023): Found entity 1: adder64_bit File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv Line: 8
    Info (12023): Found entity 2: adder64_bit_testbench File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv Line: 71
Info (12021): Found 2 design units, including 2 entities, in source file adder_4_pc.sv
    Info (12023): Found entity 1: adder_4_pc File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv Line: 3
    Info (12023): Found entity 2: adder_4_pc_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/D_FF.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file reg2locmux.sv
    Info (12023): Found entity 1: reg2locMux File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/reg2locMux.sv Line: 4
    Info (12023): Found entity 2: reg2locMux_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/reg2locMux.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file alu_control_unit.sv
    Info (12023): Found entity 1: ALU_control_Unit File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/ALU_control_unit.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file cpu_control.sv
    Info (12023): Found entity 1: CPU_control File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_control.sv Line: 9
    Info (12023): Found entity 2: CPU_control_tb File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_control.sv Line: 280
Info (12127): Elaborating entity "CPU_single" for the top level hierarchy
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv Line: 110
Info (12128): Elaborating entity "sign_extender" for hierarchy "programCounter:pc|sign_extender:condBranch" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 27
Info (12128): Elaborating entity "sign_extender" for hierarchy "programCounter:pc|sign_extender:uncondBranch" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 29
Info (12128): Elaborating entity "mux64x2_1" for hierarchy "programCounter:pc|mux64x2_1:branchType" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 33
Info (12128): Elaborating entity "mux2_1" for hierarchy "programCounter:pc|mux64x2_1:branchType|mux2_1:muxy[0].miniboi" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv Line: 26
Info (12128): Elaborating entity "shifter" for hierarchy "programCounter:pc|shifter:leftShift2" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 39
Info (12128): Elaborating entity "adder_4_pc" for hierarchy "programCounter:pc|adder_4_pc:add4" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 46
Info (12128): Elaborating entity "fullAdder" for hierarchy "programCounter:pc|adder_4_pc:add4|fullAdder:fA" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder_4_pc.sv Line: 19
Info (12128): Elaborating entity "adder64_bit" for hierarchy "programCounter:pc|adder64_bit:branchAdd" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/programCounter.sv Line: 48
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:insts" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv Line: 113
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv Line: 24
Error (10054): Verilog HDL File I/O error at instructmem.sv(42): can't open Verilog Design File "../benchmarks/test01_AddiB.arm" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv Line: 42
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/instructmem.sv Line: 43
Error (12152): Can't elaborate user hierarchy "instructmem:insts" File: C:/Users/Gerin/Documents/GitHub/EE469_Labs/CPU_single.sv Line: 113
Info (144001): Generated suppressed messages file C:/Users/Gerin/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4761 megabytes
    Error: Processing ended: Fri Nov 18 22:42:16 2022
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Gerin/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg.


