#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x56539ab835a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
v0x56539abb77b0_0 .var/i "__vunit_check_count", 31 0;
v0x56539abecce0_0 .var/str "__vunit_current_test";
v0x56539abed060_0 .var/i "__vunit_fail_count", 31 0;
v0x56539abed470_0 .var/i "__vunit_test_done", 31 0;
S_0x56539ab8ba20 .scope autotask, "__vunit_print_summary" "__vunit_print_summary" 3 48, 3 48 0, S_0x56539ab835a0;
 .timescale 0 0;
TD_$unit.__vunit_print_summary ;
    %vpi_call/w 3 49 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 51 "$display", "                     TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 52 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 53 "$display", "  Total Checks : %0d", v0x56539abb77b0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "  Failures     : %0d", v0x56539abed060_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "------------------------------------------------------------" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 57 "$display", "  RESULT: *** PASSED ***" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 59 "$display", "  RESULT: *** FAILED ***" {0 0 0};
T_0.1 ;
    %vpi_call/w 3 61 "$display", "============================================================" {0 0 0};
    %vpi_call/w 3 62 "$display", "\000" {0 0 0};
    %end;
S_0x56539ab94f90 .scope autotask, "__vunit_write_result" "__vunit_write_result" 3 35, 3 35 0, S_0x56539ab835a0;
 .timescale 0 0;
v0x56539abc3e00_0 .var/i "failed", 31 0;
v0x56539abb7450_0 .var/i "fd", 31 0;
TD_$unit.__vunit_write_result ;
    %vpi_func 3 37 "$fopen" 32, "vunit_exit_code.txt", "w" {0 0 0};
    %store/vec4 v0x56539abb7450_0, 0, 32;
    %load/vec4 v0x56539abb7450_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x56539abc3e00_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %vpi_call/w 3 39 "$fdisplay", v0x56539abb7450_0, "%0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 40 "$fclose", v0x56539abb7450_0 {0 0 0};
T_1.2 ;
    %end;
S_0x56539ab79aa0 .scope module, "async_fifo_prog_full_accuracy_tb" "async_fifo_prog_full_accuracy_tb" 4 13;
 .timescale -12 -12;
P_0x56539aba8390 .param/l "ADDR_WIDTH" 1 4 17, +C4<00000000000000000000000000000100>;
P_0x56539aba83d0 .param/l "DATA_WIDTH" 1 4 16, +C4<00000000000000000000000000001000>;
P_0x56539aba8410 .param/l "DEPTH" 1 4 18, +C4<00000000000000000000000000010000>;
v0x56539ac30d70_0 .net "empty_r0", 0 0, L_0x56539ac328e0;  1 drivers
v0x56539ac30e40_0 .net "empty_r4", 0 0, L_0x56539ac44840;  1 drivers
v0x56539ac30f10_0 .net "empty_r8", 0 0, L_0x56539ac468f0;  1 drivers
v0x56539ac31010_0 .net "full_r0", 0 0, L_0x56539ac442d0;  1 drivers
v0x56539ac310e0_0 .net "full_r4", 0 0, L_0x56539ac463b0;  1 drivers
v0x56539ac311d0_0 .net "full_r8", 0 0, L_0x56539ac482c0;  1 drivers
v0x56539ac312a0_0 .net "has_data_r0", 0 0, L_0x56539ac32bf0;  1 drivers
v0x56539ac31370_0 .net "has_data_r4", 0 0, L_0x56539ac44bc0;  1 drivers
v0x56539ac31440_0 .net "has_data_r8", 0 0, L_0x56539ac46c70;  1 drivers
v0x56539ac315a0_0 .net "prog_full_r0", 0 0, L_0x56539ac44030;  1 drivers
v0x56539ac31670_0 .net "prog_full_r4", 0 0, L_0x56539ac46110;  1 drivers
v0x56539ac31740_0 .net "prog_full_r8", 0 0, L_0x56539ac48020;  1 drivers
v0x56539ac31810_0 .var "rd_clk", 0 0;
v0x56539ac318b0_0 .net "rd_data_r0", 7 0, v0x56539ac23f40_0;  1 drivers
v0x56539ac31980_0 .net "rd_data_r4", 7 0, v0x56539ac29880_0;  1 drivers
v0x56539ac31a50_0 .net "rd_data_r8", 7 0, v0x56539ac2f000_0;  1 drivers
v0x56539ac31b20_0 .var "rd_en_r0", 0 0;
v0x56539ac31bf0_0 .var "rd_en_r4", 0 0;
v0x56539ac31cc0_0 .var "rd_en_r8", 0 0;
v0x56539ac31d90_0 .var "rst", 0 0;
v0x56539ac31e30_0 .var "wr_clk", 0 0;
v0x56539ac31ed0_0 .var "wr_data_r0", 7 0;
v0x56539ac31fa0_0 .var "wr_data_r4", 7 0;
v0x56539ac32070_0 .var "wr_data_r8", 7 0;
v0x56539ac32140_0 .var "wr_en_r0", 0 0;
v0x56539ac32210_0 .var "wr_en_r4", 0 0;
v0x56539ac322e0_0 .var "wr_en_r8", 0 0;
S_0x56539ab94ac0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 145, 4 145 0, S_0x56539ab79aa0;
 .timescale -12 -12;
v0x56539aba7540_0 .var/2s "i", 31 0;
E_0x56539aaf55d0 .event posedge, v0x56539ac11140_0;
S_0x56539ab9d8e0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 4 340, 4 340 0, S_0x56539ab79aa0;
 .timescale -12 -12;
v0x56539ac0e9f0_0 .var/2s "i", 31 0;
S_0x56539ab830d0 .scope begin, "$unm_blk_50" "$unm_blk_50" 4 176, 4 176 0, S_0x56539ab79aa0;
 .timescale -12 -12;
v0x56539ac0ef50_0 .var/i "threshold", 31 0;
S_0x56539ab95460 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 190, 4 190 0, S_0x56539ab830d0;
 .timescale -12 -12;
v0x56539ac0eb70_0 .var/2s "i", 31 0;
S_0x56539ac0ec70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 216, 4 216 0, S_0x56539ab830d0;
 .timescale -12 -12;
v0x56539ac0ee70_0 .var/2s "i", 31 0;
S_0x56539ac0f050 .scope begin, "$unm_blk_65" "$unm_blk_65" 4 235, 4 235 0, S_0x56539ab79aa0;
 .timescale -12 -12;
v0x56539ac0f530_0 .var/i "threshold", 31 0;
S_0x56539ac0f230 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 4 249, 4 249 0, S_0x56539ac0f050;
 .timescale -12 -12;
v0x56539ac0f430_0 .var/2s "i", 31 0;
S_0x56539ac0f630 .scope begin, "$unm_blk_75" "$unm_blk_75" 4 280, 4 280 0, S_0x56539ab79aa0;
 .timescale -12 -12;
v0x56539ac0fe80_0 .var/i "threshold", 31 0;
S_0x56539ac0f860 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 294, 4 294 0, S_0x56539ac0f630;
 .timescale -12 -12;
v0x56539ac0fa60_0 .var/2s "i", 31 0;
S_0x56539ac0fb60 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 308, 4 308 0, S_0x56539ac0f630;
 .timescale -12 -12;
v0x56539ac0fd80_0 .var/2s "i", 31 0;
E_0x56539aaf70a0 .event posedge, v0x56539ac107a0_0;
S_0x56539ac0ff80 .scope module, "DUT_R0" "async_fifo_flags" 4 59, 5 12 0, S_0x56539ab79aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "prog_full";
    .port_info 6 /INPUT 1 "rd_clk";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 8 "rd_data";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "has_data";
P_0x56539aba9dd0 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x56539aba9e10 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x56539aba9e50 .param/l "DEPTH" 1 5 45, +C4<00000000000000000000000000010000>;
P_0x56539aba9e90 .param/str "RAM_TYPE" 1 5 46, "DISTRIBUTED";
P_0x56539aba9ed0 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000000000>;
L_0x56539abee480 .functor NOT 1, v0x56539ac24600_0, C4<0>, C4<0>, C4<0>;
L_0x56539ac433b0 .functor XOR 1, L_0x56539ac438f0, L_0x56539ac43990, C4<0>, C4<0>;
L_0x56539ac32ec0 .functor AND 1, L_0x56539ac43720, L_0x56539ac433b0, C4<1>, C4<1>;
L_0x56539ac43f90 .functor OR 1, v0x56539ac13920_0, v0x56539ac25210_0, C4<0>, C4<0>;
L_0x56539ac442d0 .functor BUFZ 1, L_0x56539ac43bc0, C4<0>, C4<0>, C4<0>;
L_0x7fa7f9d2e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac12060_0 .net/2u *"_ivl_10", 0 0, L_0x7fa7f9d2e018;  1 drivers
v0x56539ac12160_0 .net *"_ivl_14", 0 0, L_0x56539ac32ab0;  1 drivers
L_0x7fa7f9d2e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac12220_0 .net/2u *"_ivl_16", 0 0, L_0x7fa7f9d2e060;  1 drivers
v0x56539ac12310_0 .net *"_ivl_18", 0 0, L_0x56539abee480;  1 drivers
L_0x7fa7f9d2e0a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x56539ac123f0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa7f9d2e0a8;  1 drivers
L_0x7fa7f9d2e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac12520_0 .net/2u *"_ivl_26", 0 0, L_0x7fa7f9d2e0f0;  1 drivers
v0x56539ac12600_0 .net *"_ivl_28", 5 0, L_0x56539ac42f90;  1 drivers
v0x56539ac126e0_0 .net *"_ivl_30", 31 0, L_0x56539ac43130;  1 drivers
L_0x7fa7f9d2e138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac127c0_0 .net *"_ivl_33", 25 0, L_0x7fa7f9d2e138;  1 drivers
v0x56539ac128a0_0 .net *"_ivl_34", 31 0, L_0x56539ac43270;  1 drivers
v0x56539ac12980_0 .net *"_ivl_39", 3 0, L_0x56539ac43510;  1 drivers
v0x56539ac12a60_0 .net *"_ivl_41", 3 0, L_0x56539ac43630;  1 drivers
v0x56539ac12b40_0 .net *"_ivl_42", 0 0, L_0x56539ac43720;  1 drivers
v0x56539ac12c00_0 .net *"_ivl_45", 0 0, L_0x56539ac438f0;  1 drivers
v0x56539ac12ce0_0 .net *"_ivl_47", 0 0, L_0x56539ac43990;  1 drivers
v0x56539ac12dc0_0 .net *"_ivl_48", 0 0, L_0x56539ac433b0;  1 drivers
v0x56539ac12e80_0 .net *"_ivl_51", 0 0, L_0x56539ac32ec0;  1 drivers
L_0x7fa7f9d2e180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac12f40_0 .net/2u *"_ivl_52", 0 0, L_0x7fa7f9d2e180;  1 drivers
L_0x7fa7f9d2e1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac13020_0 .net/2u *"_ivl_54", 0 0, L_0x7fa7f9d2e1c8;  1 drivers
v0x56539ac13100_0 .net *"_ivl_58", 31 0, L_0x56539ac43d50;  1 drivers
L_0x7fa7f9d2e210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac131e0_0 .net *"_ivl_61", 25 0, L_0x7fa7f9d2e210;  1 drivers
L_0x7fa7f9d2e258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac132c0_0 .net/2u *"_ivl_62", 31 0, L_0x7fa7f9d2e258;  1 drivers
v0x56539ac133a0_0 .net *"_ivl_64", 0 0, L_0x56539ac43a30;  1 drivers
L_0x7fa7f9d2e2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac13460_0 .net/2u *"_ivl_66", 0 0, L_0x7fa7f9d2e2a0;  1 drivers
v0x56539ac13540_0 .net *"_ivl_68", 0 0, L_0x56539ac43f90;  1 drivers
v0x56539ac13620_0 .net *"_ivl_8", 0 0, L_0x56539ac327e0;  1 drivers
v0x56539ac136e0_0 .net "empty", 0 0, L_0x56539ac328e0;  alias, 1 drivers
v0x56539ac137a0_0 .net "full", 0 0, L_0x56539ac442d0;  alias, 1 drivers
v0x56539ac13860_0 .net "full_i", 0 0, L_0x56539ac43bc0;  1 drivers
v0x56539ac13920_0 .var "full_reg", 0 0;
v0x56539ac139e0_0 .net "has_data", 0 0, L_0x56539ac32bf0;  alias, 1 drivers
v0x56539ac13aa0_0 .net "occup", 4 0, L_0x56539ac32e20;  1 drivers
v0x56539ac13b80_0 .net "prog_full", 0 0, L_0x56539ac44030;  alias, 1 drivers
v0x56539ac13c40 .array "ram", 15 0, 7 0;
v0x56539ac23ea0_0 .net "rd_clk", 0 0, v0x56539ac31810_0;  1 drivers
v0x56539ac23f40_0 .var "rd_data", 7 0;
v0x56539ac24000_0 .net "rd_en", 0 0, v0x56539ac31b20_0;  1 drivers
v0x56539ac240c0_0 .var "rd_ptr", 4 0;
v0x56539ac241a0_0 .net "rd_ptr_dec", 4 0, L_0x56539ac326b0;  1 drivers
v0x56539ac24280_0 .net "rd_ptr_gray", 4 0, L_0x56539ac324b0;  1 drivers
v0x56539ac24360_0 .var "rd_ptr_s1", 4 0;
v0x56539ac24440_0 .var "rd_ptr_s2", 4 0;
v0x56539ac24520_0 .var "rd_ptr_sync", 4 0;
v0x56539ac24600_0 .var "rd_rst", 0 0;
v0x56539ac246c0_0 .var "rd_rst_cnt", 2 0;
v0x56539ac247a0_0 .net "rst", 0 0, v0x56539ac31d90_0;  1 drivers
v0x56539ac24840_0 .net "rst_sr", 0 0, v0x56539ac10960_0;  1 drivers
v0x56539ac24910_0 .net "rst_sw", 0 0, v0x56539ac11330_0;  1 drivers
v0x56539ac249e0_0 .net "space", 5 0, L_0x56539ac43420;  1 drivers
v0x56539ac24a80_0 .net "wr_clk", 0 0, v0x56539ac31e30_0;  1 drivers
v0x56539ac24b50_0 .net "wr_data", 7 0, v0x56539ac31ed0_0;  1 drivers
v0x56539ac24c10_0 .net "wr_en", 0 0, v0x56539ac32140_0;  1 drivers
v0x56539ac24cd0_0 .var "wr_ptr", 4 0;
v0x56539ac24db0_0 .net "wr_ptr_dec", 4 0, L_0x56539ac325b0;  1 drivers
v0x56539ac24e90_0 .net "wr_ptr_gray", 4 0, L_0x56539ac323b0;  1 drivers
v0x56539ac24f70_0 .var "wr_ptr_s1", 4 0;
v0x56539ac25050_0 .var "wr_ptr_s2", 4 0;
v0x56539ac25130_0 .var "wr_ptr_sync", 4 0;
v0x56539ac25210_0 .var "wr_rst", 0 0;
v0x56539ac252d0_0 .var "wr_rst_cnt", 2 0;
L_0x56539ac323b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.binary2gray, 5, v0x56539ac24cd0_0 (v0x56539ac11ac0_0) S_0x56539ac11720;
L_0x56539ac324b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.binary2gray, 5, v0x56539ac240c0_0 (v0x56539ac11ac0_0) S_0x56539ac11720;
L_0x56539ac325b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.gray2binary, 5, v0x56539ac25050_0 (v0x56539ac11f70_0) S_0x56539ac11bb0;
L_0x56539ac326b0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R0.gray2binary, 5, v0x56539ac24440_0 (v0x56539ac11f70_0) S_0x56539ac11bb0;
L_0x56539ac327e0 .cmp/eq 5, v0x56539ac240c0_0, v0x56539ac25130_0;
L_0x56539ac328e0 .functor MUXZ 1, v0x56539ac24600_0, L_0x7fa7f9d2e018, L_0x56539ac327e0, C4<>;
L_0x56539ac32ab0 .cmp/eq 5, v0x56539ac240c0_0, v0x56539ac25130_0;
L_0x56539ac32bf0 .functor MUXZ 1, L_0x56539abee480, L_0x7fa7f9d2e060, L_0x56539ac32ab0, C4<>;
L_0x56539ac32e20 .arith/sub 5, v0x56539ac24cd0_0, v0x56539ac24520_0;
L_0x56539ac42f90 .concat [ 5 1 0 0], L_0x56539ac32e20, L_0x7fa7f9d2e0f0;
L_0x56539ac43130 .concat [ 6 26 0 0], L_0x56539ac42f90, L_0x7fa7f9d2e138;
L_0x56539ac43270 .arith/sub 32, L_0x7fa7f9d2e0a8, L_0x56539ac43130;
L_0x56539ac43420 .part L_0x56539ac43270, 0, 6;
L_0x56539ac43510 .part v0x56539ac24cd0_0, 0, 4;
L_0x56539ac43630 .part v0x56539ac24520_0, 0, 4;
L_0x56539ac43720 .cmp/eq 4, L_0x56539ac43510, L_0x56539ac43630;
L_0x56539ac438f0 .part v0x56539ac24cd0_0, 4, 1;
L_0x56539ac43990 .part v0x56539ac24520_0, 4, 1;
L_0x56539ac43bc0 .functor MUXZ 1, L_0x7fa7f9d2e1c8, L_0x7fa7f9d2e180, L_0x56539ac32ec0, C4<>;
L_0x56539ac43d50 .concat [ 6 26 0 0], L_0x56539ac43420, L_0x7fa7f9d2e210;
L_0x56539ac43a30 .cmp/ge 32, L_0x7fa7f9d2e258, L_0x56539ac43d50;
L_0x56539ac44030 .functor MUXZ 1, L_0x56539ac43f90, L_0x7fa7f9d2e2a0, L_0x56539ac43a30, C4<>;
S_0x56539ac103a0 .scope module, "SYNC_RR" "sync_reg" 5 40, 6 7 0, S_0x56539ac0ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56539abdb610 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56539abdb650 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56539ac107a0_0 .net "clk", 0 0, v0x56539ac31810_0;  alias, 1 drivers
v0x56539ac10880_0 .net "din", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac10960_0 .var "dout", 0 0;
v0x56539ac10a50_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac10b20_0 .var "sync_r1", 0 0;
v0x56539ac10c30_0 .var "sync_r2", 0 0;
E_0x56539aaf6b10 .event posedge, v0x56539ac10880_0, v0x56539ac107a0_0;
S_0x56539ac10d90 .scope module, "SYNC_WR" "sync_reg" 5 34, 6 7 0, S_0x56539ac0ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56539ac105f0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56539ac10630 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56539ac11140_0 .net "clk", 0 0, v0x56539ac31e30_0;  alias, 1 drivers
v0x56539ac11220_0 .net "din", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac11330_0 .var "dout", 0 0;
v0x56539ac113f0_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac11490_0 .var "sync_r1", 0 0;
v0x56539ac115c0_0 .var "sync_r2", 0 0;
E_0x56539aaf7b00 .event posedge, v0x56539ac10880_0, v0x56539ac11140_0;
S_0x56539ac11720 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 79, 5 79 0, S_0x56539ac0ff80;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x56539ac11720
v0x56539ac119e0_0 .var/i "i", 31 0;
v0x56539ac11ac0_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R0.binary2gray ;
    %load/vec4 v0x56539ac11ac0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac119e0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x56539ac119e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x56539ac11ac0_0;
    %load/vec4 v0x56539ac119e0_0;
    %part/s 1;
    %load/vec4 v0x56539ac11ac0_0;
    %load/vec4 v0x56539ac119e0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x56539ac119e0_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x56539ac119e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539ac119e0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x56539ac11bb0 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 89, 5 89 0, S_0x56539ac0ff80;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x56539ac11bb0
v0x56539ac11e90_0 .var/i "i", 31 0;
v0x56539ac11f70_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R0.gray2binary ;
    %load/vec4 v0x56539ac11f70_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56539ac11e90_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x56539ac11e90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x56539ac11f70_0;
    %load/vec4 v0x56539ac11e90_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x56539ac11e90_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x56539ac11e90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x56539ac11e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56539ac11e90_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x56539ac25570 .scope module, "DUT_R4" "async_fifo_flags" 4 78, 5 12 0, S_0x56539ab79aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "prog_full";
    .port_info 6 /INPUT 1 "rd_clk";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 8 "rd_data";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "has_data";
P_0x56539ac25700 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x56539ac25740 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x56539ac25780 .param/l "DEPTH" 1 5 45, +C4<00000000000000000000000000010000>;
P_0x56539ac257c0 .param/str "RAM_TYPE" 1 5 46, "DISTRIBUTED";
P_0x56539ac25800 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000000100>;
L_0x56539ac44b00 .functor NOT 1, v0x56539ac29f60_0, C4<0>, C4<0>, C4<0>;
L_0x56539ac45320 .functor XOR 1, L_0x56539ac457e0, L_0x56539ac45910, C4<0>, C4<0>;
L_0x56539ac44e90 .functor AND 1, L_0x56539ac45610, L_0x56539ac45320, C4<1>, C4<1>;
L_0x56539ac46070 .functor OR 1, v0x56539ac291d0_0, v0x56539ac2ab30_0, C4<0>, C4<0>;
L_0x56539ac463b0 .functor BUFZ 1, L_0x56539ac45c50, C4<0>, C4<0>, C4<0>;
L_0x7fa7f9d2e2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac27800_0 .net/2u *"_ivl_10", 0 0, L_0x7fa7f9d2e2e8;  1 drivers
v0x56539ac27900_0 .net *"_ivl_14", 0 0, L_0x56539ac44a10;  1 drivers
L_0x7fa7f9d2e330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac279c0_0 .net/2u *"_ivl_16", 0 0, L_0x7fa7f9d2e330;  1 drivers
v0x56539ac27ab0_0 .net *"_ivl_18", 0 0, L_0x56539ac44b00;  1 drivers
L_0x7fa7f9d2e378 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x56539ac27b90_0 .net/2u *"_ivl_24", 31 0, L_0x7fa7f9d2e378;  1 drivers
L_0x7fa7f9d2e3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac27cc0_0 .net/2u *"_ivl_26", 0 0, L_0x7fa7f9d2e3c0;  1 drivers
v0x56539ac27da0_0 .net *"_ivl_28", 5 0, L_0x56539ac44f50;  1 drivers
v0x56539ac27e80_0 .net *"_ivl_30", 31 0, L_0x56539ac450f0;  1 drivers
L_0x7fa7f9d2e408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac27f60_0 .net *"_ivl_33", 25 0, L_0x7fa7f9d2e408;  1 drivers
v0x56539ac28040_0 .net *"_ivl_34", 31 0, L_0x56539ac451e0;  1 drivers
v0x56539ac28120_0 .net *"_ivl_39", 3 0, L_0x56539ac45480;  1 drivers
v0x56539ac28200_0 .net *"_ivl_41", 3 0, L_0x56539ac45520;  1 drivers
v0x56539ac282e0_0 .net *"_ivl_42", 0 0, L_0x56539ac45610;  1 drivers
v0x56539ac283a0_0 .net *"_ivl_45", 0 0, L_0x56539ac457e0;  1 drivers
v0x56539ac28480_0 .net *"_ivl_47", 0 0, L_0x56539ac45910;  1 drivers
v0x56539ac28560_0 .net *"_ivl_48", 0 0, L_0x56539ac45320;  1 drivers
v0x56539ac28620_0 .net *"_ivl_51", 0 0, L_0x56539ac44e90;  1 drivers
L_0x7fa7f9d2e450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac287f0_0 .net/2u *"_ivl_52", 0 0, L_0x7fa7f9d2e450;  1 drivers
L_0x7fa7f9d2e498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac288d0_0 .net/2u *"_ivl_54", 0 0, L_0x7fa7f9d2e498;  1 drivers
v0x56539ac289b0_0 .net *"_ivl_58", 31 0, L_0x56539ac45de0;  1 drivers
L_0x7fa7f9d2e4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac28a90_0 .net *"_ivl_61", 25 0, L_0x7fa7f9d2e4e0;  1 drivers
L_0x7fa7f9d2e528 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56539ac28b70_0 .net/2u *"_ivl_62", 31 0, L_0x7fa7f9d2e528;  1 drivers
v0x56539ac28c50_0 .net *"_ivl_64", 0 0, L_0x56539ac459b0;  1 drivers
L_0x7fa7f9d2e570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac28d10_0 .net/2u *"_ivl_66", 0 0, L_0x7fa7f9d2e570;  1 drivers
v0x56539ac28df0_0 .net *"_ivl_68", 0 0, L_0x56539ac46070;  1 drivers
v0x56539ac28ed0_0 .net *"_ivl_8", 0 0, L_0x56539ac446f0;  1 drivers
v0x56539ac28f90_0 .net "empty", 0 0, L_0x56539ac44840;  alias, 1 drivers
v0x56539ac29050_0 .net "full", 0 0, L_0x56539ac463b0;  alias, 1 drivers
v0x56539ac29110_0 .net "full_i", 0 0, L_0x56539ac45c50;  1 drivers
v0x56539ac291d0_0 .var "full_reg", 0 0;
v0x56539ac29290_0 .net "has_data", 0 0, L_0x56539ac44bc0;  alias, 1 drivers
v0x56539ac29350_0 .net "occup", 4 0, L_0x56539ac44df0;  1 drivers
v0x56539ac29430_0 .net "prog_full", 0 0, L_0x56539ac46110;  alias, 1 drivers
v0x56539ac29700 .array "ram", 15 0, 7 0;
v0x56539ac297e0_0 .net "rd_clk", 0 0, v0x56539ac31810_0;  alias, 1 drivers
v0x56539ac29880_0 .var "rd_data", 7 0;
v0x56539ac29960_0 .net "rd_en", 0 0, v0x56539ac31bf0_0;  1 drivers
v0x56539ac29a20_0 .var "rd_ptr", 4 0;
v0x56539ac29b00_0 .net "rd_ptr_dec", 4 0, L_0x56539ac445c0;  1 drivers
v0x56539ac29be0_0 .net "rd_ptr_gray", 4 0, L_0x56539ac44480;  1 drivers
v0x56539ac29cc0_0 .var "rd_ptr_s1", 4 0;
v0x56539ac29da0_0 .var "rd_ptr_s2", 4 0;
v0x56539ac29e80_0 .var "rd_ptr_sync", 4 0;
v0x56539ac29f60_0 .var "rd_rst", 0 0;
v0x56539ac2a020_0 .var "rd_rst_cnt", 2 0;
v0x56539ac2a100_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac2a1a0_0 .net "rst_sr", 0 0, v0x56539ac26090_0;  1 drivers
v0x56539ac2a240_0 .net "rst_sw", 0 0, v0x56539ac269c0_0;  1 drivers
v0x56539ac2a310_0 .net "space", 5 0, L_0x56539ac45390;  1 drivers
v0x56539ac2a3b0_0 .net "wr_clk", 0 0, v0x56539ac31e30_0;  alias, 1 drivers
v0x56539ac2a450_0 .net "wr_data", 7 0, v0x56539ac31fa0_0;  1 drivers
v0x56539ac2a530_0 .net "wr_en", 0 0, v0x56539ac32210_0;  1 drivers
v0x56539ac2a5f0_0 .var "wr_ptr", 4 0;
v0x56539ac2a6d0_0 .net "wr_ptr_dec", 4 0, L_0x56539ac44520;  1 drivers
v0x56539ac2a7b0_0 .net "wr_ptr_gray", 4 0, L_0x56539ac443e0;  1 drivers
v0x56539ac2a890_0 .var "wr_ptr_s1", 4 0;
v0x56539ac2a970_0 .var "wr_ptr_s2", 4 0;
v0x56539ac2aa50_0 .var "wr_ptr_sync", 4 0;
v0x56539ac2ab30_0 .var "wr_rst", 0 0;
v0x56539ac2abf0_0 .var "wr_rst_cnt", 2 0;
L_0x56539ac443e0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.binary2gray, 5, v0x56539ac2a5f0_0 (v0x56539ac27260_0) S_0x56539ac26ec0;
L_0x56539ac44480 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.binary2gray, 5, v0x56539ac29a20_0 (v0x56539ac27260_0) S_0x56539ac26ec0;
L_0x56539ac44520 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.gray2binary, 5, v0x56539ac2a970_0 (v0x56539ac27710_0) S_0x56539ac27350;
L_0x56539ac445c0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R4.gray2binary, 5, v0x56539ac29da0_0 (v0x56539ac27710_0) S_0x56539ac27350;
L_0x56539ac446f0 .cmp/eq 5, v0x56539ac29a20_0, v0x56539ac2aa50_0;
L_0x56539ac44840 .functor MUXZ 1, v0x56539ac29f60_0, L_0x7fa7f9d2e2e8, L_0x56539ac446f0, C4<>;
L_0x56539ac44a10 .cmp/eq 5, v0x56539ac29a20_0, v0x56539ac2aa50_0;
L_0x56539ac44bc0 .functor MUXZ 1, L_0x56539ac44b00, L_0x7fa7f9d2e330, L_0x56539ac44a10, C4<>;
L_0x56539ac44df0 .arith/sub 5, v0x56539ac2a5f0_0, v0x56539ac29e80_0;
L_0x56539ac44f50 .concat [ 5 1 0 0], L_0x56539ac44df0, L_0x7fa7f9d2e3c0;
L_0x56539ac450f0 .concat [ 6 26 0 0], L_0x56539ac44f50, L_0x7fa7f9d2e408;
L_0x56539ac451e0 .arith/sub 32, L_0x7fa7f9d2e378, L_0x56539ac450f0;
L_0x56539ac45390 .part L_0x56539ac451e0, 0, 6;
L_0x56539ac45480 .part v0x56539ac2a5f0_0, 0, 4;
L_0x56539ac45520 .part v0x56539ac29e80_0, 0, 4;
L_0x56539ac45610 .cmp/eq 4, L_0x56539ac45480, L_0x56539ac45520;
L_0x56539ac457e0 .part v0x56539ac2a5f0_0, 4, 1;
L_0x56539ac45910 .part v0x56539ac29e80_0, 4, 1;
L_0x56539ac45c50 .functor MUXZ 1, L_0x7fa7f9d2e498, L_0x7fa7f9d2e450, L_0x56539ac44e90, C4<>;
L_0x56539ac45de0 .concat [ 6 26 0 0], L_0x56539ac45390, L_0x7fa7f9d2e4e0;
L_0x56539ac459b0 .cmp/ge 32, L_0x7fa7f9d2e528, L_0x56539ac45de0;
L_0x56539ac46110 .functor MUXZ 1, L_0x56539ac46070, L_0x7fa7f9d2e570, L_0x56539ac459b0, C4<>;
S_0x56539ac25b50 .scope module, "SYNC_RR" "sync_reg" 5 40, 6 7 0, S_0x56539ac25570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56539ac258a0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56539ac258e0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56539ac25ec0_0 .net "clk", 0 0, v0x56539ac31810_0;  alias, 1 drivers
v0x56539ac25fd0_0 .net "din", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac26090_0 .var "dout", 0 0;
v0x56539ac26150_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac261f0_0 .var "sync_r1", 0 0;
v0x56539ac26320_0 .var "sync_r2", 0 0;
S_0x56539ac26480 .scope module, "SYNC_WR" "sync_reg" 5 34, 6 7 0, S_0x56539ac25570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56539ac25d50 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56539ac25d90 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56539ac26810_0 .net "clk", 0 0, v0x56539ac31e30_0;  alias, 1 drivers
v0x56539ac26900_0 .net "din", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac269c0_0 .var "dout", 0 0;
v0x56539ac26a80_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac26c30_0 .var "sync_r1", 0 0;
v0x56539ac26d60_0 .var "sync_r2", 0 0;
S_0x56539ac26ec0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 79, 5 79 0, S_0x56539ac25570;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x56539ac26ec0
v0x56539ac27180_0 .var/i "i", 31 0;
v0x56539ac27260_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R4.binary2gray ;
    %load/vec4 v0x56539ac27260_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac27180_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x56539ac27180_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x56539ac27260_0;
    %load/vec4 v0x56539ac27180_0;
    %part/s 1;
    %load/vec4 v0x56539ac27260_0;
    %load/vec4 v0x56539ac27180_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x56539ac27180_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x56539ac27180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539ac27180_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x56539ac27350 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 89, 5 89 0, S_0x56539ac25570;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x56539ac27350
v0x56539ac27630_0 .var/i "i", 31 0;
v0x56539ac27710_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R4.gray2binary ;
    %load/vec4 v0x56539ac27710_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56539ac27630_0, 0, 32;
T_5.12 ;
    %load/vec4 v0x56539ac27630_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x56539ac27710_0;
    %load/vec4 v0x56539ac27630_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x56539ac27630_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x56539ac27630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x56539ac27630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56539ac27630_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x56539ac2ae90 .scope module, "DUT_R8" "async_fifo_flags" 4 97, 5 12 0, S_0x56539ab79aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "wr_clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /OUTPUT 1 "prog_full";
    .port_info 6 /INPUT 1 "rd_clk";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /OUTPUT 8 "rd_data";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "has_data";
P_0x56539ac2b020 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000000100>;
P_0x56539ac2b060 .param/l "DATA_WIDTH" 0 5 13, +C4<00000000000000000000000000001000>;
P_0x56539ac2b0a0 .param/l "DEPTH" 1 5 45, +C4<00000000000000000000000000010000>;
P_0x56539ac2b0e0 .param/str "RAM_TYPE" 1 5 46, "DISTRIBUTED";
P_0x56539ac2b120 .param/l "RESERVE" 0 5 15, +C4<00000000000000000000000000001000>;
L_0x56539ac46bb0 .functor NOT 1, v0x56539ac2f6e0_0, C4<0>, C4<0>, C4<0>;
L_0x56539ac473d0 .functor XOR 1, L_0x56539ac47890, L_0x56539ac47930, C4<0>, C4<0>;
L_0x56539ac46f40 .functor AND 1, L_0x56539ac476c0, L_0x56539ac473d0, C4<1>, C4<1>;
L_0x56539ac47f80 .functor OR 1, v0x56539ac2e950_0, v0x56539ac302b0_0, C4<0>, C4<0>;
L_0x56539ac482c0 .functor BUFZ 1, L_0x56539ac47b60, C4<0>, C4<0>, C4<0>;
L_0x7fa7f9d2e5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac2cef0_0 .net/2u *"_ivl_10", 0 0, L_0x7fa7f9d2e5b8;  1 drivers
v0x56539ac2cff0_0 .net *"_ivl_14", 0 0, L_0x56539ac46ac0;  1 drivers
L_0x7fa7f9d2e600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac2d0b0_0 .net/2u *"_ivl_16", 0 0, L_0x7fa7f9d2e600;  1 drivers
v0x56539ac2d1a0_0 .net *"_ivl_18", 0 0, L_0x56539ac46bb0;  1 drivers
L_0x7fa7f9d2e648 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x56539ac2d280_0 .net/2u *"_ivl_24", 31 0, L_0x7fa7f9d2e648;  1 drivers
L_0x7fa7f9d2e690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac2d3b0_0 .net/2u *"_ivl_26", 0 0, L_0x7fa7f9d2e690;  1 drivers
v0x56539ac2d490_0 .net *"_ivl_28", 5 0, L_0x56539ac47000;  1 drivers
v0x56539ac2d570_0 .net *"_ivl_30", 31 0, L_0x56539ac471a0;  1 drivers
L_0x7fa7f9d2e6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac2d650_0 .net *"_ivl_33", 25 0, L_0x7fa7f9d2e6d8;  1 drivers
v0x56539ac2d7c0_0 .net *"_ivl_34", 31 0, L_0x56539ac47290;  1 drivers
v0x56539ac2d8a0_0 .net *"_ivl_39", 3 0, L_0x56539ac47530;  1 drivers
v0x56539ac2d980_0 .net *"_ivl_41", 3 0, L_0x56539ac475d0;  1 drivers
v0x56539ac2da60_0 .net *"_ivl_42", 0 0, L_0x56539ac476c0;  1 drivers
v0x56539ac2db20_0 .net *"_ivl_45", 0 0, L_0x56539ac47890;  1 drivers
v0x56539ac2dc00_0 .net *"_ivl_47", 0 0, L_0x56539ac47930;  1 drivers
v0x56539ac2dce0_0 .net *"_ivl_48", 0 0, L_0x56539ac473d0;  1 drivers
v0x56539ac2dda0_0 .net *"_ivl_51", 0 0, L_0x56539ac46f40;  1 drivers
L_0x7fa7f9d2e720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac2df70_0 .net/2u *"_ivl_52", 0 0, L_0x7fa7f9d2e720;  1 drivers
L_0x7fa7f9d2e768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56539ac2e050_0 .net/2u *"_ivl_54", 0 0, L_0x7fa7f9d2e768;  1 drivers
v0x56539ac2e130_0 .net *"_ivl_58", 31 0, L_0x56539ac47cf0;  1 drivers
L_0x7fa7f9d2e7b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56539ac2e210_0 .net *"_ivl_61", 25 0, L_0x7fa7f9d2e7b0;  1 drivers
L_0x7fa7f9d2e7f8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x56539ac2e2f0_0 .net/2u *"_ivl_62", 31 0, L_0x7fa7f9d2e7f8;  1 drivers
v0x56539ac2e3d0_0 .net *"_ivl_64", 0 0, L_0x56539ac479d0;  1 drivers
L_0x7fa7f9d2e840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56539ac2e490_0 .net/2u *"_ivl_66", 0 0, L_0x7fa7f9d2e840;  1 drivers
v0x56539ac2e570_0 .net *"_ivl_68", 0 0, L_0x56539ac47f80;  1 drivers
v0x56539ac2e650_0 .net *"_ivl_8", 0 0, L_0x56539ac467a0;  1 drivers
v0x56539ac2e710_0 .net "empty", 0 0, L_0x56539ac468f0;  alias, 1 drivers
v0x56539ac2e7d0_0 .net "full", 0 0, L_0x56539ac482c0;  alias, 1 drivers
v0x56539ac2e890_0 .net "full_i", 0 0, L_0x56539ac47b60;  1 drivers
v0x56539ac2e950_0 .var "full_reg", 0 0;
v0x56539ac2ea10_0 .net "has_data", 0 0, L_0x56539ac46c70;  alias, 1 drivers
v0x56539ac2ead0_0 .net "occup", 4 0, L_0x56539ac46ea0;  1 drivers
v0x56539ac2ebb0_0 .net "prog_full", 0 0, L_0x56539ac48020;  alias, 1 drivers
v0x56539ac2ee80 .array "ram", 15 0, 7 0;
v0x56539ac2ef60_0 .net "rd_clk", 0 0, v0x56539ac31810_0;  alias, 1 drivers
v0x56539ac2f000_0 .var "rd_data", 7 0;
v0x56539ac2f0e0_0 .net "rd_en", 0 0, v0x56539ac31cc0_0;  1 drivers
v0x56539ac2f1a0_0 .var "rd_ptr", 4 0;
v0x56539ac2f280_0 .net "rd_ptr_dec", 4 0, L_0x56539ac466a0;  1 drivers
v0x56539ac2f360_0 .net "rd_ptr_gray", 4 0, L_0x56539ac46560;  1 drivers
v0x56539ac2f440_0 .var "rd_ptr_s1", 4 0;
v0x56539ac2f520_0 .var "rd_ptr_s2", 4 0;
v0x56539ac2f600_0 .var "rd_ptr_sync", 4 0;
v0x56539ac2f6e0_0 .var "rd_rst", 0 0;
v0x56539ac2f7a0_0 .var "rd_rst_cnt", 2 0;
v0x56539ac2f880_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac2f920_0 .net "rst_sr", 0 0, v0x56539ac2b890_0;  1 drivers
v0x56539ac2f9c0_0 .net "rst_sw", 0 0, v0x56539ac2c1e0_0;  1 drivers
v0x56539ac2fa90_0 .net "space", 5 0, L_0x56539ac47440;  1 drivers
v0x56539ac2fb30_0 .net "wr_clk", 0 0, v0x56539ac31e30_0;  alias, 1 drivers
v0x56539ac2fbd0_0 .net "wr_data", 7 0, v0x56539ac32070_0;  1 drivers
v0x56539ac2fcb0_0 .net "wr_en", 0 0, v0x56539ac322e0_0;  1 drivers
v0x56539ac2fd70_0 .var "wr_ptr", 4 0;
v0x56539ac2fe50_0 .net "wr_ptr_dec", 4 0, L_0x56539ac46600;  1 drivers
v0x56539ac2ff30_0 .net "wr_ptr_gray", 4 0, L_0x56539ac464c0;  1 drivers
v0x56539ac30010_0 .var "wr_ptr_s1", 4 0;
v0x56539ac300f0_0 .var "wr_ptr_s2", 4 0;
v0x56539ac301d0_0 .var "wr_ptr_sync", 4 0;
v0x56539ac302b0_0 .var "wr_rst", 0 0;
v0x56539ac30370_0 .var "wr_rst_cnt", 2 0;
L_0x56539ac464c0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.binary2gray, 5, v0x56539ac2fd70_0 (v0x56539ac2c950_0) S_0x56539ac2c5b0;
L_0x56539ac46560 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.binary2gray, 5, v0x56539ac2f1a0_0 (v0x56539ac2c950_0) S_0x56539ac2c5b0;
L_0x56539ac46600 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.gray2binary, 5, v0x56539ac300f0_0 (v0x56539ac2ce00_0) S_0x56539ac2ca40;
L_0x56539ac466a0 .ufunc/vec4 TD_async_fifo_prog_full_accuracy_tb.DUT_R8.gray2binary, 5, v0x56539ac2f520_0 (v0x56539ac2ce00_0) S_0x56539ac2ca40;
L_0x56539ac467a0 .cmp/eq 5, v0x56539ac2f1a0_0, v0x56539ac301d0_0;
L_0x56539ac468f0 .functor MUXZ 1, v0x56539ac2f6e0_0, L_0x7fa7f9d2e5b8, L_0x56539ac467a0, C4<>;
L_0x56539ac46ac0 .cmp/eq 5, v0x56539ac2f1a0_0, v0x56539ac301d0_0;
L_0x56539ac46c70 .functor MUXZ 1, L_0x56539ac46bb0, L_0x7fa7f9d2e600, L_0x56539ac46ac0, C4<>;
L_0x56539ac46ea0 .arith/sub 5, v0x56539ac2fd70_0, v0x56539ac2f600_0;
L_0x56539ac47000 .concat [ 5 1 0 0], L_0x56539ac46ea0, L_0x7fa7f9d2e690;
L_0x56539ac471a0 .concat [ 6 26 0 0], L_0x56539ac47000, L_0x7fa7f9d2e6d8;
L_0x56539ac47290 .arith/sub 32, L_0x7fa7f9d2e648, L_0x56539ac471a0;
L_0x56539ac47440 .part L_0x56539ac47290, 0, 6;
L_0x56539ac47530 .part v0x56539ac2fd70_0, 0, 4;
L_0x56539ac475d0 .part v0x56539ac2f600_0, 0, 4;
L_0x56539ac476c0 .cmp/eq 4, L_0x56539ac47530, L_0x56539ac475d0;
L_0x56539ac47890 .part v0x56539ac2fd70_0, 4, 1;
L_0x56539ac47930 .part v0x56539ac2f600_0, 4, 1;
L_0x56539ac47b60 .functor MUXZ 1, L_0x7fa7f9d2e768, L_0x7fa7f9d2e720, L_0x56539ac46f40, C4<>;
L_0x56539ac47cf0 .concat [ 6 26 0 0], L_0x56539ac47440, L_0x7fa7f9d2e7b0;
L_0x56539ac479d0 .cmp/ge 32, L_0x7fa7f9d2e7f8, L_0x56539ac47cf0;
L_0x56539ac48020 .functor MUXZ 1, L_0x56539ac47f80, L_0x7fa7f9d2e840, L_0x56539ac479d0, C4<>;
S_0x56539ac2b3e0 .scope module, "SYNC_RR" "sync_reg" 5 40, 6 7 0, S_0x56539ac2ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56539ac10fe0 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56539ac11020 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56539ac2b710_0 .net "clk", 0 0, v0x56539ac31810_0;  alias, 1 drivers
v0x56539ac2b7d0_0 .net "din", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac2b890_0 .var "dout", 0 0;
v0x56539ac2b980_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac2ba20_0 .var "sync_r1", 0 0;
v0x56539ac2bb00_0 .var "sync_r2", 0 0;
S_0x56539ac2bc60 .scope module, "SYNC_WR" "sync_reg" 5 34, 6 7 0, S_0x56539ac2ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
P_0x56539ac2be60 .param/l "RST_ST" 0 6 9, +C4<00000000000000000000000000000001>;
P_0x56539ac2bea0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000001>;
v0x56539ac2c080_0 .net "clk", 0 0, v0x56539ac31e30_0;  alias, 1 drivers
v0x56539ac2c120_0 .net "din", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac2c1e0_0 .var "dout", 0 0;
v0x56539ac2c2d0_0 .net "rst", 0 0, v0x56539ac31d90_0;  alias, 1 drivers
v0x56539ac2c370_0 .var "sync_r1", 0 0;
v0x56539ac2c450_0 .var "sync_r2", 0 0;
S_0x56539ac2c5b0 .scope function.vec4.s5, "binary2gray" "binary2gray" 5 79, 5 79 0, S_0x56539ac2ae90;
 .timescale 0 0;
; Variable binary2gray is vec4 return value of scope S_0x56539ac2c5b0
v0x56539ac2c870_0 .var/i "i", 31 0;
v0x56539ac2c950_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R8.binary2gray ;
    %load/vec4 v0x56539ac2c950_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac2c870_0, 0, 32;
T_6.14 ;
    %load/vec4 v0x56539ac2c870_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x56539ac2c950_0;
    %load/vec4 v0x56539ac2c870_0;
    %part/s 1;
    %load/vec4 v0x56539ac2c950_0;
    %load/vec4 v0x56539ac2c870_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x56539ac2c870_0;
    %ret/vec4 0, 4, 1; Assign to binary2gray (store_vec4_to_lval)
    %load/vec4 v0x56539ac2c870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539ac2c870_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x56539ac2ca40 .scope function.vec4.s5, "gray2binary" "gray2binary" 5 89, 5 89 0, S_0x56539ac2ae90;
 .timescale 0 0;
; Variable gray2binary is vec4 return value of scope S_0x56539ac2ca40
v0x56539ac2cd20_0 .var/i "i", 31 0;
v0x56539ac2ce00_0 .var "input_value", 4 0;
TD_async_fifo_prog_full_accuracy_tb.DUT_R8.gray2binary ;
    %load/vec4 v0x56539ac2ce00_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56539ac2cd20_0, 0, 32;
T_7.16 ;
    %load/vec4 v0x56539ac2cd20_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x56539ac2ce00_0;
    %load/vec4 v0x56539ac2cd20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %retload/vec4 0; Load gray2binary (draw_signal_vec4)
    %load/vec4 v0x56539ac2cd20_0;
    %part/s 1;
    %xor;
    %load/vec4 v0x56539ac2cd20_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %ret/vec4 0, 4, 1; Assign to gray2binary (store_vec4_to_lval)
    %load/vec4 v0x56539ac2cd20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x56539ac2cd20_0, 0, 32;
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x56539ac30610 .scope begin, "__vunit_watchdog_block" "__vunit_watchdog_block" 4 366, 4 366 0, S_0x56539ab79aa0;
 .timescale -12 -12;
S_0x56539ac307a0 .scope begin, "completion_thread" "completion_thread" 4 381, 4 381 0, S_0x56539ac30610;
 .timescale -12 -12;
E_0x56539aaf96d0 .event anyedge, v0x56539abed470_0;
S_0x56539ac30990 .scope begin, "timeout_thread" "timeout_thread" 4 368, 4 368 0, S_0x56539ac30610;
 .timescale -12 -12;
S_0x56539ac30b90 .scope autotask, "wait_reset_complete" "wait_reset_complete" 4 118, 4 118 0, S_0x56539ab79aa0;
 .timescale -12 -12;
TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete ;
T_8.18 ;
    %load/vec4 v0x56539ac25210_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.20, 8;
    %load/vec4 v0x56539ac24600_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.20;
    %jmp/0xz T_8.19, 8;
    %wait E_0x56539aaf55d0;
    %jmp T_8.18;
T_8.19 ;
    %pushi/vec4 5, 0, 32;
T_8.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.22, 5;
    %jmp/1 T_8.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_8.21;
T_8.22 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56539ab835a0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539abed470_0, 0, 32;
    %pushi/str "";
    %store/str v0x56539abecce0_0;
    %end;
    .thread T_9, $init;
    .scope S_0x56539ac10d90;
T_10 ;
    %wait E_0x56539aaf7b00;
    %load/vec4 v0x56539ac113f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac11490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac115c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac11330_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56539ac11220_0;
    %assign/vec4 v0x56539ac11490_0, 0;
    %load/vec4 v0x56539ac11490_0;
    %assign/vec4 v0x56539ac115c0_0, 0;
    %load/vec4 v0x56539ac115c0_0;
    %assign/vec4 v0x56539ac11330_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56539ac103a0;
T_11 ;
    %wait E_0x56539aaf6b10;
    %load/vec4 v0x56539ac10a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac10b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac10c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac10960_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56539ac10880_0;
    %assign/vec4 v0x56539ac10b20_0, 0;
    %load/vec4 v0x56539ac10b20_0;
    %assign/vec4 v0x56539ac10c30_0, 0;
    %load/vec4 v0x56539ac10c30_0;
    %assign/vec4 v0x56539ac10960_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56539ac0ff80;
T_12 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac24600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac24f70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac25050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac25130_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56539ac24e90_0;
    %assign/vec4 v0x56539ac24f70_0, 0;
    %load/vec4 v0x56539ac24f70_0;
    %assign/vec4 v0x56539ac25050_0, 0;
    %load/vec4 v0x56539ac24db0_0;
    %assign/vec4 v0x56539ac25130_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56539ac0ff80;
T_13 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac25210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac24360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac24440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac24520_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56539ac24280_0;
    %assign/vec4 v0x56539ac24360_0, 0;
    %load/vec4 v0x56539ac24360_0;
    %assign/vec4 v0x56539ac24440_0, 0;
    %load/vec4 v0x56539ac241a0_0;
    %assign/vec4 v0x56539ac24520_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56539ac0ff80;
T_14 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac25210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac13920_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac13920_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x56539ac0ff80;
T_15 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac24910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56539ac252d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac25210_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56539ac252d0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x56539ac252d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56539ac252d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac25210_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac25210_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56539ac0ff80;
T_16 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac25210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac24cd0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x56539ac24c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x56539ac13860_0;
    %nor/r;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x56539ac24cd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56539ac24cd0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56539ac0ff80;
T_17 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac24c10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x56539ac13860_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x56539ac24b50_0;
    %load/vec4 v0x56539ac24cd0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56539ac13c40, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56539ac0ff80;
T_18 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac24840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56539ac246c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac24600_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56539ac246c0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x56539ac246c0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56539ac246c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac24600_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac24600_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56539ac0ff80;
T_19 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac24600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac240c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x56539ac24000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.4, 9;
    %load/vec4 v0x56539ac136e0_0;
    %nor/r;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x56539ac240c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56539ac240c0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56539ac0ff80;
T_20 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac24000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x56539ac136e0_0;
    %nor/r;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x56539ac240c0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56539ac13c40, 4;
    %assign/vec4 v0x56539ac23f40_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56539ac26480;
T_21 ;
    %wait E_0x56539aaf7b00;
    %load/vec4 v0x56539ac26a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac26c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac26d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac269c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x56539ac26900_0;
    %assign/vec4 v0x56539ac26c30_0, 0;
    %load/vec4 v0x56539ac26c30_0;
    %assign/vec4 v0x56539ac26d60_0, 0;
    %load/vec4 v0x56539ac26d60_0;
    %assign/vec4 v0x56539ac269c0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x56539ac25b50;
T_22 ;
    %wait E_0x56539aaf6b10;
    %load/vec4 v0x56539ac26150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac261f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac26320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac26090_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x56539ac25fd0_0;
    %assign/vec4 v0x56539ac261f0_0, 0;
    %load/vec4 v0x56539ac261f0_0;
    %assign/vec4 v0x56539ac26320_0, 0;
    %load/vec4 v0x56539ac26320_0;
    %assign/vec4 v0x56539ac26090_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56539ac25570;
T_23 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac29f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2a890_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2a970_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2aa50_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56539ac2a7b0_0;
    %assign/vec4 v0x56539ac2a890_0, 0;
    %load/vec4 v0x56539ac2a890_0;
    %assign/vec4 v0x56539ac2a970_0, 0;
    %load/vec4 v0x56539ac2a6d0_0;
    %assign/vec4 v0x56539ac2aa50_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56539ac25570;
T_24 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac29cc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac29da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac29e80_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x56539ac29be0_0;
    %assign/vec4 v0x56539ac29cc0_0, 0;
    %load/vec4 v0x56539ac29cc0_0;
    %assign/vec4 v0x56539ac29da0_0, 0;
    %load/vec4 v0x56539ac29b00_0;
    %assign/vec4 v0x56539ac29e80_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56539ac25570;
T_25 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac291d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac291d0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56539ac25570;
T_26 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56539ac2abf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2ab30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x56539ac2abf0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x56539ac2abf0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56539ac2abf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2ab30_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac2ab30_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56539ac25570;
T_27 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2a5f0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x56539ac2a530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.4, 9;
    %load/vec4 v0x56539ac29110_0;
    %nor/r;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x56539ac2a5f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56539ac2a5f0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x56539ac25570;
T_28 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2a530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x56539ac29110_0;
    %nor/r;
    %and;
T_28.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x56539ac2a450_0;
    %load/vec4 v0x56539ac2a5f0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56539ac29700, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x56539ac25570;
T_29 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac2a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56539ac2a020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac29f60_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x56539ac2a020_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x56539ac2a020_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56539ac2a020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac29f60_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac29f60_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x56539ac25570;
T_30 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac29f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac29a20_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x56539ac29960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.4, 9;
    %load/vec4 v0x56539ac28f90_0;
    %nor/r;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x56539ac29a20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56539ac29a20_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x56539ac25570;
T_31 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac29960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x56539ac28f90_0;
    %nor/r;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x56539ac29a20_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56539ac29700, 4;
    %assign/vec4 v0x56539ac29880_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x56539ac2bc60;
T_32 ;
    %wait E_0x56539aaf7b00;
    %load/vec4 v0x56539ac2c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2c370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2c450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2c1e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x56539ac2c120_0;
    %assign/vec4 v0x56539ac2c370_0, 0;
    %load/vec4 v0x56539ac2c370_0;
    %assign/vec4 v0x56539ac2c450_0, 0;
    %load/vec4 v0x56539ac2c450_0;
    %assign/vec4 v0x56539ac2c1e0_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x56539ac2b3e0;
T_33 ;
    %wait E_0x56539aaf6b10;
    %load/vec4 v0x56539ac2b980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2ba20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2bb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2b890_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x56539ac2b7d0_0;
    %assign/vec4 v0x56539ac2ba20_0, 0;
    %load/vec4 v0x56539ac2ba20_0;
    %assign/vec4 v0x56539ac2bb00_0, 0;
    %load/vec4 v0x56539ac2bb00_0;
    %assign/vec4 v0x56539ac2b890_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x56539ac2ae90;
T_34 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac2f6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac30010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac300f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac301d0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x56539ac2ff30_0;
    %assign/vec4 v0x56539ac30010_0, 0;
    %load/vec4 v0x56539ac30010_0;
    %assign/vec4 v0x56539ac300f0_0, 0;
    %load/vec4 v0x56539ac2fe50_0;
    %assign/vec4 v0x56539ac301d0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x56539ac2ae90;
T_35 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac302b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2f440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2f520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2f600_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x56539ac2f360_0;
    %assign/vec4 v0x56539ac2f440_0, 0;
    %load/vec4 v0x56539ac2f440_0;
    %assign/vec4 v0x56539ac2f520_0, 0;
    %load/vec4 v0x56539ac2f280_0;
    %assign/vec4 v0x56539ac2f600_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x56539ac2ae90;
T_36 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac302b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2e950_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac2e950_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x56539ac2ae90;
T_37 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56539ac30370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac302b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x56539ac30370_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x56539ac30370_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56539ac30370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac302b0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac302b0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x56539ac2ae90;
T_38 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac302b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2fd70_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x56539ac2fcb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.4, 9;
    %load/vec4 v0x56539ac2e890_0;
    %nor/r;
    %and;
T_38.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x56539ac2fd70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56539ac2fd70_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x56539ac2ae90;
T_39 ;
    %wait E_0x56539aaf55d0;
    %load/vec4 v0x56539ac2fcb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x56539ac2e890_0;
    %nor/r;
    %and;
T_39.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x56539ac2fbd0_0;
    %load/vec4 v0x56539ac2fd70_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56539ac2ee80, 0, 4;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x56539ac2ae90;
T_40 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac2f920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56539ac2f7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2f6e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x56539ac2f7a0_0;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x56539ac2f7a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56539ac2f7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac2f6e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac2f6e0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x56539ac2ae90;
T_41 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac2f6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56539ac2f1a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x56539ac2f0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v0x56539ac2e710_0;
    %nor/r;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x56539ac2f1a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x56539ac2f1a0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x56539ac2ae90;
T_42 ;
    %wait E_0x56539aaf70a0;
    %load/vec4 v0x56539ac2f0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x56539ac2e710_0;
    %nor/r;
    %and;
T_42.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x56539ac2f1a0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x56539ac2ee80, 4;
    %assign/vec4 v0x56539ac2f000_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x56539ab79aa0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56539ac31e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56539ac31810_0, 0, 1;
    %end;
    .thread T_43, $init;
    .scope S_0x56539ab79aa0;
T_44 ;
    %delay 10000, 0;
    %load/vec4 v0x56539ac31e30_0;
    %nor/r;
    %assign/vec4 v0x56539ac31e30_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x56539ab79aa0;
T_45 ;
    %delay 10000, 0;
    %load/vec4 v0x56539ac31810_0;
    %nor/r;
    %assign/vec4 v0x56539ac31810_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x56539ab79aa0;
T_46 ;
    %vpi_call/w 4 113 "$dumpfile", "test_case_1.vcd" {0 0 0};
    %vpi_call/w 4 114 "$dumpvars" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x56539ab830d0;
T_47 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x56539ac0ef50_0, 0, 32;
    %end;
    .thread T_47, $init;
    .scope S_0x56539ac0f050;
T_48 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x56539ac0f530_0, 0, 32;
    %end;
    .thread T_48, $init;
    .scope S_0x56539ac0f630;
T_49 ;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x56539ac0fe80_0, 0, 32;
    %end;
    .thread T_49, $init;
    .scope S_0x56539ab79aa0;
T_50 ;
    %pushi/str "Reserve-0-Same-As-Full";
    %store/str v0x56539abecce0_0;
    %vpi_call/w 4 130 "$display", "\000" {0 0 0};
    %vpi_call/w 4 131 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 132 "$display", "  TEST CASE: %s", "Reserve-0-Same-As-Full" {0 0 0};
    %vpi_call/w 4 133 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 134 "$display", "\000" {0 0 0};
    %vpi_call/w 4 129 "$display", "Testing: RESERVE=0 - prog_full should equal full" {0 0 0};
    %vpi_call/w 4 130 "$display", "  FIFO depth: %0d, threshold: %0d", P_0x56539aba8410, P_0x56539aba8410 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac322e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31cc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.1, 5;
    %jmp/1 T_50.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.0;
T_50.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %alloc S_0x56539ac30b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x56539ac30b90;
    %join;
    %free S_0x56539ac30b90;
    %fork t_1, S_0x56539ab94ac0;
    %jmp t_0;
    .scope S_0x56539ab94ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539aba7540_0, 0, 32;
T_50.2 ;
    %load/vec4 v0x56539aba7540_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_50.3, 5;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32140_0, 0;
    %load/vec4 v0x56539aba7540_0;
    %pad/s 8;
    %assign/vec4 v0x56539ac31ed0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32140_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539aba7540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539aba7540_0, 0, 32;
    %jmp T_50.2;
T_50.3 ;
    %end;
    .scope S_0x56539ab79aa0;
t_0 %join;
    %pushi/vec4 5, 0, 32;
T_50.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.5, 5;
    %jmp/1 T_50.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.4;
T_50.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 154 "$display", "  After %0d writes: full=%b, prog_full=%b", 32'sb00000000000000000000000000001111, v0x56539ac31010_0, v0x56539ac315a0_0 {0 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31010_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.6, 6;
    %vpi_call/w 4 159 "$display", "\000" {0 0 0};
    %vpi_call/w 4 160 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 161 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010011011 {0 0 0};
    %vpi_call/w 4 162 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31010_0, v0x56539ac31010_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 165 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.6 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac315a0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.8, 6;
    %vpi_call/w 4 160 "$display", "\000" {0 0 0};
    %vpi_call/w 4 161 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 162 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010011100 {0 0 0};
    %vpi_call/w 4 163 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 164 "$display", "  Expected: %0d (0x%0h)", v0x56539ac315a0_0, v0x56539ac315a0_0 {0 0 0};
    %vpi_call/w 4 165 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 166 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.8 ;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32140_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x56539ac31ed0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32140_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.11, 5;
    %jmp/1 T_50.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.10;
T_50.11 ;
    %pop/vec4 1;
    %vpi_call/w 4 166 "$display", "  After %0d writes: full=%b, prog_full=%b", P_0x56539aba8410, v0x56539ac31010_0, v0x56539ac315a0_0 {0 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31010_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.12, 6;
    %vpi_call/w 4 171 "$display", "\000" {0 0 0};
    %vpi_call/w 4 172 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 173 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010100111 {0 0 0};
    %vpi_call/w 4 174 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31010_0, v0x56539ac31010_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 177 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.12 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac315a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.14, 6;
    %vpi_call/w 4 172 "$display", "\000" {0 0 0};
    %vpi_call/w 4 173 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 174 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000010101000 {0 0 0};
    %vpi_call/w 4 175 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 176 "$display", "  Expected: %0d (0x%0h)", v0x56539ac315a0_0, v0x56539ac315a0_0 {0 0 0};
    %vpi_call/w 4 177 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 178 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.14 ;
    %vpi_call/w 4 170 "$display", "  PASS: RESERVE=0 - prog_full equals full" {0 0 0};
    %pushi/str "Reserve-4-Threshold";
    %store/str v0x56539abecce0_0;
    %vpi_call/w 4 178 "$display", "\000" {0 0 0};
    %vpi_call/w 4 179 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 180 "$display", "  TEST CASE: %s", "Reserve-4-Threshold" {0 0 0};
    %vpi_call/w 4 181 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 182 "$display", "\000" {0 0 0};
    %fork t_3, S_0x56539ab830d0;
    %jmp t_2;
    .scope S_0x56539ab830d0;
t_3 ;
    %vpi_call/w 4 179 "$display", "Testing: RESERVE=4 - prog_full at %0d entries", v0x56539ac0ef50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31bf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.17, 5;
    %jmp/1 T_50.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.16;
T_50.17 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %alloc S_0x56539ac30b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x56539ac30b90;
    %join;
    %free S_0x56539ac30b90;
    %fork t_5, S_0x56539ab95460;
    %jmp t_4;
    .scope S_0x56539ab95460;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac0eb70_0, 0, 32;
T_50.18 ;
    %load/vec4 v0x56539ac0eb70_0;
    %load/vec4 v0x56539ac0ef50_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_50.19, 5;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %load/vec4 v0x56539ac0eb70_0;
    %pad/s 8;
    %assign/vec4 v0x56539ac31fa0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539ac0eb70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539ac0eb70_0, 0, 32;
    %jmp T_50.18;
T_50.19 ;
    %end;
    .scope S_0x56539ab830d0;
t_4 %join;
    %pushi/vec4 5, 0, 32;
T_50.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.21, 5;
    %jmp/1 T_50.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.20;
T_50.21 ;
    %pop/vec4 1;
    %load/vec4 v0x56539ac0ef50_0;
    %subi 1, 0, 32;
    %vpi_call/w 4 199 "$display", "  After %0d writes: full=%b, prog_full=%b", S<0,vec4,s32>, v0x56539ac310e0_0, v0x56539ac31670_0 {1 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac310e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.22, 6;
    %vpi_call/w 4 204 "$display", "\000" {0 0 0};
    %vpi_call/w 4 205 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 206 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011001000 {0 0 0};
    %vpi_call/w 4 207 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 208 "$display", "  Expected: %0d (0x%0h)", v0x56539ac310e0_0, v0x56539ac310e0_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 210 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.22 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.24, 6;
    %vpi_call/w 4 205 "$display", "\000" {0 0 0};
    %vpi_call/w 4 206 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 207 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011001001 {0 0 0};
    %vpi_call/w 4 208 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 209 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 210 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 211 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.24 ;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %load/vec4 v0x56539ac0ef50_0;
    %subi 1, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x56539ac31fa0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.27, 5;
    %jmp/1 T_50.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.26;
T_50.27 ;
    %pop/vec4 1;
    %vpi_call/w 4 211 "$display", "  After %0d writes: full=%b, prog_full=%b", v0x56539ac0ef50_0, v0x56539ac310e0_0, v0x56539ac31670_0 {0 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac310e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.28, 6;
    %vpi_call/w 4 216 "$display", "\000" {0 0 0};
    %vpi_call/w 4 217 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 218 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011010100 {0 0 0};
    %vpi_call/w 4 219 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 220 "$display", "  Expected: %0d (0x%0h)", v0x56539ac310e0_0, v0x56539ac310e0_0 {0 0 0};
    %vpi_call/w 4 221 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 222 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.28 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.30, 6;
    %vpi_call/w 4 217 "$display", "\000" {0 0 0};
    %vpi_call/w 4 218 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 219 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011010101 {0 0 0};
    %vpi_call/w 4 220 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 221 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 222 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 223 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.30 ;
    %fork t_7, S_0x56539ac0ec70;
    %jmp t_6;
    .scope S_0x56539ac0ec70;
t_7 ;
    %load/vec4 v0x56539ac0ef50_0;
    %cast2;
    %store/vec4 v0x56539ac0ee70_0, 0, 32;
T_50.32 ;
    %load/vec4 v0x56539ac0ee70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.33, 5;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %load/vec4 v0x56539ac0ee70_0;
    %pad/s 8;
    %assign/vec4 v0x56539ac31fa0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539ac0ee70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539ac0ee70_0, 0, 32;
    %jmp T_50.32;
T_50.33 ;
    %end;
    .scope S_0x56539ab830d0;
t_6 %join;
    %pushi/vec4 5, 0, 32;
T_50.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.35, 5;
    %jmp/1 T_50.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.34;
T_50.35 ;
    %pop/vec4 1;
    %vpi_call/w 4 225 "$display", "  After %0d writes: full=%b, prog_full=%b", P_0x56539aba8410, v0x56539ac310e0_0, v0x56539ac31670_0 {0 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac310e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.36, 6;
    %vpi_call/w 4 230 "$display", "\000" {0 0 0};
    %vpi_call/w 4 231 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 232 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011100010 {0 0 0};
    %vpi_call/w 4 233 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 234 "$display", "  Expected: %0d (0x%0h)", v0x56539ac310e0_0, v0x56539ac310e0_0 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 236 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.36 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.38, 6;
    %vpi_call/w 4 231 "$display", "\000" {0 0 0};
    %vpi_call/w 4 232 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 233 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000011100011 {0 0 0};
    %vpi_call/w 4 234 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 235 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 236 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 237 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.38 ;
    %vpi_call/w 4 229 "$display", "  PASS: RESERVE=4 threshold correct" {0 0 0};
    %end;
    .scope S_0x56539ab79aa0;
t_2 %join;
    %pushi/str "Reserve-8-Half-Full";
    %store/str v0x56539abecce0_0;
    %vpi_call/w 4 237 "$display", "\000" {0 0 0};
    %vpi_call/w 4 238 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 239 "$display", "  TEST CASE: %s", "Reserve-8-Half-Full" {0 0 0};
    %vpi_call/w 4 240 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 241 "$display", "\000" {0 0 0};
    %fork t_9, S_0x56539ac0f050;
    %jmp t_8;
    .scope S_0x56539ac0f050;
t_9 ;
    %vpi_call/w 4 238 "$display", "Testing: RESERVE=8 - prog_full at %0d entries (half full)", v0x56539ac0f530_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac322e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31cc0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.41, 5;
    %jmp/1 T_50.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.40;
T_50.41 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %alloc S_0x56539ac30b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x56539ac30b90;
    %join;
    %free S_0x56539ac30b90;
    %fork t_11, S_0x56539ac0f230;
    %jmp t_10;
    .scope S_0x56539ac0f230;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac0f430_0, 0, 32;
T_50.42 ;
    %load/vec4 v0x56539ac0f430_0;
    %load/vec4 v0x56539ac0f530_0;
    %subi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_50.43, 5;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac322e0_0, 0;
    %load/vec4 v0x56539ac0f430_0;
    %pad/s 8;
    %assign/vec4 v0x56539ac32070_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac322e0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539ac0f430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539ac0f430_0, 0, 32;
    %jmp T_50.42;
T_50.43 ;
    %end;
    .scope S_0x56539ac0f050;
t_10 %join;
    %pushi/vec4 5, 0, 32;
T_50.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.45, 5;
    %jmp/1 T_50.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.44;
T_50.45 ;
    %pop/vec4 1;
    %load/vec4 v0x56539ac0f530_0;
    %subi 1, 0, 32;
    %vpi_call/w 4 258 "$display", "  After %0d writes: full=%b, prog_full=%b", S<0,vec4,s32>, v0x56539ac311d0_0, v0x56539ac31740_0 {1 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac311d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.46, 6;
    %vpi_call/w 4 263 "$display", "\000" {0 0 0};
    %vpi_call/w 4 264 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 265 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100000011 {0 0 0};
    %vpi_call/w 4 266 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 267 "$display", "  Expected: %0d (0x%0h)", v0x56539ac311d0_0, v0x56539ac311d0_0 {0 0 0};
    %vpi_call/w 4 268 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 269 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.46 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31740_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.48, 6;
    %vpi_call/w 4 264 "$display", "\000" {0 0 0};
    %vpi_call/w 4 265 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 266 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100000100 {0 0 0};
    %vpi_call/w 4 267 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 268 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31740_0, v0x56539ac31740_0 {0 0 0};
    %vpi_call/w 4 269 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 270 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.48 ;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac322e0_0, 0;
    %load/vec4 v0x56539ac0f530_0;
    %subi 1, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x56539ac32070_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac322e0_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.51, 5;
    %jmp/1 T_50.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.50;
T_50.51 ;
    %pop/vec4 1;
    %vpi_call/w 4 270 "$display", "  After %0d writes: full=%b, prog_full=%b", v0x56539ac0f530_0, v0x56539ac311d0_0, v0x56539ac31740_0 {0 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac311d0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.52, 6;
    %vpi_call/w 4 275 "$display", "\000" {0 0 0};
    %vpi_call/w 4 276 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 277 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100001111 {0 0 0};
    %vpi_call/w 4 278 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Expected: %0d (0x%0h)", v0x56539ac311d0_0, v0x56539ac311d0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 281 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.52 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31740_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.54, 6;
    %vpi_call/w 4 276 "$display", "\000" {0 0 0};
    %vpi_call/w 4 277 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 278 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100010000 {0 0 0};
    %vpi_call/w 4 279 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 280 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31740_0, v0x56539ac31740_0 {0 0 0};
    %vpi_call/w 4 281 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 282 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.54 ;
    %vpi_call/w 4 274 "$display", "  PASS: RESERVE=8 threshold correct" {0 0 0};
    %end;
    .scope S_0x56539ab79aa0;
t_8 %join;
    %pushi/str "Prog-Full-Deassert";
    %store/str v0x56539abecce0_0;
    %vpi_call/w 4 282 "$display", "\000" {0 0 0};
    %vpi_call/w 4 283 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 284 "$display", "  TEST CASE: %s", "Prog-Full-Deassert" {0 0 0};
    %vpi_call/w 4 285 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 286 "$display", "\000" {0 0 0};
    %fork t_13, S_0x56539ac0f630;
    %jmp t_12;
    .scope S_0x56539ac0f630;
t_13 ;
    %vpi_call/w 4 283 "$display", "Testing: prog_full deasserts when below threshold" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31bf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.56 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.57, 5;
    %jmp/1 T_50.57, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.56;
T_50.57 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %alloc S_0x56539ac30b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x56539ac30b90;
    %join;
    %free S_0x56539ac30b90;
    %fork t_15, S_0x56539ac0f860;
    %jmp t_14;
    .scope S_0x56539ac0f860;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac0fa60_0, 0, 32;
T_50.58 ;
    %load/vec4 v0x56539ac0fa60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.59, 5;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %load/vec4 v0x56539ac0fa60_0;
    %pad/s 8;
    %assign/vec4 v0x56539ac31fa0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539ac0fa60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539ac0fa60_0, 0, 32;
    %jmp T_50.58;
T_50.59 ;
    %end;
    .scope S_0x56539ac0f630;
t_14 %join;
    %pushi/vec4 5, 0, 32;
T_50.60 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.61, 5;
    %jmp/1 T_50.61, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.60;
T_50.61 ;
    %pop/vec4 1;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac310e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.62, 6;
    %vpi_call/w 4 307 "$display", "\000" {0 0 0};
    %vpi_call/w 4 308 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 309 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100101111 {0 0 0};
    %vpi_call/w 4 310 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 311 "$display", "  Expected: %0d (0x%0h)", v0x56539ac310e0_0, v0x56539ac310e0_0 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 313 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.62 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.64, 6;
    %vpi_call/w 4 308 "$display", "\000" {0 0 0};
    %vpi_call/w 4 309 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 310 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100110000 {0 0 0};
    %vpi_call/w 4 311 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 312 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 313 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 314 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.64 ;
    %pushi/vec4 5, 0, 32;
T_50.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.67, 5;
    %jmp/1 T_50.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf70a0;
    %jmp T_50.66;
T_50.67 ;
    %pop/vec4 1;
    %fork t_17, S_0x56539ac0fb60;
    %jmp t_16;
    .scope S_0x56539ac0fb60;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac0fd80_0, 0, 32;
T_50.68 ;
    %load/vec4 v0x56539ac0fd80_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_50.69, 5;
    %wait E_0x56539aaf70a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac31bf0_0, 0;
    %wait E_0x56539aaf70a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31bf0_0, 0;
    %wait E_0x56539aaf70a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539ac0fd80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539ac0fd80_0, 0, 32;
    %jmp T_50.68;
T_50.69 ;
    %end;
    .scope S_0x56539ac0f630;
t_16 %join;
    %pushi/vec4 10, 0, 32;
T_50.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.71, 5;
    %jmp/1 T_50.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.70;
T_50.71 ;
    %pop/vec4 1;
    %vpi_call/w 4 318 "$display", "  After 5 reads: full=%b, prog_full=%b", v0x56539ac310e0_0, v0x56539ac31670_0 {0 0 0};
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac310e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.72, 6;
    %vpi_call/w 4 323 "$display", "\000" {0 0 0};
    %vpi_call/w 4 324 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 325 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000100111111 {0 0 0};
    %vpi_call/w 4 326 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 327 "$display", "  Expected: %0d (0x%0h)", v0x56539ac310e0_0, v0x56539ac310e0_0 {0 0 0};
    %vpi_call/w 4 328 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 329 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.72 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_50.74, 6;
    %vpi_call/w 4 324 "$display", "\000" {0 0 0};
    %vpi_call/w 4 325 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 326 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101000000 {0 0 0};
    %vpi_call/w 4 327 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 328 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 329 "$display", "  Actual:   %0d (0x%0h)", 1'b0, 1'b0 {0 0 0};
    %vpi_call/w 4 330 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.74 ;
    %vpi_call/w 4 322 "$display", "  PASS: prog_full deasserts correctly" {0 0 0};
    %end;
    .scope S_0x56539ab79aa0;
t_12 %join;
    %pushi/str "Prog-Full-Full-Relationship";
    %store/str v0x56539abecce0_0;
    %vpi_call/w 4 330 "$display", "\000" {0 0 0};
    %vpi_call/w 4 331 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 332 "$display", "  TEST CASE: %s", "Prog-Full-Full-Relationship" {0 0 0};
    %vpi_call/w 4 333 "$display", "============================================================" {0 0 0};
    %vpi_call/w 4 334 "$display", "\000" {0 0 0};
    %vpi_call/w 4 329 "$display", "Testing: full=1 always implies prog_full=1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31bf0_0, 0;
    %pushi/vec4 20, 0, 32;
T_50.76 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.77, 5;
    %jmp/1 T_50.77, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.76;
T_50.77 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac31d90_0, 0;
    %alloc S_0x56539ac30b90;
    %fork TD_async_fifo_prog_full_accuracy_tb.wait_reset_complete, S_0x56539ac30b90;
    %join;
    %free S_0x56539ac30b90;
    %fork t_19, S_0x56539ab9d8e0;
    %jmp t_18;
    .scope S_0x56539ab9d8e0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56539ac0e9f0_0, 0, 32;
T_50.78 ;
    %load/vec4 v0x56539ac0e9f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_50.79, 5;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %load/vec4 v0x56539ac0e9f0_0;
    %pad/s 8;
    %assign/vec4 v0x56539ac31fa0_0, 0;
    %wait E_0x56539aaf55d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56539ac32210_0, 0;
    %pushi/vec4 5, 0, 32;
T_50.80 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.81, 5;
    %jmp/1 T_50.81, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56539aaf55d0;
    %jmp T_50.80;
T_50.81 ;
    %pop/vec4 1;
    %load/vec4 v0x56539ac310e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.82, 8;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.84, 6;
    %vpi_call/w 4 355 "$display", "\000" {0 0 0};
    %vpi_call/w 4 356 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 357 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101011111 {0 0 0};
    %vpi_call/w 4 358 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 359 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 360 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.84 ;
T_50.82 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56539ac0e9f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56539ac0e9f0_0, 0, 32;
    %jmp T_50.78;
T_50.79 ;
    %end;
    .scope S_0x56539ab79aa0;
t_18 %join;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac310e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.86, 6;
    %vpi_call/w 4 360 "$display", "\000" {0 0 0};
    %vpi_call/w 4 361 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 362 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101100100 {0 0 0};
    %vpi_call/w 4 363 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 364 "$display", "  Expected: %0d (0x%0h)", v0x56539ac310e0_0, v0x56539ac310e0_0 {0 0 0};
    %vpi_call/w 4 365 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 366 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.86 ;
    %load/vec4 v0x56539abb77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abb77b0_0, 0, 32;
    %load/vec4 v0x56539ac31670_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_50.88, 6;
    %vpi_call/w 4 361 "$display", "\000" {0 0 0};
    %vpi_call/w 4 362 "$display", "*** ASSERTION FAILED ***" {0 0 0};
    %vpi_call/w 4 363 "$display", "  CHECK_EQUAL at %s:%0d", "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv", 32'sb00000000000000000000000101100101 {0 0 0};
    %vpi_call/w 4 364 "$display", "  Test: %s", v0x56539abecce0_0 {0 0 0};
    %vpi_call/w 4 365 "$display", "  Expected: %0d (0x%0h)", v0x56539ac31670_0, v0x56539ac31670_0 {0 0 0};
    %vpi_call/w 4 366 "$display", "  Actual:   %0d (0x%0h)", 1'b1, 1'b1 {0 0 0};
    %vpi_call/w 4 367 "$display", "\000" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
T_50.88 ;
    %vpi_call/w 4 359 "$display", "  PASS: full implies prog_full relationship verified" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56539abed470_0, 0, 32;
    %end;
    .thread T_50;
    .scope S_0x56539ab79aa0;
T_51 ;
    %fork t_21, S_0x56539ac30610;
    %jmp t_20;
    .scope S_0x56539ac30610;
t_21 ;
    %fork t_23, S_0x56539ac30610;
    %fork t_24, S_0x56539ac30610;
    %join;
    %join;
    %jmp t_22;
t_23 ;
    %fork t_26, S_0x56539ac30990;
    %jmp t_25;
    .scope S_0x56539ac30990;
t_26 ;
    %delay 3000000000, 0;
    %load/vec4 v0x56539abed470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %vpi_call/w 4 371 "$display", "\000" {0 0 0};
    %vpi_call/w 4 372 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %vpi_call/w 4 373 "$display", "  WATCHDOG TIMEOUT after %0t", $time {0 0 0};
    %vpi_call/w 4 374 "$display", "!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!" {0 0 0};
    %load/vec4 v0x56539abed060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56539abed060_0, 0, 32;
    %alloc S_0x56539ab8ba20;
    %fork TD_$unit.__vunit_print_summary, S_0x56539ab8ba20;
    %join;
    %free S_0x56539ab8ba20;
    %alloc S_0x56539ab94f90;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56539abc3e00_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x56539ab94f90;
    %join;
    %free S_0x56539ab94f90;
    %vpi_call/w 4 378 "$finish" {0 0 0};
T_51.0 ;
    %end;
    .scope S_0x56539ac30610;
t_25 %join;
    %end;
t_24 ;
    %fork t_28, S_0x56539ac307a0;
    %jmp t_27;
    .scope S_0x56539ac307a0;
t_28 ;
T_51.2 ;
    %load/vec4 v0x56539abed470_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_51.3, 6;
    %wait E_0x56539aaf96d0;
    %jmp T_51.2;
T_51.3 ;
    %disable S_0x56539ac30990;
    %alloc S_0x56539ab8ba20;
    %fork TD_$unit.__vunit_print_summary, S_0x56539ab8ba20;
    %join;
    %free S_0x56539ab8ba20;
    %alloc S_0x56539ab94f90;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x56539abed060_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x56539abc3e00_0, 0, 32;
    %fork TD_$unit.__vunit_write_result, S_0x56539ab94f90;
    %join;
    %free S_0x56539ab94f90;
    %vpi_call/w 4 386 "$finish" {0 0 0};
    %end;
    .scope S_0x56539ac30610;
t_27 %join;
    %end;
    .scope S_0x56539ac30610;
t_22 ;
    %end;
    .scope S_0x56539ab79aa0;
t_20 %join;
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "/workspace/_cmake/vunit/vunit_defines.svh";
    "/workspace/src/cores/async_fifo/test/prog_full_accuracy/async_fifo_prog_full_accuracy_tb.sv";
    "/workspace/src/cores/async_fifo/rtl/async_fifo_flags.v";
    "/workspace/build/stubs/sync_reg.v";
