Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 21 13:22:21 2021
| Host         : DESKTOP-KNQBTDF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sync_binary_counter_timing_summary_routed.rpt -pb sync_binary_counter_timing_summary_routed.pb -rpx sync_binary_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : sync_binary_counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: counterout_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.307        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.307        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 2.034ns (76.431%)  route 0.627ns (23.569%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  counterout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.701    counterout_reg[20]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.035 r  counterout_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.035    counterout_reg[24]_i_1_n_6
    SLICE_X43Y28         FDCE                                         r  counterout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  counterout_reg[25]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.062    15.343    counterout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 2.013ns (76.243%)  route 0.627ns (23.757%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  counterout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.701    counterout_reg[20]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.014 r  counterout_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.014    counterout_reg[24]_i_1_n_4
    SLICE_X43Y28         FDCE                                         r  counterout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  counterout_reg[27]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.062    15.343    counterout_reg[27]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.014    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.939ns (75.558%)  route 0.627ns (24.442%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  counterout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.701    counterout_reg[20]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.940 r  counterout_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.940    counterout_reg[24]_i_1_n_5
    SLICE_X43Y28         FDCE                                         r  counterout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  counterout_reg[26]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.062    15.343    counterout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.923ns (75.405%)  route 0.627ns (24.595%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.701 r  counterout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.701    counterout_reg[20]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.924 r  counterout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.924    counterout_reg[24]_i_1_n_7
    SLICE_X43Y28         FDCE                                         r  counterout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.567    14.925    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  counterout_reg[24]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.062    15.343    counterout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.920ns (75.376%)  route 0.627ns (24.624%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.921 r  counterout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.921    counterout_reg[20]_i_1_n_6
    SLICE_X43Y27         FDCE                                         r  counterout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  counterout_reg[21]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.062    15.341    counterout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.899ns (75.171%)  route 0.627ns (24.829%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.900 r  counterout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.900    counterout_reg[20]_i_1_n_4
    SLICE_X43Y27         FDCE                                         r  counterout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  counterout_reg[23]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.062    15.341    counterout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 1.825ns (74.422%)  route 0.627ns (25.578%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.826 r  counterout_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.826    counterout_reg[20]_i_1_n_5
    SLICE_X43Y27         FDCE                                         r  counterout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  counterout_reg[22]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.062    15.341    counterout_reg[22]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.809ns (74.254%)  route 0.627ns (25.746%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.587    counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.810 r  counterout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.810    counterout_reg[20]_i_1_n_7
    SLICE_X43Y27         FDCE                                         r  counterout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  counterout_reg[20]/C
                         clock pessimism              0.391    15.314    
                         clock uncertainty           -0.035    15.279    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.062    15.341    counterout_reg[20]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -7.810    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.806ns (74.222%)  route 0.627ns (25.778%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.807 r  counterout_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.807    counterout_reg[16]_i_1_n_6
    SLICE_X43Y26         FDCE                                         r  counterout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  counterout_reg[17]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.062    15.340    counterout_reg[17]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 counterout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 1.785ns (73.998%)  route 0.627ns (26.002%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.740     5.374    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.456     5.830 r  counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.448    counterout_reg_n_0_[1]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.122 r  counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.350 r  counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.359    counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.473    counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.786 r  counterout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.786    counterout_reg[16]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  counterout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  counterout_reg[19]/C
                         clock pessimism              0.391    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.062    15.340    counterout_reg[19]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counterout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  counterout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  counterout_reg[11]/Q
                         net (fo=1, routed)           0.108     1.708    counterout_reg_n_0_[11]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    counterout_reg[8]_i_1_n_4
    SLICE_X43Y24         FDCE                                         r  counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X43Y24         FDCE                                         r  counterout_reg[11]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.564    counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counterout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  counterout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  counterout_reg[15]/Q
                         net (fo=1, routed)           0.108     1.708    counterout_reg_n_0_[15]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    counterout_reg[12]_i_1_n_4
    SLICE_X43Y25         FDCE                                         r  counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  counterout_reg[15]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counterout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  counterout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  counterout_reg[19]/Q
                         net (fo=1, routed)           0.108     1.709    counterout_reg_n_0_[19]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  counterout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    counterout_reg[16]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  counterout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  counterout_reg[19]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    counterout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counterout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  counterout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  counterout_reg[23]/Q
                         net (fo=1, routed)           0.108     1.711    counterout_reg_n_0_[23]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  counterout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    counterout_reg[20]_i_1_n_4
    SLICE_X43Y27         FDCE                                         r  counterout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  counterout_reg[23]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.105     1.567    counterout_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counterout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  counterout_reg[3]/Q
                         net (fo=1, routed)           0.108     1.711    counterout_reg_n_0_[3]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    counterout_reg[0]_i_1_n_4
    SLICE_X43Y22         FDCE                                         r  counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    clk_IBUF_BUFG
    SLICE_X43Y22         FDCE                                         r  counterout_reg[3]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.105     1.567    counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counterout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  counterout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  counterout_reg[7]/Q
                         net (fo=1, routed)           0.108     1.709    counterout_reg_n_0_[7]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    counterout_reg[4]_i_1_n_4
    SLICE_X43Y23         FDCE                                         r  counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  counterout_reg[7]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.565    counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counterout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    clk_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  counterout_reg[12]/Q
                         net (fo=1, routed)           0.105     1.705    counterout_reg_n_0_[12]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    counterout_reg[12]_i_1_n_7
    SLICE_X43Y25         FDCE                                         r  counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    clk_IBUF_BUFG
    SLICE_X43Y25         FDCE                                         r  counterout_reg[12]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counterout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  counterout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  counterout_reg[16]/Q
                         net (fo=1, routed)           0.105     1.706    counterout_reg_n_0_[16]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    counterout_reg[16]_i_1_n_7
    SLICE_X43Y26         FDCE                                         r  counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  counterout_reg[16]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counterout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  counterout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  counterout_reg[24]/Q
                         net (fo=1, routed)           0.105     1.708    counterout_reg_n_0_[24]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  counterout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.823    counterout_reg[24]_i_1_n_7
    SLICE_X43Y28         FDCE                                         r  counterout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    clk_IBUF_BUFG
    SLICE_X43Y28         FDCE                                         r  counterout_reg[24]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y28         FDCE (Hold_fdce_C_D)         0.105     1.567    counterout_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counterout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counterout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  counterout_reg[4]/Q
                         net (fo=1, routed)           0.105     1.706    counterout_reg_n_0_[4]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  counterout_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    counterout_reg[4]_i_1_n_7
    SLICE_X43Y23         FDCE                                         r  counterout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    clk_IBUF_BUFG
    SLICE_X43Y23         FDCE                                         r  counterout_reg[4]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.565    counterout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y22    counterout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    counterout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    counterout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    counterout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    counterout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    counterout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    counterout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26    counterout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26    counterout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y22    counterout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    counterout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    counterout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    counterout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    counterout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    counterout_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    counterout_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y26    counterout_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y26    counterout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y26    counterout_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    counterout_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    counterout_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    counterout_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    counterout_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    counterout_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    counterout_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    counterout_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    counterout_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y22    counterout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    counterout_reg[10]/C



