Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/test_isim_beh.exe -prj F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/transkoder.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/mux2.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/mux1.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/licznik.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/BINTO7SEG.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/sterownik.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/basic_cpu.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/led.vhd" into library work
Parsing VHDL file "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/test.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "F:/FPGA/UC_LED_WYSWEITLACZ_V2/uC_led_wyswietlacz/test.vhd" Line 15: Formal port <led_out> does not exist in entity <led>.  Please compare the definition of block <led> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit test in library work failed
