AR sclk_ce_gen behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl03 1426524122
EN spi_master_module NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl10 1426524129
EN spi_master_rx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl06 1426524127
EN spi_master_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl00 1426524123
AR spi_master_module_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd sub00/vhpl13 1424215151
AR spi_master_rx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl07 1426524128
EN spi_master_module_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd sub00/vhpl12 1424215150
AR spi_master_module behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl11 1426524130
AR mod_m_counter behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl09 1426192165
EN sclk_ce_gen NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl02 1426524121
AR fifo behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl05 1426524126
EN fifo NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl04 1426524125
AR spi_master_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl01 1426524124
EN mod_m_counter NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl08 1426192164
