---
title: "Design Verification Engineer"
description: "Where Innovation Meets Your Career path"
---

# Design Verification Engineer

<!-- truncate -->

<div className="career-main">
<div>
    <div className="dbox">
        <div className="lt-container">
            <h3>Location:</h3>  
        </div>
        <div className="rt-container location">
            <p>Lahore, Pakistan</p>
        </div>
    </div>
    <div className="dbox">
        <div className="lt-container">
            <h3>Position Type:</h3> 
        </div>
        <div className="rt-container job-type">
            <p>Full-Time</p>
        </div>
    </div>
    <div className="dbox">
        <div className="lt-container">
            <h3>Job Description:</h3> 
        </div>
        <div className="rt-container">
            <ul>
                <li><h4>Verification Planning:</h4> Develop and execute verification plans for ASIC and FPGA designs, including test strategies and methodologies.</li>
                <li><h4>Testbench Development:</h4> Create and maintain testbenches and verification environments using SystemVerilog, UVM, and other relevant tools and methodologies.</li>
                <li><h4>Simulation & Debugging:</h4> Perform simulations, analyze results, and debug failures to ensure the accuracy and robustness of the ASIC designs.</li>
                <li><h4>Coverage Analysis:</h4> Conduct coverage analysis to ensure comprehensive testing and identify any gaps in verification.</li>
                <li><h4>Collaboration:</h4> Engage in cross-functional collaboration with design, software, and validation teams to ensure a holistic approach to product development.</li>
                <li><h4>Automation:</h4> Develop and implement automated verification scripts and tools to streamline the verification process.</li>
                <li><h4>Documentation:</h4> Document verification processes, methodologies, and results to ensure traceability and compliance with industry standards.</li>
                <li><h4>Continuous Improvement:</h4> Stay updated with the latest advancements in verification technologies and methodologies, and apply them to improve the verification process.</li>
            </ul>
        </div>
    </div>
    <div className="dbox"  style={{marginTop: '30px'}}>
        <div className="lt-container">
            <h3>Qualifications:</h3> 
        </div>
        <div className="rt-container">
            <ul>
                <li><strong>Education:</strong> Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.</li>
                <li><strong>Experience:</strong> 1 to 3 years of experience in design verification.</li>
                <li>
                <strong>Technical Skills:</strong>
                    <ul>
                        <li>Proficiency in SystemVerilog, UVM, and other verification languages and methodologies.</li>
                        <li>Experience with simulation tools such as VCS, ModelSim, or similar.</li>
                        <li>Strong understanding of digital design and verification concepts.</li>
                        <li>Knowledge of Tcl scripting and other scripting languages such as Python or Perl.</li>
                        <li>Familiarity with industry standards and protocols related to ASIC design and verification.</li>
                        <li>Familiarity with AI and machine learning concepts is a plus.</li>
                    </ul>
                </li>
                <li>
                <strong>Soft Skills:</strong>
                    <ul>
                        <li>Excellent problem-solving and analytical skills.</li>
                        <li>Strong communication and teamwork abilities.</li>
                        <li>Ability to work independently and manage multiple tasks simultaneously.</li>
                    </ul>
                </li>
            </ul>
        </div>
    </div>
</div>
</div>
