// Seed: 3822172957
module module_0;
  supply0 id_2;
  always @(id_2, posedge 1 or posedge 1) id_1 = 1'b0;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    output logic id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output tri id_8,
    input wire id_9,
    input logic id_10
    , id_12, id_13
);
  wire id_14;
  module_0();
  always @(posedge 1) begin
    $display(id_6);
    id_4 <= id_10;
  end
endmodule
