// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Dec  2 15:24:16 2023
// Host        : DESKTOP-8UFOBMP running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ accel_matprod_0_0_sim_netlist.v
// Design      : accel_matprod_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "accel_matprod_0_0,matprod,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matprod,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_BUS1_AWADDR,
    s_axi_BUS1_AWVALID,
    s_axi_BUS1_AWREADY,
    s_axi_BUS1_WDATA,
    s_axi_BUS1_WSTRB,
    s_axi_BUS1_WVALID,
    s_axi_BUS1_WREADY,
    s_axi_BUS1_BRESP,
    s_axi_BUS1_BVALID,
    s_axi_BUS1_BREADY,
    s_axi_BUS1_ARADDR,
    s_axi_BUS1_ARVALID,
    s_axi_BUS1_ARREADY,
    s_axi_BUS1_RDATA,
    s_axi_BUS1_RRESP,
    s_axi_BUS1_RVALID,
    s_axi_BUS1_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWID,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BID,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARID,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RID,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 AWADDR" *) input [6:0]s_axi_BUS1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 AWVALID" *) input s_axi_BUS1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 AWREADY" *) output s_axi_BUS1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 WDATA" *) input [31:0]s_axi_BUS1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 WSTRB" *) input [3:0]s_axi_BUS1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 WVALID" *) input s_axi_BUS1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 WREADY" *) output s_axi_BUS1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 BRESP" *) output [1:0]s_axi_BUS1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 BVALID" *) output s_axi_BUS1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 BREADY" *) input s_axi_BUS1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 ARADDR" *) input [6:0]s_axi_BUS1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 ARVALID" *) input s_axi_BUS1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 ARREADY" *) output s_axi_BUS1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 RDATA" *) output [31:0]s_axi_BUS1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 RRESP" *) output [1:0]s_axi_BUS1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 RVALID" *) output s_axi_BUS1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_BUS1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_BUS1, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN accel_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_BUS1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_BUS1:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN accel_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [63:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [7:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [63:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 64, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN accel_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:3]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]\^m_axi_gmem_WSTRB ;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_BUS1_ARADDR;
  wire s_axi_BUS1_ARREADY;
  wire s_axi_BUS1_ARVALID;
  wire [6:0]s_axi_BUS1_AWADDR;
  wire s_axi_BUS1_AWREADY;
  wire s_axi_BUS1_AWVALID;
  wire s_axi_BUS1_BREADY;
  wire s_axi_BUS1_BVALID;
  wire [31:0]s_axi_BUS1_RDATA;
  wire s_axi_BUS1_RREADY;
  wire s_axi_BUS1_RVALID;
  wire [31:0]s_axi_BUS1_WDATA;
  wire s_axi_BUS1_WREADY;
  wire [3:0]s_axi_BUS1_WSTRB;
  wire s_axi_BUS1_WVALID;
  wire [2:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_BUS1_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_BUS1_RRESP_UNCONNECTED;

  assign m_axi_gmem_ARADDR[63:3] = \^m_axi_gmem_ARADDR [63:3];
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const1> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const1> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WSTRB[7] = \<const0> ;
  assign m_axi_gmem_WSTRB[6] = \<const0> ;
  assign m_axi_gmem_WSTRB[5] = \<const0> ;
  assign m_axi_gmem_WSTRB[4] = \<const0> ;
  assign m_axi_gmem_WSTRB[3:0] = \^m_axi_gmem_WSTRB [3:0];
  assign s_axi_BUS1_BRESP[1] = \<const0> ;
  assign s_axi_BUS1_BRESP[0] = \<const0> ;
  assign s_axi_BUS1_RRESP[1] = \<const0> ;
  assign s_axi_BUS1_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_BUS1_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_BUS1_DATA_WIDTH = "32" *) 
  (* C_S_AXI_BUS1_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "34'b0000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "34'b0000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "34'b0000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "34'b0000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "34'b0000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "34'b0000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "34'b0000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "34'b0000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "34'b0000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "34'b0000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "34'b0000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "34'b0000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "34'b0000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "34'b0000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "34'b0000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "34'b0000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "34'b0000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "34'b0000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "34'b0000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "34'b0000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "34'b0000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "34'b0000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "34'b0000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "34'b0000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "34'b0001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "34'b0010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "34'b0100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "34'b1000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "34'b0000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "34'b0000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "34'b0000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "34'b0000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "34'b0000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "34'b0000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[2:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[2:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP({1'b0,1'b0}),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(\^m_axi_gmem_WSTRB ),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_BUS1_ARADDR(s_axi_BUS1_ARADDR),
        .s_axi_BUS1_ARREADY(s_axi_BUS1_ARREADY),
        .s_axi_BUS1_ARVALID(s_axi_BUS1_ARVALID),
        .s_axi_BUS1_AWADDR(s_axi_BUS1_AWADDR),
        .s_axi_BUS1_AWREADY(s_axi_BUS1_AWREADY),
        .s_axi_BUS1_AWVALID(s_axi_BUS1_AWVALID),
        .s_axi_BUS1_BREADY(s_axi_BUS1_BREADY),
        .s_axi_BUS1_BRESP(NLW_inst_s_axi_BUS1_BRESP_UNCONNECTED[1:0]),
        .s_axi_BUS1_BVALID(s_axi_BUS1_BVALID),
        .s_axi_BUS1_RDATA(s_axi_BUS1_RDATA),
        .s_axi_BUS1_RREADY(s_axi_BUS1_RREADY),
        .s_axi_BUS1_RRESP(NLW_inst_s_axi_BUS1_RRESP_UNCONNECTED[1:0]),
        .s_axi_BUS1_RVALID(s_axi_BUS1_RVALID),
        .s_axi_BUS1_WDATA(s_axi_BUS1_WDATA),
        .s_axi_BUS1_WREADY(s_axi_BUS1_WREADY),
        .s_axi_BUS1_WSTRB(s_axi_BUS1_WSTRB),
        .s_axi_BUS1_WVALID(s_axi_BUS1_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "64" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_BUS1_ADDR_WIDTH = "7" *) 
(* C_S_AXI_BUS1_DATA_WIDTH = "32" *) (* C_S_AXI_BUS1_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "34'b0000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "34'b0000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "34'b0000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "34'b0000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "34'b0000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "34'b0000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "34'b0000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "34'b0000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "34'b0000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "34'b0000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "34'b0000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "34'b0000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "34'b0000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "34'b0000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "34'b0000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "34'b0000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "34'b0000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "34'b0000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "34'b0000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "34'b0000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "34'b0000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "34'b0000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "34'b0000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "34'b0000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "34'b0001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "34'b0010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "34'b0100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "34'b1000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "34'b0000000000000000000000000000001000" *) 
(* ap_ST_fsm_state5 = "34'b0000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "34'b0000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "34'b0000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "34'b0000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "34'b0000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_BUS1_AWVALID,
    s_axi_BUS1_AWREADY,
    s_axi_BUS1_AWADDR,
    s_axi_BUS1_WVALID,
    s_axi_BUS1_WREADY,
    s_axi_BUS1_WDATA,
    s_axi_BUS1_WSTRB,
    s_axi_BUS1_ARVALID,
    s_axi_BUS1_ARREADY,
    s_axi_BUS1_ARADDR,
    s_axi_BUS1_RVALID,
    s_axi_BUS1_RREADY,
    s_axi_BUS1_RDATA,
    s_axi_BUS1_RRESP,
    s_axi_BUS1_BVALID,
    s_axi_BUS1_BREADY,
    s_axi_BUS1_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [63:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [63:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_BUS1_AWVALID;
  output s_axi_BUS1_AWREADY;
  input [6:0]s_axi_BUS1_AWADDR;
  input s_axi_BUS1_WVALID;
  output s_axi_BUS1_WREADY;
  input [31:0]s_axi_BUS1_WDATA;
  input [3:0]s_axi_BUS1_WSTRB;
  input s_axi_BUS1_ARVALID;
  output s_axi_BUS1_ARREADY;
  input [6:0]s_axi_BUS1_ARADDR;
  output s_axi_BUS1_RVALID;
  input s_axi_BUS1_RREADY;
  output [31:0]s_axi_BUS1_RDATA;
  output [1:0]s_axi_BUS1_RRESP;
  output s_axi_BUS1_BVALID;
  input s_axi_BUS1_BREADY;
  output [1:0]s_axi_BUS1_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [31:0]N1;
  wire [31:0]N1_read_reg_300;
  wire [31:0]N2;
  wire [31:0]N2_read_reg_293;
  wire [31:0]N3;
  wire [31:0]N3_read_reg_286;
  wire \ap_CS_fsm[12]_i_10_n_4 ;
  wire \ap_CS_fsm[12]_i_11_n_4 ;
  wire \ap_CS_fsm[12]_i_4_n_4 ;
  wire \ap_CS_fsm[12]_i_5_n_4 ;
  wire \ap_CS_fsm[12]_i_6_n_4 ;
  wire \ap_CS_fsm[12]_i_7_n_4 ;
  wire \ap_CS_fsm[12]_i_8_n_4 ;
  wire \ap_CS_fsm[12]_i_9_n_4 ;
  wire \ap_CS_fsm[1]_i_2_n_4 ;
  wire \ap_CS_fsm[1]_i_4_n_4 ;
  wire \ap_CS_fsm[1]_i_5_n_4 ;
  wire \ap_CS_fsm[1]_i_6_n_4 ;
  wire \ap_CS_fsm[1]_i_7_n_4 ;
  wire \ap_CS_fsm[1]_i_8_n_4 ;
  wire \ap_CS_fsm[1]_i_9_n_4 ;
  wire \ap_CS_fsm[23]_i_10_n_4 ;
  wire \ap_CS_fsm[23]_i_11_n_4 ;
  wire \ap_CS_fsm[23]_i_4_n_4 ;
  wire \ap_CS_fsm[23]_i_5_n_4 ;
  wire \ap_CS_fsm[23]_i_6_n_4 ;
  wire \ap_CS_fsm[23]_i_7_n_4 ;
  wire \ap_CS_fsm[23]_i_8_n_4 ;
  wire \ap_CS_fsm[23]_i_9_n_4 ;
  wire \ap_CS_fsm[33]_i_10_n_4 ;
  wire \ap_CS_fsm[33]_i_11_n_4 ;
  wire \ap_CS_fsm[33]_i_4_n_4 ;
  wire \ap_CS_fsm[33]_i_5_n_4 ;
  wire \ap_CS_fsm[33]_i_6_n_4 ;
  wire \ap_CS_fsm[33]_i_7_n_4 ;
  wire \ap_CS_fsm[33]_i_8_n_4 ;
  wire \ap_CS_fsm[33]_i_9_n_4 ;
  wire \ap_CS_fsm_reg_n_4_[16] ;
  wire \ap_CS_fsm_reg_n_4_[17] ;
  wire \ap_CS_fsm_reg_n_4_[18] ;
  wire \ap_CS_fsm_reg_n_4_[19] ;
  wire \ap_CS_fsm_reg_n_4_[1] ;
  wire \ap_CS_fsm_reg_n_4_[20] ;
  wire \ap_CS_fsm_reg_n_4_[29] ;
  wire \ap_CS_fsm_reg_n_4_[30] ;
  wire \ap_CS_fsm_reg_n_4_[31] ;
  wire \ap_CS_fsm_reg_n_4_[32] ;
  wire \ap_CS_fsm_reg_n_4_[5] ;
  wire \ap_CS_fsm_reg_n_4_[6] ;
  wire \ap_CS_fsm_reg_n_4_[7] ;
  wire \ap_CS_fsm_reg_n_4_[8] ;
  wire \ap_CS_fsm_reg_n_4_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [24:24]ap_NS_fsm;
  wire [33:1]ap_NS_fsm__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_0;
  wire ap_block_pp0_stage0_subdone_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [31:16]dout_reg__1;
  wire [31:16]dout_reg__1_3;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire gmem_m_axi_U_n_18;
  wire gmem_m_axi_U_n_19;
  wire gmem_m_axi_U_n_20;
  wire [31:0]grp_fu_202_p0;
  wire [31:0]grp_fu_202_p1;
  wire [31:16]grp_fu_202_p2;
  wire grp_fu_230_ce;
  wire grp_fu_258_ce;
  wire grp_matprod_Pipeline_1_fu_153_ap_start_reg;
  wire [9:0]grp_matprod_Pipeline_1_fu_153_m1_buffer_address0;
  wire [31:0]grp_matprod_Pipeline_1_fu_153_m1_buffer_d0;
  wire grp_matprod_Pipeline_1_fu_153_n_10;
  wire grp_matprod_Pipeline_2_fu_162_ap_start_reg;
  wire [9:0]grp_matprod_Pipeline_2_fu_162_m2_buffer_address0;
  wire [31:0]grp_matprod_Pipeline_2_fu_162_m2_buffer_d0;
  wire grp_matprod_Pipeline_2_fu_162_n_11;
  wire grp_matprod_Pipeline_2_fu_162_n_5;
  wire grp_matprod_Pipeline_4_fu_185_ap_start_reg;
  wire [31:0]grp_matprod_Pipeline_4_fu_185_m_axi_gmem_WDATA;
  wire grp_matprod_Pipeline_4_fu_185_n_19;
  wire grp_matprod_Pipeline_4_fu_185_n_7;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  wire [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0;
  wire [31:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_d0;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_n_50;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_n_72;
  wire icmp_ln23_fu_206_p2;
  wire \icmp_ln23_reg_339[0]_i_1_n_4 ;
  wire \icmp_ln23_reg_339_reg_n_4_[0] ;
  wire icmp_ln24_fu_234_p2;
  wire \icmp_ln24_reg_361[0]_i_1_n_4 ;
  wire \icmp_ln24_reg_361_reg_n_4_[0] ;
  wire icmp_ln42_fu_262_p2;
  wire \icmp_ln42_reg_383[0]_i_1_n_4 ;
  wire \icmp_ln42_reg_383_reg_n_4_[0] ;
  wire interrupt;
  wire [63:2]m1;
  wire [9:0]m1_buffer_address0;
  wire m1_buffer_ce0;
  wire m1_buffer_we0;
  wire [63:2]m1_read_reg_317;
  wire [63:2]m2;
  wire [9:0]m2_buffer_address0;
  wire m2_buffer_ce0;
  wire m2_buffer_we0;
  wire [63:2]m2_read_reg_312;
  wire [63:2]m3;
  wire [9:0]m3_buffer_address0;
  wire m3_buffer_ce0;
  wire m3_buffer_we0;
  wire [63:3]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:3]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [63:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mul_32s_32s_32_2_1_U27_n_20;
  wire mul_32s_32s_32_2_1_U27_n_21;
  wire mul_32s_32s_32_2_1_U27_n_22;
  wire mul_32s_32s_32_2_1_U27_n_23;
  wire mul_32s_32s_32_2_1_U27_n_24;
  wire mul_32s_32s_32_2_1_U27_n_25;
  wire mul_32s_32s_32_2_1_U27_n_26;
  wire mul_32s_32s_32_2_1_U27_n_27;
  wire mul_32s_32s_32_2_1_U27_n_28;
  wire mul_32s_32s_32_2_1_U27_n_29;
  wire mul_32s_32s_32_2_1_U27_n_30;
  wire mul_32s_32s_32_2_1_U27_n_31;
  wire mul_32s_32s_32_2_1_U27_n_32;
  wire mul_32s_32s_32_2_1_U27_n_33;
  wire mul_32s_32s_32_2_1_U27_n_34;
  wire mul_32s_32s_32_2_1_U27_n_35;
  wire mul_32s_32s_32_2_1_U28_n_20;
  wire mul_32s_32s_32_2_1_U28_n_21;
  wire mul_32s_32s_32_2_1_U28_n_22;
  wire mul_32s_32s_32_2_1_U28_n_23;
  wire mul_32s_32s_32_2_1_U28_n_24;
  wire mul_32s_32s_32_2_1_U28_n_25;
  wire mul_32s_32s_32_2_1_U28_n_26;
  wire mul_32s_32s_32_2_1_U28_n_27;
  wire mul_32s_32s_32_2_1_U28_n_28;
  wire mul_32s_32s_32_2_1_U28_n_29;
  wire mul_32s_32s_32_2_1_U28_n_30;
  wire mul_32s_32s_32_2_1_U28_n_31;
  wire mul_32s_32s_32_2_1_U28_n_32;
  wire mul_32s_32s_32_2_1_U28_n_33;
  wire mul_32s_32s_32_2_1_U28_n_34;
  wire mul_32s_32s_32_2_1_U28_n_35;
  wire mul_32s_32s_32_2_1_U29_n_20;
  wire mul_32s_32s_32_2_1_U29_n_21;
  wire mul_32s_32s_32_2_1_U29_n_22;
  wire mul_32s_32s_32_2_1_U29_n_23;
  wire mul_32s_32s_32_2_1_U29_n_24;
  wire mul_32s_32s_32_2_1_U29_n_25;
  wire mul_32s_32s_32_2_1_U29_n_26;
  wire mul_32s_32s_32_2_1_U29_n_27;
  wire mul_32s_32s_32_2_1_U29_n_28;
  wire mul_32s_32s_32_2_1_U29_n_29;
  wire mul_32s_32s_32_2_1_U29_n_30;
  wire mul_32s_32s_32_2_1_U29_n_31;
  wire mul_32s_32s_32_2_1_U29_n_32;
  wire mul_32s_32s_32_2_1_U29_n_33;
  wire mul_32s_32s_32_2_1_U29_n_34;
  wire mul_32s_32s_32_2_1_U29_n_35;
  wire [31:0]mul_ln23_reg_332;
  wire [31:0]mul_ln24_reg_354;
  wire [31:0]mul_ln42_reg_376;
  wire [61:0]p_0_in;
  wire p_12_in;
  wire [61:0]p_cast1_reg_365;
  wire p_cast1_reg_3650;
  wire [61:0]p_cast3_reg_387;
  wire p_cast3_reg_3870;
  wire [61:0]p_cast_reg_343;
  wire p_cast_reg_3430;
  wire [6:0]s_axi_BUS1_ARADDR;
  wire s_axi_BUS1_ARREADY;
  wire s_axi_BUS1_ARVALID;
  wire [6:0]s_axi_BUS1_AWADDR;
  wire s_axi_BUS1_AWREADY;
  wire s_axi_BUS1_AWVALID;
  wire s_axi_BUS1_BREADY;
  wire s_axi_BUS1_BVALID;
  wire [31:0]s_axi_BUS1_RDATA;
  wire s_axi_BUS1_RREADY;
  wire s_axi_BUS1_RVALID;
  wire [31:0]s_axi_BUS1_WDATA;
  wire s_axi_BUS1_WREADY;
  wire [3:0]s_axi_BUS1_WSTRB;
  wire s_axi_BUS1_WVALID;
  wire \store_unit/buff_wdata/push ;
  wire \store_unit/fifo_wreq/push ;

  assign m_axi_gmem_ARADDR[63:3] = \^m_axi_gmem_ARADDR [63:3];
  assign m_axi_gmem_ARADDR[2] = \<const0> ;
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:3] = \^m_axi_gmem_AWADDR [63:3];
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_BUS1_BRESP[1] = \<const0> ;
  assign s_axi_BUS1_BRESP[0] = \<const0> ;
  assign s_axi_BUS1_RRESP[1] = \<const0> ;
  assign s_axi_BUS1_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_BUS1_s_axi BUS1_s_axi_U
       (.D(m3),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_BUS1_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_BUS1_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_BUS1_WREADY),
        .Q({ap_CS_fsm_state34,\ap_CS_fsm_reg_n_4_[30] ,ap_CS_fsm_state25,\ap_CS_fsm_reg_n_4_[17] ,\ap_CS_fsm_reg_n_4_[9] ,\ap_CS_fsm_reg_n_4_[6] ,\ap_CS_fsm_reg_n_4_[5] ,ap_CS_fsm_state1}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_4 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_4_n_4 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_6_n_4 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm[1]_i_7_n_4 ),
        .\ap_CS_fsm_reg[30] (ap_NS_fsm__0[1]),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .gmem_BVALID(gmem_BVALID),
        .\int_N1_reg[31]_0 (N1),
        .\int_N2_reg[31]_0 (N2),
        .\int_N3_reg[31]_0 (N3),
        .int_ap_ready_reg_0(\icmp_ln42_reg_383_reg_n_4_[0] ),
        .\int_m1_reg[63]_0 (m1),
        .\int_m2_reg[63]_0 (m2),
        .interrupt(interrupt),
        .p_12_in(p_12_in),
        .s_axi_BUS1_ARADDR(s_axi_BUS1_ARADDR),
        .s_axi_BUS1_ARVALID(s_axi_BUS1_ARVALID),
        .s_axi_BUS1_AWADDR(s_axi_BUS1_AWADDR),
        .s_axi_BUS1_AWVALID(s_axi_BUS1_AWVALID),
        .s_axi_BUS1_BREADY(s_axi_BUS1_BREADY),
        .s_axi_BUS1_BVALID(s_axi_BUS1_BVALID),
        .s_axi_BUS1_RDATA(s_axi_BUS1_RDATA),
        .s_axi_BUS1_RREADY(s_axi_BUS1_RREADY),
        .s_axi_BUS1_RVALID(s_axi_BUS1_RVALID),
        .s_axi_BUS1_WDATA(s_axi_BUS1_WDATA),
        .s_axi_BUS1_WSTRB(s_axi_BUS1_WSTRB),
        .s_axi_BUS1_WVALID(s_axi_BUS1_WVALID));
  GND GND
       (.G(\<const0> ));
  FDRE \N1_read_reg_300_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[0]),
        .Q(N1_read_reg_300[0]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[10]),
        .Q(N1_read_reg_300[10]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[11]),
        .Q(N1_read_reg_300[11]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[12]),
        .Q(N1_read_reg_300[12]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[13]),
        .Q(N1_read_reg_300[13]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[14]),
        .Q(N1_read_reg_300[14]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[15]),
        .Q(N1_read_reg_300[15]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[16]),
        .Q(N1_read_reg_300[16]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[17]),
        .Q(N1_read_reg_300[17]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[18]),
        .Q(N1_read_reg_300[18]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[19]),
        .Q(N1_read_reg_300[19]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[1]),
        .Q(N1_read_reg_300[1]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[20]),
        .Q(N1_read_reg_300[20]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[21]),
        .Q(N1_read_reg_300[21]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[22]),
        .Q(N1_read_reg_300[22]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[23]),
        .Q(N1_read_reg_300[23]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[24]),
        .Q(N1_read_reg_300[24]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[25]),
        .Q(N1_read_reg_300[25]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[26]),
        .Q(N1_read_reg_300[26]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[27]),
        .Q(N1_read_reg_300[27]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[28]),
        .Q(N1_read_reg_300[28]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[29]),
        .Q(N1_read_reg_300[29]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[2]),
        .Q(N1_read_reg_300[2]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[30]),
        .Q(N1_read_reg_300[30]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[31]),
        .Q(N1_read_reg_300[31]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[3]),
        .Q(N1_read_reg_300[3]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[4]),
        .Q(N1_read_reg_300[4]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[5]),
        .Q(N1_read_reg_300[5]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[6]),
        .Q(N1_read_reg_300[6]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[7]),
        .Q(N1_read_reg_300[7]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[8]),
        .Q(N1_read_reg_300[8]),
        .R(1'b0));
  FDRE \N1_read_reg_300_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N1[9]),
        .Q(N1_read_reg_300[9]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[0]),
        .Q(N2_read_reg_293[0]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[10]),
        .Q(N2_read_reg_293[10]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[11]),
        .Q(N2_read_reg_293[11]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[12]),
        .Q(N2_read_reg_293[12]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[13]),
        .Q(N2_read_reg_293[13]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[14]),
        .Q(N2_read_reg_293[14]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[15]),
        .Q(N2_read_reg_293[15]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[16]),
        .Q(N2_read_reg_293[16]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[17]),
        .Q(N2_read_reg_293[17]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[18]),
        .Q(N2_read_reg_293[18]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[19]),
        .Q(N2_read_reg_293[19]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[1]),
        .Q(N2_read_reg_293[1]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[20]),
        .Q(N2_read_reg_293[20]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[21]),
        .Q(N2_read_reg_293[21]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[22]),
        .Q(N2_read_reg_293[22]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[23]),
        .Q(N2_read_reg_293[23]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[24]),
        .Q(N2_read_reg_293[24]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[25]),
        .Q(N2_read_reg_293[25]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[26]),
        .Q(N2_read_reg_293[26]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[27]),
        .Q(N2_read_reg_293[27]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[28]),
        .Q(N2_read_reg_293[28]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[29]),
        .Q(N2_read_reg_293[29]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[2]),
        .Q(N2_read_reg_293[2]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[30]),
        .Q(N2_read_reg_293[30]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[31]),
        .Q(N2_read_reg_293[31]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[3]),
        .Q(N2_read_reg_293[3]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[4]),
        .Q(N2_read_reg_293[4]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[5]),
        .Q(N2_read_reg_293[5]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[6]),
        .Q(N2_read_reg_293[6]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[7]),
        .Q(N2_read_reg_293[7]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[8]),
        .Q(N2_read_reg_293[8]),
        .R(1'b0));
  FDRE \N2_read_reg_293_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N2[9]),
        .Q(N2_read_reg_293[9]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[0]),
        .Q(N3_read_reg_286[0]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[10]),
        .Q(N3_read_reg_286[10]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[11]),
        .Q(N3_read_reg_286[11]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[12]),
        .Q(N3_read_reg_286[12]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[13]),
        .Q(N3_read_reg_286[13]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[14]),
        .Q(N3_read_reg_286[14]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[15]),
        .Q(N3_read_reg_286[15]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[16]),
        .Q(N3_read_reg_286[16]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[17]),
        .Q(N3_read_reg_286[17]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[18]),
        .Q(N3_read_reg_286[18]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[19]),
        .Q(N3_read_reg_286[19]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[1]),
        .Q(N3_read_reg_286[1]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[20]),
        .Q(N3_read_reg_286[20]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[21]),
        .Q(N3_read_reg_286[21]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[22]),
        .Q(N3_read_reg_286[22]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[23]),
        .Q(N3_read_reg_286[23]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[24]),
        .Q(N3_read_reg_286[24]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[25]),
        .Q(N3_read_reg_286[25]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[26]),
        .Q(N3_read_reg_286[26]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[27]),
        .Q(N3_read_reg_286[27]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[28]),
        .Q(N3_read_reg_286[28]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[29]),
        .Q(N3_read_reg_286[29]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[2]),
        .Q(N3_read_reg_286[2]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[30]),
        .Q(N3_read_reg_286[30]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[31]),
        .Q(N3_read_reg_286[31]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[3]),
        .Q(N3_read_reg_286[3]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[4]),
        .Q(N3_read_reg_286[4]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[5]),
        .Q(N3_read_reg_286[5]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[6]),
        .Q(N3_read_reg_286[6]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[7]),
        .Q(N3_read_reg_286[7]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[8]),
        .Q(N3_read_reg_286[8]),
        .R(1'b0));
  FDRE \N3_read_reg_286_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(N3[9]),
        .Q(N3_read_reg_286[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_10 
       (.I0(mul_ln23_reg_332[27]),
        .I1(mul_ln23_reg_332[24]),
        .I2(mul_ln23_reg_332[22]),
        .I3(mul_ln23_reg_332[23]),
        .O(\ap_CS_fsm[12]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_11 
       (.I0(mul_ln23_reg_332[1]),
        .I1(mul_ln23_reg_332[2]),
        .I2(mul_ln23_reg_332[21]),
        .I3(mul_ln23_reg_332[12]),
        .O(\ap_CS_fsm[12]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(\ap_CS_fsm[12]_i_4_n_4 ),
        .I1(\ap_CS_fsm[12]_i_5_n_4 ),
        .I2(\ap_CS_fsm[12]_i_6_n_4 ),
        .I3(\ap_CS_fsm[12]_i_7_n_4 ),
        .O(icmp_ln23_fu_206_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(mul_ln23_reg_332[11]),
        .I1(mul_ln23_reg_332[15]),
        .I2(mul_ln23_reg_332[8]),
        .I3(mul_ln23_reg_332[7]),
        .I4(\ap_CS_fsm[12]_i_8_n_4 ),
        .O(\ap_CS_fsm[12]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[12]_i_5 
       (.I0(mul_ln23_reg_332[9]),
        .I1(mul_ln23_reg_332[28]),
        .I2(mul_ln23_reg_332[6]),
        .I3(mul_ln23_reg_332[14]),
        .I4(\ap_CS_fsm[12]_i_9_n_4 ),
        .O(\ap_CS_fsm[12]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[12]_i_6 
       (.I0(mul_ln23_reg_332[0]),
        .I1(mul_ln23_reg_332[3]),
        .I2(mul_ln23_reg_332[26]),
        .I3(mul_ln23_reg_332[25]),
        .I4(\ap_CS_fsm[12]_i_10_n_4 ),
        .O(\ap_CS_fsm[12]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[12]_i_7 
       (.I0(mul_ln23_reg_332[17]),
        .I1(mul_ln23_reg_332[16]),
        .I2(mul_ln23_reg_332[10]),
        .I3(mul_ln23_reg_332[13]),
        .I4(\ap_CS_fsm[12]_i_11_n_4 ),
        .O(\ap_CS_fsm[12]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_8 
       (.I0(mul_ln23_reg_332[19]),
        .I1(mul_ln23_reg_332[20]),
        .I2(mul_ln23_reg_332[29]),
        .I3(mul_ln23_reg_332[18]),
        .O(\ap_CS_fsm[12]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_9 
       (.I0(mul_ln23_reg_332[4]),
        .I1(mul_ln23_reg_332[5]),
        .I2(mul_ln23_reg_332[31]),
        .I3(mul_ln23_reg_332[30]),
        .O(\ap_CS_fsm[12]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_4_[19] ),
        .I1(\ap_CS_fsm_reg_n_4_[1] ),
        .I2(\ap_CS_fsm_reg_n_4_[29] ),
        .I3(ap_CS_fsm_state1),
        .I4(\ap_CS_fsm[1]_i_5_n_4 ),
        .O(\ap_CS_fsm[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_state13),
        .I1(\ap_CS_fsm_reg_n_4_[16] ),
        .I2(ap_CS_fsm_state15),
        .I3(ap_CS_fsm_state23),
        .I4(\ap_CS_fsm[1]_i_8_n_4 ),
        .O(\ap_CS_fsm[1]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state5),
        .I2(ap_CS_fsm_state11),
        .I3(ap_CS_fsm_state24),
        .O(\ap_CS_fsm[1]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_4_[31] ),
        .I1(\ap_CS_fsm_reg_n_4_[18] ),
        .I2(\ap_CS_fsm_reg_n_4_[32] ),
        .I3(ap_CS_fsm_state3),
        .O(\ap_CS_fsm[1]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_4_[7] ),
        .I1(\ap_CS_fsm_reg_n_4_[8] ),
        .I2(ap_CS_fsm_state14),
        .I3(\ap_CS_fsm_reg_n_4_[20] ),
        .I4(\ap_CS_fsm[1]_i_9_n_4 ),
        .O(\ap_CS_fsm[1]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(ap_CS_fsm_state28),
        .I1(ap_CS_fsm_state29),
        .I2(ap_CS_fsm_state12),
        .I3(ap_CS_fsm_state4),
        .O(\ap_CS_fsm[1]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(ap_CS_fsm_state34),
        .I1(ap_CS_fsm_state26),
        .I2(ap_CS_fsm_state27),
        .I3(ap_CS_fsm_state16),
        .O(\ap_CS_fsm[1]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_10 
       (.I0(mul_ln24_reg_354[26]),
        .I1(mul_ln24_reg_354[1]),
        .I2(mul_ln24_reg_354[24]),
        .I3(mul_ln24_reg_354[5]),
        .O(\ap_CS_fsm[23]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_11 
       (.I0(mul_ln24_reg_354[27]),
        .I1(mul_ln24_reg_354[2]),
        .I2(mul_ln24_reg_354[18]),
        .I3(mul_ln24_reg_354[20]),
        .O(\ap_CS_fsm[23]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(\ap_CS_fsm[23]_i_4_n_4 ),
        .I1(\ap_CS_fsm[23]_i_5_n_4 ),
        .I2(\ap_CS_fsm[23]_i_6_n_4 ),
        .I3(\ap_CS_fsm[23]_i_7_n_4 ),
        .O(icmp_ln24_fu_234_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_4 
       (.I0(mul_ln24_reg_354[22]),
        .I1(mul_ln24_reg_354[21]),
        .I2(mul_ln24_reg_354[11]),
        .I3(mul_ln24_reg_354[28]),
        .I4(\ap_CS_fsm[23]_i_8_n_4 ),
        .O(\ap_CS_fsm[23]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[23]_i_5 
       (.I0(mul_ln24_reg_354[8]),
        .I1(mul_ln24_reg_354[14]),
        .I2(mul_ln24_reg_354[7]),
        .I3(mul_ln24_reg_354[13]),
        .I4(\ap_CS_fsm[23]_i_9_n_4 ),
        .O(\ap_CS_fsm[23]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_6 
       (.I0(mul_ln24_reg_354[16]),
        .I1(mul_ln24_reg_354[23]),
        .I2(mul_ln24_reg_354[30]),
        .I3(mul_ln24_reg_354[31]),
        .I4(\ap_CS_fsm[23]_i_10_n_4 ),
        .O(\ap_CS_fsm[23]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[23]_i_7 
       (.I0(mul_ln24_reg_354[6]),
        .I1(mul_ln24_reg_354[9]),
        .I2(mul_ln24_reg_354[0]),
        .I3(mul_ln24_reg_354[29]),
        .I4(\ap_CS_fsm[23]_i_11_n_4 ),
        .O(\ap_CS_fsm[23]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_8 
       (.I0(mul_ln24_reg_354[3]),
        .I1(mul_ln24_reg_354[4]),
        .I2(mul_ln24_reg_354[25]),
        .I3(mul_ln24_reg_354[10]),
        .O(\ap_CS_fsm[23]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[23]_i_9 
       (.I0(mul_ln24_reg_354[17]),
        .I1(mul_ln24_reg_354[12]),
        .I2(mul_ln24_reg_354[19]),
        .I3(mul_ln24_reg_354[15]),
        .O(\ap_CS_fsm[23]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[33]_i_10 
       (.I0(mul_ln42_reg_376[4]),
        .I1(mul_ln42_reg_376[5]),
        .I2(mul_ln42_reg_376[15]),
        .I3(mul_ln42_reg_376[1]),
        .O(\ap_CS_fsm[33]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[33]_i_11 
       (.I0(mul_ln42_reg_376[20]),
        .I1(mul_ln42_reg_376[2]),
        .I2(mul_ln42_reg_376[9]),
        .I3(mul_ln42_reg_376[6]),
        .O(\ap_CS_fsm[33]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[33]_i_3 
       (.I0(\ap_CS_fsm[33]_i_4_n_4 ),
        .I1(\ap_CS_fsm[33]_i_5_n_4 ),
        .I2(\ap_CS_fsm[33]_i_6_n_4 ),
        .I3(\ap_CS_fsm[33]_i_7_n_4 ),
        .O(icmp_ln42_fu_262_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[33]_i_4 
       (.I0(mul_ln42_reg_376[12]),
        .I1(mul_ln42_reg_376[23]),
        .I2(mul_ln42_reg_376[19]),
        .I3(mul_ln42_reg_376[28]),
        .I4(\ap_CS_fsm[33]_i_8_n_4 ),
        .O(\ap_CS_fsm[33]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[33]_i_5 
       (.I0(mul_ln42_reg_376[22]),
        .I1(mul_ln42_reg_376[26]),
        .I2(mul_ln42_reg_376[21]),
        .I3(mul_ln42_reg_376[25]),
        .I4(\ap_CS_fsm[33]_i_9_n_4 ),
        .O(\ap_CS_fsm[33]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[33]_i_6 
       (.I0(mul_ln42_reg_376[30]),
        .I1(mul_ln42_reg_376[31]),
        .I2(mul_ln42_reg_376[8]),
        .I3(mul_ln42_reg_376[7]),
        .I4(\ap_CS_fsm[33]_i_10_n_4 ),
        .O(\ap_CS_fsm[33]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[33]_i_7 
       (.I0(mul_ln42_reg_376[0]),
        .I1(mul_ln42_reg_376[3]),
        .I2(mul_ln42_reg_376[24]),
        .I3(mul_ln42_reg_376[27]),
        .I4(\ap_CS_fsm[33]_i_11_n_4 ),
        .O(\ap_CS_fsm[33]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[33]_i_8 
       (.I0(mul_ln42_reg_376[16]),
        .I1(mul_ln42_reg_376[17]),
        .I2(mul_ln42_reg_376[29]),
        .I3(mul_ln42_reg_376[18]),
        .O(\ap_CS_fsm[33]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[33]_i_9 
       (.I0(mul_ln42_reg_376[13]),
        .I1(mul_ln42_reg_376[10]),
        .I2(mul_ln42_reg_376[14]),
        .I3(mul_ln42_reg_376[11]),
        .O(\ap_CS_fsm[33]_i_9_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_18),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[9] ),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[15]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[16]),
        .Q(\ap_CS_fsm_reg_n_4_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[16] ),
        .Q(\ap_CS_fsm_reg_n_4_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[17] ),
        .Q(\ap_CS_fsm_reg_n_4_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[18] ),
        .Q(\ap_CS_fsm_reg_n_4_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(\ap_CS_fsm_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[19] ),
        .Q(\ap_CS_fsm_reg_n_4_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[20] ),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\store_unit/fifo_wreq/push ),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matprod_Pipeline_4_fu_185_n_7),
        .Q(\ap_CS_fsm_reg_n_4_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[29] ),
        .Q(\ap_CS_fsm_reg_n_4_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[30] ),
        .Q(\ap_CS_fsm_reg_n_4_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[31] ),
        .Q(\ap_CS_fsm_reg_n_4_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(\ap_CS_fsm_reg_n_4_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[5] ),
        .Q(\ap_CS_fsm_reg_n_4_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[6] ),
        .Q(\ap_CS_fsm_reg_n_4_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[7] ),
        .Q(\ap_CS_fsm_reg_n_4_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_4_[8] ),
        .Q(\ap_CS_fsm_reg_n_4_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi gmem_m_axi_U
       (.D({\store_unit/fifo_wreq/push ,ap_NS_fsm__0[26],ap_NS_fsm__0[16:15],ap_NS_fsm__0[5:4],gmem_m_axi_U_n_18}),
        .Q({ap_CS_fsm_state34,ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state1}),
        .WEBWE(\store_unit/buff_wdata/push ),
        .\ap_CS_fsm_reg[12] (gmem_m_axi_U_n_20),
        .\ap_CS_fsm_reg[22] (gmem_m_axi_U_n_19),
        .\ap_CS_fsm_reg[26] (grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_n_50),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_1),
        .ap_block_pp0_stage0_subdone_0(ap_block_pp0_stage0_subdone_0),
        .ap_block_pp0_stage0_subdone_1(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_2(ap_enable_reg_pp0_iter1_2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bus_wide_gen.data_buf[31]_i_3 (\icmp_ln24_reg_361_reg_n_4_[0] ),
        .\bus_wide_gen.data_buf[31]_i_3_0 (\icmp_ln23_reg_339_reg_n_4_[0] ),
        .\bus_wide_gen.data_buf_reg[31] (gmem_RDATA),
        .\bus_wide_gen.split_cnt_buf_reg[0] (grp_matprod_Pipeline_2_fu_162_n_5),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[64] ({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .din(grp_matprod_Pipeline_4_fu_185_m_axi_gmem_WDATA),
        .\dout_reg[61] (p_cast3_reg_387),
        .\dout_reg[61]_0 (p_cast1_reg_365),
        .\dout_reg[61]_1 (p_cast_reg_343),
        .\dout_reg[95] (mul_ln42_reg_376),
        .\dout_reg[95]_0 (mul_ln24_reg_354),
        .\dout_reg[95]_1 (mul_ln23_reg_332),
        .dout_vld_reg(\icmp_ln42_reg_383_reg_n_4_[0] ),
        .gmem_BVALID(gmem_BVALID),
        .gmem_RVALID(gmem_RVALID),
        .gmem_WREADY(gmem_WREADY),
        .icmp_ln23_fu_206_p2(icmp_ln23_fu_206_p2),
        .icmp_ln24_fu_234_p2(icmp_ln24_fu_234_p2),
        .icmp_ln42_fu_262_p2(icmp_ln42_fu_262_p2),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .out_BUS_ARLEN(\^m_axi_gmem_ARLEN ),
        .p_12_in(p_12_in),
        .s_ready_t_reg(m_axi_gmem_BREADY),
        .s_ready_t_reg_0(m_axi_gmem_RREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_1 grp_matprod_Pipeline_1_fu_153
       (.D(ap_NS_fsm__0[13:12]),
        .E(grp_fu_230_ce),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state4}),
        .WEA(m1_buffer_we0),
        .\ap_CS_fsm_reg[10] (grp_matprod_Pipeline_1_fu_153_n_10),
        .\ap_CS_fsm_reg[13] (\icmp_ln23_reg_339_reg_n_4_[0] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_reg_149_reg[31]_0 (grp_matprod_Pipeline_1_fu_153_m1_buffer_d0),
        .\gmem_addr_read_reg_149_reg[31]_1 (gmem_RDATA),
        .grp_matprod_Pipeline_1_fu_153_ap_start_reg(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .icmp_ln23_fu_206_p2(icmp_ln23_fu_206_p2),
        .\loop_index9_load_reg_144_reg[9]_0 (grp_matprod_Pipeline_1_fu_153_m1_buffer_address0),
        .m1_buffer_ce0(m1_buffer_ce0),
        .\sext_ln23_cast_reg_134_reg[32]_0 (mul_ln23_reg_332));
  FDRE #(
    .INIT(1'b0)) 
    grp_matprod_Pipeline_1_fu_153_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matprod_Pipeline_1_fu_153_n_10),
        .Q(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_2 grp_matprod_Pipeline_2_fu_162
       (.D({ap_NS_fsm,ap_NS_fsm__0[23]}),
        .E(grp_fu_258_ce),
        .Q({ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state15,ap_CS_fsm_state12}),
        .WEA(m2_buffer_we0),
        .\ap_CS_fsm_reg[21] (grp_matprod_Pipeline_2_fu_162_n_11),
        .\ap_CS_fsm_reg[24] (\icmp_ln24_reg_361_reg_n_4_[0] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_2),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(grp_matprod_Pipeline_2_fu_162_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.split_cnt_buf_reg[0] (gmem_m_axi_U_n_19),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (gmem_m_axi_U_n_20),
        .gmem_RVALID(gmem_RVALID),
        .\gmem_addr_read_reg_149_reg[31]_0 (grp_matprod_Pipeline_2_fu_162_m2_buffer_d0),
        .\gmem_addr_read_reg_149_reg[31]_1 (gmem_RDATA),
        .grp_matprod_Pipeline_2_fu_162_ap_start_reg(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .icmp_ln24_fu_234_p2(icmp_ln24_fu_234_p2),
        .\loop_index3_load_reg_144_reg[9]_0 (grp_matprod_Pipeline_2_fu_162_m2_buffer_address0),
        .m2_buffer_ce0(m2_buffer_ce0),
        .\sext_ln24_cast_reg_134_reg[32]_0 (mul_ln24_reg_354));
  FDRE #(
    .INIT(1'b0)) 
    grp_matprod_Pipeline_2_fu_162_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matprod_Pipeline_2_fu_162_n_11),
        .Q(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_4 grp_matprod_Pipeline_4_fu_185
       (.ADDRARDADDR(m3_buffer_address0),
        .D({grp_matprod_Pipeline_4_fu_185_n_7,ap_NS_fsm__0[28]}),
        .Q({ap_CS_fsm_state29,ap_CS_fsm_state28,ap_CS_fsm_state26}),
        .WEBWE(\store_unit/buff_wdata/push ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(grp_matprod_Pipeline_4_fu_185_n_19),
        .gmem_WREADY(gmem_WREADY),
        .grp_matprod_Pipeline_4_fu_185_ap_start_reg(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .grp_matprod_Pipeline_4_fu_185_ap_start_reg_reg(\store_unit/fifo_wreq/push ),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .m3_buffer_ce0(m3_buffer_ce0),
        .\sext_ln42_cast_reg_140_reg[32]_0 (mul_ln42_reg_376));
  FDRE #(
    .INIT(1'b0)) 
    grp_matprod_Pipeline_4_fu_185_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matprod_Pipeline_4_fu_185_n_19),
        .Q(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_VITIS_LOOP_26_1 grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171
       (.ADDRARDADDR(m1_buffer_address0),
        .D({ap_NS_fsm__0[33],ap_NS_fsm__0[25]}),
        .DIADI(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_d0),
        .N2_read_reg_293(N2_read_reg_293),
        .N3_read_reg_286(N3_read_reg_286),
        .Q({ap_CS_fsm_state34,\ap_CS_fsm_reg_n_4_[32] ,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state1}),
        .WEA(m3_buffer_we0),
        .\ap_CS_fsm_reg[33] (\icmp_ln42_reg_383_reg_n_4_[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_n_72),
        .ap_loop_exit_ready_pp0_iter7_reg_reg__0_0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_n_50),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_BVALID(gmem_BVALID),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_reg(ap_NS_fsm),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .icmp_ln42_fu_262_p2(icmp_ln42_fu_262_p2),
        .\mul_reg_414_reg[31]_0 ({grp_fu_202_p2,mul_32s_32s_32_2_1_U27_n_20,mul_32s_32s_32_2_1_U27_n_21,mul_32s_32s_32_2_1_U27_n_22,mul_32s_32s_32_2_1_U27_n_23,mul_32s_32s_32_2_1_U27_n_24,mul_32s_32s_32_2_1_U27_n_25,mul_32s_32s_32_2_1_U27_n_26,mul_32s_32s_32_2_1_U27_n_27,mul_32s_32s_32_2_1_U27_n_28,mul_32s_32s_32_2_1_U27_n_29,mul_32s_32s_32_2_1_U27_n_30,mul_32s_32s_32_2_1_U27_n_31,mul_32s_32s_32_2_1_U27_n_32,mul_32s_32s_32_2_1_U27_n_33,mul_32s_32s_32_2_1_U27_n_34,mul_32s_32s_32_2_1_U27_n_35}),
        .p_reg_reg(m2_buffer_address0),
        .p_reg_reg_0(N2[9:0]),
        .p_reg_reg_1(N3[9:0]),
        .ram_reg(grp_matprod_Pipeline_1_fu_153_m1_buffer_address0),
        .ram_reg_0(grp_matprod_Pipeline_2_fu_162_m2_buffer_address0),
        .\trunc_ln17_1_reg_352_reg[9]_0 (N1_read_reg_300));
  FDRE #(
    .INIT(1'b0)) 
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_n_72),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln23_reg_339[0]_i_1 
       (.I0(icmp_ln23_fu_206_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\icmp_ln23_reg_339_reg_n_4_[0] ),
        .O(\icmp_ln23_reg_339[0]_i_1_n_4 ));
  FDRE \icmp_ln23_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln23_reg_339[0]_i_1_n_4 ),
        .Q(\icmp_ln23_reg_339_reg_n_4_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln24_reg_361[0]_i_1 
       (.I0(icmp_ln24_fu_234_p2),
        .I1(ap_CS_fsm_state15),
        .I2(\icmp_ln24_reg_361_reg_n_4_[0] ),
        .O(\icmp_ln24_reg_361[0]_i_1_n_4 ));
  FDRE \icmp_ln24_reg_361_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln24_reg_361[0]_i_1_n_4 ),
        .Q(\icmp_ln24_reg_361_reg_n_4_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln42_reg_383[0]_i_1 
       (.I0(icmp_ln42_fu_262_p2),
        .I1(ap_CS_fsm_state26),
        .I2(\icmp_ln42_reg_383_reg_n_4_[0] ),
        .O(\icmp_ln42_reg_383[0]_i_1_n_4 ));
  FDRE \icmp_ln42_reg_383_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln42_reg_383[0]_i_1_n_4 ),
        .Q(\icmp_ln42_reg_383_reg_n_4_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_m1_buffer_RAM_AUTO_1R1W m1_buffer_U
       (.ADDRARDADDR(m1_buffer_address0),
        .Q(ap_CS_fsm_state26),
        .WEA(m1_buffer_we0),
        .ap_clk(ap_clk),
        .dout_reg(N1_read_reg_300),
        .grp_fu_202_p1(grp_fu_202_p1),
        .m1_buffer_ce0(m1_buffer_ce0),
        .ram_reg_0(grp_matprod_Pipeline_1_fu_153_m1_buffer_d0));
  FDRE \m1_read_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[10]),
        .Q(m1_read_reg_317[10]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[11]),
        .Q(m1_read_reg_317[11]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[12]),
        .Q(m1_read_reg_317[12]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[13]),
        .Q(m1_read_reg_317[13]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[14]),
        .Q(m1_read_reg_317[14]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[15]),
        .Q(m1_read_reg_317[15]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[16]),
        .Q(m1_read_reg_317[16]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[17]),
        .Q(m1_read_reg_317[17]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[18]),
        .Q(m1_read_reg_317[18]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[19]),
        .Q(m1_read_reg_317[19]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[20]),
        .Q(m1_read_reg_317[20]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[21]),
        .Q(m1_read_reg_317[21]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[22]),
        .Q(m1_read_reg_317[22]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[23]),
        .Q(m1_read_reg_317[23]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[24]),
        .Q(m1_read_reg_317[24]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[25]),
        .Q(m1_read_reg_317[25]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[26]),
        .Q(m1_read_reg_317[26]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[27]),
        .Q(m1_read_reg_317[27]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[28]),
        .Q(m1_read_reg_317[28]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[29]),
        .Q(m1_read_reg_317[29]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[2]),
        .Q(m1_read_reg_317[2]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[30]),
        .Q(m1_read_reg_317[30]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[31]),
        .Q(m1_read_reg_317[31]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[32]),
        .Q(m1_read_reg_317[32]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[33]),
        .Q(m1_read_reg_317[33]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[34]),
        .Q(m1_read_reg_317[34]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[35]),
        .Q(m1_read_reg_317[35]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[36]),
        .Q(m1_read_reg_317[36]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[37]),
        .Q(m1_read_reg_317[37]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[38]),
        .Q(m1_read_reg_317[38]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[39]),
        .Q(m1_read_reg_317[39]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[3]),
        .Q(m1_read_reg_317[3]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[40]),
        .Q(m1_read_reg_317[40]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[41]),
        .Q(m1_read_reg_317[41]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[42]),
        .Q(m1_read_reg_317[42]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[43]),
        .Q(m1_read_reg_317[43]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[44]),
        .Q(m1_read_reg_317[44]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[45]),
        .Q(m1_read_reg_317[45]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[46]),
        .Q(m1_read_reg_317[46]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[47]),
        .Q(m1_read_reg_317[47]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[48]),
        .Q(m1_read_reg_317[48]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[49]),
        .Q(m1_read_reg_317[49]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[4]),
        .Q(m1_read_reg_317[4]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[50]),
        .Q(m1_read_reg_317[50]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[51]),
        .Q(m1_read_reg_317[51]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[52]),
        .Q(m1_read_reg_317[52]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[53]),
        .Q(m1_read_reg_317[53]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[54]),
        .Q(m1_read_reg_317[54]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[55]),
        .Q(m1_read_reg_317[55]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[56]),
        .Q(m1_read_reg_317[56]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[57]),
        .Q(m1_read_reg_317[57]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[58]),
        .Q(m1_read_reg_317[58]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[59]),
        .Q(m1_read_reg_317[59]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[5]),
        .Q(m1_read_reg_317[5]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[60]),
        .Q(m1_read_reg_317[60]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[61]),
        .Q(m1_read_reg_317[61]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[62]),
        .Q(m1_read_reg_317[62]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[63]),
        .Q(m1_read_reg_317[63]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[6]),
        .Q(m1_read_reg_317[6]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[7]),
        .Q(m1_read_reg_317[7]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[8]),
        .Q(m1_read_reg_317[8]),
        .R(1'b0));
  FDRE \m1_read_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m1[9]),
        .Q(m1_read_reg_317[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_m1_buffer_RAM_AUTO_1R1W_0 m2_buffer_U
       (.N2_read_reg_293(N2_read_reg_293),
        .Q(ap_CS_fsm_state26),
        .WEA(m2_buffer_we0),
        .ap_clk(ap_clk),
        .grp_fu_202_p0(grp_fu_202_p0),
        .m2_buffer_ce0(m2_buffer_ce0),
        .ram_reg_0(m2_buffer_address0),
        .ram_reg_1(grp_matprod_Pipeline_2_fu_162_m2_buffer_d0));
  FDRE \m2_read_reg_312_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[10]),
        .Q(m2_read_reg_312[10]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[11]),
        .Q(m2_read_reg_312[11]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[12]),
        .Q(m2_read_reg_312[12]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[13]),
        .Q(m2_read_reg_312[13]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[14]),
        .Q(m2_read_reg_312[14]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[15]),
        .Q(m2_read_reg_312[15]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[16]),
        .Q(m2_read_reg_312[16]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[17]),
        .Q(m2_read_reg_312[17]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[18]),
        .Q(m2_read_reg_312[18]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[19]),
        .Q(m2_read_reg_312[19]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[20]),
        .Q(m2_read_reg_312[20]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[21]),
        .Q(m2_read_reg_312[21]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[22]),
        .Q(m2_read_reg_312[22]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[23]),
        .Q(m2_read_reg_312[23]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[24]),
        .Q(m2_read_reg_312[24]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[25]),
        .Q(m2_read_reg_312[25]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[26]),
        .Q(m2_read_reg_312[26]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[27]),
        .Q(m2_read_reg_312[27]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[28]),
        .Q(m2_read_reg_312[28]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[29]),
        .Q(m2_read_reg_312[29]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[2]),
        .Q(m2_read_reg_312[2]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[30]),
        .Q(m2_read_reg_312[30]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[31]),
        .Q(m2_read_reg_312[31]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[32]),
        .Q(m2_read_reg_312[32]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[33]),
        .Q(m2_read_reg_312[33]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[34]),
        .Q(m2_read_reg_312[34]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[35]),
        .Q(m2_read_reg_312[35]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[36]),
        .Q(m2_read_reg_312[36]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[37]),
        .Q(m2_read_reg_312[37]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[38]),
        .Q(m2_read_reg_312[38]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[39]),
        .Q(m2_read_reg_312[39]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[3]),
        .Q(m2_read_reg_312[3]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[40]),
        .Q(m2_read_reg_312[40]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[41]),
        .Q(m2_read_reg_312[41]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[42]),
        .Q(m2_read_reg_312[42]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[43]),
        .Q(m2_read_reg_312[43]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[44]),
        .Q(m2_read_reg_312[44]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[45]),
        .Q(m2_read_reg_312[45]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[46]),
        .Q(m2_read_reg_312[46]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[47]),
        .Q(m2_read_reg_312[47]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[48]),
        .Q(m2_read_reg_312[48]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[49]),
        .Q(m2_read_reg_312[49]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[4]),
        .Q(m2_read_reg_312[4]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[50]),
        .Q(m2_read_reg_312[50]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[51]),
        .Q(m2_read_reg_312[51]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[52]),
        .Q(m2_read_reg_312[52]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[53]),
        .Q(m2_read_reg_312[53]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[54]),
        .Q(m2_read_reg_312[54]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[55]),
        .Q(m2_read_reg_312[55]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[56]),
        .Q(m2_read_reg_312[56]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[57]),
        .Q(m2_read_reg_312[57]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[58]),
        .Q(m2_read_reg_312[58]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[59]),
        .Q(m2_read_reg_312[59]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[5]),
        .Q(m2_read_reg_312[5]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[60]),
        .Q(m2_read_reg_312[60]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[61]),
        .Q(m2_read_reg_312[61]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[62]),
        .Q(m2_read_reg_312[62]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[63]),
        .Q(m2_read_reg_312[63]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[6]),
        .Q(m2_read_reg_312[6]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[7]),
        .Q(m2_read_reg_312[7]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[8]),
        .Q(m2_read_reg_312[8]),
        .R(1'b0));
  FDRE \m2_read_reg_312_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m2[9]),
        .Q(m2_read_reg_312[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_m1_buffer_RAM_AUTO_1R1W_1 m3_buffer_U
       (.ADDRARDADDR(m3_buffer_address0),
        .DIADI(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_d0),
        .WEA(m3_buffer_we0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .din(grp_matprod_Pipeline_4_fu_185_m_axi_gmem_WDATA),
        .m3_buffer_ce0(m3_buffer_ce0));
  FDRE \m3_read_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[10]),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[11]),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[12]),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[13]),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[14]),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[15]),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[16]),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[17]),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[18]),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[19]),
        .Q(p_0_in[17]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[20]),
        .Q(p_0_in[18]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[21]),
        .Q(p_0_in[19]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[22]),
        .Q(p_0_in[20]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[23]),
        .Q(p_0_in[21]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[24]),
        .Q(p_0_in[22]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[25]),
        .Q(p_0_in[23]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[26]),
        .Q(p_0_in[24]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[27]),
        .Q(p_0_in[25]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[28]),
        .Q(p_0_in[26]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[29]),
        .Q(p_0_in[27]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[30]),
        .Q(p_0_in[28]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[31]),
        .Q(p_0_in[29]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[32]),
        .Q(p_0_in[30]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[33]),
        .Q(p_0_in[31]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[34]),
        .Q(p_0_in[32]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[35]),
        .Q(p_0_in[33]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[36]),
        .Q(p_0_in[34]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[37]),
        .Q(p_0_in[35]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[38]),
        .Q(p_0_in[36]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[39]),
        .Q(p_0_in[37]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[40]),
        .Q(p_0_in[38]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[41]),
        .Q(p_0_in[39]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[42]),
        .Q(p_0_in[40]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[43]),
        .Q(p_0_in[41]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[44]),
        .Q(p_0_in[42]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[45]),
        .Q(p_0_in[43]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[46]),
        .Q(p_0_in[44]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[47]),
        .Q(p_0_in[45]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[48]),
        .Q(p_0_in[46]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[49]),
        .Q(p_0_in[47]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[50]),
        .Q(p_0_in[48]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[51]),
        .Q(p_0_in[49]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[52]),
        .Q(p_0_in[50]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[53]),
        .Q(p_0_in[51]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[54]),
        .Q(p_0_in[52]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[55]),
        .Q(p_0_in[53]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[56]),
        .Q(p_0_in[54]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[57]),
        .Q(p_0_in[55]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[58]),
        .Q(p_0_in[56]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[59]),
        .Q(p_0_in[57]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[5]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[60]),
        .Q(p_0_in[58]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[61]),
        .Q(p_0_in[59]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[62]),
        .Q(p_0_in[60]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[63]),
        .Q(p_0_in[61]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[6]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[7]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[8]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \m3_read_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(m3[9]),
        .Q(p_0_in[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U27
       (.D({grp_fu_202_p2,mul_32s_32s_32_2_1_U27_n_20,mul_32s_32s_32_2_1_U27_n_21,mul_32s_32s_32_2_1_U27_n_22,mul_32s_32s_32_2_1_U27_n_23,mul_32s_32s_32_2_1_U27_n_24,mul_32s_32s_32_2_1_U27_n_25,mul_32s_32s_32_2_1_U27_n_26,mul_32s_32s_32_2_1_U27_n_27,mul_32s_32s_32_2_1_U27_n_28,mul_32s_32s_32_2_1_U27_n_29,mul_32s_32s_32_2_1_U27_n_30,mul_32s_32s_32_2_1_U27_n_31,mul_32s_32s_32_2_1_U27_n_32,mul_32s_32s_32_2_1_U27_n_33,mul_32s_32s_32_2_1_U27_n_34,mul_32s_32s_32_2_1_U27_n_35}),
        .ap_clk(ap_clk),
        .grp_fu_202_p0(grp_fu_202_p0),
        .grp_fu_202_p1(grp_fu_202_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mul_32s_32s_32_2_1_2 mul_32s_32s_32_2_1_U28
       (.D({dout_reg__1,mul_32s_32s_32_2_1_U28_n_20,mul_32s_32s_32_2_1_U28_n_21,mul_32s_32s_32_2_1_U28_n_22,mul_32s_32s_32_2_1_U28_n_23,mul_32s_32s_32_2_1_U28_n_24,mul_32s_32s_32_2_1_U28_n_25,mul_32s_32s_32_2_1_U28_n_26,mul_32s_32s_32_2_1_U28_n_27,mul_32s_32s_32_2_1_U28_n_28,mul_32s_32s_32_2_1_U28_n_29,mul_32s_32s_32_2_1_U28_n_30,mul_32s_32s_32_2_1_U28_n_31,mul_32s_32s_32_2_1_U28_n_32,mul_32s_32s_32_2_1_U28_n_33,mul_32s_32s_32_2_1_U28_n_34,mul_32s_32s_32_2_1_U28_n_35}),
        .E(grp_fu_230_ce),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .dout_reg_0(N2),
        .tmp_product_0(N3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mul_32s_32s_32_2_1_3 mul_32s_32s_32_2_1_U29
       (.D(N1),
        .E(grp_fu_258_ce),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .dout_reg_0({dout_reg__1_3,mul_32s_32s_32_2_1_U29_n_20,mul_32s_32s_32_2_1_U29_n_21,mul_32s_32s_32_2_1_U29_n_22,mul_32s_32s_32_2_1_U29_n_23,mul_32s_32s_32_2_1_U29_n_24,mul_32s_32s_32_2_1_U29_n_25,mul_32s_32s_32_2_1_U29_n_26,mul_32s_32s_32_2_1_U29_n_27,mul_32s_32s_32_2_1_U29_n_28,mul_32s_32s_32_2_1_U29_n_29,mul_32s_32s_32_2_1_U29_n_30,mul_32s_32s_32_2_1_U29_n_31,mul_32s_32s_32_2_1_U29_n_32,mul_32s_32s_32_2_1_U29_n_33,mul_32s_32s_32_2_1_U29_n_34,mul_32s_32s_32_2_1_U29_n_35}),
        .tmp_product_0(N3));
  FDRE \mul_ln23_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_35),
        .Q(mul_ln23_reg_332[0]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_25),
        .Q(mul_ln23_reg_332[10]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_24),
        .Q(mul_ln23_reg_332[11]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_23),
        .Q(mul_ln23_reg_332[12]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_22),
        .Q(mul_ln23_reg_332[13]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_21),
        .Q(mul_ln23_reg_332[14]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_20),
        .Q(mul_ln23_reg_332[15]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[16]),
        .Q(mul_ln23_reg_332[16]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[17]),
        .Q(mul_ln23_reg_332[17]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[18]),
        .Q(mul_ln23_reg_332[18]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[19]),
        .Q(mul_ln23_reg_332[19]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_34),
        .Q(mul_ln23_reg_332[1]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[20]),
        .Q(mul_ln23_reg_332[20]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[21]),
        .Q(mul_ln23_reg_332[21]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[22]),
        .Q(mul_ln23_reg_332[22]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[23]),
        .Q(mul_ln23_reg_332[23]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[24]),
        .Q(mul_ln23_reg_332[24]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[25]),
        .Q(mul_ln23_reg_332[25]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[26]),
        .Q(mul_ln23_reg_332[26]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[27]),
        .Q(mul_ln23_reg_332[27]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[28]),
        .Q(mul_ln23_reg_332[28]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[29]),
        .Q(mul_ln23_reg_332[29]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_33),
        .Q(mul_ln23_reg_332[2]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[30]),
        .Q(mul_ln23_reg_332[30]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(grp_fu_202_p2[31]),
        .Q(mul_ln23_reg_332[31]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_32),
        .Q(mul_ln23_reg_332[3]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_31),
        .Q(mul_ln23_reg_332[4]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_30),
        .Q(mul_ln23_reg_332[5]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_29),
        .Q(mul_ln23_reg_332[6]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_28),
        .Q(mul_ln23_reg_332[7]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_27),
        .Q(mul_ln23_reg_332[8]),
        .R(1'b0));
  FDRE \mul_ln23_reg_332_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U27_n_26),
        .Q(mul_ln23_reg_332[9]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_35),
        .Q(mul_ln24_reg_354[0]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_25),
        .Q(mul_ln24_reg_354[10]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_24),
        .Q(mul_ln24_reg_354[11]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_23),
        .Q(mul_ln24_reg_354[12]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_22),
        .Q(mul_ln24_reg_354[13]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_21),
        .Q(mul_ln24_reg_354[14]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_20),
        .Q(mul_ln24_reg_354[15]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[16]),
        .Q(mul_ln24_reg_354[16]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[17]),
        .Q(mul_ln24_reg_354[17]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[18]),
        .Q(mul_ln24_reg_354[18]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[19]),
        .Q(mul_ln24_reg_354[19]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_34),
        .Q(mul_ln24_reg_354[1]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[20]),
        .Q(mul_ln24_reg_354[20]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[21]),
        .Q(mul_ln24_reg_354[21]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[22]),
        .Q(mul_ln24_reg_354[22]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[23]),
        .Q(mul_ln24_reg_354[23]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[24]),
        .Q(mul_ln24_reg_354[24]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[25]),
        .Q(mul_ln24_reg_354[25]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[26]),
        .Q(mul_ln24_reg_354[26]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[27]),
        .Q(mul_ln24_reg_354[27]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[28]),
        .Q(mul_ln24_reg_354[28]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[29]),
        .Q(mul_ln24_reg_354[29]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_33),
        .Q(mul_ln24_reg_354[2]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[30]),
        .Q(mul_ln24_reg_354[30]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(dout_reg__1[31]),
        .Q(mul_ln24_reg_354[31]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_32),
        .Q(mul_ln24_reg_354[3]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_31),
        .Q(mul_ln24_reg_354[4]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_30),
        .Q(mul_ln24_reg_354[5]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_29),
        .Q(mul_ln24_reg_354[6]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_28),
        .Q(mul_ln24_reg_354[7]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_27),
        .Q(mul_ln24_reg_354[8]),
        .R(1'b0));
  FDRE \mul_ln24_reg_354_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(mul_32s_32s_32_2_1_U28_n_26),
        .Q(mul_ln24_reg_354[9]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_35),
        .Q(mul_ln42_reg_376[0]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_25),
        .Q(mul_ln42_reg_376[10]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_24),
        .Q(mul_ln42_reg_376[11]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_23),
        .Q(mul_ln42_reg_376[12]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_22),
        .Q(mul_ln42_reg_376[13]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_21),
        .Q(mul_ln42_reg_376[14]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_20),
        .Q(mul_ln42_reg_376[15]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[16]),
        .Q(mul_ln42_reg_376[16]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[17]),
        .Q(mul_ln42_reg_376[17]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[18]),
        .Q(mul_ln42_reg_376[18]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[19]),
        .Q(mul_ln42_reg_376[19]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_34),
        .Q(mul_ln42_reg_376[1]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[20]),
        .Q(mul_ln42_reg_376[20]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[21]),
        .Q(mul_ln42_reg_376[21]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[22]),
        .Q(mul_ln42_reg_376[22]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[23]),
        .Q(mul_ln42_reg_376[23]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[24]),
        .Q(mul_ln42_reg_376[24]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[25]),
        .Q(mul_ln42_reg_376[25]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[26]),
        .Q(mul_ln42_reg_376[26]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[27]),
        .Q(mul_ln42_reg_376[27]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[28]),
        .Q(mul_ln42_reg_376[28]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[29]),
        .Q(mul_ln42_reg_376[29]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_33),
        .Q(mul_ln42_reg_376[2]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[30]),
        .Q(mul_ln42_reg_376[30]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(dout_reg__1_3[31]),
        .Q(mul_ln42_reg_376[31]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_32),
        .Q(mul_ln42_reg_376[3]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_31),
        .Q(mul_ln42_reg_376[4]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_30),
        .Q(mul_ln42_reg_376[5]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_29),
        .Q(mul_ln42_reg_376[6]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_28),
        .Q(mul_ln42_reg_376[7]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_27),
        .Q(mul_ln42_reg_376[8]),
        .R(1'b0));
  FDRE \mul_ln42_reg_376_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(mul_32s_32s_32_2_1_U29_n_26),
        .Q(mul_ln42_reg_376[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_cast1_reg_365[61]_i_1 
       (.I0(ap_CS_fsm_state15),
        .I1(icmp_ln24_fu_234_p2),
        .O(p_cast1_reg_3650));
  FDRE \p_cast1_reg_365_reg[0] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[2]),
        .Q(p_cast1_reg_365[0]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[10] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[12]),
        .Q(p_cast1_reg_365[10]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[11] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[13]),
        .Q(p_cast1_reg_365[11]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[12] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[14]),
        .Q(p_cast1_reg_365[12]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[13] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[15]),
        .Q(p_cast1_reg_365[13]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[14] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[16]),
        .Q(p_cast1_reg_365[14]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[15] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[17]),
        .Q(p_cast1_reg_365[15]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[16] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[18]),
        .Q(p_cast1_reg_365[16]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[17] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[19]),
        .Q(p_cast1_reg_365[17]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[18] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[20]),
        .Q(p_cast1_reg_365[18]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[19] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[21]),
        .Q(p_cast1_reg_365[19]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[1] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[3]),
        .Q(p_cast1_reg_365[1]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[20] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[22]),
        .Q(p_cast1_reg_365[20]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[21] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[23]),
        .Q(p_cast1_reg_365[21]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[22] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[24]),
        .Q(p_cast1_reg_365[22]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[23] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[25]),
        .Q(p_cast1_reg_365[23]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[24] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[26]),
        .Q(p_cast1_reg_365[24]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[25] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[27]),
        .Q(p_cast1_reg_365[25]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[26] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[28]),
        .Q(p_cast1_reg_365[26]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[27] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[29]),
        .Q(p_cast1_reg_365[27]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[28] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[30]),
        .Q(p_cast1_reg_365[28]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[29] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[31]),
        .Q(p_cast1_reg_365[29]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[2] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[4]),
        .Q(p_cast1_reg_365[2]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[30] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[32]),
        .Q(p_cast1_reg_365[30]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[31] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[33]),
        .Q(p_cast1_reg_365[31]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[32] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[34]),
        .Q(p_cast1_reg_365[32]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[33] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[35]),
        .Q(p_cast1_reg_365[33]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[34] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[36]),
        .Q(p_cast1_reg_365[34]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[35] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[37]),
        .Q(p_cast1_reg_365[35]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[36] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[38]),
        .Q(p_cast1_reg_365[36]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[37] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[39]),
        .Q(p_cast1_reg_365[37]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[38] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[40]),
        .Q(p_cast1_reg_365[38]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[39] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[41]),
        .Q(p_cast1_reg_365[39]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[3] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[5]),
        .Q(p_cast1_reg_365[3]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[40] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[42]),
        .Q(p_cast1_reg_365[40]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[41] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[43]),
        .Q(p_cast1_reg_365[41]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[42] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[44]),
        .Q(p_cast1_reg_365[42]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[43] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[45]),
        .Q(p_cast1_reg_365[43]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[44] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[46]),
        .Q(p_cast1_reg_365[44]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[45] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[47]),
        .Q(p_cast1_reg_365[45]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[46] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[48]),
        .Q(p_cast1_reg_365[46]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[47] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[49]),
        .Q(p_cast1_reg_365[47]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[48] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[50]),
        .Q(p_cast1_reg_365[48]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[49] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[51]),
        .Q(p_cast1_reg_365[49]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[4] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[6]),
        .Q(p_cast1_reg_365[4]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[50] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[52]),
        .Q(p_cast1_reg_365[50]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[51] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[53]),
        .Q(p_cast1_reg_365[51]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[52] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[54]),
        .Q(p_cast1_reg_365[52]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[53] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[55]),
        .Q(p_cast1_reg_365[53]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[54] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[56]),
        .Q(p_cast1_reg_365[54]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[55] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[57]),
        .Q(p_cast1_reg_365[55]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[56] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[58]),
        .Q(p_cast1_reg_365[56]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[57] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[59]),
        .Q(p_cast1_reg_365[57]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[58] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[60]),
        .Q(p_cast1_reg_365[58]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[59] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[61]),
        .Q(p_cast1_reg_365[59]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[5] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[7]),
        .Q(p_cast1_reg_365[5]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[60] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[62]),
        .Q(p_cast1_reg_365[60]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[61] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[63]),
        .Q(p_cast1_reg_365[61]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[6] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[8]),
        .Q(p_cast1_reg_365[6]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[7] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[9]),
        .Q(p_cast1_reg_365[7]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[8] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[10]),
        .Q(p_cast1_reg_365[8]),
        .R(1'b0));
  FDRE \p_cast1_reg_365_reg[9] 
       (.C(ap_clk),
        .CE(p_cast1_reg_3650),
        .D(m2_read_reg_312[11]),
        .Q(p_cast1_reg_365[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_cast3_reg_387[61]_i_1 
       (.I0(ap_CS_fsm_state26),
        .I1(icmp_ln42_fu_262_p2),
        .O(p_cast3_reg_3870));
  FDRE \p_cast3_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[0]),
        .Q(p_cast3_reg_387[0]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[10] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[10]),
        .Q(p_cast3_reg_387[10]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[11] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[11]),
        .Q(p_cast3_reg_387[11]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[12] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[12]),
        .Q(p_cast3_reg_387[12]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[13] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[13]),
        .Q(p_cast3_reg_387[13]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[14] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[14]),
        .Q(p_cast3_reg_387[14]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[15] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[15]),
        .Q(p_cast3_reg_387[15]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[16] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[16]),
        .Q(p_cast3_reg_387[16]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[17] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[17]),
        .Q(p_cast3_reg_387[17]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[18] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[18]),
        .Q(p_cast3_reg_387[18]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[19] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[19]),
        .Q(p_cast3_reg_387[19]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[1]),
        .Q(p_cast3_reg_387[1]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[20] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[20]),
        .Q(p_cast3_reg_387[20]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[21] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[21]),
        .Q(p_cast3_reg_387[21]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[22] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[22]),
        .Q(p_cast3_reg_387[22]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[23] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[23]),
        .Q(p_cast3_reg_387[23]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[24] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[24]),
        .Q(p_cast3_reg_387[24]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[25] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[25]),
        .Q(p_cast3_reg_387[25]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[26] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[26]),
        .Q(p_cast3_reg_387[26]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[27] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[27]),
        .Q(p_cast3_reg_387[27]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[28] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[28]),
        .Q(p_cast3_reg_387[28]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[29] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[29]),
        .Q(p_cast3_reg_387[29]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[2]),
        .Q(p_cast3_reg_387[2]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[30] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[30]),
        .Q(p_cast3_reg_387[30]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[31] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[31]),
        .Q(p_cast3_reg_387[31]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[32] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[32]),
        .Q(p_cast3_reg_387[32]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[33] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[33]),
        .Q(p_cast3_reg_387[33]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[34] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[34]),
        .Q(p_cast3_reg_387[34]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[35] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[35]),
        .Q(p_cast3_reg_387[35]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[36] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[36]),
        .Q(p_cast3_reg_387[36]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[37] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[37]),
        .Q(p_cast3_reg_387[37]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[38] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[38]),
        .Q(p_cast3_reg_387[38]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[39] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[39]),
        .Q(p_cast3_reg_387[39]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[3]),
        .Q(p_cast3_reg_387[3]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[40] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[40]),
        .Q(p_cast3_reg_387[40]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[41] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[41]),
        .Q(p_cast3_reg_387[41]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[42] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[42]),
        .Q(p_cast3_reg_387[42]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[43] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[43]),
        .Q(p_cast3_reg_387[43]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[44] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[44]),
        .Q(p_cast3_reg_387[44]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[45] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[45]),
        .Q(p_cast3_reg_387[45]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[46] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[46]),
        .Q(p_cast3_reg_387[46]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[47] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[47]),
        .Q(p_cast3_reg_387[47]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[48] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[48]),
        .Q(p_cast3_reg_387[48]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[49] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[49]),
        .Q(p_cast3_reg_387[49]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[4]),
        .Q(p_cast3_reg_387[4]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[50] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[50]),
        .Q(p_cast3_reg_387[50]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[51] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[51]),
        .Q(p_cast3_reg_387[51]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[52] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[52]),
        .Q(p_cast3_reg_387[52]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[53] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[53]),
        .Q(p_cast3_reg_387[53]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[54] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[54]),
        .Q(p_cast3_reg_387[54]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[55] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[55]),
        .Q(p_cast3_reg_387[55]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[56] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[56]),
        .Q(p_cast3_reg_387[56]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[57] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[57]),
        .Q(p_cast3_reg_387[57]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[58] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[58]),
        .Q(p_cast3_reg_387[58]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[59] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[59]),
        .Q(p_cast3_reg_387[59]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[5]),
        .Q(p_cast3_reg_387[5]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[60] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[60]),
        .Q(p_cast3_reg_387[60]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[61] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[61]),
        .Q(p_cast3_reg_387[61]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[6]),
        .Q(p_cast3_reg_387[6]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[7]),
        .Q(p_cast3_reg_387[7]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[8] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[8]),
        .Q(p_cast3_reg_387[8]),
        .R(1'b0));
  FDRE \p_cast3_reg_387_reg[9] 
       (.C(ap_clk),
        .CE(p_cast3_reg_3870),
        .D(p_0_in[9]),
        .Q(p_cast3_reg_387[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_cast_reg_343[61]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln23_fu_206_p2),
        .O(p_cast_reg_3430));
  FDRE \p_cast_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[2]),
        .Q(p_cast_reg_343[0]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[12]),
        .Q(p_cast_reg_343[10]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[11] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[13]),
        .Q(p_cast_reg_343[11]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[12] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[14]),
        .Q(p_cast_reg_343[12]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[13] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[15]),
        .Q(p_cast_reg_343[13]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[14] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[16]),
        .Q(p_cast_reg_343[14]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[15] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[17]),
        .Q(p_cast_reg_343[15]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[16] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[18]),
        .Q(p_cast_reg_343[16]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[17] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[19]),
        .Q(p_cast_reg_343[17]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[18] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[20]),
        .Q(p_cast_reg_343[18]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[19] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[21]),
        .Q(p_cast_reg_343[19]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[3]),
        .Q(p_cast_reg_343[1]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[20] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[22]),
        .Q(p_cast_reg_343[20]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[21] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[23]),
        .Q(p_cast_reg_343[21]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[22] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[24]),
        .Q(p_cast_reg_343[22]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[23] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[25]),
        .Q(p_cast_reg_343[23]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[24] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[26]),
        .Q(p_cast_reg_343[24]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[25] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[27]),
        .Q(p_cast_reg_343[25]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[26] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[28]),
        .Q(p_cast_reg_343[26]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[27] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[29]),
        .Q(p_cast_reg_343[27]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[28] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[30]),
        .Q(p_cast_reg_343[28]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[29] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[31]),
        .Q(p_cast_reg_343[29]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[4]),
        .Q(p_cast_reg_343[2]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[30] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[32]),
        .Q(p_cast_reg_343[30]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[31] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[33]),
        .Q(p_cast_reg_343[31]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[32] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[34]),
        .Q(p_cast_reg_343[32]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[33] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[35]),
        .Q(p_cast_reg_343[33]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[34] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[36]),
        .Q(p_cast_reg_343[34]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[35] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[37]),
        .Q(p_cast_reg_343[35]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[36] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[38]),
        .Q(p_cast_reg_343[36]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[37] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[39]),
        .Q(p_cast_reg_343[37]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[38] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[40]),
        .Q(p_cast_reg_343[38]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[39] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[41]),
        .Q(p_cast_reg_343[39]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[5]),
        .Q(p_cast_reg_343[3]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[40] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[42]),
        .Q(p_cast_reg_343[40]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[41] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[43]),
        .Q(p_cast_reg_343[41]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[42] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[44]),
        .Q(p_cast_reg_343[42]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[43] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[45]),
        .Q(p_cast_reg_343[43]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[44] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[46]),
        .Q(p_cast_reg_343[44]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[45] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[47]),
        .Q(p_cast_reg_343[45]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[46] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[48]),
        .Q(p_cast_reg_343[46]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[47] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[49]),
        .Q(p_cast_reg_343[47]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[48] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[50]),
        .Q(p_cast_reg_343[48]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[49] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[51]),
        .Q(p_cast_reg_343[49]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[6]),
        .Q(p_cast_reg_343[4]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[50] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[52]),
        .Q(p_cast_reg_343[50]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[51] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[53]),
        .Q(p_cast_reg_343[51]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[52] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[54]),
        .Q(p_cast_reg_343[52]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[53] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[55]),
        .Q(p_cast_reg_343[53]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[54] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[56]),
        .Q(p_cast_reg_343[54]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[55] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[57]),
        .Q(p_cast_reg_343[55]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[56] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[58]),
        .Q(p_cast_reg_343[56]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[57] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[59]),
        .Q(p_cast_reg_343[57]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[58] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[60]),
        .Q(p_cast_reg_343[58]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[59] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[61]),
        .Q(p_cast_reg_343[59]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[7]),
        .Q(p_cast_reg_343[5]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[60] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[62]),
        .Q(p_cast_reg_343[60]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[61] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[63]),
        .Q(p_cast_reg_343[61]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[8]),
        .Q(p_cast_reg_343[6]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[9]),
        .Q(p_cast_reg_343[7]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[10]),
        .Q(p_cast_reg_343[8]),
        .R(1'b0));
  FDRE \p_cast_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(p_cast_reg_3430),
        .D(m1_read_reg_317[11]),
        .Q(p_cast_reg_343[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_BUS1_s_axi
   (interrupt,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_BUS1_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_BUS1_BVALID,
    ap_start,
    D,
    \int_m2_reg[63]_0 ,
    \int_m1_reg[63]_0 ,
    \int_N3_reg[31]_0 ,
    \int_N1_reg[31]_0 ,
    \ap_CS_fsm_reg[30] ,
    \FSM_onehot_wstate_reg[1]_0 ,
    \int_N2_reg[31]_0 ,
    s_axi_BUS1_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_BUS1_ARVALID,
    s_axi_BUS1_RREADY,
    s_axi_BUS1_ARADDR,
    s_axi_BUS1_WVALID,
    s_axi_BUS1_BREADY,
    s_axi_BUS1_WSTRB,
    Q,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    s_axi_BUS1_AWVALID,
    s_axi_BUS1_WDATA,
    p_12_in,
    int_ap_ready_reg_0,
    gmem_BVALID,
    s_axi_BUS1_AWADDR);
  output interrupt;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_BUS1_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_BUS1_BVALID;
  output ap_start;
  output [61:0]D;
  output [61:0]\int_m2_reg[63]_0 ;
  output [61:0]\int_m1_reg[63]_0 ;
  output [31:0]\int_N3_reg[31]_0 ;
  output [31:0]\int_N1_reg[31]_0 ;
  output [0:0]\ap_CS_fsm_reg[30] ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [31:0]\int_N2_reg[31]_0 ;
  output [31:0]s_axi_BUS1_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_BUS1_ARVALID;
  input s_axi_BUS1_RREADY;
  input [6:0]s_axi_BUS1_ARADDR;
  input s_axi_BUS1_WVALID;
  input s_axi_BUS1_BREADY;
  input [3:0]s_axi_BUS1_WSTRB;
  input [7:0]Q;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input s_axi_BUS1_AWVALID;
  input [31:0]s_axi_BUS1_WDATA;
  input p_12_in;
  input int_ap_ready_reg_0;
  input gmem_BVALID;
  input [6:0]s_axi_BUS1_AWADDR;

  wire [61:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_4 ;
  wire \FSM_onehot_rstate[2]_i_1_n_4 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_4 ;
  wire \FSM_onehot_wstate[2]_i_1_n_4 ;
  wire \FSM_onehot_wstate[3]_i_1_n_4 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]Q;
  wire \ap_CS_fsm[1]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[30] ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_4;
  wire auto_restart_status_reg_n_4;
  wire gmem_BVALID;
  wire [31:0]int_N10;
  wire \int_N1[31]_i_1_n_4 ;
  wire [31:0]\int_N1_reg[31]_0 ;
  wire [31:0]int_N20;
  wire \int_N2[31]_i_1_n_4 ;
  wire [31:0]\int_N2_reg[31]_0 ;
  wire [31:0]int_N30;
  wire \int_N3[31]_i_1_n_4 ;
  wire \int_N3[31]_i_3_n_4 ;
  wire [31:0]\int_N3_reg[31]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_4;
  wire int_ap_ready_reg_0;
  wire int_ap_start_i_1_n_4;
  wire int_ap_start_i_3_n_4;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_i_2_n_4;
  wire int_gie_reg_n_4;
  wire \int_ier[0]_i_1_n_4 ;
  wire \int_ier[1]_i_1_n_4 ;
  wire \int_ier[1]_i_2_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire \int_isr_reg_n_4_[1] ;
  wire \int_m1[31]_i_1_n_4 ;
  wire \int_m1[31]_i_3_n_4 ;
  wire \int_m1[63]_i_1_n_4 ;
  wire [31:0]int_m1_reg0;
  wire [31:0]int_m1_reg06_out;
  wire [61:0]\int_m1_reg[63]_0 ;
  wire \int_m2[31]_i_1_n_4 ;
  wire \int_m2[63]_i_1_n_4 ;
  wire [31:0]int_m2_reg0;
  wire [31:0]int_m2_reg03_out;
  wire [61:0]\int_m2_reg[63]_0 ;
  wire \int_m3[31]_i_1_n_4 ;
  wire \int_m3[63]_i_1_n_4 ;
  wire [31:0]int_m3_reg0;
  wire [31:0]int_m3_reg01_out;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_4;
  wire int_task_ap_done_i_2_n_4;
  wire int_task_ap_done_i_3_n_4;
  wire int_task_ap_done_i_4_n_4;
  wire int_task_ap_done_i_5_n_4;
  wire int_task_ap_done_i_6_n_4;
  wire interrupt;
  wire [1:0]m1;
  wire [1:0]m2;
  wire [1:0]m3;
  wire p_0_in;
  wire p_12_in;
  wire [7:2]p_9_in;
  wire \rdata[0]_i_1_n_4 ;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[0]_i_4_n_4 ;
  wire \rdata[0]_i_5_n_4 ;
  wire \rdata[0]_i_6_n_4 ;
  wire \rdata[0]_i_7_n_4 ;
  wire \rdata[0]_i_8_n_4 ;
  wire \rdata[10]_i_1_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[10]_i_3_n_4 ;
  wire \rdata[10]_i_4_n_4 ;
  wire \rdata[10]_i_5_n_4 ;
  wire \rdata[11]_i_1_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[11]_i_3_n_4 ;
  wire \rdata[11]_i_4_n_4 ;
  wire \rdata[11]_i_5_n_4 ;
  wire \rdata[12]_i_1_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[12]_i_3_n_4 ;
  wire \rdata[12]_i_4_n_4 ;
  wire \rdata[12]_i_5_n_4 ;
  wire \rdata[13]_i_1_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[13]_i_3_n_4 ;
  wire \rdata[13]_i_4_n_4 ;
  wire \rdata[13]_i_5_n_4 ;
  wire \rdata[14]_i_1_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[14]_i_3_n_4 ;
  wire \rdata[14]_i_4_n_4 ;
  wire \rdata[14]_i_5_n_4 ;
  wire \rdata[15]_i_1_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[15]_i_3_n_4 ;
  wire \rdata[15]_i_4_n_4 ;
  wire \rdata[15]_i_5_n_4 ;
  wire \rdata[16]_i_1_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[16]_i_3_n_4 ;
  wire \rdata[16]_i_4_n_4 ;
  wire \rdata[16]_i_5_n_4 ;
  wire \rdata[17]_i_1_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[17]_i_3_n_4 ;
  wire \rdata[17]_i_4_n_4 ;
  wire \rdata[17]_i_5_n_4 ;
  wire \rdata[18]_i_1_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[18]_i_3_n_4 ;
  wire \rdata[18]_i_4_n_4 ;
  wire \rdata[18]_i_5_n_4 ;
  wire \rdata[19]_i_1_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[19]_i_3_n_4 ;
  wire \rdata[19]_i_4_n_4 ;
  wire \rdata[19]_i_5_n_4 ;
  wire \rdata[1]_i_1_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[1]_i_4_n_4 ;
  wire \rdata[1]_i_5_n_4 ;
  wire \rdata[1]_i_6_n_4 ;
  wire \rdata[20]_i_1_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[20]_i_3_n_4 ;
  wire \rdata[20]_i_4_n_4 ;
  wire \rdata[20]_i_5_n_4 ;
  wire \rdata[21]_i_1_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[21]_i_3_n_4 ;
  wire \rdata[21]_i_4_n_4 ;
  wire \rdata[21]_i_5_n_4 ;
  wire \rdata[22]_i_1_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[22]_i_3_n_4 ;
  wire \rdata[22]_i_4_n_4 ;
  wire \rdata[22]_i_5_n_4 ;
  wire \rdata[23]_i_1_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[23]_i_3_n_4 ;
  wire \rdata[23]_i_4_n_4 ;
  wire \rdata[23]_i_5_n_4 ;
  wire \rdata[24]_i_1_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[24]_i_3_n_4 ;
  wire \rdata[24]_i_4_n_4 ;
  wire \rdata[24]_i_5_n_4 ;
  wire \rdata[25]_i_1_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[25]_i_3_n_4 ;
  wire \rdata[25]_i_4_n_4 ;
  wire \rdata[25]_i_5_n_4 ;
  wire \rdata[26]_i_1_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[26]_i_3_n_4 ;
  wire \rdata[26]_i_4_n_4 ;
  wire \rdata[26]_i_5_n_4 ;
  wire \rdata[27]_i_1_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[27]_i_3_n_4 ;
  wire \rdata[27]_i_4_n_4 ;
  wire \rdata[27]_i_5_n_4 ;
  wire \rdata[28]_i_1_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[28]_i_3_n_4 ;
  wire \rdata[28]_i_4_n_4 ;
  wire \rdata[28]_i_5_n_4 ;
  wire \rdata[29]_i_1_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[29]_i_3_n_4 ;
  wire \rdata[29]_i_4_n_4 ;
  wire \rdata[29]_i_5_n_4 ;
  wire \rdata[2]_i_1_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[2]_i_3_n_4 ;
  wire \rdata[2]_i_4_n_4 ;
  wire \rdata[2]_i_5_n_4 ;
  wire \rdata[30]_i_1_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[30]_i_3_n_4 ;
  wire \rdata[30]_i_4_n_4 ;
  wire \rdata[30]_i_5_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_3_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[31]_i_6_n_4 ;
  wire \rdata[31]_i_7_n_4 ;
  wire \rdata[3]_i_1_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[3]_i_3_n_4 ;
  wire \rdata[3]_i_4_n_4 ;
  wire \rdata[3]_i_5_n_4 ;
  wire \rdata[4]_i_1_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[4]_i_3_n_4 ;
  wire \rdata[4]_i_4_n_4 ;
  wire \rdata[4]_i_5_n_4 ;
  wire \rdata[5]_i_1_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[5]_i_3_n_4 ;
  wire \rdata[5]_i_4_n_4 ;
  wire \rdata[5]_i_5_n_4 ;
  wire \rdata[6]_i_1_n_4 ;
  wire \rdata[6]_i_2_n_4 ;
  wire \rdata[6]_i_3_n_4 ;
  wire \rdata[6]_i_4_n_4 ;
  wire \rdata[6]_i_5_n_4 ;
  wire \rdata[7]_i_1_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[7]_i_3_n_4 ;
  wire \rdata[7]_i_4_n_4 ;
  wire \rdata[7]_i_5_n_4 ;
  wire \rdata[8]_i_1_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[8]_i_3_n_4 ;
  wire \rdata[8]_i_4_n_4 ;
  wire \rdata[8]_i_5_n_4 ;
  wire \rdata[9]_i_1_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire \rdata[9]_i_3_n_4 ;
  wire \rdata[9]_i_4_n_4 ;
  wire \rdata[9]_i_5_n_4 ;
  wire [6:0]s_axi_BUS1_ARADDR;
  wire s_axi_BUS1_ARVALID;
  wire [6:0]s_axi_BUS1_AWADDR;
  wire s_axi_BUS1_AWVALID;
  wire s_axi_BUS1_BREADY;
  wire s_axi_BUS1_BVALID;
  wire [31:0]s_axi_BUS1_RDATA;
  wire s_axi_BUS1_RREADY;
  wire s_axi_BUS1_RVALID;
  wire [31:0]s_axi_BUS1_WDATA;
  wire [3:0]s_axi_BUS1_WSTRB;
  wire s_axi_BUS1_WVALID;
  wire waddr;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_BUS1_RREADY),
        .I1(s_axi_BUS1_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_BUS1_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_BUS1_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_BUS1_RVALID),
        .I3(s_axi_BUS1_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_4 ),
        .Q(s_axi_BUS1_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_BUS1_BREADY),
        .I1(s_axi_BUS1_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_BUS1_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_BUS1_AWVALID),
        .I2(s_axi_BUS1_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_BUS1_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_BUS1_BREADY),
        .I3(s_axi_BUS1_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_4 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_4 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_4 ),
        .Q(s_axi_BUS1_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[1]_i_3_n_4 ),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\ap_CS_fsm_reg[30] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(ap_start),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\ap_CS_fsm_reg[1]_2 ),
        .O(\ap_CS_fsm[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    auto_restart_status_i_1
       (.I0(p_9_in[7]),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(auto_restart_status_reg_n_4),
        .O(auto_restart_status_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_4),
        .Q(auto_restart_status_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [0]),
        .O(int_N10[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[10]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [10]),
        .O(int_N10[10]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[11]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [11]),
        .O(int_N10[11]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[12]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [12]),
        .O(int_N10[12]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[13]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [13]),
        .O(int_N10[13]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[14]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [14]),
        .O(int_N10[14]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[15]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [15]),
        .O(int_N10[15]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[16]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [16]),
        .O(int_N10[16]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[17]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [17]),
        .O(int_N10[17]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[18]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [18]),
        .O(int_N10[18]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[19]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [19]),
        .O(int_N10[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [1]),
        .O(int_N10[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[20]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [20]),
        .O(int_N10[20]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[21]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [21]),
        .O(int_N10[21]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[22]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [22]),
        .O(int_N10[22]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[23]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N1_reg[31]_0 [23]),
        .O(int_N10[23]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[24]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [24]),
        .O(int_N10[24]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[25]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [25]),
        .O(int_N10[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[26]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [26]),
        .O(int_N10[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[27]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [27]),
        .O(int_N10[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[28]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [28]),
        .O(int_N10[28]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[29]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [29]),
        .O(int_N10[29]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[2]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [2]),
        .O(int_N10[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[30]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [30]),
        .O(int_N10[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_N1[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_m1[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\waddr_reg_n_4_[3] ),
        .O(\int_N1[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[31]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N1_reg[31]_0 [31]),
        .O(int_N10[31]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[3]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [3]),
        .O(int_N10[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[4]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [4]),
        .O(int_N10[4]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[5]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [5]),
        .O(int_N10[5]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[6]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [6]),
        .O(int_N10[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[7]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N1_reg[31]_0 [7]),
        .O(int_N10[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[8]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [8]),
        .O(int_N10[8]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N1[9]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N1_reg[31]_0 [9]),
        .O(int_N10[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[0] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[0]),
        .Q(\int_N1_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[10] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[10]),
        .Q(\int_N1_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[11] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[11]),
        .Q(\int_N1_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[12] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[12]),
        .Q(\int_N1_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[13] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[13]),
        .Q(\int_N1_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[14] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[14]),
        .Q(\int_N1_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[15] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[15]),
        .Q(\int_N1_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[16] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[16]),
        .Q(\int_N1_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[17] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[17]),
        .Q(\int_N1_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[18] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[18]),
        .Q(\int_N1_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[19] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[19]),
        .Q(\int_N1_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[1] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[1]),
        .Q(\int_N1_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[20] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[20]),
        .Q(\int_N1_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[21] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[21]),
        .Q(\int_N1_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[22] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[22]),
        .Q(\int_N1_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[23] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[23]),
        .Q(\int_N1_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[24] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[24]),
        .Q(\int_N1_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[25] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[25]),
        .Q(\int_N1_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[26] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[26]),
        .Q(\int_N1_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[27] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[27]),
        .Q(\int_N1_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[28] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[28]),
        .Q(\int_N1_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[29] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[29]),
        .Q(\int_N1_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[2] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[2]),
        .Q(\int_N1_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[30] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[30]),
        .Q(\int_N1_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[31] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[31]),
        .Q(\int_N1_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[3] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[3]),
        .Q(\int_N1_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[4] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[4]),
        .Q(\int_N1_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[5] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[5]),
        .Q(\int_N1_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[6] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[6]),
        .Q(\int_N1_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[7] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[7]),
        .Q(\int_N1_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[8] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[8]),
        .Q(\int_N1_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N1_reg[9] 
       (.C(ap_clk),
        .CE(\int_N1[31]_i_1_n_4 ),
        .D(int_N10[9]),
        .Q(\int_N1_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [0]),
        .O(int_N20[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[10]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [10]),
        .O(int_N20[10]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[11]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [11]),
        .O(int_N20[11]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[12]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [12]),
        .O(int_N20[12]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[13]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [13]),
        .O(int_N20[13]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[14]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [14]),
        .O(int_N20[14]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[15]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [15]),
        .O(int_N20[15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[16]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [16]),
        .O(int_N20[16]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[17]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [17]),
        .O(int_N20[17]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[18]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [18]),
        .O(int_N20[18]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[19]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [19]),
        .O(int_N20[19]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [1]),
        .O(int_N20[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[20]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [20]),
        .O(int_N20[20]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[21]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [21]),
        .O(int_N20[21]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[22]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [22]),
        .O(int_N20[22]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[23]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N2_reg[31]_0 [23]),
        .O(int_N20[23]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[24]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [24]),
        .O(int_N20[24]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[25]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [25]),
        .O(int_N20[25]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[26]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [26]),
        .O(int_N20[26]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[27]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [27]),
        .O(int_N20[27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[28]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [28]),
        .O(int_N20[28]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[29]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [29]),
        .O(int_N20[29]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[2]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [2]),
        .O(int_N20[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[30]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [30]),
        .O(int_N20[30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_N2[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_m1[31]_i_3_n_4 ),
        .I4(\waddr_reg_n_4_[5] ),
        .O(\int_N2[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[31]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N2_reg[31]_0 [31]),
        .O(int_N20[31]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[3]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [3]),
        .O(int_N20[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[4]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [4]),
        .O(int_N20[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[5]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [5]),
        .O(int_N20[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[6]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [6]),
        .O(int_N20[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[7]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N2_reg[31]_0 [7]),
        .O(int_N20[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[8]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [8]),
        .O(int_N20[8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N2[9]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N2_reg[31]_0 [9]),
        .O(int_N20[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[0] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[0]),
        .Q(\int_N2_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[10] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[10]),
        .Q(\int_N2_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[11] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[11]),
        .Q(\int_N2_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[12] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[12]),
        .Q(\int_N2_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[13] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[13]),
        .Q(\int_N2_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[14] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[14]),
        .Q(\int_N2_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[15] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[15]),
        .Q(\int_N2_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[16] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[16]),
        .Q(\int_N2_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[17] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[17]),
        .Q(\int_N2_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[18] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[18]),
        .Q(\int_N2_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[19] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[19]),
        .Q(\int_N2_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[1] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[1]),
        .Q(\int_N2_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[20] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[20]),
        .Q(\int_N2_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[21] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[21]),
        .Q(\int_N2_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[22] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[22]),
        .Q(\int_N2_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[23] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[23]),
        .Q(\int_N2_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[24] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[24]),
        .Q(\int_N2_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[25] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[25]),
        .Q(\int_N2_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[26] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[26]),
        .Q(\int_N2_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[27] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[27]),
        .Q(\int_N2_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[28] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[28]),
        .Q(\int_N2_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[29] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[29]),
        .Q(\int_N2_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[2] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[2]),
        .Q(\int_N2_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[30] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[30]),
        .Q(\int_N2_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[31] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[31]),
        .Q(\int_N2_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[3] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[3]),
        .Q(\int_N2_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[4] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[4]),
        .Q(\int_N2_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[5] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[5]),
        .Q(\int_N2_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[6] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[6]),
        .Q(\int_N2_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[7] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[7]),
        .Q(\int_N2_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[8] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[8]),
        .Q(\int_N2_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N2_reg[9] 
       (.C(ap_clk),
        .CE(\int_N2[31]_i_1_n_4 ),
        .D(int_N20[9]),
        .Q(\int_N2_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [0]),
        .O(int_N30[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[10]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [10]),
        .O(int_N30[10]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[11]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [11]),
        .O(int_N30[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[12]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [12]),
        .O(int_N30[12]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[13]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [13]),
        .O(int_N30[13]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[14]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [14]),
        .O(int_N30[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[15]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [15]),
        .O(int_N30[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[16]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [16]),
        .O(int_N30[16]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[17]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [17]),
        .O(int_N30[17]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[18]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [18]),
        .O(int_N30[18]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[19]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [19]),
        .O(int_N30[19]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [1]),
        .O(int_N30[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[20]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [20]),
        .O(int_N30[20]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[21]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [21]),
        .O(int_N30[21]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[22]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [22]),
        .O(int_N30[22]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[23]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_N3_reg[31]_0 [23]),
        .O(int_N30[23]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[24]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [24]),
        .O(int_N30[24]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[25]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [25]),
        .O(int_N30[25]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[26]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [26]),
        .O(int_N30[26]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[27]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [27]),
        .O(int_N30[27]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[28]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [28]),
        .O(int_N30[28]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[29]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [29]),
        .O(int_N30[29]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[2]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [2]),
        .O(int_N30[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[30]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [30]),
        .O(int_N30[30]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \int_N3[31]_i_1 
       (.I0(\int_N3[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[6] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\int_N3[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[31]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_N3_reg[31]_0 [31]),
        .O(int_N30[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_N3[31]_i_3 
       (.I0(\waddr_reg_n_4_[1] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(s_axi_BUS1_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_N3[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[3]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [3]),
        .O(int_N30[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[4]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [4]),
        .O(int_N30[4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[5]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [5]),
        .O(int_N30[5]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[6]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [6]),
        .O(int_N30[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[7]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_N3_reg[31]_0 [7]),
        .O(int_N30[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[8]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [8]),
        .O(int_N30[8]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_N3[9]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_N3_reg[31]_0 [9]),
        .O(int_N30[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[0] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[0]),
        .Q(\int_N3_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[10] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[10]),
        .Q(\int_N3_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[11] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[11]),
        .Q(\int_N3_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[12] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[12]),
        .Q(\int_N3_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[13] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[13]),
        .Q(\int_N3_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[14] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[14]),
        .Q(\int_N3_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[15] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[15]),
        .Q(\int_N3_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[16] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[16]),
        .Q(\int_N3_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[17] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[17]),
        .Q(\int_N3_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[18] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[18]),
        .Q(\int_N3_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[19] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[19]),
        .Q(\int_N3_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[1] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[1]),
        .Q(\int_N3_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[20] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[20]),
        .Q(\int_N3_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[21] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[21]),
        .Q(\int_N3_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[22] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[22]),
        .Q(\int_N3_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[23] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[23]),
        .Q(\int_N3_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[24] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[24]),
        .Q(\int_N3_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[25] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[25]),
        .Q(\int_N3_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[26] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[26]),
        .Q(\int_N3_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[27] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[27]),
        .Q(\int_N3_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[28] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[28]),
        .Q(\int_N3_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[29] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[29]),
        .Q(\int_N3_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[2] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[2]),
        .Q(\int_N3_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[30] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[30]),
        .Q(\int_N3_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[31] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[31]),
        .Q(\int_N3_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[3] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[3]),
        .Q(\int_N3_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[4] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[4]),
        .Q(\int_N3_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[5] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[5]),
        .Q(\int_N3_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[6] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[6]),
        .Q(\int_N3_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[7] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[7]),
        .Q(\int_N3_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[8] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[8]),
        .Q(\int_N3_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_N3_reg[9] 
       (.C(ap_clk),
        .CE(\int_N3[31]_i_1_n_4 ),
        .D(int_N30[9]),
        .Q(\int_N3_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_9_in[2]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7575755530303000)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_4),
        .I1(p_9_in[7]),
        .I2(Q[7]),
        .I3(int_ap_ready_reg_0),
        .I4(gmem_BVALID),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_4),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_9_in[7]),
        .I1(p_12_in),
        .I2(int_ap_start_i_3_n_4),
        .I3(s_axi_BUS1_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_ap_start_i_3
       (.I0(\int_m1[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(s_axi_BUS1_WSTRB[0]),
        .O(int_ap_start_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(int_ap_start_i_3_n_4),
        .I2(p_9_in[7]),
        .O(int_auto_restart_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(p_9_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(int_gie_i_2_n_4),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(s_axi_BUS1_WSTRB[0]),
        .I4(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  LUT4 #(
    .INIT(16'h0001)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_m1[31]_i_3_n_4 ),
        .O(int_gie_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\int_ier_reg_n_4_[0] ),
        .O(\int_ier[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_ier[1]_i_2 
       (.I0(\int_m1[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(s_axi_BUS1_WSTRB[0]),
        .O(\int_ier[1]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_4 ),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_4 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_4),
        .I1(\int_isr_reg_n_4_[1] ),
        .I2(\int_isr_reg_n_4_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(int_isr7_out),
        .I2(p_12_in),
        .I3(\int_ier_reg_n_4_[0] ),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\int_m1[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[2] ),
        .I5(s_axi_BUS1_WSTRB[0]),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_12_in),
        .I3(p_0_in),
        .I4(\int_isr_reg_n_4_[1] ),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(m1[0]),
        .O(int_m1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[10]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [8]),
        .O(int_m1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[11]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [9]),
        .O(int_m1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[12]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [10]),
        .O(int_m1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[13]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [11]),
        .O(int_m1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[14]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [12]),
        .O(int_m1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[15]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [13]),
        .O(int_m1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[16]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [14]),
        .O(int_m1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[17]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [15]),
        .O(int_m1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[18]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [16]),
        .O(int_m1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[19]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [17]),
        .O(int_m1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(m1[1]),
        .O(int_m1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[20]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [18]),
        .O(int_m1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[21]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [19]),
        .O(int_m1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[22]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [20]),
        .O(int_m1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[23]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [21]),
        .O(int_m1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[24]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [22]),
        .O(int_m1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[25]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [23]),
        .O(int_m1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[26]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [24]),
        .O(int_m1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[27]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [25]),
        .O(int_m1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[28]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [26]),
        .O(int_m1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[29]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [27]),
        .O(int_m1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[2]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [0]),
        .O(int_m1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[30]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [28]),
        .O(int_m1_reg06_out[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_m1[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_m1[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[5] ),
        .O(\int_m1[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[31]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [29]),
        .O(int_m1_reg06_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \int_m1[31]_i_3 
       (.I0(\waddr_reg_n_4_[6] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_BUS1_WVALID),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(\waddr_reg_n_4_[1] ),
        .O(\int_m1[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[32]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [30]),
        .O(int_m1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[33]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [31]),
        .O(int_m1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[34]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [32]),
        .O(int_m1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[35]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [33]),
        .O(int_m1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[36]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [34]),
        .O(int_m1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[37]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [35]),
        .O(int_m1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[38]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [36]),
        .O(int_m1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[39]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [37]),
        .O(int_m1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[3]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [1]),
        .O(int_m1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[40]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [38]),
        .O(int_m1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[41]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [39]),
        .O(int_m1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[42]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [40]),
        .O(int_m1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[43]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [41]),
        .O(int_m1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[44]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [42]),
        .O(int_m1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[45]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [43]),
        .O(int_m1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[46]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [44]),
        .O(int_m1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[47]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [45]),
        .O(int_m1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[48]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [46]),
        .O(int_m1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[49]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [47]),
        .O(int_m1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[4]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [2]),
        .O(int_m1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[50]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [48]),
        .O(int_m1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[51]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [49]),
        .O(int_m1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[52]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [50]),
        .O(int_m1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[53]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [51]),
        .O(int_m1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[54]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [52]),
        .O(int_m1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[55]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m1_reg[63]_0 [53]),
        .O(int_m1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[56]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [54]),
        .O(int_m1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[57]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [55]),
        .O(int_m1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[58]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [56]),
        .O(int_m1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[59]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [57]),
        .O(int_m1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[5]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [3]),
        .O(int_m1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[60]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [58]),
        .O(int_m1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[61]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [59]),
        .O(int_m1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[62]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [60]),
        .O(int_m1_reg0[30]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_m1[63]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\int_m1[31]_i_3_n_4 ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[5] ),
        .O(\int_m1[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[63]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m1_reg[63]_0 [61]),
        .O(int_m1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[6]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [4]),
        .O(int_m1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[7]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m1_reg[63]_0 [5]),
        .O(int_m1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[8]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [6]),
        .O(int_m1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m1[9]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m1_reg[63]_0 [7]),
        .O(int_m1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[0] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[0]),
        .Q(m1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[10] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[10]),
        .Q(\int_m1_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[11] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[11]),
        .Q(\int_m1_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[12] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[12]),
        .Q(\int_m1_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[13] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[13]),
        .Q(\int_m1_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[14] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[14]),
        .Q(\int_m1_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[15] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[15]),
        .Q(\int_m1_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[16] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[16]),
        .Q(\int_m1_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[17] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[17]),
        .Q(\int_m1_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[18] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[18]),
        .Q(\int_m1_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[19] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[19]),
        .Q(\int_m1_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[1] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[1]),
        .Q(m1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[20] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[20]),
        .Q(\int_m1_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[21] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[21]),
        .Q(\int_m1_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[22] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[22]),
        .Q(\int_m1_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[23] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[23]),
        .Q(\int_m1_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[24] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[24]),
        .Q(\int_m1_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[25] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[25]),
        .Q(\int_m1_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[26] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[26]),
        .Q(\int_m1_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[27] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[27]),
        .Q(\int_m1_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[28] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[28]),
        .Q(\int_m1_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[29] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[29]),
        .Q(\int_m1_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[2] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[2]),
        .Q(\int_m1_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[30] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[30]),
        .Q(\int_m1_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[31] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[31]),
        .Q(\int_m1_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[32] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[0]),
        .Q(\int_m1_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[33] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[1]),
        .Q(\int_m1_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[34] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[2]),
        .Q(\int_m1_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[35] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[3]),
        .Q(\int_m1_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[36] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[4]),
        .Q(\int_m1_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[37] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[5]),
        .Q(\int_m1_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[38] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[6]),
        .Q(\int_m1_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[39] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[7]),
        .Q(\int_m1_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[3] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[3]),
        .Q(\int_m1_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[40] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[8]),
        .Q(\int_m1_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[41] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[9]),
        .Q(\int_m1_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[42] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[10]),
        .Q(\int_m1_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[43] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[11]),
        .Q(\int_m1_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[44] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[12]),
        .Q(\int_m1_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[45] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[13]),
        .Q(\int_m1_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[46] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[14]),
        .Q(\int_m1_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[47] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[15]),
        .Q(\int_m1_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[48] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[16]),
        .Q(\int_m1_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[49] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[17]),
        .Q(\int_m1_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[4] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[4]),
        .Q(\int_m1_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[50] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[18]),
        .Q(\int_m1_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[51] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[19]),
        .Q(\int_m1_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[52] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[20]),
        .Q(\int_m1_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[53] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[21]),
        .Q(\int_m1_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[54] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[22]),
        .Q(\int_m1_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[55] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[23]),
        .Q(\int_m1_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[56] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[24]),
        .Q(\int_m1_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[57] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[25]),
        .Q(\int_m1_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[58] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[26]),
        .Q(\int_m1_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[59] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[27]),
        .Q(\int_m1_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[5] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[5]),
        .Q(\int_m1_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[60] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[28]),
        .Q(\int_m1_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[61] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[29]),
        .Q(\int_m1_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[62] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[30]),
        .Q(\int_m1_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[63] 
       (.C(ap_clk),
        .CE(\int_m1[63]_i_1_n_4 ),
        .D(int_m1_reg0[31]),
        .Q(\int_m1_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[6] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[6]),
        .Q(\int_m1_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[7] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[7]),
        .Q(\int_m1_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[8] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[8]),
        .Q(\int_m1_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m1_reg[9] 
       (.C(ap_clk),
        .CE(\int_m1[31]_i_1_n_4 ),
        .D(int_m1_reg06_out[9]),
        .Q(\int_m1_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(m2[0]),
        .O(int_m2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[10]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [8]),
        .O(int_m2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[11]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [9]),
        .O(int_m2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[12]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [10]),
        .O(int_m2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[13]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [11]),
        .O(int_m2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[14]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [12]),
        .O(int_m2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[15]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [13]),
        .O(int_m2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[16]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [14]),
        .O(int_m2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[17]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [15]),
        .O(int_m2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[18]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [16]),
        .O(int_m2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[19]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [17]),
        .O(int_m2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(m2[1]),
        .O(int_m2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[20]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [18]),
        .O(int_m2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[21]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [19]),
        .O(int_m2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[22]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [20]),
        .O(int_m2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[23]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [21]),
        .O(int_m2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[24]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [22]),
        .O(int_m2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[25]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [23]),
        .O(int_m2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[26]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [24]),
        .O(int_m2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[27]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [25]),
        .O(int_m2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[28]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [26]),
        .O(int_m2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[29]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [27]),
        .O(int_m2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[2]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [0]),
        .O(int_m2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[30]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [28]),
        .O(int_m2_reg03_out[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_m2[31]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\int_m1[31]_i_3_n_4 ),
        .O(\int_m2[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[31]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [29]),
        .O(int_m2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[32]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [30]),
        .O(int_m2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[33]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [31]),
        .O(int_m2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[34]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [32]),
        .O(int_m2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[35]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [33]),
        .O(int_m2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[36]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [34]),
        .O(int_m2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[37]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [35]),
        .O(int_m2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[38]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [36]),
        .O(int_m2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[39]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [37]),
        .O(int_m2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[3]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [1]),
        .O(int_m2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[40]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [38]),
        .O(int_m2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[41]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [39]),
        .O(int_m2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[42]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [40]),
        .O(int_m2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[43]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [41]),
        .O(int_m2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[44]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [42]),
        .O(int_m2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[45]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [43]),
        .O(int_m2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[46]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [44]),
        .O(int_m2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[47]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [45]),
        .O(int_m2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[48]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [46]),
        .O(int_m2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[49]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [47]),
        .O(int_m2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[4]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [2]),
        .O(int_m2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[50]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [48]),
        .O(int_m2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[51]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [49]),
        .O(int_m2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[52]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [50]),
        .O(int_m2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[53]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [51]),
        .O(int_m2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[54]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [52]),
        .O(int_m2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[55]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(\int_m2_reg[63]_0 [53]),
        .O(int_m2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[56]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [54]),
        .O(int_m2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[57]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [55]),
        .O(int_m2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[58]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [56]),
        .O(int_m2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[59]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [57]),
        .O(int_m2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[5]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [3]),
        .O(int_m2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[60]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [58]),
        .O(int_m2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[61]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [59]),
        .O(int_m2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[62]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [60]),
        .O(int_m2_reg0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_m2[63]_i_1 
       (.I0(\int_m1[31]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(\waddr_reg_n_4_[4] ),
        .O(\int_m2[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[63]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(\int_m2_reg[63]_0 [61]),
        .O(int_m2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[6]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [4]),
        .O(int_m2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[7]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(\int_m2_reg[63]_0 [5]),
        .O(int_m2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[8]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [6]),
        .O(int_m2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m2[9]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(\int_m2_reg[63]_0 [7]),
        .O(int_m2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[0] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[0]),
        .Q(m2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[10] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[10]),
        .Q(\int_m2_reg[63]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[11] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[11]),
        .Q(\int_m2_reg[63]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[12] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[12]),
        .Q(\int_m2_reg[63]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[13] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[13]),
        .Q(\int_m2_reg[63]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[14] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[14]),
        .Q(\int_m2_reg[63]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[15] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[15]),
        .Q(\int_m2_reg[63]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[16] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[16]),
        .Q(\int_m2_reg[63]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[17] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[17]),
        .Q(\int_m2_reg[63]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[18] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[18]),
        .Q(\int_m2_reg[63]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[19] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[19]),
        .Q(\int_m2_reg[63]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[1] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[1]),
        .Q(m2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[20] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[20]),
        .Q(\int_m2_reg[63]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[21] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[21]),
        .Q(\int_m2_reg[63]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[22] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[22]),
        .Q(\int_m2_reg[63]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[23] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[23]),
        .Q(\int_m2_reg[63]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[24] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[24]),
        .Q(\int_m2_reg[63]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[25] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[25]),
        .Q(\int_m2_reg[63]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[26] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[26]),
        .Q(\int_m2_reg[63]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[27] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[27]),
        .Q(\int_m2_reg[63]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[28] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[28]),
        .Q(\int_m2_reg[63]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[29] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[29]),
        .Q(\int_m2_reg[63]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[2] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[2]),
        .Q(\int_m2_reg[63]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[30] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[30]),
        .Q(\int_m2_reg[63]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[31] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[31]),
        .Q(\int_m2_reg[63]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[32] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[0]),
        .Q(\int_m2_reg[63]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[33] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[1]),
        .Q(\int_m2_reg[63]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[34] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[2]),
        .Q(\int_m2_reg[63]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[35] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[3]),
        .Q(\int_m2_reg[63]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[36] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[4]),
        .Q(\int_m2_reg[63]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[37] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[5]),
        .Q(\int_m2_reg[63]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[38] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[6]),
        .Q(\int_m2_reg[63]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[39] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[7]),
        .Q(\int_m2_reg[63]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[3] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[3]),
        .Q(\int_m2_reg[63]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[40] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[8]),
        .Q(\int_m2_reg[63]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[41] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[9]),
        .Q(\int_m2_reg[63]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[42] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[10]),
        .Q(\int_m2_reg[63]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[43] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[11]),
        .Q(\int_m2_reg[63]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[44] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[12]),
        .Q(\int_m2_reg[63]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[45] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[13]),
        .Q(\int_m2_reg[63]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[46] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[14]),
        .Q(\int_m2_reg[63]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[47] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[15]),
        .Q(\int_m2_reg[63]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[48] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[16]),
        .Q(\int_m2_reg[63]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[49] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[17]),
        .Q(\int_m2_reg[63]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[4] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[4]),
        .Q(\int_m2_reg[63]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[50] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[18]),
        .Q(\int_m2_reg[63]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[51] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[19]),
        .Q(\int_m2_reg[63]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[52] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[20]),
        .Q(\int_m2_reg[63]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[53] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[21]),
        .Q(\int_m2_reg[63]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[54] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[22]),
        .Q(\int_m2_reg[63]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[55] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[23]),
        .Q(\int_m2_reg[63]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[56] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[24]),
        .Q(\int_m2_reg[63]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[57] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[25]),
        .Q(\int_m2_reg[63]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[58] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[26]),
        .Q(\int_m2_reg[63]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[59] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[27]),
        .Q(\int_m2_reg[63]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[5] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[5]),
        .Q(\int_m2_reg[63]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[60] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[28]),
        .Q(\int_m2_reg[63]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[61] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[29]),
        .Q(\int_m2_reg[63]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[62] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[30]),
        .Q(\int_m2_reg[63]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[63] 
       (.C(ap_clk),
        .CE(\int_m2[63]_i_1_n_4 ),
        .D(int_m2_reg0[31]),
        .Q(\int_m2_reg[63]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[6] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[6]),
        .Q(\int_m2_reg[63]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[7] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[7]),
        .Q(\int_m2_reg[63]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[8] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[8]),
        .Q(\int_m2_reg[63]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m2_reg[9] 
       (.C(ap_clk),
        .CE(\int_m2[31]_i_1_n_4 ),
        .D(int_m2_reg03_out[9]),
        .Q(\int_m2_reg[63]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[0]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(m3[0]),
        .O(int_m3_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[10]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[8]),
        .O(int_m3_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[11]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[9]),
        .O(int_m3_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[12]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[10]),
        .O(int_m3_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[13]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[11]),
        .O(int_m3_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[14]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[12]),
        .O(int_m3_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[15]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[13]),
        .O(int_m3_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[16]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[14]),
        .O(int_m3_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[17]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[15]),
        .O(int_m3_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[18]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[16]),
        .O(int_m3_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[19]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[17]),
        .O(int_m3_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[1]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(m3[1]),
        .O(int_m3_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[20]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[18]),
        .O(int_m3_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[21]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[19]),
        .O(int_m3_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[22]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[20]),
        .O(int_m3_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[23]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[21]),
        .O(int_m3_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[24]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[22]),
        .O(int_m3_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[25]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[23]),
        .O(int_m3_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[26]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[24]),
        .O(int_m3_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[27]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[25]),
        .O(int_m3_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[28]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[26]),
        .O(int_m3_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[29]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[27]),
        .O(int_m3_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[2]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[0]),
        .O(int_m3_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[30]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[28]),
        .O(int_m3_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_m3[31]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\int_m1[31]_i_3_n_4 ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(\waddr_reg_n_4_[4] ),
        .O(\int_m3[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[31]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[29]),
        .O(int_m3_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[32]_i_1 
       (.I0(s_axi_BUS1_WDATA[0]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[30]),
        .O(int_m3_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[33]_i_1 
       (.I0(s_axi_BUS1_WDATA[1]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[31]),
        .O(int_m3_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[34]_i_1 
       (.I0(s_axi_BUS1_WDATA[2]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[32]),
        .O(int_m3_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[35]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[33]),
        .O(int_m3_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[36]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[34]),
        .O(int_m3_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[37]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[35]),
        .O(int_m3_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[38]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[36]),
        .O(int_m3_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[39]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[37]),
        .O(int_m3_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[3]_i_1 
       (.I0(s_axi_BUS1_WDATA[3]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[1]),
        .O(int_m3_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[40]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[38]),
        .O(int_m3_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[41]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[39]),
        .O(int_m3_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[42]_i_1 
       (.I0(s_axi_BUS1_WDATA[10]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[40]),
        .O(int_m3_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[43]_i_1 
       (.I0(s_axi_BUS1_WDATA[11]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[41]),
        .O(int_m3_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[44]_i_1 
       (.I0(s_axi_BUS1_WDATA[12]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[42]),
        .O(int_m3_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[45]_i_1 
       (.I0(s_axi_BUS1_WDATA[13]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[43]),
        .O(int_m3_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[46]_i_1 
       (.I0(s_axi_BUS1_WDATA[14]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[44]),
        .O(int_m3_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[47]_i_1 
       (.I0(s_axi_BUS1_WDATA[15]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[45]),
        .O(int_m3_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[48]_i_1 
       (.I0(s_axi_BUS1_WDATA[16]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[46]),
        .O(int_m3_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[49]_i_1 
       (.I0(s_axi_BUS1_WDATA[17]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[47]),
        .O(int_m3_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[4]_i_1 
       (.I0(s_axi_BUS1_WDATA[4]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[2]),
        .O(int_m3_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[50]_i_1 
       (.I0(s_axi_BUS1_WDATA[18]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[48]),
        .O(int_m3_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[51]_i_1 
       (.I0(s_axi_BUS1_WDATA[19]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[49]),
        .O(int_m3_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[52]_i_1 
       (.I0(s_axi_BUS1_WDATA[20]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[50]),
        .O(int_m3_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[53]_i_1 
       (.I0(s_axi_BUS1_WDATA[21]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[51]),
        .O(int_m3_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[54]_i_1 
       (.I0(s_axi_BUS1_WDATA[22]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[52]),
        .O(int_m3_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[55]_i_1 
       (.I0(s_axi_BUS1_WDATA[23]),
        .I1(s_axi_BUS1_WSTRB[2]),
        .I2(D[53]),
        .O(int_m3_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[56]_i_1 
       (.I0(s_axi_BUS1_WDATA[24]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[54]),
        .O(int_m3_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[57]_i_1 
       (.I0(s_axi_BUS1_WDATA[25]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[55]),
        .O(int_m3_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[58]_i_1 
       (.I0(s_axi_BUS1_WDATA[26]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[56]),
        .O(int_m3_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[59]_i_1 
       (.I0(s_axi_BUS1_WDATA[27]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[57]),
        .O(int_m3_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[5]_i_1 
       (.I0(s_axi_BUS1_WDATA[5]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[3]),
        .O(int_m3_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[60]_i_1 
       (.I0(s_axi_BUS1_WDATA[28]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[58]),
        .O(int_m3_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[61]_i_1 
       (.I0(s_axi_BUS1_WDATA[29]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[59]),
        .O(int_m3_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[62]_i_1 
       (.I0(s_axi_BUS1_WDATA[30]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[60]),
        .O(int_m3_reg0[30]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_m3[63]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\int_m1[31]_i_3_n_4 ),
        .I4(\waddr_reg_n_4_[5] ),
        .O(\int_m3[63]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[63]_i_2 
       (.I0(s_axi_BUS1_WDATA[31]),
        .I1(s_axi_BUS1_WSTRB[3]),
        .I2(D[61]),
        .O(int_m3_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[6]_i_1 
       (.I0(s_axi_BUS1_WDATA[6]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[4]),
        .O(int_m3_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[7]_i_1 
       (.I0(s_axi_BUS1_WDATA[7]),
        .I1(s_axi_BUS1_WSTRB[0]),
        .I2(D[5]),
        .O(int_m3_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[8]_i_1 
       (.I0(s_axi_BUS1_WDATA[8]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[6]),
        .O(int_m3_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_m3[9]_i_1 
       (.I0(s_axi_BUS1_WDATA[9]),
        .I1(s_axi_BUS1_WSTRB[1]),
        .I2(D[7]),
        .O(int_m3_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[0] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[0]),
        .Q(m3[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[10] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[10]),
        .Q(D[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[11] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[11]),
        .Q(D[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[12] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[12]),
        .Q(D[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[13] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[13]),
        .Q(D[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[14] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[14]),
        .Q(D[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[15] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[15]),
        .Q(D[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[16] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[16]),
        .Q(D[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[17] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[17]),
        .Q(D[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[18] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[18]),
        .Q(D[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[19] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[19]),
        .Q(D[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[1] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[1]),
        .Q(m3[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[20] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[20]),
        .Q(D[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[21] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[21]),
        .Q(D[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[22] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[22]),
        .Q(D[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[23] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[23]),
        .Q(D[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[24] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[24]),
        .Q(D[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[25] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[25]),
        .Q(D[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[26] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[26]),
        .Q(D[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[27] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[27]),
        .Q(D[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[28] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[28]),
        .Q(D[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[29] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[29]),
        .Q(D[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[2] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[2]),
        .Q(D[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[30] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[30]),
        .Q(D[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[31] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[31]),
        .Q(D[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[32] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[0]),
        .Q(D[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[33] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[1]),
        .Q(D[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[34] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[2]),
        .Q(D[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[35] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[3]),
        .Q(D[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[36] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[4]),
        .Q(D[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[37] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[5]),
        .Q(D[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[38] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[6]),
        .Q(D[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[39] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[7]),
        .Q(D[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[3] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[3]),
        .Q(D[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[40] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[8]),
        .Q(D[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[41] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[9]),
        .Q(D[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[42] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[10]),
        .Q(D[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[43] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[11]),
        .Q(D[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[44] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[12]),
        .Q(D[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[45] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[13]),
        .Q(D[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[46] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[14]),
        .Q(D[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[47] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[15]),
        .Q(D[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[48] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[16]),
        .Q(D[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[49] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[17]),
        .Q(D[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[4] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[4]),
        .Q(D[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[50] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[18]),
        .Q(D[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[51] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[19]),
        .Q(D[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[52] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[20]),
        .Q(D[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[53] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[21]),
        .Q(D[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[54] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[22]),
        .Q(D[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[55] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[23]),
        .Q(D[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[56] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[24]),
        .Q(D[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[57] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[25]),
        .Q(D[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[58] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[26]),
        .Q(D[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[59] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[27]),
        .Q(D[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[5] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[5]),
        .Q(D[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[60] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[28]),
        .Q(D[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[61] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[29]),
        .Q(D[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[62] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[30]),
        .Q(D[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[63] 
       (.C(ap_clk),
        .CE(\int_m3[63]_i_1_n_4 ),
        .D(int_m3_reg0[31]),
        .Q(D[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[6] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[6]),
        .Q(D[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[7] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[7]),
        .Q(D[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[8] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[8]),
        .Q(D[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_m3_reg[9] 
       (.C(ap_clk),
        .CE(\int_m3[31]_i_1_n_4 ),
        .D(int_m3_reg01_out[9]),
        .Q(D[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5D5D5DFD0C0C0CFC)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_4),
        .I1(p_12_in),
        .I2(auto_restart_status_reg_n_4),
        .I3(int_task_ap_done_i_3_n_4),
        .I4(p_9_in[2]),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_task_ap_done_i_2
       (.I0(s_axi_BUS1_ARADDR[5]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(int_task_ap_done_i_4_n_4),
        .I4(int_task_ap_done_i_5_n_4),
        .I5(int_task_ap_done_i_6_n_4),
        .O(int_task_ap_done_i_2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_task_ap_done_i_3
       (.I0(ap_start),
        .I1(Q[0]),
        .O(int_task_ap_done_i_3_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_4
       (.I0(s_axi_BUS1_ARADDR[0]),
        .I1(s_axi_BUS1_ARADDR[1]),
        .O(int_task_ap_done_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_5
       (.I0(s_axi_BUS1_ARADDR[3]),
        .I1(s_axi_BUS1_ARADDR[6]),
        .O(int_task_ap_done_i_5_n_4));
  LUT2 #(
    .INIT(4'h7)) 
    int_task_ap_done_i_6
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_BUS1_ARVALID),
        .O(int_task_ap_done_i_6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_4),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0002FFFF00020000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(s_axi_BUS1_ARADDR[0]),
        .I2(s_axi_BUS1_ARADDR[1]),
        .I3(\rdata[0]_i_3_n_4 ),
        .I4(ar_hs),
        .I5(s_axi_BUS1_RDATA[0]),
        .O(\rdata[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h11B1FFFF)) 
    \rdata[0]_i_2 
       (.I0(s_axi_BUS1_ARADDR[3]),
        .I1(\rdata[0]_i_4_n_4 ),
        .I2(\rdata[0]_i_5_n_4 ),
        .I3(s_axi_BUS1_ARADDR[6]),
        .I4(s_axi_BUS1_ARADDR[2]),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h00000000AAAA02A2)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_6_n_4 ),
        .I1(\int_ier_reg_n_4_[0] ),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(m3[0]),
        .I4(\rdata[0]_i_7_n_4 ),
        .I5(s_axi_BUS1_ARADDR[2]),
        .O(\rdata[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hABFBFFFFABFB0000)) 
    \rdata[0]_i_4 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(\int_m1_reg[63]_0 [30]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(\int_N1_reg[31]_0 [0]),
        .I4(s_axi_BUS1_ARADDR[4]),
        .I5(\rdata[0]_i_8_n_4 ),
        .O(\rdata[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_N2_reg[31]_0 [0]),
        .I1(m2[0]),
        .I2(s_axi_BUS1_ARADDR[4]),
        .I3(D[30]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_isr_reg_n_4_[0] ),
        .O(\rdata[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFAFAABFBFFFFABFB)) 
    \rdata[0]_i_6 
       (.I0(int_task_ap_done_i_5_n_4),
        .I1(ap_start),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(\int_m2_reg[63]_0 [30]),
        .I4(s_axi_BUS1_ARADDR[4]),
        .I5(m1[0]),
        .O(\rdata[0]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rdata[0]_i_7 
       (.I0(s_axi_BUS1_ARADDR[4]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .O(\rdata[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \rdata[0]_i_8 
       (.I0(s_axi_BUS1_ARADDR[5]),
        .I1(int_gie_reg_n_4),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_N3_reg[31]_0 [0]),
        .O(\rdata[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_4 ),
        .I1(\rdata[10]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[10]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[10]_i_5_n_4 ),
        .O(\rdata[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[10]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [8]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[10]_i_3 
       (.I0(D[8]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [40]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[10]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[10]_i_4 
       (.I0(\int_N3_reg[31]_0 [10]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [40]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [10]),
        .O(\rdata[10]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[10]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[40]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [8]),
        .I5(\int_N2_reg[31]_0 [10]),
        .O(\rdata[10]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_4 ),
        .I1(\rdata[11]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[11]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[11]_i_5_n_4 ),
        .O(\rdata[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[11]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [9]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[11]_i_3 
       (.I0(D[9]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [41]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[11]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[11]_i_4 
       (.I0(\int_N3_reg[31]_0 [11]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [41]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [11]),
        .O(\rdata[11]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[11]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[41]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [9]),
        .I5(\int_N2_reg[31]_0 [11]),
        .O(\rdata[11]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_4 ),
        .I1(\rdata[12]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[12]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[12]_i_5_n_4 ),
        .O(\rdata[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[12]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [10]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[12]_i_3 
       (.I0(D[10]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [42]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[12]_i_4 
       (.I0(\int_N3_reg[31]_0 [12]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [42]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [12]),
        .O(\rdata[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[12]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[42]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [10]),
        .I5(\int_N2_reg[31]_0 [12]),
        .O(\rdata[12]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_4 ),
        .I1(\rdata[13]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[13]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[13]_i_5_n_4 ),
        .O(\rdata[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[13]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [11]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[13]_i_3 
       (.I0(D[11]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [43]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[13]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[13]_i_4 
       (.I0(\int_N3_reg[31]_0 [13]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [43]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [13]),
        .O(\rdata[13]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[13]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[43]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [11]),
        .I5(\int_N2_reg[31]_0 [13]),
        .O(\rdata[13]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_4 ),
        .I1(\rdata[14]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[14]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[14]_i_5_n_4 ),
        .O(\rdata[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[14]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [12]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[14]_i_3 
       (.I0(D[12]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [44]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[14]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[14]_i_4 
       (.I0(\int_N3_reg[31]_0 [14]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [44]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [14]),
        .O(\rdata[14]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[14]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[44]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [12]),
        .I5(\int_N2_reg[31]_0 [14]),
        .O(\rdata[14]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_4 ),
        .I1(\rdata[15]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[15]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[15]_i_5_n_4 ),
        .O(\rdata[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[15]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [13]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[15]_i_3 
       (.I0(D[13]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [45]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[15]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[15]_i_4 
       (.I0(\int_N3_reg[31]_0 [15]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [45]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [15]),
        .O(\rdata[15]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[15]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[45]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [13]),
        .I5(\int_N2_reg[31]_0 [15]),
        .O(\rdata[15]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_4 ),
        .I1(\rdata[16]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[16]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[16]_i_5_n_4 ),
        .O(\rdata[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[16]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [14]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[16]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[16]_i_3 
       (.I0(D[14]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [46]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[16]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[16]_i_4 
       (.I0(\int_N3_reg[31]_0 [16]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [46]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [16]),
        .O(\rdata[16]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[16]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[46]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [14]),
        .I5(\int_N2_reg[31]_0 [16]),
        .O(\rdata[16]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_4 ),
        .I1(\rdata[17]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[17]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[17]_i_5_n_4 ),
        .O(\rdata[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[17]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [15]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[17]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[17]_i_3 
       (.I0(D[15]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [47]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[17]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[17]_i_4 
       (.I0(\int_N3_reg[31]_0 [17]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [47]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [17]),
        .O(\rdata[17]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[17]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[47]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [15]),
        .I5(\int_N2_reg[31]_0 [17]),
        .O(\rdata[17]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_4 ),
        .I1(\rdata[18]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[18]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[18]_i_5_n_4 ),
        .O(\rdata[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[18]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [16]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[18]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[18]_i_3 
       (.I0(D[16]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [48]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[18]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[18]_i_4 
       (.I0(\int_N3_reg[31]_0 [18]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [48]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [18]),
        .O(\rdata[18]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[18]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[48]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [16]),
        .I5(\int_N2_reg[31]_0 [18]),
        .O(\rdata[18]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_4 ),
        .I1(\rdata[19]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[19]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[19]_i_5_n_4 ),
        .O(\rdata[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[19]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [17]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[19]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[19]_i_3 
       (.I0(D[17]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [49]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[19]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[19]_i_4 
       (.I0(\int_N3_reg[31]_0 [19]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [49]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [19]),
        .O(\rdata[19]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[19]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[49]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [17]),
        .I5(\int_N2_reg[31]_0 [19]),
        .O(\rdata[19]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_4 ),
        .I1(s_axi_BUS1_ARADDR[1]),
        .I2(s_axi_BUS1_ARADDR[0]),
        .I3(s_axi_BUS1_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_BUS1_RDATA[1]),
        .O(\rdata[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_3_n_4 ),
        .I1(s_axi_BUS1_ARADDR[6]),
        .I2(s_axi_BUS1_ARADDR[3]),
        .I3(\rdata[1]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[2]),
        .I5(\rdata[1]_i_5_n_4 ),
        .O(\rdata[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_3 
       (.I0(\int_N2_reg[31]_0 [1]),
        .I1(m2[1]),
        .I2(s_axi_BUS1_ARADDR[4]),
        .I3(D[31]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_isr_reg_n_4_[1] ),
        .O(\rdata[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h000000F0CC00AA00)) 
    \rdata[1]_i_4 
       (.I0(\int_m1_reg[63]_0 [31]),
        .I1(\int_N1_reg[31]_0 [1]),
        .I2(\int_N3_reg[31]_0 [1]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(s_axi_BUS1_ARADDR[6]),
        .O(\rdata[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata[1]_i_5 
       (.I0(int_task_ap_done_i_5_n_4),
        .I1(\rdata[1]_i_6_n_4 ),
        .I2(\rdata[0]_i_7_n_4 ),
        .I3(m3[1]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(p_0_in),
        .O(\rdata[1]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(m1[1]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(\int_m2_reg[63]_0 [31]),
        .I3(s_axi_BUS1_ARADDR[5]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_4 ),
        .I1(\rdata[20]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[20]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[20]_i_5_n_4 ),
        .O(\rdata[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[20]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [18]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[20]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[20]_i_3 
       (.I0(D[18]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [50]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[20]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[20]_i_4 
       (.I0(\int_N3_reg[31]_0 [20]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [50]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [20]),
        .O(\rdata[20]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[20]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[50]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [18]),
        .I5(\int_N2_reg[31]_0 [20]),
        .O(\rdata[20]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_4 ),
        .I1(\rdata[21]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[21]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[21]_i_5_n_4 ),
        .O(\rdata[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[21]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [19]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[21]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[21]_i_3 
       (.I0(D[19]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [51]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[21]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[21]_i_4 
       (.I0(\int_N3_reg[31]_0 [21]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [51]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [21]),
        .O(\rdata[21]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[21]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[51]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [19]),
        .I5(\int_N2_reg[31]_0 [21]),
        .O(\rdata[21]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_4 ),
        .I1(\rdata[22]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[22]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[22]_i_5_n_4 ),
        .O(\rdata[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[22]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [20]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[22]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[22]_i_3 
       (.I0(D[20]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [52]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[22]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[22]_i_4 
       (.I0(\int_N3_reg[31]_0 [22]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [52]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [22]),
        .O(\rdata[22]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[22]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[52]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [20]),
        .I5(\int_N2_reg[31]_0 [22]),
        .O(\rdata[22]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_4 ),
        .I1(\rdata[23]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[23]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[23]_i_5_n_4 ),
        .O(\rdata[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[23]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [21]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[23]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[23]_i_3 
       (.I0(D[21]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [53]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[23]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[23]_i_4 
       (.I0(\int_N3_reg[31]_0 [23]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [53]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [23]),
        .O(\rdata[23]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[23]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[53]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [21]),
        .I5(\int_N2_reg[31]_0 [23]),
        .O(\rdata[23]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_4 ),
        .I1(\rdata[24]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[24]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[24]_i_5_n_4 ),
        .O(\rdata[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[24]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [22]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[24]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[24]_i_3 
       (.I0(D[22]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [54]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[24]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[24]_i_4 
       (.I0(\int_N3_reg[31]_0 [24]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [54]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [24]),
        .O(\rdata[24]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[24]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[54]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [22]),
        .I5(\int_N2_reg[31]_0 [24]),
        .O(\rdata[24]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_4 ),
        .I1(\rdata[25]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[25]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[25]_i_5_n_4 ),
        .O(\rdata[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[25]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [23]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[25]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[25]_i_3 
       (.I0(D[23]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [55]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[25]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[25]_i_4 
       (.I0(\int_N3_reg[31]_0 [25]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [55]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [25]),
        .O(\rdata[25]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[25]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[55]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [23]),
        .I5(\int_N2_reg[31]_0 [25]),
        .O(\rdata[25]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_4 ),
        .I1(\rdata[26]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[26]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[26]_i_5_n_4 ),
        .O(\rdata[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[26]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [24]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[26]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[26]_i_3 
       (.I0(D[24]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [56]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[26]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[26]_i_4 
       (.I0(\int_N3_reg[31]_0 [26]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [56]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [26]),
        .O(\rdata[26]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[26]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[56]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [24]),
        .I5(\int_N2_reg[31]_0 [26]),
        .O(\rdata[26]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_4 ),
        .I1(\rdata[27]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[27]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[27]_i_5_n_4 ),
        .O(\rdata[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[27]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [25]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[27]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[27]_i_3 
       (.I0(D[25]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [57]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[27]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[27]_i_4 
       (.I0(\int_N3_reg[31]_0 [27]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [57]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [27]),
        .O(\rdata[27]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[27]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[57]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [25]),
        .I5(\int_N2_reg[31]_0 [27]),
        .O(\rdata[27]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_4 ),
        .I1(\rdata[28]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[28]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[28]_i_5_n_4 ),
        .O(\rdata[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[28]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [26]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[28]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[28]_i_3 
       (.I0(D[26]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [58]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[28]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[28]_i_4 
       (.I0(\int_N3_reg[31]_0 [28]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [58]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [28]),
        .O(\rdata[28]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[28]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[58]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [26]),
        .I5(\int_N2_reg[31]_0 [28]),
        .O(\rdata[28]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_4 ),
        .I1(\rdata[29]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[29]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[29]_i_5_n_4 ),
        .O(\rdata[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[29]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [27]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[29]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[29]_i_3 
       (.I0(D[27]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [59]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[29]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[29]_i_4 
       (.I0(\int_N3_reg[31]_0 [29]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [59]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [29]),
        .O(\rdata[29]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[29]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[59]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [27]),
        .I5(\int_N2_reg[31]_0 [29]),
        .O(\rdata[29]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(s_axi_BUS1_ARADDR[2]),
        .I2(\rdata[2]_i_3_n_4 ),
        .I3(s_axi_BUS1_ARADDR[3]),
        .I4(\rdata[2]_i_4_n_4 ),
        .O(\rdata[2]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFBABFBFBFBFBFBFB)) 
    \rdata[2]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(\rdata[2]_i_5_n_4 ),
        .I2(s_axi_BUS1_ARADDR[3]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(D[0]),
        .O(\rdata[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[2]_i_3 
       (.I0(\int_N3_reg[31]_0 [2]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [32]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [2]),
        .O(\rdata[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[2]_i_4 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[32]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [0]),
        .I5(\int_N2_reg[31]_0 [2]),
        .O(\rdata[2]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_5 
       (.I0(\int_m1_reg[63]_0 [0]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(\int_m2_reg[63]_0 [32]),
        .I3(s_axi_BUS1_ARADDR[5]),
        .I4(p_9_in[2]),
        .O(\rdata[2]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_4 ),
        .I1(\rdata[30]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[30]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[30]_i_5_n_4 ),
        .O(\rdata[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[30]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [28]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[30]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[30]_i_3 
       (.I0(D[28]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [60]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[30]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[30]_i_4 
       (.I0(\int_N3_reg[31]_0 [30]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [60]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [30]),
        .O(\rdata[30]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[30]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[60]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [28]),
        .I5(\int_N2_reg[31]_0 [30]),
        .O(\rdata[30]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_BUS1_ARADDR[1]),
        .I1(s_axi_BUS1_ARADDR[0]),
        .I2(s_axi_BUS1_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_BUS1_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_4 ),
        .I1(\rdata[31]_i_5_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[31]_i_6_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[31]_i_7_n_4 ),
        .O(\rdata[31]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[31]_i_4 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [29]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[31]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[31]_i_5 
       (.I0(D[29]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [61]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[31]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[31]_i_6 
       (.I0(\int_N3_reg[31]_0 [31]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [61]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [31]),
        .O(\rdata[31]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[31]_i_7 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[61]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [29]),
        .I5(\int_N2_reg[31]_0 [31]),
        .O(\rdata[31]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(s_axi_BUS1_ARADDR[2]),
        .I2(\rdata[3]_i_3_n_4 ),
        .I3(s_axi_BUS1_ARADDR[3]),
        .I4(\rdata[3]_i_4_n_4 ),
        .O(\rdata[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFBABFBFBFBFBFBFB)) 
    \rdata[3]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(\rdata[3]_i_5_n_4 ),
        .I2(s_axi_BUS1_ARADDR[3]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(D[1]),
        .O(\rdata[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[3]_i_3 
       (.I0(\int_N3_reg[31]_0 [3]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [33]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [3]),
        .O(\rdata[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[3]_i_4 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[33]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [1]),
        .I5(\int_N2_reg[31]_0 [3]),
        .O(\rdata[3]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_5 
       (.I0(\int_m1_reg[63]_0 [1]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(\int_m2_reg[63]_0 [33]),
        .I3(s_axi_BUS1_ARADDR[5]),
        .I4(int_ap_ready__0),
        .O(\rdata[3]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(\rdata[4]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[4]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[4]_i_5_n_4 ),
        .O(\rdata[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[4]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [2]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[4]_i_3 
       (.I0(D[2]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [34]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[4]_i_4 
       (.I0(\int_N3_reg[31]_0 [4]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [34]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [4]),
        .O(\rdata[4]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[4]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[34]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [2]),
        .I5(\int_N2_reg[31]_0 [4]),
        .O(\rdata[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(\rdata[5]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[5]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[5]_i_5_n_4 ),
        .O(\rdata[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[5]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [3]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[5]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[5]_i_3 
       (.I0(D[3]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [35]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[5]_i_4 
       (.I0(\int_N3_reg[31]_0 [5]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [35]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [5]),
        .O(\rdata[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[5]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[35]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [3]),
        .I5(\int_N2_reg[31]_0 [5]),
        .O(\rdata[5]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_4 ),
        .I1(\rdata[6]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[6]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[6]_i_5_n_4 ),
        .O(\rdata[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[6]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [4]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[6]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[6]_i_3 
       (.I0(D[4]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [36]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[6]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[6]_i_4 
       (.I0(\int_N3_reg[31]_0 [6]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [36]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [6]),
        .O(\rdata[6]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[6]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[36]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [4]),
        .I5(\int_N2_reg[31]_0 [6]),
        .O(\rdata[6]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_4 ),
        .I1(s_axi_BUS1_ARADDR[2]),
        .I2(\rdata[7]_i_3_n_4 ),
        .I3(s_axi_BUS1_ARADDR[3]),
        .I4(\rdata[7]_i_4_n_4 ),
        .O(\rdata[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFBABFBFBFBFBFBFB)) 
    \rdata[7]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(\rdata[7]_i_5_n_4 ),
        .I2(s_axi_BUS1_ARADDR[3]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(D[5]),
        .O(\rdata[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[7]_i_3 
       (.I0(\int_N3_reg[31]_0 [7]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [37]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [7]),
        .O(\rdata[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[7]_i_4 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[37]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [5]),
        .I5(\int_N2_reg[31]_0 [7]),
        .O(\rdata[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(\int_m1_reg[63]_0 [5]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(\int_m2_reg[63]_0 [37]),
        .I3(s_axi_BUS1_ARADDR[5]),
        .I4(p_9_in[7]),
        .O(\rdata[7]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h010101F1F1F101F1)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_4 ),
        .I1(\rdata[8]_i_3_n_4 ),
        .I2(s_axi_BUS1_ARADDR[2]),
        .I3(\rdata[8]_i_4_n_4 ),
        .I4(s_axi_BUS1_ARADDR[3]),
        .I5(\rdata[8]_i_5_n_4 ),
        .O(\rdata[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEFBB)) 
    \rdata[8]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(s_axi_BUS1_ARADDR[5]),
        .I2(\int_m1_reg[63]_0 [6]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hCC47)) 
    \rdata[8]_i_3 
       (.I0(D[6]),
        .I1(s_axi_BUS1_ARADDR[3]),
        .I2(\int_m2_reg[63]_0 [38]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .O(\rdata[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[8]_i_4 
       (.I0(\int_N3_reg[31]_0 [8]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [38]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [8]),
        .O(\rdata[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[8]_i_5 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[38]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [6]),
        .I5(\int_N2_reg[31]_0 [8]),
        .O(\rdata[8]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_4 ),
        .I1(s_axi_BUS1_ARADDR[2]),
        .I2(\rdata[9]_i_3_n_4 ),
        .I3(s_axi_BUS1_ARADDR[3]),
        .I4(\rdata[9]_i_4_n_4 ),
        .O(\rdata[9]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFBABFBFBFBFBFBFB)) 
    \rdata[9]_i_2 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(\rdata[9]_i_5_n_4 ),
        .I2(s_axi_BUS1_ARADDR[3]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(D[7]),
        .O(\rdata[9]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF3F3D3DFFFFFD3DF)) 
    \rdata[9]_i_3 
       (.I0(\int_N3_reg[31]_0 [9]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(s_axi_BUS1_ARADDR[6]),
        .I3(\int_m1_reg[63]_0 [39]),
        .I4(s_axi_BUS1_ARADDR[5]),
        .I5(\int_N1_reg[31]_0 [9]),
        .O(\rdata[9]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    \rdata[9]_i_4 
       (.I0(s_axi_BUS1_ARADDR[6]),
        .I1(D[39]),
        .I2(s_axi_BUS1_ARADDR[5]),
        .I3(s_axi_BUS1_ARADDR[4]),
        .I4(\int_m2_reg[63]_0 [7]),
        .I5(\int_N2_reg[31]_0 [9]),
        .O(\rdata[9]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_5 
       (.I0(\int_m1_reg[63]_0 [7]),
        .I1(s_axi_BUS1_ARADDR[4]),
        .I2(\int_m2_reg[63]_0 [39]),
        .I3(s_axi_BUS1_ARADDR[5]),
        .I4(interrupt),
        .O(\rdata[9]_i_5_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[10]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[11]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[12]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[13]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[14]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[15]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[16]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[17]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[18]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[19]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[20]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[21]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[22]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[23]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[24]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[25]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[26]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[27]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[28]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[29]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[2]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[30]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_4 ),
        .Q(s_axi_BUS1_RDATA[31]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[3]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[4]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[5]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[6]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[7]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[8]),
        .R(\rdata[31]_i_1_n_4 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_4 ),
        .Q(s_axi_BUS1_RDATA[9]),
        .R(\rdata[31]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1__0 
       (.I0(s_axi_BUS1_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_BUS1_AWADDR[6]),
        .Q(\waddr_reg_n_4_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init
   (clear,
    ap_loop_init,
    D,
    ap_loop_exit_ready_pp0_iter7_reg_reg__0,
    ap_rst_n_inv,
    ap_clk,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg,
    ap_enable_reg_pp0_iter1,
    CO,
    \k_fu_44_reg[31] ,
    ap_loop_exit_ready_pp0_iter7_reg,
    ap_rst_n,
    icmp_ln42_fu_262_p2,
    Q,
    \ap_CS_fsm_reg[33] ,
    gmem_BVALID);
  output clear;
  output ap_loop_init;
  output [1:0]D;
  output ap_loop_exit_ready_pp0_iter7_reg_reg__0;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input [0:0]\k_fu_44_reg[31] ;
  input ap_loop_exit_ready_pp0_iter7_reg;
  input ap_rst_n;
  input icmp_ln42_fu_262_p2;
  input [3:0]Q;
  input \ap_CS_fsm_reg[33] ;
  input gmem_BVALID;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[33] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg__0;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire gmem_BVALID;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg;
  wire icmp_ln42_fu_262_p2;
  wire [0:0]\k_fu_44_reg[31] ;

  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hAAAAEEAE)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter7_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF444444F4)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter7_reg_reg__0),
        .I1(icmp_ln42_fu_262_p2),
        .I2(Q[3]),
        .I3(\ap_CS_fsm_reg[33] ),
        .I4(gmem_BVALID),
        .I5(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h45FF)) 
    \ap_CS_fsm[33]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .I2(ap_done_cache),
        .I3(Q[1]),
        .O(ap_loop_exit_ready_pp0_iter7_reg_reg__0));
  LUT3 #(
    .INIT(8'hDC)) 
    ap_done_cache_i_1__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter7_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBBFB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter7_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_48[0]_i_1 
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hF8888888)) 
    \k_fu_44[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(CO),
        .I4(\k_fu_44_reg[31] ),
        .O(clear));
endmodule

(* ORIG_REF_NAME = "matprod_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init_6
   (SR,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter3_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[29] ,
    gmem_WREADY,
    grp_matprod_Pipeline_4_fu_185_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[28] );
  output [0:0]SR;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter3_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[29] ;
  input gmem_WREADY;
  input grp_matprod_Pipeline_4_fu_185_ap_start_reg;
  input [1:0]Q;
  input \ap_CS_fsm_reg[28] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[29] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_4;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_WREADY;
  wire grp_matprod_Pipeline_4_fu_185_ap_start_reg;

  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[28] ),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF222F2F200000000)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter3_reg),
        .I3(gmem_WREADY),
        .I4(\ap_CS_fsm_reg[29] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1__2
       (.I0(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .I1(\ap_CS_fsm_reg[29] ),
        .I2(gmem_WREADY),
        .I3(ap_loop_exit_ready_pp0_iter3_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm_reg[29] ),
        .I4(gmem_WREADY),
        .I5(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .O(ap_loop_init_int_i_1__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA200)) 
    \loop_index_fu_54[61]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\ap_CS_fsm_reg[29] ),
        .I2(gmem_WREADY),
        .I3(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "matprod_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init_7
   (SR,
    E,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    \loop_index3_fu_52_reg[0] ,
    gmem_RVALID,
    grp_matprod_Pipeline_2_fu_162_ap_start_reg,
    Q,
    ap_done_reg1,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    icmp_ln24_fu_234_p2);
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input \loop_index3_fu_52_reg[0] ;
  input gmem_RVALID;
  input grp_matprod_Pipeline_2_fu_162_ap_start_reg;
  input [3:0]Q;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[24] ;
  input \ap_CS_fsm_reg[24]_0 ;
  input icmp_ln24_fu_234_p2;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[23]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_4;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_RVALID;
  wire grp_matprod_Pipeline_2_fu_162_ap_start_reg;
  wire icmp_ln24_fu_234_p2;
  wire \loop_index3_fu_52_reg[0] ;

  LUT5 #(
    .INIT(32'hDDD8D8D8)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln24_fu_234_p2),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[23]_i_3_n_4 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000002F2F002F)) 
    \ap_CS_fsm[23]_i_3 
       (.I0(\loop_index3_fu_52_reg[0] ),
        .I1(gmem_RVALID),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .I4(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\ap_CS_fsm[23]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8A888A88AAAA8A88)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[24] ),
        .I2(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(\ap_CS_fsm_reg[24]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1__0
       (.I0(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .I1(\loop_index3_fu_52_reg[0] ),
        .I2(gmem_RVALID),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\loop_index3_fu_52_reg[0] ),
        .I4(gmem_RVALID),
        .I5(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA200)) 
    \loop_index3_fu_52[61]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\loop_index3_fu_52_reg[0] ),
        .I2(gmem_RVALID),
        .I3(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    tmp_product_i_1__0
       (.I0(Q[3]),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .I3(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(Q[2]),
        .O(E));
endmodule

(* ORIG_REF_NAME = "matprod_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init_8
   (SR,
    E,
    D,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter2_reg,
    ap_rst_n,
    \loop_index9_fu_52_reg[0] ,
    gmem_RVALID,
    grp_matprod_Pipeline_1_fu_153_ap_start_reg,
    Q,
    ap_done_reg1,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    icmp_ln23_fu_206_p2);
  output [0:0]SR;
  output [0:0]E;
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input ap_rst_n;
  input \loop_index9_fu_52_reg[0] ;
  input gmem_RVALID;
  input grp_matprod_Pipeline_1_fu_153_ap_start_reg;
  input [3:0]Q;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[13] ;
  input \ap_CS_fsm_reg[13]_0 ;
  input icmp_ln23_fu_206_p2;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[12]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_4;
  wire ap_done_reg1;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire gmem_RVALID;
  wire grp_matprod_Pipeline_1_fu_153_ap_start_reg;
  wire icmp_ln23_fu_206_p2;
  wire \loop_index9_fu_52_reg[0] ;

  LUT5 #(
    .INIT(32'hDDD8D8D8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln23_fu_206_p2),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[12]_i_3_n_4 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000002F2F002F)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(\loop_index9_fu_52_reg[0] ),
        .I1(gmem_RVALID),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_done_cache),
        .I4(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .I5(\ap_CS_fsm_reg[13] ),
        .O(\ap_CS_fsm[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h8A888A88AAAA8A88)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[13] ),
        .I2(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(\ap_CS_fsm_reg[13]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hF755F300)) 
    ap_done_cache_i_1
       (.I0(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .I1(\loop_index9_fu_52_reg[0] ),
        .I2(gmem_RVALID),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_4),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBBBBF3BBFBFBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\loop_index9_fu_52_reg[0] ),
        .I4(gmem_RVALID),
        .I5(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .O(ap_loop_init_int_i_1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_4),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA200)) 
    \loop_index9_fu_52[61]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\loop_index9_fu_52_reg[0] ),
        .I2(gmem_RVALID),
        .I3(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    tmp_product_i_1
       (.I0(Q[3]),
        .I1(ap_done_reg1),
        .I2(ap_done_cache),
        .I3(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .I4(\ap_CS_fsm_reg[13] ),
        .I5(Q[2]),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi
   (ap_rst_n_inv,
    gmem_WREADY,
    gmem_BVALID,
    gmem_RVALID,
    ap_block_pp0_stage0_subdone,
    ap_block_pp0_stage0_subdone_0,
    ap_block_pp0_stage0_subdone_1,
    p_12_in,
    D,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[12] ,
    m_axi_gmem_ARADDR,
    out_BUS_ARLEN,
    m_axi_gmem_AWVALID,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.data_buf_reg[31] ,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWADDR,
    m_axi_gmem_WLAST,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WDATA,
    s_ready_t_reg,
    m_axi_gmem_WVALID,
    s_ready_t_reg_0,
    ap_clk,
    ap_rst_n,
    Q,
    ap_enable_reg_pp0_iter3,
    dout_vld_reg,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_2,
    \ap_CS_fsm_reg[26] ,
    icmp_ln42_fu_262_p2,
    \dout_reg[61] ,
    \dout_reg[95] ,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    \dout_reg[95]_0 ,
    \dout_reg[95]_1 ,
    \bus_wide_gen.data_buf[31]_i_3 ,
    \bus_wide_gen.data_buf[31]_i_3_0 ,
    ap_start,
    m_axi_gmem_AWREADY,
    m_axi_gmem_ARREADY,
    icmp_ln23_fu_206_p2,
    icmp_ln24_fu_234_p2,
    WEBWE,
    din,
    m_axi_gmem_BVALID,
    m_axi_gmem_WREADY,
    \data_p2_reg[64] ,
    m_axi_gmem_RVALID);
  output ap_rst_n_inv;
  output gmem_WREADY;
  output gmem_BVALID;
  output gmem_RVALID;
  output ap_block_pp0_stage0_subdone;
  output ap_block_pp0_stage0_subdone_0;
  output ap_block_pp0_stage0_subdone_1;
  output p_12_in;
  output [6:0]D;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[12] ;
  output [60:0]m_axi_gmem_ARADDR;
  output [3:0]out_BUS_ARLEN;
  output m_axi_gmem_AWVALID;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [31:0]\bus_wide_gen.data_buf_reg[31] ;
  output [3:0]m_axi_gmem_AWLEN;
  output [60:0]m_axi_gmem_AWADDR;
  output m_axi_gmem_WLAST;
  output [3:0]m_axi_gmem_WSTRB;
  output [63:0]m_axi_gmem_WDATA;
  output s_ready_t_reg;
  output m_axi_gmem_WVALID;
  output s_ready_t_reg_0;
  input ap_clk;
  input ap_rst_n;
  input [12:0]Q;
  input ap_enable_reg_pp0_iter3;
  input dout_vld_reg;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_2;
  input \ap_CS_fsm_reg[26] ;
  input icmp_ln42_fu_262_p2;
  input [61:0]\dout_reg[61] ;
  input [31:0]\dout_reg[95] ;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input [31:0]\dout_reg[95]_0 ;
  input [31:0]\dout_reg[95]_1 ;
  input \bus_wide_gen.data_buf[31]_i_3 ;
  input \bus_wide_gen.data_buf[31]_i_3_0 ;
  input ap_start;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_ARREADY;
  input icmp_ln23_fu_206_p2;
  input icmp_ln24_fu_234_p2;
  input [0:0]WEBWE;
  input [31:0]din;
  input m_axi_gmem_BVALID;
  input m_axi_gmem_WREADY;
  input [64:0]\data_p2_reg[64] ;
  input m_axi_gmem_RVALID;

  wire [63:2]ARADDR_Dummy;
  wire [31:2]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [6:0]D;
  wire [12:0]Q;
  wire RBURST_READY_Dummy;
  wire [63:0]RDATA_Dummy;
  wire [1:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [63:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_0;
  wire ap_block_pp0_stage0_subdone_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \buff_rdata/push ;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf[31]_i_3 ;
  wire \bus_wide_gen.data_buf[31]_i_3_0 ;
  wire [31:0]\bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_full_n_0 ;
  wire \bus_wide_gen.ready_for_data ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire bus_write_n_11;
  wire bus_write_n_14;
  wire bus_write_n_15;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [64:0]\data_p2_reg[64] ;
  wire [31:0]din;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire [31:0]\dout_reg[95] ;
  wire [31:0]\dout_reg[95]_0 ;
  wire [31:0]\dout_reg[95]_1 ;
  wire dout_vld_reg;
  wire gmem_BVALID;
  wire gmem_RVALID;
  wire gmem_WREADY;
  wire icmp_ln23_fu_206_p2;
  wire icmp_ln24_fu_234_p2;
  wire icmp_ln42_fu_262_p2;
  wire last_resp;
  wire load_unit_n_6;
  wire [60:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [60:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_RVALID;
  wire [63:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire [3:0]out_BUS_ARLEN;
  wire p_0_in;
  wire p_12_in;
  wire p_22_in;
  wire resp_ready;
  wire resp_valid;
  wire \rs_rreq/load_p2 ;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_12;
  wire tmp_valid;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\rs_rreq/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (out_BUS_ARLEN),
        .\data_p1_reg[2] (load_unit_n_6),
        .\data_p1_reg[64] ({RLAST_Dummy[1],RDATA_Dummy}),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[64] (\data_p2_reg[64] ),
        .\data_p2_reg[95] (ARLEN_Dummy),
        .din(RLAST_Dummy[0]),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .push(\buff_rdata/push ),
        .s_ready_t_reg(s_ready_t_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(\bus_wide_gen.data_buf ),
        .Q(resp_valid),
        .SR(ap_rst_n_inv),
        .WDATA_Dummy(WDATA_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (store_unit_n_12),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_0 ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\data_p1_reg[67] ({m_axi_gmem_AWLEN,m_axi_gmem_AWADDR}),
        .\data_p2_reg[2] (\rs_wreq/load_p2 ),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[95] (AWLEN_Dummy),
        .\dout_reg[72] ({m_axi_gmem_WLAST,m_axi_gmem_WSTRB,m_axi_gmem_WDATA}),
        .full_n_reg(bus_write_n_14),
        .full_n_reg_0(bus_write_n_15),
        .last_resp(last_resp),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .need_wrsp(need_wrsp),
        .p_0_in(p_0_in),
        .p_22_in(p_22_in),
        .resp_ready(resp_ready),
        .s_ready_t_reg(s_ready_t_reg),
        .\strb_buf_reg[3]_0 (WSTRB_Dummy),
        .tmp_valid(tmp_valid),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D[4:1]),
        .E(\rs_rreq/load_p2 ),
        .Q(RVALID_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone_0(ap_block_pp0_stage0_subdone_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_2(ap_enable_reg_pp0_iter1_2),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf[31]_i_3 (Q[7:1]),
        .\bus_wide_gen.data_buf[31]_i_3_0 (\bus_wide_gen.data_buf[31]_i_3 ),
        .\bus_wide_gen.data_buf[31]_i_3_1 (\bus_wide_gen.data_buf[31]_i_3_0 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_valid_reg_0 (gmem_RVALID),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .din({RLAST_Dummy,RDATA_Dummy}),
        .\dout_reg[61] (\dout_reg[61]_0 ),
        .\dout_reg[61]_0 (\dout_reg[61]_1 ),
        .\dout_reg[95] (\dout_reg[95]_0 ),
        .\dout_reg[95]_0 (\dout_reg[95]_1 ),
        .icmp_ln23_fu_206_p2(icmp_ln23_fu_206_p2),
        .icmp_ln24_fu_234_p2(icmp_ln24_fu_234_p2),
        .push(\buff_rdata/push ),
        .\tmp_addr_reg[63]_0 (ARADDR_Dummy),
        .\tmp_len_reg[31]_0 (ARLEN_Dummy),
        .tmp_valid_reg_0(load_unit_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({D[6:5],D[0]}),
        .E(\bus_wide_gen.data_buf ),
        .Q({Q[12:8],Q[0]}),
        .SR(ap_rst_n_inv),
        .WDATA_Dummy(WDATA_Dummy),
        .WEBWE(WEBWE),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .ap_block_pp0_stage0_subdone_1(ap_block_pp0_stage0_subdone_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 (bus_write_n_15),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 (WSTRB_Dummy),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_14),
        .\bus_wide_gen.len_cnt_reg[0]_0 (bus_write_n_11),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n_0 ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .din(din),
        .\dout_reg[30] (store_unit_n_12),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[95] (\dout_reg[95] ),
        .dout_vld_reg(gmem_BVALID),
        .dout_vld_reg_0(resp_valid),
        .dout_vld_reg_1(dout_vld_reg),
        .full_n_reg(gmem_WREADY),
        .icmp_ln42_fu_262_p2(icmp_ln42_fu_262_p2),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .p_0_in(p_0_in),
        .p_12_in(p_12_in),
        .p_22_in(p_22_in),
        .resp_ready(resp_ready),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_len_reg[31]_0 (AWLEN_Dummy),
        .tmp_valid(tmp_valid),
        .tmp_valid_reg_0(\rs_wreq/load_p2 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \dout_reg[30] ,
    dout_vld_reg_0,
    p_0_in,
    dout_vld_reg_1,
    ap_rst_n_0,
    \dout_reg[29] ,
    tmp_valid_reg,
    \bus_wide_gen.first_pad_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    AWREADY_Dummy,
    full_n_reg_1,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    WREADY_Dummy,
    \bus_wide_gen.len_cnt_reg_0_sp_1 ,
    burst_valid,
    WVALID_Dummy,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    wdata_valid,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.len_cnt_reg ,
    \bus_wide_gen.ready_for_data ,
    Q,
    \dout_reg[30]_0 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \dout_reg[30] ;
  output dout_vld_reg_0;
  output p_0_in;
  output dout_vld_reg_1;
  output ap_rst_n_0;
  output [0:0]\dout_reg[29] ;
  output [0:0]tmp_valid_reg;
  output \bus_wide_gen.first_pad_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input AWREADY_Dummy;
  input full_n_reg_1;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input WREADY_Dummy;
  input \bus_wide_gen.len_cnt_reg_0_sp_1 ;
  input burst_valid;
  input WVALID_Dummy;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input wdata_valid;
  input \bus_wide_gen.first_pad_reg_0 ;
  input [28:0]\bus_wide_gen.len_cnt_reg ;
  input \bus_wide_gen.ready_for_data ;
  input [29:0]Q;
  input [0:0]\dout_reg[30]_0 ;

  wire AWREADY_Dummy;
  wire [29:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire burst_valid;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire [28:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg_0_sn_1 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.ready_for_data ;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[29] ;
  wire \dout_reg[30] ;
  wire [0:0]\dout_reg[30]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2_n_4;
  wire empty_n_reg_n_4;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_4 ;
  wire [3:0]raddr_reg;
  wire [0:0]tmp_valid_reg;
  wire wdata_valid;

  assign \bus_wide_gen.len_cnt_reg_0_sn_1  = \bus_wide_gen.len_cnt_reg_0_sp_1 ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_6),
        .Q(raddr_reg),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .ap_rst_n_1(ap_rst_n_0),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_gen[1].data_buf_reg[32] (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg_0_sp_1 (\bus_wide_gen.len_cnt_reg_0_sn_1 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg[1] ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[28]_0 (Q),
        .\dout_reg[29]_0 (\dout_reg[29] ),
        .\dout_reg[30]_0 (\dout_reg[30] ),
        .\dout_reg[30]_1 (\dout_reg[30]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(U_fifo_srl_n_18),
        .dout_vld_reg_1(dout_vld_reg_1),
        .full_n_reg(U_fifo_srl_n_20),
        .full_n_reg_0(full_n_reg_1),
        .full_n_reg_1(full_n_reg_0),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_10,U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .pop(pop),
        .push(push),
        .\raddr_reg[1] (empty_n_reg_n_4),
        .wdata_valid(wdata_valid));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(AWREADY_Dummy),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_4),
        .I1(\mOutPtr_reg_n_4_[4] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[4] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_20),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized0
   (wreq_valid,
    valid_length,
    D,
    full_n_reg_0,
    \dout_reg[95] ,
    \dout_reg[61] ,
    SR,
    ap_clk,
    ap_rst_n,
    E,
    Q,
    AWREADY_Dummy,
    \dout_reg[95]_0 ,
    \dout_reg[95]_1 ,
    wrsp_ready,
    \ap_CS_fsm_reg[26] ,
    icmp_ln42_fu_262_p2,
    \dout_reg[61]_0 ,
    \dout_reg[95]_2 );
  output wreq_valid;
  output valid_length;
  output [29:0]D;
  output [1:0]full_n_reg_0;
  output \dout_reg[95] ;
  output [61:0]\dout_reg[61] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]E;
  input [1:0]Q;
  input AWREADY_Dummy;
  input \dout_reg[95]_0 ;
  input \dout_reg[95]_1 ;
  input wrsp_ready;
  input \ap_CS_fsm_reg[26] ;
  input icmp_ln42_fu_262_p2;
  input [61:0]\dout_reg[61]_0 ;
  input [31:0]\dout_reg[95]_2 ;

  wire AWREADY_Dummy;
  wire [29:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[95] ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire [31:0]\dout_reg[95]_2 ;
  wire dout_vld_i_1__0_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__0_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__0_n_4;
  wire full_n_i_2__0_n_4;
  wire [1:0]full_n_reg_0;
  wire gmem_AWREADY;
  wire icmp_ln42_fu_262_p2;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr[2]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .E(E),
        .Q(Q[1]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[61]_1 (\dout_reg[61]_0 ),
        .\dout_reg[95]_0 (\dout_reg[95] ),
        .\dout_reg[95]_1 (empty_n_reg_n_4),
        .\dout_reg[95]_2 (\dout_reg[95]_0 ),
        .\dout_reg[95]_3 (\dout_reg[95]_1 ),
        .\dout_reg[95]_4 (wreq_valid),
        .\dout_reg[95]_5 (\dout_reg[95]_2 ),
        .\dout_reg[95]_6 (\raddr_reg_n_4_[0] ),
        .\dout_reg[95]_7 (\raddr_reg_n_4_[1] ),
        .gmem_AWREADY(gmem_AWREADY),
        .sel(full_n_reg_0[1]),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'h040404FF)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[26] ),
        .I4(icmp_ln42_fu_262_p2),
        .O(full_n_reg_0[0]));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__0
       (.I0(empty_n_reg_n_4),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[95]_0 ),
        .I3(\dout_reg[95]_1 ),
        .I4(wreq_valid),
        .I5(wrsp_ready),
        .O(dout_vld_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_4),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(empty_n_i_2__0_n_4),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(empty_n_i_2__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(empty_n_reg_n_4),
        .I3(E),
        .I4(wreq_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_4),
        .I2(gmem_AWREADY),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2__0_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_4),
        .Q(gmem_AWREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[2]_i_1__1_n_4 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[3]_i_1__1 
       (.I0(wreq_valid),
        .I1(E),
        .I2(empty_n_reg_n_4),
        .I3(Q[1]),
        .I4(gmem_AWREADY),
        .O(\mOutPtr[3]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[3]_i_3 
       (.I0(empty_n_reg_n_4),
        .I1(E),
        .I2(wreq_valid),
        .I3(gmem_AWREADY),
        .I4(Q[1]),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[2]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_4 ),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00007777FFF88888)) 
    \raddr[0]_i_1 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .I2(\raddr_reg_n_4_[1] ),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(p_8_in),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h33CCDD20DD20DD20)) 
    \raddr[1]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(empty_n_reg_n_4),
        .I5(p_12_in),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h3CF0F0D0F0D0F0D0)) 
    \raddr[2]_i_1 
       (.I0(p_8_in),
        .I1(\raddr_reg_n_4_[0] ),
        .I2(\raddr_reg_n_4_[2] ),
        .I3(\raddr_reg_n_4_[1] ),
        .I4(empty_n_reg_n_4),
        .I5(p_12_in),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized0_9
   (E,
    D,
    full_n_reg_0,
    \dout_reg[95] ,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    \dout_reg[0] ,
    ARREADY_Dummy,
    \dout_reg[0]_0 ,
    \mOutPtr_reg[0]_0 ,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    \dout_reg[95]_0 ,
    \dout_reg[95]_1 ,
    icmp_ln23_fu_206_p2,
    icmp_ln24_fu_234_p2);
  output [0:0]E;
  output [29:0]D;
  output [3:0]full_n_reg_0;
  output \dout_reg[95] ;
  output [61:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \dout_reg[0] ;
  input ARREADY_Dummy;
  input \dout_reg[0]_0 ;
  input [3:0]\mOutPtr_reg[0]_0 ;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [31:0]\dout_reg[95]_0 ;
  input [31:0]\dout_reg[95]_1 ;
  input icmp_ln23_fu_206_p2;
  input icmp_ln24_fu_234_p2;

  wire ARREADY_Dummy;
  wire [29:0]D;
  wire [0:0]E;
  wire [61:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire \dout_reg[95] ;
  wire [31:0]\dout_reg[95]_0 ;
  wire [31:0]\dout_reg[95]_1 ;
  wire dout_vld_i_1__5_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__5_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__5_n_4;
  wire full_n_i_2__4_n_4;
  wire [3:0]full_n_reg_0;
  wire gmem_ARREADY;
  wire icmp_ln23_fu_206_p2;
  wire icmp_ln24_fu_234_p2;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr[1]_i_1__6_n_4 ;
  wire \mOutPtr[2]_i_1__12_n_4 ;
  wire \mOutPtr[3]_i_1__5_n_4 ;
  wire \mOutPtr[3]_i_2__1_n_4 ;
  wire [3:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire pop;
  wire push;
  wire \raddr[0]_i_1_n_4 ;
  wire \raddr[1]_i_1_n_4 ;
  wire \raddr[2]_i_1_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire rreq_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized0_10 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[0]_1 (\dout_reg[0]_0 ),
        .\dout_reg[0]_2 (\dout_reg[0] ),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[61]_1 (\dout_reg[61]_0 ),
        .\dout_reg[64]_0 ({\mOutPtr_reg[0]_0 [3],\mOutPtr_reg[0]_0 [1]}),
        .\dout_reg[95]_0 (\dout_reg[95] ),
        .\dout_reg[95]_1 (\dout_reg[95]_0 ),
        .\dout_reg[95]_2 (\dout_reg[95]_1 ),
        .\dout_reg[95]_3 (\raddr_reg_n_4_[0] ),
        .\dout_reg[95]_4 (\raddr_reg_n_4_[1] ),
        .gmem_ARREADY(gmem_ARREADY),
        .pop(pop),
        .push(push),
        .rreq_valid(rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h2272)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(\mOutPtr_reg[0]_0 [2]),
        .I1(icmp_ln24_fu_234_p2),
        .I2(\mOutPtr_reg[0]_0 [3]),
        .I3(gmem_ARREADY),
        .O(full_n_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(gmem_ARREADY),
        .I1(\mOutPtr_reg[0]_0 [3]),
        .O(full_n_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h2722)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\mOutPtr_reg[0]_0 [0]),
        .I1(icmp_ln23_fu_206_p2),
        .I2(gmem_ARREADY),
        .I3(\mOutPtr_reg[0]_0 [1]),
        .O(full_n_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(gmem_ARREADY),
        .I1(\mOutPtr_reg[0]_0 [1]),
        .O(full_n_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFF0888)) 
    dout_vld_i_1__5
       (.I0(rreq_valid),
        .I1(\dout_reg[0] ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .I4(empty_n_reg_n_4),
        .O(dout_vld_i_1__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_4),
        .Q(rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFF00EFFF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(push),
        .I4(pop),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__5_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hDFFDDFFDDFFDD5FD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(gmem_ARREADY),
        .I2(pop),
        .I3(push),
        .I4(full_n_i_2__4_n_4),
        .I5(empty_n_i_2__5_n_4),
        .O(full_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2__4_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_4),
        .Q(gmem_ARREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hFF1F00E000E0FF1F)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 [3]),
        .I1(\mOutPtr_reg[0]_0 [1]),
        .I2(gmem_ARREADY),
        .I3(pop),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \mOutPtr[2]_i_1__12 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(push),
        .I4(pop),
        .O(\mOutPtr[2]_i_1__12_n_4 ));
  LUT4 #(
    .INIT(16'h666A)) 
    \mOutPtr[3]_i_1__5 
       (.I0(pop),
        .I1(gmem_ARREADY),
        .I2(\mOutPtr_reg[0]_0 [1]),
        .I3(\mOutPtr_reg[0]_0 [3]),
        .O(\mOutPtr[3]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \mOutPtr[3]_i_2__1 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(push),
        .I5(pop),
        .O(\mOutPtr[3]_i_2__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_4 ),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_4 ),
        .D(\mOutPtr[1]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_4 ),
        .D(\mOutPtr[2]_i_1__12_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_4 ),
        .D(\mOutPtr[3]_i_2__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF00FF0FF0EF00E00)) 
    \raddr[0]_i_1 
       (.I0(\raddr_reg_n_4_[1] ),
        .I1(\raddr_reg_n_4_[2] ),
        .I2(push),
        .I3(pop),
        .I4(empty_n_reg_n_4),
        .I5(\raddr_reg_n_4_[0] ),
        .O(\raddr[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDFDFF3F320200C00)) 
    \raddr[1]_i_1 
       (.I0(empty_n_reg_n_4),
        .I1(pop),
        .I2(push),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[1] ),
        .O(\raddr[1]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F300)) 
    \raddr[2]_i_1 
       (.I0(empty_n_reg_n_4),
        .I1(pop),
        .I2(push),
        .I3(\raddr_reg_n_4_[2] ),
        .I4(\raddr_reg_n_4_[0] ),
        .I5(\raddr_reg_n_4_[1] ),
        .O(\raddr[2]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[0]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[1]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr[2]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \tmp_addr[63]_i_1 
       (.I0(rreq_valid),
        .I1(\dout_reg[0] ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_0 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized1
   (wdata_valid,
    full_n_reg_0,
    \bus_wide_gen.first_pad_reg ,
    E,
    dout_vld_reg_0,
    ap_block_pp0_stage0_subdone_1,
    dout,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \dout_reg[0] ,
    \bus_wide_gen.ready_for_data ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ,
    Q,
    ap_enable_reg_pp0_iter3,
    \bus_wide_gen.offset_valid ,
    WEBWE,
    din);
  output wdata_valid;
  output full_n_reg_0;
  output \bus_wide_gen.first_pad_reg ;
  output [0:0]E;
  output dout_vld_reg_0;
  output ap_block_pp0_stage0_subdone_1;
  output [35:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \dout_reg[0] ;
  input \bus_wide_gen.ready_for_data ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter3;
  input \bus_wide_gen.offset_valid ;
  input [0:0]WEBWE;
  input [31:0]din;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_block_pp0_stage0_subdone_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data ;
  wire [31:0]din;
  wire [35:0]dout;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__1_n_4;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__1_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__1_n_4;
  wire full_n_i_2__1_n_4;
  wire full_n_i_3_n_4;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[2]_i_1__0_n_4 ;
  wire \mOutPtr[3]_i_1__0_n_4 ;
  wire \mOutPtr[4]_i_1_n_4 ;
  wire \mOutPtr[5]_i_1_n_4 ;
  wire \mOutPtr[5]_i_2_n_4 ;
  wire \mOutPtr[5]_i_3_n_4 ;
  wire \mOutPtr[5]_i_5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire \mOutPtr_reg_n_4_[5] ;
  wire pop;
  wire [4:0]raddr;
  wire [4:0]rnext;
  wire \waddr[0]_i_1__0_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire wdata_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .din(din),
        .dout(dout),
        .mem_reg_0(wdata_valid),
        .mem_reg_1(empty_n_reg_n_4),
        .pop(pop),
        .raddr(raddr),
        .rnext(rnext));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.data_gen[0].data_buf[31]_i_2 
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(wdata_valid),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dout[30]_i_3 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \dout[30]_i_4 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(wdata_valid),
        .I2(\dout_reg[0] ),
        .O(\bus_wide_gen.first_pad_reg ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__1
       (.I0(empty_n_reg_n_4),
        .I1(wdata_valid),
        .I2(\bus_wide_gen.offset_valid ),
        .I3(\bus_wide_gen.ready_for_data ),
        .O(dout_vld_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__1_n_4),
        .Q(wdata_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'hEFE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_4),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_1_n_4 ),
        .I3(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[4] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(empty_n_i_2__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__1_n_4),
        .I2(full_n_reg_0),
        .I3(full_n_i_3_n_4),
        .I4(pop),
        .O(full_n_i_1__1_n_4));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[5] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(full_n_i_2__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    full_n_i_3
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(mOutPtr18_out),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h6A6A6AAA)) 
    \mOutPtr[5]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\mOutPtr[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00DD22)) 
    \mOutPtr[5]_i_2 
       (.I0(\mOutPtr[5]_i_3_n_4 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[5]_i_5_n_4 ),
        .I3(\mOutPtr_reg_n_4_[5] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \mOutPtr[5]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[5]_i_5 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[5]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[5]_i_1_n_4 ),
        .D(\mOutPtr[5]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_2
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .O(ap_block_pp0_stage0_subdone_1));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h33334CCC)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h66662AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h77887F00)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h78F070F0)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[4]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__0_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[4] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2
   (E,
    \dout_reg[0] ,
    wrsp_ready,
    dout_vld_reg_0,
    resp_ready,
    valid_length,
    ap_clk,
    SR,
    ap_rst_n,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    wreq_valid,
    last_resp,
    dout_vld_reg_1,
    dout_vld_reg_2,
    need_wrsp);
  output [0:0]E;
  output \dout_reg[0] ;
  output wrsp_ready;
  output dout_vld_reg_0;
  output resp_ready;
  input valid_length;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input wreq_valid;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input dout_vld_reg_2;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [0:0]SR;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__2_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_2__2_n_4;
  wire last_resp;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__0_n_4 ;
  wire [3:0]raddr_reg;
  wire resp_ready;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized1 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(E),
        .Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_5),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(empty_n_reg_n_4),
        .dout_vld_reg_1(dout_vld_reg_1),
        .dout_vld_reg_2(dout_vld_reg_2),
        .empty_n_reg(U_fifo_srl_n_18),
        .full_n_reg(full_n_i_2__2_n_4),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_13,U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16}),
        .\mOutPtr_reg[0]_0 (wrsp_ready),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_2 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[1] (U_fifo_srl_n_11),
        .resp_ready(resp_ready),
        .s_ready_t_reg(U_fifo_srl_n_6),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(wrsp_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_4),
        .I1(\mOutPtr_reg_n_4_[4] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[4] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2__2_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_16),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_15),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_6),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(wrsp_ready),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(\raddr[0]_i_1__0_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_11),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2_11
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    sel,
    ap_clk,
    SR,
    \could_multi_bursts.next_loop ,
    resp_ready,
    Q,
    ap_rst_n,
    wrsp_type,
    ursp_ready,
    \could_multi_bursts.last_loop ,
    \dout_reg[0] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    fifo_burst_ready,
    AWREADY_Dummy_0);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  input sel;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.next_loop ;
  input resp_ready;
  input [0:0]Q;
  input ap_rst_n;
  input wrsp_type;
  input ursp_ready;
  input \could_multi_bursts.last_loop ;
  input \dout_reg[0] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input fifo_burst_ready;
  input AWREADY_Dummy_0;

  wire AWREADY_Dummy_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_7;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__10_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__9_n_4;
  wire last_resp;
  wire \mOutPtr[0]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_1__7_n_4 ;
  wire \mOutPtr[2]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_1__6_n_4 ;
  wire \mOutPtr[4]_i_1__4_n_4 ;
  wire \mOutPtr[4]_i_2__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__5_n_4 ;
  wire \raddr[1]_i_1__2_n_4 ;
  wire \raddr[2]_i_1__2_n_4 ;
  wire \raddr[3]_i_1__2_n_4 ;
  wire \raddr[3]_i_2__2_n_4 ;
  wire [3:0]raddr_reg;
  wire resp_ready;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized1_12 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_6),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(Q),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(empty_n_reg_n_4),
        .empty_n_reg(U_fifo_srl_n_7),
        .full_n_reg(full_n_i_2__9_n_4),
        .full_n_reg_0(fifo_resp_ready),
        .last_resp(last_resp),
        .pop(pop),
        .sel(sel),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(fifo_resp_ready),
        .I3(fifo_burst_ready),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_7),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__10_n_4),
        .I1(pop),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__10
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__9_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_6),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(resp_ready),
        .I3(Q),
        .I4(dout_vld_reg_0),
        .I5(empty_n_reg_n_4),
        .O(\mOutPtr[4]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(fifo_resp_ready),
        .I2(empty_n_reg_n_4),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(resp_ready),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[0]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[1]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[2]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[3]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_4 ),
        .D(\mOutPtr[4]_i_2__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__5 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__2 
       (.I0(empty_n_reg_n_4),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(resp_ready),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__0 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[0]_i_1__5_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[1]_i_1__2_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[2]_i_1__2_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__2_n_4 ),
        .D(\raddr[3]_i_2__2_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2_13
   (burst_valid,
    empty_n_reg_0,
    din,
    ap_clk,
    SR,
    pop,
    ap_rst_n,
    p_13_in,
    \could_multi_bursts.last_loop ,
    \dout_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    Q,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_rctl_ready,
    dout_vld_reg_0,
    RREADY_Dummy);
  output burst_valid;
  output empty_n_reg_0;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input ap_rst_n;
  input p_13_in;
  input \could_multi_bursts.last_loop ;
  input \dout_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]Q;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_rctl_ready;
  input [0:0]dout_vld_reg_0;
  input RREADY_Dummy;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \could_multi_bursts.last_loop ;
  wire [0:0]din;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire dout_vld_i_1__12_n_4;
  wire [0:0]dout_vld_reg_0;
  wire empty_n_i_1__0_n_4;
  wire empty_n_i_2__12_n_4;
  wire empty_n_reg_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__12_n_4;
  wire full_n_i_2__11_n_4;
  wire full_n_reg_n_4;
  wire \mOutPtr[0]_i_1__12_n_4 ;
  wire \mOutPtr[1]_i_1__12_n_4 ;
  wire \mOutPtr[2]_i_1__9_n_4 ;
  wire \mOutPtr[3]_i_1__11_n_4 ;
  wire \mOutPtr[4]_i_1__9_n_4 ;
  wire \mOutPtr[4]_i_2__7_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_ARREADY;
  wire p_12_in;
  wire p_13_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire \raddr[0]_i_1__6_n_4 ;
  wire \raddr[1]_i_1__6_n_4 ;
  wire \raddr[2]_i_1__6_n_4 ;
  wire \raddr[3]_i_1__6_n_4 ;
  wire \raddr[3]_i_2__6_n_4 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized1_16 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .din(din),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (full_n_reg_n_4),
        .\dout_reg[0]_2 (\dout_reg[0]_0 ),
        .\dout_reg[0]_3 (\dout_reg[0]_1 ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .mem_reg(burst_valid),
        .mem_reg_0(Q),
        .pop(pop));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__12
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__12_n_4),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__12_n_4),
        .I1(pop),
        .I2(full_n_reg_n_4),
        .I3(p_13_in),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__12
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_4),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(full_n_i_2__11_n_4),
        .I2(p_13_in),
        .I3(full_n_reg_n_4),
        .I4(pop),
        .O(full_n_i_1__12_n_4));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__11_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_4),
        .Q(full_n_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__12 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__11 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__11_n_4 ));
  LUT6 #(
    .INIT(64'h7888777788888888)) 
    \mOutPtr[4]_i_1__9 
       (.I0(full_n_reg_n_4),
        .I1(p_13_in),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Q),
        .I4(burst_valid),
        .I5(empty_n_reg_0),
        .O(\mOutPtr[4]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__7 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__7_n_4 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \mOutPtr[4]_i_3__7 
       (.I0(p_13_in),
        .I1(full_n_reg_n_4),
        .I2(empty_n_reg_0),
        .I3(burst_valid),
        .I4(Q),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_4 ),
        .D(\mOutPtr[0]_i_1__12_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_4 ),
        .D(\mOutPtr[1]_i_1__12_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_4 ),
        .D(\mOutPtr[2]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_4 ),
        .D(\mOutPtr[3]_i_1__11_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__9_n_4 ),
        .D(\mOutPtr[4]_i_2__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__6 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__6 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .O(\raddr[1]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__6 
       (.I0(p_12_in),
        .I1(empty_n_reg_0),
        .I2(raddr_reg[0]),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[1]),
        .O(\raddr[2]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__6 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__6 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_0),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__6_n_4 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \raddr[3]_i_3__6 
       (.I0(empty_n_reg_0),
        .I1(burst_valid),
        .I2(Q),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(p_13_in),
        .I5(full_n_reg_n_4),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \raddr[3]_i_4__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Q),
        .I2(burst_valid),
        .I3(full_n_reg_n_4),
        .I4(p_13_in),
        .I5(empty_n_reg_0),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_4 ),
        .D(\raddr[0]_i_1__6_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_4 ),
        .D(\raddr[1]_i_1__6_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_4 ),
        .D(\raddr[2]_i_1__6_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__6_n_4 ),
        .D(\raddr[3]_i_2__6_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2_14
   (fifo_rctl_ready,
    ap_rst_n_0,
    p_14_in,
    ap_rst_n_1,
    m_axi_gmem_ARREADY_0,
    m_axi_gmem_ARREADY_1,
    m_axi_gmem_ARREADY_2,
    m_axi_gmem_ARREADY_3,
    m_axi_gmem_ARREADY_4,
    p_13_in,
    E,
    next_rreq,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    rreq_handling_reg,
    m_axi_gmem_ARREADY_5,
    SR,
    ap_clk,
    ap_rst_n,
    CO,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_1 ,
    \could_multi_bursts.last_loop ,
    Q,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    RBURST_READY_Dummy);
  output fifo_rctl_ready;
  output [0:0]ap_rst_n_0;
  output p_14_in;
  output [0:0]ap_rst_n_1;
  output m_axi_gmem_ARREADY_0;
  output m_axi_gmem_ARREADY_1;
  output m_axi_gmem_ARREADY_2;
  output m_axi_gmem_ARREADY_3;
  output m_axi_gmem_ARREADY_4;
  output p_13_in;
  output [0:0]E;
  output next_rreq;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output rreq_handling_reg;
  output m_axi_gmem_ARREADY_5;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  input \could_multi_bursts.last_loop ;
  input [3:0]Q;
  input [0:0]rreq_handling_reg_0;
  input rreq_handling_reg_1;
  input [0:0]rreq_handling_reg_2;
  input RBURST_READY_Dummy;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire RBURST_READY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.last_loop ;
  wire dout_vld_i_1__11_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__11_n_4;
  wire empty_n_reg_n_4;
  wire fifo_rctl_ready;
  wire full_n_i_1__11_n_4;
  wire full_n_i_2__10_n_4;
  wire \mOutPtr[0]_i_1__11_n_4 ;
  wire \mOutPtr[1]_i_1__11_n_4 ;
  wire \mOutPtr[2]_i_1__8_n_4 ;
  wire \mOutPtr[3]_i_1__10_n_4 ;
  wire \mOutPtr[4]_i_1__8_n_4 ;
  wire \mOutPtr[4]_i_2__6_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARREADY_0;
  wire m_axi_gmem_ARREADY_1;
  wire m_axi_gmem_ARREADY_2;
  wire m_axi_gmem_ARREADY_3;
  wire m_axi_gmem_ARREADY_4;
  wire m_axi_gmem_ARREADY_5;
  wire need_rlast;
  wire next_rreq;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire rreq_handling_reg;
  wire [0:0]rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;

  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(p_13_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop ),
        .I5(Q[0]),
        .O(m_axi_gmem_ARREADY_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop ),
        .I5(Q[1]),
        .O(m_axi_gmem_ARREADY_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop ),
        .I5(Q[2]),
        .O(m_axi_gmem_ARREADY_2));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .O(m_axi_gmem_ARREADY_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.last_loop ),
        .I5(Q[3]),
        .O(m_axi_gmem_ARREADY_4));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(p_14_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7500FF00)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I4(fifo_rctl_ready),
        .I5(rreq_handling_reg_1),
        .O(m_axi_gmem_ARREADY_5));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__11
       (.I0(empty_n_reg_n_4),
        .I1(need_rlast),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_4),
        .Q(need_rlast),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFBA00BA00BA00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__11_n_4),
        .I1(RBURST_READY_Dummy),
        .I2(need_rlast),
        .I3(empty_n_reg_n_4),
        .I4(fifo_rctl_ready),
        .I5(p_13_in),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__11
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(full_n_i_2__10_n_4),
        .I2(p_13_in),
        .I3(fifo_rctl_ready),
        .I4(pop),
        .O(full_n_i_1__11_n_4));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__10
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    full_n_i_3__2
       (.I0(RBURST_READY_Dummy),
        .I1(need_rlast),
        .I2(empty_n_reg_n_4),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_4),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__11 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(p_12_in),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__10_n_4 ));
  LUT5 #(
    .INIT(32'h78778888)) 
    \mOutPtr[4]_i_1__8 
       (.I0(fifo_rctl_ready),
        .I1(p_13_in),
        .I2(RBURST_READY_Dummy),
        .I3(need_rlast),
        .I4(empty_n_reg_n_4),
        .O(\mOutPtr[4]_i_1__8_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__6 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__6 
       (.I0(p_13_in),
        .I1(fifo_rctl_ready),
        .I2(empty_n_reg_n_4),
        .I3(need_rlast),
        .I4(RBURST_READY_Dummy),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_4 ),
        .D(\mOutPtr[0]_i_1__11_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_4 ),
        .D(\mOutPtr[1]_i_1__11_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_4 ),
        .D(\mOutPtr[2]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_4 ),
        .D(\mOutPtr[3]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__8_n_4 ),
        .D(\mOutPtr[4]_i_2__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(p_14_in),
        .I2(rreq_handling_reg_0),
        .I3(rreq_handling_reg_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_14_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_14_in),
        .O(E));
  LUT6 #(
    .INIT(64'h8A00FFFF00000000)) 
    \sect_len_buf[8]_i_1 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(fifo_rctl_ready),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_1 ),
        .I5(rreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(rreq_handling_reg_0),
        .I2(rreq_handling_reg_1),
        .I3(rreq_handling_reg_2),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized3
   (dout_vld_reg_0,
    ursp_ready,
    p_12_in,
    D,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_0,
    dout_vld_reg_1,
    Q,
    ap_start);
  output dout_vld_reg_0;
  output ursp_ready;
  output p_12_in;
  output [0:0]D;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_0;
  input dout_vld_reg_1;
  input [1:0]Q;
  input ap_start;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire dout_vld_i_1__3_n_4;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__3_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__3_n_4;
  wire full_n_i_2__3_n_4;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__3_n_4 ;
  wire \mOutPtr[2]_i_1__3_n_4 ;
  wire \mOutPtr[3]_i_1__3_n_4 ;
  wire \mOutPtr[3]_i_2__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire p_12_in;
  wire p_12_in_0;
  wire pop;
  wire ursp_ready;

  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hE0E0FFE0)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(ap_start),
        .O(D));
  LUT4 #(
    .INIT(16'hEFAA)) 
    dout_vld_i_1__3
       (.I0(empty_n_reg_n_4),
        .I1(dout_vld_reg_1),
        .I2(Q[1]),
        .I3(dout_vld_reg_0),
        .O(dout_vld_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_4),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(empty_n_i_2__3_n_4),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(p_12_in_0),
        .I4(\mOutPtr[3]_i_1__3_n_4 ),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(empty_n_i_2__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_4),
        .I2(ursp_ready),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    full_n_i_2__3
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .O(full_n_i_2__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h2F00)) 
    full_n_i_3__0
       (.I0(Q[1]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_4),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_4),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .O(p_12_in));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in_0),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__3 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(p_12_in_0),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[2]_i_1__3_n_4 ));
  LUT5 #(
    .INIT(32'h2F00D0FF)) 
    \mOutPtr[3]_i_1__3 
       (.I0(Q[1]),
        .I1(dout_vld_reg_1),
        .I2(dout_vld_reg_0),
        .I3(empty_n_reg_n_4),
        .I4(full_n_reg_0),
        .O(\mOutPtr[3]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(p_12_in_0),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[3]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h51115151)) 
    \mOutPtr[3]_i_4 
       (.I0(full_n_reg_0),
        .I1(empty_n_reg_n_4),
        .I2(dout_vld_reg_0),
        .I3(dout_vld_reg_1),
        .I4(Q[1]),
        .O(p_12_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[1]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[2]_i_1__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_4 ),
        .D(\mOutPtr[3]_i_2__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized4
   (\bus_wide_gen.offset_valid ,
    full_n_reg_0,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    Q,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[12] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    E,
    \dout_reg[1] ,
    SR,
    ap_clk,
    ap_rst_n,
    full_n_reg_1,
    ARREADY_Dummy,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_2 ,
    beat_valid,
    \bus_wide_gen.data_buf_reg[32] ,
    dout,
    \dout_reg[1]_0 ,
    \dout_reg[0] ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_buf[31]_i_3 ,
    \bus_wide_gen.data_buf[31]_i_3_0 ,
    \bus_wide_gen.data_buf[31]_i_3_1 );
  output \bus_wide_gen.offset_valid ;
  output full_n_reg_0;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]Q;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[12] ;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output [0:0]E;
  output \dout_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input full_n_reg_1;
  input ARREADY_Dummy;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  input beat_valid;
  input \bus_wide_gen.data_buf_reg[32] ;
  input [0:0]dout;
  input [0:0]\dout_reg[1]_0 ;
  input [0:0]\dout_reg[0] ;
  input \bus_wide_gen.data_valid_reg ;
  input [2:0]\bus_wide_gen.data_buf[31]_i_3 ;
  input \bus_wide_gen.data_buf[31]_i_3_0 ;
  input \bus_wide_gen.data_buf[31]_i_3_1 ;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_9;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [2:0]\bus_wide_gen.data_buf[31]_i_3 ;
  wire \bus_wide_gen.data_buf[31]_i_3_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_1 ;
  wire \bus_wide_gen.data_buf_reg[32] ;
  wire \bus_wide_gen.data_valid_i_2_n_4 ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  wire [0:0]dout;
  wire [0:0]\dout_reg[0] ;
  wire \dout_reg[1] ;
  wire [0:0]\dout_reg[1]_0 ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__4_n_4;
  wire empty_n_reg_n_4;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_1_in;
  wire pop;
  wire \raddr[0]_i_1__1_n_4 ;
  wire \raddr[3]_i_3__1_n_4 ;
  wire [3:0]raddr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized3 U_fifo_srl
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .E(U_fifo_srl_n_9),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(U_fifo_srl_n_4),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf[31]_i_3 (\bus_wide_gen.data_buf[31]_i_3 ),
        .\bus_wide_gen.data_buf[31]_i_3_0 (\bus_wide_gen.data_buf[31]_i_3_0 ),
        .\bus_wide_gen.data_buf[31]_i_3_1 (\bus_wide_gen.data_buf[31]_i_3_1 ),
        .\bus_wide_gen.data_buf_reg[32] (\bus_wide_gen.data_buf_reg[32] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_i_2_n_4 ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_2 (\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .dout(dout),
        .\dout_reg[0]_0 (\bus_wide_gen.offset_valid ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[1]_0 (\dout_reg[1] ),
        .\dout_reg[1]_1 (raddr_reg),
        .\dout_reg[1]_2 (\dout_reg[1]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(U_fifo_srl_n_18),
        .dout_vld_reg_1(dout_vld_reg_1),
        .dout_vld_reg_2(empty_n_reg_n_4),
        .full_n_reg(full_n_reg_1),
        .full_n_reg_0(full_n_reg_0),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .p_1_in(p_1_in),
        .pop(pop),
        .\raddr_reg[0] (\raddr[3]_i_3__1_n_4 ),
        .\raddr_reg[3] ({U_fifo_srl_n_15,U_fifo_srl_n_16,U_fifo_srl_n_17}),
        .tmp_valid_reg(U_fifo_srl_n_10));
  LUT3 #(
    .INIT(8'h7F)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[32] ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(beat_valid),
        .O(\bus_wide_gen.data_valid_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(full_n_reg_1),
        .I2(ARREADY_Dummy),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_18),
        .Q(\bus_wide_gen.offset_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAAAFFFF2AAAC000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_4),
        .I1(full_n_reg_0),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_1),
        .I4(pop),
        .I5(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(empty_n_i_2__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \raddr[3]_i_3__1 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[0]),
        .O(\raddr[3]_i_3__1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(\raddr[0]_i_1__1_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_17),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_16),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_9),
        .D(U_fifo_srl_n_15),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized5
   (beat_valid,
    full_n_reg_0,
    D,
    dout,
    mem_reg,
    ready_for_outstanding,
    \bus_wide_gen.split_cnt_buf ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[24] ,
    \bus_wide_gen.data_buf_reg[25] ,
    \bus_wide_gen.data_buf_reg[26] ,
    \bus_wide_gen.data_buf_reg[27] ,
    \bus_wide_gen.data_buf_reg[28] ,
    \bus_wide_gen.data_buf_reg[29] ,
    \bus_wide_gen.data_buf_reg[30] ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    \bus_wide_gen.data_buf_reg[32] ,
    \bus_wide_gen.data_buf_reg[32]_0 ,
    \bus_wide_gen.offset_valid ,
    push,
    din);
  output beat_valid;
  output full_n_reg_0;
  output [31:0]D;
  output [32:0]dout;
  output mem_reg;
  output ready_for_outstanding;
  output \bus_wide_gen.split_cnt_buf ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [0:0]\bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.data_buf_reg[24] ;
  input \bus_wide_gen.data_buf_reg[25] ;
  input \bus_wide_gen.data_buf_reg[26] ;
  input \bus_wide_gen.data_buf_reg[27] ;
  input \bus_wide_gen.data_buf_reg[28] ;
  input \bus_wide_gen.data_buf_reg[29] ;
  input \bus_wide_gen.data_buf_reg[30] ;
  input \bus_wide_gen.data_buf_reg[31]_1 ;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input \bus_wide_gen.data_buf_reg[32] ;
  input \bus_wide_gen.data_buf_reg[32]_0 ;
  input \bus_wide_gen.offset_valid ;
  input push;
  input [65:0]din;

  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_mem_n_75;
  wire U_fifo_mem_n_76;
  wire U_fifo_mem_n_77;
  wire U_fifo_mem_n_78;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.data_buf[31]_i_5_n_4 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_buf_reg[25] ;
  wire \bus_wide_gen.data_buf_reg[26] ;
  wire \bus_wide_gen.data_buf_reg[27] ;
  wire \bus_wide_gen.data_buf_reg[28] ;
  wire \bus_wide_gen.data_buf_reg[29] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[30] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[31]_1 ;
  wire \bus_wide_gen.data_buf_reg[32] ;
  wire \bus_wide_gen.data_buf_reg[32]_0 ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire [65:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__6_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__6_n_4;
  wire empty_n_i_3__1_n_4;
  wire empty_n_reg_n_4;
  wire full_n_i_1__6_n_4;
  wire full_n_i_2__12_n_4;
  wire full_n_i_3__1_n_4;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__6_n_4 ;
  wire \mOutPtr[1]_i_1__4_n_4 ;
  wire \mOutPtr[2]_i_1__10_n_4 ;
  wire \mOutPtr[3]_i_1__12_n_4 ;
  wire \mOutPtr[4]_i_1__2_n_4 ;
  wire \mOutPtr[5]_i_1__0_n_4 ;
  wire \mOutPtr[5]_i_2__0_n_4 ;
  wire \mOutPtr[5]_i_3__0_n_4 ;
  wire \mOutPtr[6]_i_1_n_4 ;
  wire \mOutPtr[7]_i_1_n_4 ;
  wire \mOutPtr[8]_i_1_n_4 ;
  wire \mOutPtr[8]_i_2_n_4 ;
  wire \mOutPtr[8]_i_3_n_4 ;
  wire \mOutPtr[8]_i_5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire \mOutPtr_reg_n_4_[5] ;
  wire \mOutPtr_reg_n_4_[6] ;
  wire \mOutPtr_reg_n_4_[7] ;
  wire \mOutPtr_reg_n_4_[8] ;
  wire mem_reg;
  wire pop;
  wire push;
  wire \raddr[0]_i_1__7_n_4 ;
  wire \raddr[5]_i_1_n_4 ;
  wire \raddr[6]_i_2_n_4 ;
  wire \raddr_reg_n_4_[0] ;
  wire \raddr_reg_n_4_[1] ;
  wire \raddr_reg_n_4_[2] ;
  wire \raddr_reg_n_4_[3] ;
  wire \raddr_reg_n_4_[4] ;
  wire \raddr_reg_n_4_[5] ;
  wire \raddr_reg_n_4_[6] ;
  wire \raddr_reg_n_4_[7] ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [7:1]rnext;
  wire \waddr[0]_i_1_n_4 ;
  wire \waddr[1]_i_1_n_4 ;
  wire \waddr[1]_i_2_n_4 ;
  wire \waddr[2]_i_1_n_4 ;
  wire \waddr[3]_i_1_n_4 ;
  wire \waddr[3]_i_2_n_4 ;
  wire \waddr[4]_i_1_n_4 ;
  wire \waddr[5]_i_1_n_4 ;
  wire \waddr[6]_i_1_n_4 ;
  wire \waddr[7]_i_1_n_4 ;
  wire \waddr[7]_i_2_n_4 ;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire \waddr_reg_n_4_[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_mem__parameterized0 U_fifo_mem
       (.D(D),
        .Q({\waddr_reg_n_4_[7] ,\waddr_reg_n_4_[6] ,\waddr_reg_n_4_[5] ,\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] ,\waddr_reg_n_4_[1] ,\waddr_reg_n_4_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf[31]_i_5_n_4 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.data_buf_reg[0] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg[10] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg[11] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg[12] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg[13] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg[14] ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg[15] ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg[17] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg[18] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg[19] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg[1] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg[20] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg[21] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg[22] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.data_buf_reg[24] ),
        .\bus_wide_gen.data_buf_reg[25] (\bus_wide_gen.data_buf_reg[25] ),
        .\bus_wide_gen.data_buf_reg[26] (\bus_wide_gen.data_buf_reg[26] ),
        .\bus_wide_gen.data_buf_reg[27] (\bus_wide_gen.data_buf_reg[27] ),
        .\bus_wide_gen.data_buf_reg[28] (\bus_wide_gen.data_buf_reg[28] ),
        .\bus_wide_gen.data_buf_reg[29] (\bus_wide_gen.data_buf_reg[29] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg[2] ),
        .\bus_wide_gen.data_buf_reg[30] (\bus_wide_gen.data_buf_reg[30] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf_reg[31] ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg[31]_0 ),
        .\bus_wide_gen.data_buf_reg[31]_1 (\bus_wide_gen.data_buf_reg[31]_1 ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg[3] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg[4] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg[5] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg[6] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg[8] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg[9] ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg ),
        .din(din),
        .dout(dout),
        .dout_vld_reg(U_fifo_mem_n_75),
        .mem_reg_0(mem_reg),
        .mem_reg_1(beat_valid),
        .mem_reg_2(empty_n_reg_n_4),
        .push(push),
        .\raddr_reg[0] (U_fifo_mem_n_76),
        .\raddr_reg[3] (U_fifo_mem_n_77),
        .\raddr_reg[4] (U_fifo_mem_n_78),
        .\raddr_reg[7] ({rnext[7],rnext[3:1]}),
        .\raddr_reg_reg[1]_0 (\raddr_reg_n_4_[0] ),
        .\raddr_reg_reg[1]_1 (\raddr_reg_n_4_[1] ),
        .\raddr_reg_reg[2]_0 (\raddr_reg_n_4_[2] ),
        .\raddr_reg_reg[3]_0 (\raddr_reg_n_4_[3] ),
        .\raddr_reg_reg[7]_0 (\raddr_reg_n_4_[7] ),
        .\raddr_reg_reg[7]_1 (\raddr_reg_n_4_[5] ),
        .\raddr_reg_reg[7]_2 (\raddr_reg_n_4_[4] ),
        .\raddr_reg_reg[7]_3 (\raddr_reg_n_4_[6] ),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(ready_for_outstanding_reg));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[32] ),
        .I1(\bus_wide_gen.data_buf_reg[32]_0 ),
        .I2(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00040404)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[32] ),
        .I1(beat_valid),
        .I2(\bus_wide_gen.data_buf_reg[32]_0 ),
        .I3(\bus_wide_gen.first_beat_reg ),
        .I4(\bus_wide_gen.offset_valid ),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__6
       (.I0(empty_n_reg_n_4),
        .I1(beat_valid),
        .I2(ready_for_outstanding_reg),
        .O(dout_vld_i_1__6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_4),
        .Q(beat_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hFFEAC02A)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_4),
        .I1(Q),
        .I2(full_n_reg_0),
        .I3(U_fifo_mem_n_75),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[6] ),
        .I2(\mOutPtr_reg_n_4_[7] ),
        .I3(\mOutPtr_reg_n_4_[8] ),
        .I4(empty_n_i_3__1_n_4),
        .O(empty_n_i_2__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[2] ),
        .O(empty_n_i_3__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__12_n_4),
        .I2(full_n_i_3__1_n_4),
        .I3(U_fifo_mem_n_75),
        .I4(full_n_reg_0),
        .I5(Q),
        .O(full_n_i_1__6_n_4));
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_2__12
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .O(full_n_i_2__12_n_4));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[8] ),
        .I3(\mOutPtr_reg_n_4_[7] ),
        .I4(\mOutPtr_reg_n_4_[5] ),
        .I5(\mOutPtr_reg_n_4_[6] ),
        .O(full_n_i_3__1_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__4 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(mOutPtr18_out),
        .O(\mOutPtr[2]_i_1__10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__12 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(mOutPtr18_out),
        .O(\mOutPtr[3]_i_1__12_n_4 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[2] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .I5(mOutPtr18_out),
        .O(\mOutPtr[4]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'h5555AAA9AAAAAAA9)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[3] ),
        .I2(\mOutPtr_reg_n_4_[4] ),
        .I3(\mOutPtr[5]_i_2__0_n_4 ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[5]_i_3__0_n_4 ),
        .O(\mOutPtr[5]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[2] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[5]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[3] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[5]_i_3__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h4B78)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_5_n_4 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_4_[6] ),
        .I3(\mOutPtr[8]_i_3_n_4 ),
        .O(\mOutPtr[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h78C378F0)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_5_n_4 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_4_[7] ),
        .I3(\mOutPtr_reg_n_4_[6] ),
        .I4(\mOutPtr[8]_i_3_n_4 ),
        .O(\mOutPtr[7]_i_1_n_4 ));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[8]_i_1 
       (.I0(U_fifo_mem_n_75),
        .I1(full_n_reg_0),
        .I2(Q),
        .O(\mOutPtr[8]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr_reg_n_4_[8] ),
        .I1(\mOutPtr_reg_n_4_[7] ),
        .I2(\mOutPtr[8]_i_3_n_4 ),
        .I3(\mOutPtr_reg_n_4_[6] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr[8]_i_5_n_4 ),
        .O(\mOutPtr[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[4] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[5] ),
        .O(\mOutPtr[8]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[8]_i_4 
       (.I0(U_fifo_mem_n_75),
        .I1(full_n_reg_0),
        .I2(Q),
        .O(mOutPtr18_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(\mOutPtr_reg_n_4_[5] ),
        .I1(\mOutPtr_reg_n_4_[4] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__12_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_1__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[5]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[6]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[7]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_4 ),
        .D(\mOutPtr[8]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[8] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \raddr[0]_i_1__7 
       (.I0(\raddr_reg_n_4_[0] ),
        .I1(U_fifo_mem_n_76),
        .O(\raddr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \raddr[5]_i_1 
       (.I0(U_fifo_mem_n_78),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(U_fifo_mem_n_76),
        .O(\raddr[5]_i_1_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[6]_i_1 
       (.I0(U_fifo_mem_n_75),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \raddr[6]_i_2 
       (.I0(U_fifo_mem_n_78),
        .I1(\raddr_reg_n_4_[5] ),
        .I2(\raddr_reg_n_4_[6] ),
        .I3(U_fifo_mem_n_76),
        .O(\raddr[6]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__7_n_4 ),
        .Q(\raddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(U_fifo_mem_n_77),
        .Q(\raddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_4 ),
        .Q(\raddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_2_n_4 ),
        .Q(\raddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_4_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(\waddr_reg_n_4_[7] ),
        .I5(\waddr_reg_n_4_[6] ),
        .O(\waddr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \waddr[1]_i_1 
       (.I0(\waddr[1]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[3] ),
        .I2(\waddr_reg_n_4_[2] ),
        .I3(\waddr_reg_n_4_[1] ),
        .I4(\waddr_reg_n_4_[0] ),
        .O(\waddr[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[1]_i_2 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[4] ),
        .I2(\waddr_reg_n_4_[7] ),
        .I3(\waddr_reg_n_4_[6] ),
        .O(\waddr[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[1] ),
        .I3(\waddr_reg_n_4_[2] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_4_[2] ),
        .I1(\waddr_reg_n_4_[1] ),
        .I2(\waddr_reg_n_4_[0] ),
        .I3(\waddr_reg_n_4_[3] ),
        .I4(\waddr[3]_i_2_n_4 ),
        .O(\waddr[3]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \waddr[3]_i_2 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[7] ),
        .I4(\waddr_reg_n_4_[6] ),
        .I5(\waddr_reg_n_4_[1] ),
        .O(\waddr[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[6] ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr[7]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[7] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[0] ),
        .I4(\waddr_reg_n_4_[4] ),
        .I5(\waddr_reg_n_4_[5] ),
        .O(\waddr[5]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(\waddr_reg_n_4_[7] ),
        .I1(\waddr_reg_n_4_[0] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr[7]_i_2_n_4 ),
        .I4(\waddr_reg_n_4_[5] ),
        .I5(\waddr_reg_n_4_[4] ),
        .O(\waddr[6]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg_n_4_[4] ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr[7]_i_2_n_4 ),
        .I3(\waddr_reg_n_4_[6] ),
        .I4(\waddr_reg_n_4_[0] ),
        .I5(\waddr_reg_n_4_[7] ),
        .O(\waddr[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \waddr[7]_i_2 
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[1] ),
        .O(\waddr[7]_i_2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1_n_4 ),
        .Q(\waddr_reg_n_4_[7] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized6
   (dout_vld_reg_0,
    fifo_burst_ready,
    E,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_loop ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    next_wreq,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    in,
    \could_multi_bursts.sect_handling_reg_4 ,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg_1,
    \could_multi_bursts.sect_handling_reg_5 ,
    WVALID_Dummy_reg,
    SR,
    ap_clk,
    WVALID_Dummy,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    p_0_in,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_6 ,
    CO,
    \start_addr_reg[63] ,
    Q,
    \mem_reg[14][0]_srl15_i_3__0 ,
    \mem_reg[14][0]_srl15_i_3__0_0 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    \dout_reg[0] ,
    \dout[3]_i_2 ,
    WLAST_Dummy_reg_1,
    sel);
  output dout_vld_reg_0;
  output fifo_burst_ready;
  output [0:0]E;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_loop ;
  output \could_multi_bursts.next_loop ;
  output [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  output next_wreq;
  output [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.sect_handling_reg_3 ;
  output [3:0]in;
  output [0:0]\could_multi_bursts.sect_handling_reg_4 ;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output dout_vld_reg_1;
  output \could_multi_bursts.sect_handling_reg_5 ;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input WVALID_Dummy;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input p_0_in;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_6 ;
  input [0:0]CO;
  input [0:0]\start_addr_reg[63] ;
  input [0:0]Q;
  input [8:0]\mem_reg[14][0]_srl15_i_3__0 ;
  input [4:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input \dout_reg[0] ;
  input [5:0]\dout[3]_i_2 ;
  input WLAST_Dummy_reg_1;
  input sel;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_15;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_17;
  wire U_fifo_srl_n_18;
  wire U_fifo_srl_n_19;
  wire U_fifo_srl_n_20;
  wire U_fifo_srl_n_21;
  wire U_fifo_srl_n_5;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_1 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire \could_multi_bursts.sect_handling_reg_6 ;
  wire [5:0]\dout[3]_i_2 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__7_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__6_n_4;
  wire [3:0]in;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire [8:0]\mem_reg[14][0]_srl15_i_3__0 ;
  wire [4:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  wire next_wreq;
  wire p_0_in;
  wire pop;
  wire \raddr[0]_i_1__2_n_4 ;
  wire [3:0]raddr_reg;
  wire sel;
  wire [0:0]\start_addr_reg[63] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized4 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_14,U_fifo_srl_n_15,U_fifo_srl_n_16}),
        .E(U_fifo_srl_n_12),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WLAST_Dummy_reg_0(WLAST_Dummy_reg_0),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_1),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_1(U_fifo_srl_n_5),
        .\dout[3]_i_2_0 (\dout[3]_i_2 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_4),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_21),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(full_n_i_2__6_n_4),
        .full_n_reg_0(\could_multi_bursts.next_loop ),
        .in(in),
        .\mOutPtr_reg[0] (fifo_burst_ready),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_1 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[3] ({U_fifo_srl_n_17,U_fifo_srl_n_18,U_fifo_srl_n_19,U_fifo_srl_n_20}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_4_[4] ,\mOutPtr_reg_n_4_[3] ,\mOutPtr_reg_n_4_[2] ,\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\mem_reg[14][0]_srl15_i_3__0_0 (\mem_reg[14][0]_srl15_i_3__0 ),
        .\mem_reg[14][0]_srl15_i_3__0_1 (\mem_reg[14][0]_srl15_i_3__0_0 ),
        .pop(pop),
        .\raddr_reg[0] (U_fifo_srl_n_13),
        .\sect_len_buf_reg[5] (\could_multi_bursts.last_loop ),
        .sel(sel));
  LUT4 #(
    .INIT(16'h88F8)) 
    WVALID_Dummy_i_1
       (.I0(dout_vld_reg_0),
        .I1(WVALID_Dummy),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hDD5D0000)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .I4(p_0_in),
        .O(E));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\could_multi_bursts.last_loop ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg_5 ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_21),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_4),
        .I1(pop),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.next_loop ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__6_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_fifo_srl_n_5),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(dout_vld_reg_0),
        .I2(WLAST_Dummy_reg),
        .I3(WLAST_Dummy_reg_0),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_20),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_19),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_18),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_12),
        .D(U_fifo_srl_n_17),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(\raddr[0]_i_1__2_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_16),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_15),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(U_fifo_srl_n_13),
        .D(U_fifo_srl_n_14),
        .Q(raddr_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h00008F00FFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(CO),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_addr_buf[63]_i_1 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFFF8F00)) 
    \sect_cnt[51]_i_1__0 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(next_wreq),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h8FFF00FF00000000)) 
    \start_addr[63]_i_1__0 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFF7000FF00)) 
    wreq_handling_i_1
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .I4(\start_addr_reg[63] ),
        .I5(Q),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized7
   (req_fifo_valid,
    full_n_reg_0,
    sel,
    Q,
    SR,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    in);
  output req_fifo_valid;
  output full_n_reg_0;
  output sel;
  output [64:0]Q;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input [64:0]in;

  wire [64:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \dout_reg[0] ;
  wire dout_vld_i_1__9_n_4;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__8_n_4;
  wire empty_n_reg_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__9_n_4;
  wire full_n_i_2__7_n_4;
  wire full_n_reg_0;
  wire [64:0]in;
  wire \mOutPtr[0]_i_1__8_n_4 ;
  wire \mOutPtr[1]_i_1__9_n_4 ;
  wire \mOutPtr[2]_i_1__6_n_4 ;
  wire \mOutPtr[3]_i_1__8_n_4 ;
  wire \mOutPtr[4]_i_1__6_n_4 ;
  wire \mOutPtr[4]_i_2__4_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__3_n_4 ;
  wire \raddr[1]_i_1__4_n_4 ;
  wire \raddr[2]_i_1__4_n_4 ;
  wire \raddr[3]_i_1__4_n_4 ;
  wire \raddr[3]_i_2__4_n_4 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized5 U_fifo_srl
       (.Q(raddr_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .\dout_reg[0] (full_n_reg_0),
        .\dout_reg[0]_0 (\mOutPtr_reg[1]_0 ),
        .\dout_reg[0]_1 (\dout_reg[0] ),
        .\dout_reg[3]_0 (empty_n_reg_n_4),
        .\dout_reg[67]_0 (Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(in),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  LUT4 #(
    .INIT(16'hAEEE)) 
    dout_vld_i_1__9
       (.I0(empty_n_reg_n_4),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(req_en__0),
        .O(dout_vld_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__9_n_4),
        .Q(req_fifo_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__8
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__8_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__7_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__9 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__6 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__8_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__6 
       (.I0(full_n_reg_0),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__6_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__4 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[0]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[1]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[2]_i_1__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[3]_i_1__8_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__6_n_4 ),
        .D(\mOutPtr[4]_i_2__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__4 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__4 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__4 
       (.I0(pop),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(full_n_reg_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__2 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[0]_i_1__3_n_4 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[1]_i_1__4_n_4 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[2]_i_1__4_n_4 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__4_n_4 ),
        .D(\raddr[3]_i_2__4_n_4 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized8
   (ap_rst_n_0,
    full_n_reg_0,
    \bus_wide_gen.ready_for_data ,
    full_n_reg_1,
    full_n_reg_2,
    ap_rst_n_1,
    full_n_reg_3,
    E,
    req_en__0,
    dout_vld_reg_0,
    \len_cnt_reg[7] ,
    D,
    m_axi_gmem_WVALID,
    WVALID_Dummy_reg,
    \dout_reg[72] ,
    ap_clk,
    \last_cnt_reg[1] ,
    \bus_wide_gen.data_valid_reg ,
    WVALID_Dummy,
    p_22_in,
    ap_rst_n,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    \last_cnt_reg[4] ,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    in);
  output ap_rst_n_0;
  output full_n_reg_0;
  output \bus_wide_gen.ready_for_data ;
  output full_n_reg_1;
  output [0:0]full_n_reg_2;
  output ap_rst_n_1;
  output full_n_reg_3;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg_0;
  output \len_cnt_reg[7] ;
  output [3:0]D;
  output m_axi_gmem_WVALID;
  output [0:0]WVALID_Dummy_reg;
  output [68:0]\dout_reg[72] ;
  input ap_clk;
  input \last_cnt_reg[1] ;
  input \bus_wide_gen.data_valid_reg ;
  input WVALID_Dummy;
  input p_22_in;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [1:0]Q;
  input [4:0]\last_cnt_reg[4] ;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input [68:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.ready_for_data ;
  wire data_en__3;
  wire [68:0]\dout_reg[72] ;
  wire dout_vld_i_1__10_n_4;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_4;
  wire empty_n_i_2__9_n_4;
  wire empty_n_reg_n_4;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire full_n_i_1__10_n_4;
  wire full_n_i_2__8_n_4;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]full_n_reg_2;
  wire full_n_reg_3;
  wire [68:0]in;
  wire \last_cnt_reg[1] ;
  wire [4:0]\last_cnt_reg[4] ;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_1__10_n_4 ;
  wire \mOutPtr[2]_i_1__7_n_4 ;
  wire \mOutPtr[3]_i_1__9_n_4 ;
  wire \mOutPtr[4]_i_1__7_n_4 ;
  wire \mOutPtr[4]_i_2__5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire \mOutPtr_reg_n_4_[2] ;
  wire \mOutPtr_reg_n_4_[3] ;
  wire \mOutPtr_reg_n_4_[4] ;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_12_in;
  wire p_22_in;
  wire p_8_in_0;
  wire pop;
  wire push;
  wire raddr113_out;
  wire \raddr[0]_i_1__4_n_4 ;
  wire \raddr[1]_i_1__5_n_4 ;
  wire \raddr[2]_i_1__5_n_4 ;
  wire \raddr[3]_i_1__5_n_4 ;
  wire \raddr[3]_i_2__5_n_4 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized6 U_fifo_srl
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data_en__3(data_en__3),
        .\dout[3]_i_2 (\bus_wide_gen.data_valid_reg ),
        .\dout_reg[0]_0 (empty_n_reg_n_4),
        .\dout_reg[72]_0 (\dout_reg[72] ),
        .\dout_reg[72]_1 (raddr_reg),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .flying_req_reg_0(flying_req_reg_0),
        .in(in),
        .\last_cnt_reg[1] (full_n_reg_0),
        .\last_cnt_reg[1]_0 (\last_cnt_reg[1] ),
        .\last_cnt_reg[4] (\last_cnt_reg[4] ),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .pop(pop),
        .push(push),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  LUT6 #(
    .INIT(64'h45005555FFFFFFFF)) 
    \bus_wide_gen.data_gen[0].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(WVALID_Dummy),
        .I5(ap_rst_n),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hBAFFAAAA)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(p_22_in),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(WVALID_Dummy),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h10555555)) 
    \data_buf[63]_i_1 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(WVALID_Dummy),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    \data_buf[63]_i_2 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(WVALID_Dummy),
        .I4(ap_rst_n),
        .O(full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__10
       (.I0(empty_n_reg_n_4),
        .I1(fifo_valid),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(dout_vld_i_1__10_n_4));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_4),
        .Q(fifo_valid),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hFBBB3888)) 
    empty_n_i_1
       (.I0(empty_n_i_2__9_n_4),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[1] ),
        .I4(empty_n_reg_n_4),
        .O(empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__9
       (.I0(\mOutPtr_reg_n_4_[4] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(\mOutPtr_reg_n_4_[3] ),
        .O(empty_n_i_2__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_4),
        .Q(empty_n_reg_n_4),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_4),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__10_n_4));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    full_n_i_2__8
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(\mOutPtr_reg_n_4_[3] ),
        .I4(\mOutPtr_reg_n_4_[4] ),
        .O(full_n_i_2__8_n_4));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_4),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1__10 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_1__10_n_4 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(\last_cnt_reg[1] ),
        .I5(\mOutPtr_reg_n_4_[2] ),
        .O(\mOutPtr[2]_i_1__7_n_4 ));
  LUT6 #(
    .INIT(64'hFE7FFEFE01800101)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[2] ),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr_reg_n_4_[3] ),
        .O(\mOutPtr[3]_i_1__9_n_4 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[4]_i_1__7 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[1] ),
        .I2(pop),
        .O(\mOutPtr[4]_i_1__7_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__5 
       (.I0(\mOutPtr_reg_n_4_[3] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[2] ),
        .I4(p_12_in),
        .I5(\mOutPtr_reg_n_4_[4] ),
        .O(\mOutPtr[4]_i_2__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[4]_i_3__5 
       (.I0(\last_cnt_reg[1] ),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[0]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[1]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[2]_i_1__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[2] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[3]_i_1__9_n_4 ),
        .Q(\mOutPtr_reg_n_4_[3] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__7_n_4 ),
        .D(\mOutPtr[4]_i_2__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[4] ),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(flying_req_reg),
        .I1(fifo_valid),
        .I2(data_en__3),
        .O(m_axi_gmem_WVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hAAAA6AAA55559555)) 
    \raddr[1]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(empty_n_reg_n_4),
        .I2(\last_cnt_reg[1] ),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(raddr_reg[1]),
        .O(\raddr[1]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \raddr[2]_i_1__5 
       (.I0(pop),
        .I1(push),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[1]),
        .O(\raddr[2]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__5 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(raddr_reg[3]),
        .I3(raddr_reg[2]),
        .I4(p_8_in_0),
        .I5(raddr113_out),
        .O(\raddr[3]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__5 
       (.I0(raddr_reg[1]),
        .I1(p_12_in),
        .I2(empty_n_reg_n_4),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \raddr[3]_i_3__5 
       (.I0(pop),
        .I1(\last_cnt_reg[1] ),
        .I2(full_n_reg_0),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \raddr[3]_i_4__3 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[1] ),
        .I3(empty_n_reg_n_4),
        .O(raddr113_out));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_4 ),
        .D(\raddr[0]_i_1__4_n_4 ),
        .Q(raddr_reg[0]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_4 ),
        .D(\raddr[1]_i_1__5_n_4 ),
        .Q(raddr_reg[1]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_4 ),
        .D(\raddr[2]_i_1__5_n_4 ),
        .Q(raddr_reg[2]),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(\raddr[3]_i_1__5_n_4 ),
        .D(\raddr[3]_i_2__5_n_4 ),
        .Q(raddr_reg[3]),
        .R(ap_rst_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_load
   (\bus_wide_gen.offset_full_n ,
    RREADY_Dummy,
    tmp_valid_reg_0,
    \bus_wide_gen.data_valid_reg_0 ,
    RBURST_READY_Dummy,
    \tmp_addr_reg[63]_0 ,
    \tmp_len_reg[31]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_block_pp0_stage0_subdone_0,
    D,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[12] ,
    E,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    SR,
    ap_clk,
    ap_rst_n,
    ARREADY_Dummy,
    Q,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf[31]_i_3 ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_2,
    \dout_reg[61] ,
    \dout_reg[61]_0 ,
    \dout_reg[95] ,
    \dout_reg[95]_0 ,
    \bus_wide_gen.data_buf[31]_i_3_0 ,
    \bus_wide_gen.data_buf[31]_i_3_1 ,
    icmp_ln23_fu_206_p2,
    icmp_ln24_fu_234_p2,
    push,
    din);
  output \bus_wide_gen.offset_full_n ;
  output RREADY_Dummy;
  output tmp_valid_reg_0;
  output \bus_wide_gen.data_valid_reg_0 ;
  output RBURST_READY_Dummy;
  output [61:0]\tmp_addr_reg[63]_0 ;
  output [29:0]\tmp_len_reg[31]_0 ;
  output ap_block_pp0_stage0_subdone;
  output ap_block_pp0_stage0_subdone_0;
  output [3:0]D;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[12] ;
  output [0:0]E;
  output [31:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ARREADY_Dummy;
  input [0:0]Q;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]\bus_wide_gen.data_buf[31]_i_3 ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter1_2;
  input [61:0]\dout_reg[61] ;
  input [61:0]\dout_reg[61]_0 ;
  input [31:0]\dout_reg[95] ;
  input [31:0]\dout_reg[95]_0 ;
  input \bus_wide_gen.data_buf[31]_i_3_0 ;
  input \bus_wide_gen.data_buf[31]_i_3_1 ;
  input icmp_ln23_fu_206_p2;
  input icmp_ln24_fu_234_p2;
  input push;
  input [65:0]din;

  wire ARREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_2;
  wire ap_rst_n;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_6;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire buff_rdata_n_66;
  wire buff_rdata_n_67;
  wire buff_rdata_n_68;
  wire buff_rdata_n_69;
  wire buff_rdata_n_7;
  wire buff_rdata_n_70;
  wire buff_rdata_n_71;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_wide_gen.data_buf1 ;
  wire [6:0]\bus_wide_gen.data_buf[31]_i_3 ;
  wire \bus_wide_gen.data_buf[31]_i_3_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_1 ;
  wire [31:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_4_[32] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[33] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[34] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[35] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[36] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[37] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[38] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[39] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[40] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[41] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[42] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[43] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[44] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[45] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[46] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[47] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[48] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[49] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[50] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[51] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[52] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[53] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[54] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[55] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[56] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[57] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[58] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[59] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[60] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[61] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[62] ;
  wire \bus_wide_gen.data_buf_reg_n_4_[63] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_reg_n_4 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_6 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.split_cnt_buf ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_4_[0] ;
  wire [65:0]din;
  wire [61:0]\dout_reg[61] ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [31:0]\dout_reg[95] ;
  wire [31:0]\dout_reg[95]_0 ;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire icmp_ln23_fu_206_p2;
  wire icmp_ln24_fu_234_p2;
  wire last_beat;
  wire next_rreq;
  wire push;
  wire ready_for_outstanding;
  wire [61:0]\tmp_addr_reg[63]_0 ;
  wire [31:2]tmp_len0;
  wire [29:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized5 buff_rdata
       (.D({buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37}),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf_reg_n_4_[32] ),
        .\bus_wide_gen.data_buf_reg[10] (\bus_wide_gen.data_buf_reg_n_4_[42] ),
        .\bus_wide_gen.data_buf_reg[11] (\bus_wide_gen.data_buf_reg_n_4_[43] ),
        .\bus_wide_gen.data_buf_reg[12] (\bus_wide_gen.data_buf_reg_n_4_[44] ),
        .\bus_wide_gen.data_buf_reg[13] (\bus_wide_gen.data_buf_reg_n_4_[45] ),
        .\bus_wide_gen.data_buf_reg[14] (\bus_wide_gen.data_buf_reg_n_4_[46] ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.data_buf_reg_n_4_[47] ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_4_[48] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_4_[49] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_4_[50] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_4_[51] ),
        .\bus_wide_gen.data_buf_reg[1] (\bus_wide_gen.data_buf_reg_n_4_[33] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_4_[52] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_4_[53] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_4_[54] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_4_[55] ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.data_buf_reg_n_4_[56] ),
        .\bus_wide_gen.data_buf_reg[25] (\bus_wide_gen.data_buf_reg_n_4_[57] ),
        .\bus_wide_gen.data_buf_reg[26] (\bus_wide_gen.data_buf_reg_n_4_[58] ),
        .\bus_wide_gen.data_buf_reg[27] (\bus_wide_gen.data_buf_reg_n_4_[59] ),
        .\bus_wide_gen.data_buf_reg[28] (\bus_wide_gen.data_buf_reg_n_4_[60] ),
        .\bus_wide_gen.data_buf_reg[29] (\bus_wide_gen.data_buf_reg_n_4_[61] ),
        .\bus_wide_gen.data_buf_reg[2] (\bus_wide_gen.data_buf_reg_n_4_[34] ),
        .\bus_wide_gen.data_buf_reg[30] (\bus_wide_gen.data_buf_reg_n_4_[62] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.rreq_offset_n_6 ),
        .\bus_wide_gen.data_buf_reg[31]_1 (\bus_wide_gen.data_buf_reg_n_4_[63] ),
        .\bus_wide_gen.data_buf_reg[32] (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.data_buf_reg[32]_0 (\bus_wide_gen.split_cnt_buf_reg_n_4_[0] ),
        .\bus_wide_gen.data_buf_reg[3] (\bus_wide_gen.data_buf_reg_n_4_[35] ),
        .\bus_wide_gen.data_buf_reg[4] (\bus_wide_gen.data_buf_reg_n_4_[36] ),
        .\bus_wide_gen.data_buf_reg[5] (\bus_wide_gen.data_buf_reg_n_4_[37] ),
        .\bus_wide_gen.data_buf_reg[6] (\bus_wide_gen.data_buf_reg_n_4_[38] ),
        .\bus_wide_gen.data_buf_reg[7] (\bus_wide_gen.data_buf_reg_n_4_[39] ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf_reg_n_4_[40] ),
        .\bus_wide_gen.data_buf_reg[9] (\bus_wide_gen.data_buf_reg_n_4_[41] ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_4 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf (\bus_wide_gen.split_cnt_buf ),
        .din(din),
        .dout({last_beat,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56,buff_rdata_n_57,buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65,buff_rdata_n_66,buff_rdata_n_67,buff_rdata_n_68,buff_rdata_n_69,buff_rdata_n_70}),
        .full_n_reg_0(RREADY_Dummy),
        .mem_reg(buff_rdata_n_71),
        .push(push),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(\bus_wide_gen.rreq_offset_n_8 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_10),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_9),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_8),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_7),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_6),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_70),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[32] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_69),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[33] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[34] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_68),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[34] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[35] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_67),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[35] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[36] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_66),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[36] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[37] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_65),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[37] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[38] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_64),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[38] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[39] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_63),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[39] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[40] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_62),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[40] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[41] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_61),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[41] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[42] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_60),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[42] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[43] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_59),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[43] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[44] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_58),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[44] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[45] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_57),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[45] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[46] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_56),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[46] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[47] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_55),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[47] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[48] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_54),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[48] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[49] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_53),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[49] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[50] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_52),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[50] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[51] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_51),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[51] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[52] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_50),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[52] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[53] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_49),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[53] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[54] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_48),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[54] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[55] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_47),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[55] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[56] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_46),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[56] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[57] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_45),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[57] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[58] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_44),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[58] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[59] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[59] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[60] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[60] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[61] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[61] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[62] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[62] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[63] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_4_[63] ),
        .R(\bus_wide_gen.rreq_offset_n_14 ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.split_cnt_buf ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(SR));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_71),
        .Q(\bus_wide_gen.first_beat_reg_n_4 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized4 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(E),
        .Q(\bus_wide_gen.data_buf1 ),
        .SR(SR),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf[31]_i_3 ({\bus_wide_gen.data_buf[31]_i_3 [6:5],\bus_wide_gen.data_buf[31]_i_3 [2]}),
        .\bus_wide_gen.data_buf[31]_i_3_0 (\bus_wide_gen.data_buf[31]_i_3_0 ),
        .\bus_wide_gen.data_buf[31]_i_3_1 (\bus_wide_gen.data_buf[31]_i_3_1 ),
        .\bus_wide_gen.data_buf_reg[32] (\bus_wide_gen.first_beat_reg_n_4 ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_6 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_12 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_4_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_2 (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .dout(last_beat),
        .\dout_reg[0] (\tmp_len_reg[31]_0 [0]),
        .\dout_reg[1] (\bus_wide_gen.rreq_offset_n_14 ),
        .\dout_reg[1]_0 (\tmp_addr_reg[63]_0 [0]),
        .dout_vld_reg_0(\bus_wide_gen.rreq_offset_n_8 ),
        .dout_vld_reg_1(\bus_wide_gen.rreq_offset_n_9 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid_reg_0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_4_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized0_9 fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(tmp_len0),
        .E(next_rreq),
        .Q({fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (tmp_valid_reg_0),
        .\dout_reg[0]_0 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[61] (\dout_reg[61] ),
        .\dout_reg[61]_0 (\dout_reg[61]_0 ),
        .\dout_reg[95] (fifo_rreq_n_39),
        .\dout_reg[95]_0 (\dout_reg[95] ),
        .\dout_reg[95]_1 (\dout_reg[95]_0 ),
        .full_n_reg_0(D),
        .icmp_ln23_fu_206_p2(icmp_ln23_fu_206_p2),
        .icmp_ln24_fu_234_p2(icmp_ln24_fu_234_p2),
        .\mOutPtr_reg[0]_0 ({\bus_wide_gen.data_buf[31]_i_3 [4:3],\bus_wide_gen.data_buf[31]_i_3 [1:0]}));
  FDRE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sext_ln23_cast_reg_134[32]_i_1 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sext_ln24_cast_reg_134[32]_i_1 
       (.I0(\bus_wide_gen.data_valid_reg_0 ),
        .I1(ap_enable_reg_pp0_iter1_2),
        .O(ap_block_pp0_stage0_subdone_0));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_101),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_100),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_99),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_39),
        .Q(tmp_valid_reg_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_mem
   (rnext,
    pop,
    dout,
    raddr,
    \bus_wide_gen.ready_for_data ,
    \bus_wide_gen.offset_valid ,
    mem_reg_0,
    mem_reg_1,
    ap_rst_n,
    ap_clk,
    SR,
    Q,
    din,
    WEBWE);
  output [4:0]rnext;
  output pop;
  output [35:0]dout;
  input [4:0]raddr;
  input \bus_wide_gen.ready_for_data ;
  input \bus_wide_gen.offset_valid ;
  input mem_reg_0;
  input mem_reg_1;
  input ap_rst_n;
  input ap_clk;
  input [0:0]SR;
  input [4:0]Q;
  input [31:0]din;
  input [0:0]WEBWE;

  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.ready_for_data ;
  wire [31:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_1_n_4;
  wire pop;
  wire [4:0]raddr;
  wire [4:0]raddr_reg;
  wire [4:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1116" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "480" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_i_1_n_4),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(ap_rst_n),
        .O(mem_reg_i_1_n_4));
  LUT4 #(
    .INIT(16'h8F00)) 
    mem_reg_i_3
       (.I0(\bus_wide_gen.ready_for_data ),
        .I1(\bus_wide_gen.offset_valid ),
        .I2(mem_reg_0),
        .I3(mem_reg_1),
        .O(pop));
  LUT6 #(
    .INIT(64'h2666666666666666)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[2]),
        .I5(raddr[1]),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h46666666AAAAAAAA)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(raddr[2]),
        .I3(raddr[4]),
        .I4(raddr[3]),
        .I5(pop),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h0FF070F0F0F0F0F0)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(pop),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6A2A6AAAAAAAAAAA)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[4]),
        .I5(pop),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h6CCC4CCCCCCCCCCC)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(pop),
        .O(rnext[4]));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_mem" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_mem__parameterized0
   (D,
    dout,
    mem_reg_0,
    ready_for_outstanding,
    \raddr_reg[7] ,
    dout_vld_reg,
    \raddr_reg[0] ,
    \raddr_reg[3] ,
    \raddr_reg[4] ,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[1] ,
    \bus_wide_gen.data_buf_reg[2] ,
    \bus_wide_gen.data_buf_reg[3] ,
    \bus_wide_gen.data_buf_reg[4] ,
    \bus_wide_gen.data_buf_reg[5] ,
    \bus_wide_gen.data_buf_reg[6] ,
    \bus_wide_gen.data_buf_reg[7] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[24] ,
    \bus_wide_gen.data_buf_reg[25] ,
    \bus_wide_gen.data_buf_reg[26] ,
    \bus_wide_gen.data_buf_reg[27] ,
    \bus_wide_gen.data_buf_reg[28] ,
    \bus_wide_gen.data_buf_reg[29] ,
    \bus_wide_gen.data_buf_reg[30] ,
    \bus_wide_gen.data_buf_reg[31]_1 ,
    ap_rst_n,
    ready_for_outstanding_reg,
    \bus_wide_gen.first_beat_reg ,
    \raddr_reg_reg[1]_0 ,
    \raddr_reg_reg[1]_1 ,
    \raddr_reg_reg[2]_0 ,
    \raddr_reg_reg[3]_0 ,
    \raddr_reg_reg[7]_0 ,
    \raddr_reg_reg[7]_1 ,
    \raddr_reg_reg[7]_2 ,
    \raddr_reg_reg[7]_3 ,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    SR,
    Q,
    din,
    push);
  output [31:0]D;
  output [32:0]dout;
  output mem_reg_0;
  output ready_for_outstanding;
  output [3:0]\raddr_reg[7] ;
  output dout_vld_reg;
  output \raddr_reg[0] ;
  output \raddr_reg[3] ;
  output \raddr_reg[4] ;
  input [0:0]\bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[1] ;
  input \bus_wide_gen.data_buf_reg[2] ;
  input \bus_wide_gen.data_buf_reg[3] ;
  input \bus_wide_gen.data_buf_reg[4] ;
  input \bus_wide_gen.data_buf_reg[5] ;
  input \bus_wide_gen.data_buf_reg[6] ;
  input \bus_wide_gen.data_buf_reg[7] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.data_buf_reg[24] ;
  input \bus_wide_gen.data_buf_reg[25] ;
  input \bus_wide_gen.data_buf_reg[26] ;
  input \bus_wide_gen.data_buf_reg[27] ;
  input \bus_wide_gen.data_buf_reg[28] ;
  input \bus_wide_gen.data_buf_reg[29] ;
  input \bus_wide_gen.data_buf_reg[30] ;
  input \bus_wide_gen.data_buf_reg[31]_1 ;
  input ap_rst_n;
  input ready_for_outstanding_reg;
  input \bus_wide_gen.first_beat_reg ;
  input \raddr_reg_reg[1]_0 ;
  input \raddr_reg_reg[1]_1 ;
  input \raddr_reg_reg[2]_0 ;
  input \raddr_reg_reg[3]_0 ;
  input \raddr_reg_reg[7]_0 ;
  input \raddr_reg_reg[7]_1 ;
  input \raddr_reg_reg[7]_2 ;
  input \raddr_reg_reg[7]_3 ;
  input mem_reg_1;
  input mem_reg_2;
  input ap_clk;
  input [0:0]SR;
  input [7:0]Q;
  input [65:0]din;
  input push;

  wire [31:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_ready;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[1] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_buf_reg[25] ;
  wire \bus_wide_gen.data_buf_reg[26] ;
  wire \bus_wide_gen.data_buf_reg[27] ;
  wire \bus_wide_gen.data_buf_reg[28] ;
  wire \bus_wide_gen.data_buf_reg[29] ;
  wire \bus_wide_gen.data_buf_reg[2] ;
  wire \bus_wide_gen.data_buf_reg[30] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[31]_1 ;
  wire \bus_wide_gen.data_buf_reg[3] ;
  wire \bus_wide_gen.data_buf_reg[4] ;
  wire \bus_wide_gen.data_buf_reg[5] ;
  wire \bus_wide_gen.data_buf_reg[6] ;
  wire \bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_beat_reg ;
  wire [65:0]din;
  wire [32:0]dout;
  wire dout_vld_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_i_1__0_n_4;
  wire mem_reg_n_10;
  wire mem_reg_n_11;
  wire mem_reg_n_12;
  wire mem_reg_n_13;
  wire mem_reg_n_14;
  wire mem_reg_n_15;
  wire mem_reg_n_16;
  wire mem_reg_n_17;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire mem_reg_n_37;
  wire mem_reg_n_38;
  wire mem_reg_n_39;
  wire mem_reg_n_8;
  wire mem_reg_n_9;
  wire push;
  wire [7:0]raddr_reg;
  wire \raddr_reg[6]_i_4_n_4 ;
  wire [3:0]\raddr_reg[7] ;
  wire \raddr_reg[7]_i_2_n_4 ;
  wire \raddr_reg[7]_i_3_n_4 ;
  wire raddr_reg_0_sn_1;
  wire raddr_reg_3_sn_1;
  wire raddr_reg_4_sn_1;
  wire \raddr_reg_reg[1]_0 ;
  wire \raddr_reg_reg[1]_1 ;
  wire \raddr_reg_reg[2]_0 ;
  wire \raddr_reg_reg[3]_0 ;
  wire \raddr_reg_reg[7]_0 ;
  wire \raddr_reg_reg[7]_1 ;
  wire \raddr_reg_reg[7]_2 ;
  wire \raddr_reg_reg[7]_3 ;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire [6:0]rnext;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:2]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  assign \raddr_reg[0]  = raddr_reg_0_sn_1;
  assign \raddr_reg[3]  = raddr_reg_3_sn_1;
  assign \raddr_reg[4]  = raddr_reg_4_sn_1;
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(dout[0]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_39),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[0]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(dout[10]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_29),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(dout[11]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_28),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(dout[12]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_27),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(dout[13]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_26),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(dout[14]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_25),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(dout[15]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_24),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[15] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(dout[16]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_23),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[16] ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(dout[17]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_22),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[17] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(dout[18]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_21),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[18] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(dout[19]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_20),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[19] ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(dout[1]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_38),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(dout[20]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_19),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[20] ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(dout[21]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_18),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[21] ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(dout[22]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_17),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[22] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(dout[23]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_16),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[23] ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(dout[24]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_15),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[24] ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(dout[25]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_14),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[25] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(dout[26]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_13),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[26] ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(dout[27]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_12),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[27] ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(dout[28]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_11),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[28] ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(dout[29]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_10),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[29] ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(dout[2]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_37),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(dout[30]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_9),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[30] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(dout[31]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_8),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[31]_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(dout[3]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_36),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(dout[4]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_35),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(dout[5]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_34),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(dout[6]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_33),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(dout[7]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_32),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(dout[8]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_31),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBF80BF8FBF80B080)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(dout[9]),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I3(mem_reg_n_30),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .I5(\bus_wide_gen.data_buf_reg[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hBFB3)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(dout[32]),
        .I1(ap_rst_n),
        .I2(ready_for_outstanding_reg),
        .I3(\bus_wide_gen.first_beat_reg ),
        .O(mem_reg_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d64" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d64" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "16830" *) 
  (* RTL_RAM_NAME = "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "65" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI(din[31:0]),
        .DIBDI(din[63:32]),
        .DIPADIP({1'b1,1'b1,din[65:64]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({mem_reg_n_8,mem_reg_n_9,mem_reg_n_10,mem_reg_n_11,mem_reg_n_12,mem_reg_n_13,mem_reg_n_14,mem_reg_n_15,mem_reg_n_16,mem_reg_n_17,mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31,mem_reg_n_32,mem_reg_n_33,mem_reg_n_34,mem_reg_n_35,mem_reg_n_36,mem_reg_n_37,mem_reg_n_38,mem_reg_n_39}),
        .DOBDO(dout[31:0]),
        .DOPADOP({NLW_mem_reg_DOPADOP_UNCONNECTED[3:2],burst_ready,dout[32]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(mem_reg_i_1__0_n_4),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({push,push,push,push,push,push,push,push}));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_1__0
       (.I0(ap_rst_n),
        .I1(dout_vld_reg),
        .O(mem_reg_i_1__0_n_4));
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_4
       (.I0(ready_for_outstanding_reg),
        .I1(mem_reg_1),
        .I2(mem_reg_2),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \raddr[4]_i_1 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[1]_1 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[7]_2 ),
        .I5(raddr_reg_0_sn_1),
        .O(raddr_reg_3_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h89)) 
    \raddr_reg[0]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(raddr_reg_0_sn_1),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hC0D2)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg_reg[1]_0 ),
        .I1(dout_vld_reg),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(raddr_reg_0_sn_1),
        .O(\raddr_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hCC00DF20)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg_reg[1]_1 ),
        .I1(dout_vld_reg),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(raddr_reg_0_sn_1),
        .O(\raddr_reg[7] [1]));
  LUT6 #(
    .INIT(64'hCC14CC44CC44CC44)) 
    \raddr_reg[3]_i_1__0 
       (.I0(raddr_reg_0_sn_1),
        .I1(\raddr_reg_reg[3]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(dout_vld_reg),
        .I4(\raddr_reg_reg[1]_0 ),
        .I5(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[7] [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\raddr_reg_reg[7]_2 ),
        .I1(dout_vld_reg),
        .I2(raddr_reg_3_sn_1),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'hA0B4)) 
    \raddr_reg[5]_i_1 
       (.I0(dout_vld_reg),
        .I1(raddr_reg_4_sn_1),
        .I2(\raddr_reg_reg[7]_1 ),
        .I3(raddr_reg_0_sn_1),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hAA00BF40)) 
    \raddr_reg[6]_i_1 
       (.I0(dout_vld_reg),
        .I1(raddr_reg_4_sn_1),
        .I2(\raddr_reg_reg[7]_1 ),
        .I3(\raddr_reg_reg[7]_3 ),
        .I4(raddr_reg_0_sn_1),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[6]_i_2 
       (.I0(\raddr_reg_reg[7]_2 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[1]_0 ),
        .I3(\raddr_reg_reg[1]_1 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(raddr_reg_4_sn_1));
  LUT5 #(
    .INIT(32'h20000000)) 
    \raddr_reg[6]_i_3 
       (.I0(\raddr_reg[6]_i_4_n_4 ),
        .I1(\raddr_reg_reg[1]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(\raddr_reg_reg[2]_0 ),
        .I4(\raddr_reg_reg[3]_0 ),
        .O(raddr_reg_0_sn_1));
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[6]_i_4 
       (.I0(\raddr_reg_reg[7]_0 ),
        .I1(\raddr_reg_reg[7]_1 ),
        .I2(\raddr_reg_reg[7]_2 ),
        .I3(\raddr_reg_reg[7]_3 ),
        .O(\raddr_reg[6]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h25F0F0F0F0F0F0F0)) 
    \raddr_reg[7]_i_1 
       (.I0(\raddr_reg[7]_i_2_n_4 ),
        .I1(\raddr_reg[7]_i_3_n_4 ),
        .I2(\raddr_reg_reg[7]_0 ),
        .I3(\raddr_reg_reg[7]_1 ),
        .I4(\raddr_reg_reg[7]_2 ),
        .I5(\raddr_reg_reg[7]_3 ),
        .O(\raddr_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \raddr_reg[7]_i_2 
       (.I0(\raddr_reg_reg[3]_0 ),
        .I1(\raddr_reg_reg[2]_0 ),
        .I2(\raddr_reg_reg[1]_1 ),
        .I3(dout_vld_reg),
        .I4(\raddr_reg_reg[1]_0 ),
        .O(\raddr_reg[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr_reg[7]_i_3 
       (.I0(raddr_reg_0_sn_1),
        .I1(dout_vld_reg),
        .O(\raddr_reg[7]_i_3_n_4 ));
  FDRE \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [0]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [1]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [2]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\raddr_reg[7] [3]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ready_for_outstanding_i_1
       (.I0(burst_ready),
        .I1(ready_for_outstanding_reg),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_read
   (ARREADY_Dummy,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    push,
    Q,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[64] ,
    din,
    ap_clk,
    SR,
    RREADY_Dummy,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    \data_p1_reg[2] ,
    \bus_wide_gen.offset_full_n ,
    RBURST_READY_Dummy,
    m_axi_gmem_RVALID,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    \data_p2_reg[64] ,
    E);
  output ARREADY_Dummy;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output push;
  output [0:0]Q;
  output [60:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [64:0]\data_p1_reg[64] ;
  output [0:0]din;
  input ap_clk;
  input [0:0]SR;
  input RREADY_Dummy;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input \data_p1_reg[2] ;
  input \bus_wide_gen.offset_full_n ;
  input RBURST_READY_Dummy;
  input m_axi_gmem_RVALID;
  input [61:0]\data_p2_reg[63] ;
  input [29:0]\data_p2_reg[95] ;
  input [64:0]\data_p2_reg[64] ;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire [0:0]E;
  wire [0:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:3]araddr_tmp;
  wire [8:0]beat_len;
  wire [11:3]beat_len1;
  wire burst_valid;
  wire \bus_wide_gen.offset_full_n ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[5]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[5]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[5]_i_5_n_4 ;
  wire \could_multi_bursts.araddr_buf[63]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf[9]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf[9]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[33]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[37]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[41]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[45]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[49]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[53]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[57]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[61]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [63:3]data1;
  wire \data_p1_reg[2] ;
  wire [64:0]\data_p1_reg[64] ;
  wire [61:0]\data_p2_reg[63] ;
  wire [64:0]\data_p2_reg[64] ;
  wire [29:0]\data_p2_reg[95] ;
  wire [0:0]din;
  wire \end_addr_reg_n_4_[10] ;
  wire \end_addr_reg_n_4_[11] ;
  wire \end_addr_reg_n_4_[3] ;
  wire \end_addr_reg_n_4_[4] ;
  wire \end_addr_reg_n_4_[5] ;
  wire \end_addr_reg_n_4_[6] ;
  wire \end_addr_reg_n_4_[7] ;
  wire \end_addr_reg_n_4_[8] ;
  wire \end_addr_reg_n_4_[9] ;
  wire fifo_burst_n_5;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire first_sect;
  wire last_sect;
  wire last_sect_buf_reg_n_4;
  wire [60:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_RVALID;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [4:0]p_0_in__0;
  wire p_13_in;
  wire p_14_in;
  wire pop;
  wire push;
  wire rreq_handling_reg_n_4;
  wire rreq_valid;
  wire rs_rreq_n_10;
  wire rs_rreq_n_100;
  wire rs_rreq_n_101;
  wire rs_rreq_n_102;
  wire rs_rreq_n_103;
  wire rs_rreq_n_104;
  wire rs_rreq_n_105;
  wire rs_rreq_n_106;
  wire rs_rreq_n_107;
  wire rs_rreq_n_108;
  wire rs_rreq_n_109;
  wire rs_rreq_n_11;
  wire rs_rreq_n_110;
  wire rs_rreq_n_111;
  wire rs_rreq_n_112;
  wire rs_rreq_n_113;
  wire rs_rreq_n_114;
  wire rs_rreq_n_115;
  wire rs_rreq_n_116;
  wire rs_rreq_n_117;
  wire rs_rreq_n_118;
  wire rs_rreq_n_12;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_125;
  wire rs_rreq_n_126;
  wire rs_rreq_n_127;
  wire rs_rreq_n_128;
  wire rs_rreq_n_129;
  wire rs_rreq_n_13;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_132;
  wire rs_rreq_n_133;
  wire rs_rreq_n_134;
  wire rs_rreq_n_135;
  wire rs_rreq_n_136;
  wire rs_rreq_n_137;
  wire rs_rreq_n_138;
  wire rs_rreq_n_139;
  wire rs_rreq_n_14;
  wire rs_rreq_n_140;
  wire rs_rreq_n_141;
  wire rs_rreq_n_142;
  wire rs_rreq_n_143;
  wire rs_rreq_n_144;
  wire rs_rreq_n_145;
  wire rs_rreq_n_146;
  wire rs_rreq_n_147;
  wire rs_rreq_n_148;
  wire rs_rreq_n_149;
  wire rs_rreq_n_15;
  wire rs_rreq_n_150;
  wire rs_rreq_n_151;
  wire rs_rreq_n_152;
  wire rs_rreq_n_153;
  wire rs_rreq_n_154;
  wire rs_rreq_n_155;
  wire rs_rreq_n_156;
  wire rs_rreq_n_157;
  wire rs_rreq_n_158;
  wire rs_rreq_n_159;
  wire rs_rreq_n_16;
  wire rs_rreq_n_160;
  wire rs_rreq_n_161;
  wire rs_rreq_n_162;
  wire rs_rreq_n_163;
  wire rs_rreq_n_164;
  wire rs_rreq_n_165;
  wire rs_rreq_n_166;
  wire rs_rreq_n_167;
  wire rs_rreq_n_168;
  wire rs_rreq_n_169;
  wire rs_rreq_n_17;
  wire rs_rreq_n_170;
  wire rs_rreq_n_171;
  wire rs_rreq_n_172;
  wire rs_rreq_n_173;
  wire rs_rreq_n_174;
  wire rs_rreq_n_175;
  wire rs_rreq_n_176;
  wire rs_rreq_n_177;
  wire rs_rreq_n_178;
  wire rs_rreq_n_179;
  wire rs_rreq_n_18;
  wire rs_rreq_n_180;
  wire rs_rreq_n_19;
  wire rs_rreq_n_20;
  wire rs_rreq_n_21;
  wire rs_rreq_n_22;
  wire rs_rreq_n_23;
  wire rs_rreq_n_24;
  wire rs_rreq_n_25;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_55;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_6;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_7;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_9;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_92;
  wire rs_rreq_n_93;
  wire rs_rreq_n_94;
  wire rs_rreq_n_95;
  wire rs_rreq_n_96;
  wire rs_rreq_n_97;
  wire rs_rreq_n_98;
  wire rs_rreq_n_99;
  wire s_ready_t_reg;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[32] ;
  wire \sect_addr_buf_reg_n_4_[33] ;
  wire \sect_addr_buf_reg_n_4_[34] ;
  wire \sect_addr_buf_reg_n_4_[35] ;
  wire \sect_addr_buf_reg_n_4_[36] ;
  wire \sect_addr_buf_reg_n_4_[37] ;
  wire \sect_addr_buf_reg_n_4_[38] ;
  wire \sect_addr_buf_reg_n_4_[39] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[40] ;
  wire \sect_addr_buf_reg_n_4_[41] ;
  wire \sect_addr_buf_reg_n_4_[42] ;
  wire \sect_addr_buf_reg_n_4_[43] ;
  wire \sect_addr_buf_reg_n_4_[44] ;
  wire \sect_addr_buf_reg_n_4_[45] ;
  wire \sect_addr_buf_reg_n_4_[46] ;
  wire \sect_addr_buf_reg_n_4_[47] ;
  wire \sect_addr_buf_reg_n_4_[48] ;
  wire \sect_addr_buf_reg_n_4_[49] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[50] ;
  wire \sect_addr_buf_reg_n_4_[51] ;
  wire \sect_addr_buf_reg_n_4_[52] ;
  wire \sect_addr_buf_reg_n_4_[53] ;
  wire \sect_addr_buf_reg_n_4_[54] ;
  wire \sect_addr_buf_reg_n_4_[55] ;
  wire \sect_addr_buf_reg_n_4_[56] ;
  wire \sect_addr_buf_reg_n_4_[57] ;
  wire \sect_addr_buf_reg_n_4_[58] ;
  wire \sect_addr_buf_reg_n_4_[59] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[60] ;
  wire \sect_addr_buf_reg_n_4_[61] ;
  wire \sect_addr_buf_reg_n_4_[62] ;
  wire \sect_addr_buf_reg_n_4_[63] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [51:1]sect_cnt0;
  wire \sect_cnt_reg[12]_i_2__0_n_4 ;
  wire \sect_cnt_reg[12]_i_2__0_n_5 ;
  wire \sect_cnt_reg[12]_i_2__0_n_6 ;
  wire \sect_cnt_reg[12]_i_2__0_n_7 ;
  wire \sect_cnt_reg[16]_i_2__0_n_4 ;
  wire \sect_cnt_reg[16]_i_2__0_n_5 ;
  wire \sect_cnt_reg[16]_i_2__0_n_6 ;
  wire \sect_cnt_reg[16]_i_2__0_n_7 ;
  wire \sect_cnt_reg[20]_i_2__0_n_4 ;
  wire \sect_cnt_reg[20]_i_2__0_n_5 ;
  wire \sect_cnt_reg[20]_i_2__0_n_6 ;
  wire \sect_cnt_reg[20]_i_2__0_n_7 ;
  wire \sect_cnt_reg[24]_i_2__0_n_4 ;
  wire \sect_cnt_reg[24]_i_2__0_n_5 ;
  wire \sect_cnt_reg[24]_i_2__0_n_6 ;
  wire \sect_cnt_reg[24]_i_2__0_n_7 ;
  wire \sect_cnt_reg[28]_i_2__0_n_4 ;
  wire \sect_cnt_reg[28]_i_2__0_n_5 ;
  wire \sect_cnt_reg[28]_i_2__0_n_6 ;
  wire \sect_cnt_reg[28]_i_2__0_n_7 ;
  wire \sect_cnt_reg[32]_i_2__0_n_4 ;
  wire \sect_cnt_reg[32]_i_2__0_n_5 ;
  wire \sect_cnt_reg[32]_i_2__0_n_6 ;
  wire \sect_cnt_reg[32]_i_2__0_n_7 ;
  wire \sect_cnt_reg[36]_i_2__0_n_4 ;
  wire \sect_cnt_reg[36]_i_2__0_n_5 ;
  wire \sect_cnt_reg[36]_i_2__0_n_6 ;
  wire \sect_cnt_reg[36]_i_2__0_n_7 ;
  wire \sect_cnt_reg[40]_i_2__0_n_4 ;
  wire \sect_cnt_reg[40]_i_2__0_n_5 ;
  wire \sect_cnt_reg[40]_i_2__0_n_6 ;
  wire \sect_cnt_reg[40]_i_2__0_n_7 ;
  wire \sect_cnt_reg[44]_i_2__0_n_4 ;
  wire \sect_cnt_reg[44]_i_2__0_n_5 ;
  wire \sect_cnt_reg[44]_i_2__0_n_6 ;
  wire \sect_cnt_reg[44]_i_2__0_n_7 ;
  wire \sect_cnt_reg[48]_i_2__0_n_4 ;
  wire \sect_cnt_reg[48]_i_2__0_n_5 ;
  wire \sect_cnt_reg[48]_i_2__0_n_6 ;
  wire \sect_cnt_reg[48]_i_2__0_n_7 ;
  wire \sect_cnt_reg[4]_i_2__0_n_4 ;
  wire \sect_cnt_reg[4]_i_2__0_n_5 ;
  wire \sect_cnt_reg[4]_i_2__0_n_6 ;
  wire \sect_cnt_reg[4]_i_2__0_n_7 ;
  wire \sect_cnt_reg[51]_i_3__0_n_6 ;
  wire \sect_cnt_reg[51]_i_3__0_n_7 ;
  wire \sect_cnt_reg[8]_i_2__0_n_4 ;
  wire \sect_cnt_reg[8]_i_2__0_n_5 ;
  wire \sect_cnt_reg[8]_i_2__0_n_6 ;
  wire \sect_cnt_reg[8]_i_2__0_n_7 ;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[20] ;
  wire \sect_cnt_reg_n_4_[21] ;
  wire \sect_cnt_reg_n_4_[22] ;
  wire \sect_cnt_reg_n_4_[23] ;
  wire \sect_cnt_reg_n_4_[24] ;
  wire \sect_cnt_reg_n_4_[25] ;
  wire \sect_cnt_reg_n_4_[26] ;
  wire \sect_cnt_reg_n_4_[27] ;
  wire \sect_cnt_reg_n_4_[28] ;
  wire \sect_cnt_reg_n_4_[29] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[30] ;
  wire \sect_cnt_reg_n_4_[31] ;
  wire \sect_cnt_reg_n_4_[32] ;
  wire \sect_cnt_reg_n_4_[33] ;
  wire \sect_cnt_reg_n_4_[34] ;
  wire \sect_cnt_reg_n_4_[35] ;
  wire \sect_cnt_reg_n_4_[36] ;
  wire \sect_cnt_reg_n_4_[37] ;
  wire \sect_cnt_reg_n_4_[38] ;
  wire \sect_cnt_reg_n_4_[39] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[40] ;
  wire \sect_cnt_reg_n_4_[41] ;
  wire \sect_cnt_reg_n_4_[42] ;
  wire \sect_cnt_reg_n_4_[43] ;
  wire \sect_cnt_reg_n_4_[44] ;
  wire \sect_cnt_reg_n_4_[45] ;
  wire \sect_cnt_reg_n_4_[46] ;
  wire \sect_cnt_reg_n_4_[47] ;
  wire \sect_cnt_reg_n_4_[48] ;
  wire \sect_cnt_reg_n_4_[49] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[50] ;
  wire \sect_cnt_reg_n_4_[51] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1__0_n_4 ;
  wire \sect_len_buf[1]_i_1__0_n_4 ;
  wire \sect_len_buf[2]_i_1__0_n_4 ;
  wire \sect_len_buf[3]_i_1__0_n_4 ;
  wire \sect_len_buf[4]_i_1__0_n_4 ;
  wire \sect_len_buf[5]_i_1__0_n_4 ;
  wire \sect_len_buf[6]_i_1__0_n_4 ;
  wire \sect_len_buf[7]_i_1__0_n_4 ;
  wire \sect_len_buf[8]_i_10__0_n_4 ;
  wire \sect_len_buf[8]_i_11__0_n_4 ;
  wire \sect_len_buf[8]_i_13__0_n_4 ;
  wire \sect_len_buf[8]_i_14__0_n_4 ;
  wire \sect_len_buf[8]_i_15__0_n_4 ;
  wire \sect_len_buf[8]_i_16__0_n_4 ;
  wire \sect_len_buf[8]_i_18__0_n_4 ;
  wire \sect_len_buf[8]_i_19__0_n_4 ;
  wire \sect_len_buf[8]_i_20__0_n_4 ;
  wire \sect_len_buf[8]_i_21__0_n_4 ;
  wire \sect_len_buf[8]_i_22__0_n_4 ;
  wire \sect_len_buf[8]_i_23__0_n_4 ;
  wire \sect_len_buf[8]_i_24__0_n_4 ;
  wire \sect_len_buf[8]_i_25__0_n_4 ;
  wire \sect_len_buf[8]_i_2__0_n_4 ;
  wire \sect_len_buf[8]_i_5__0_n_4 ;
  wire \sect_len_buf[8]_i_6__0_n_4 ;
  wire \sect_len_buf[8]_i_8__0_n_4 ;
  wire \sect_len_buf[8]_i_9__0_n_4 ;
  wire \sect_len_buf_reg[8]_i_12__0_n_4 ;
  wire \sect_len_buf_reg[8]_i_12__0_n_5 ;
  wire \sect_len_buf_reg[8]_i_12__0_n_6 ;
  wire \sect_len_buf_reg[8]_i_12__0_n_7 ;
  wire \sect_len_buf_reg[8]_i_17__0_n_4 ;
  wire \sect_len_buf_reg[8]_i_17__0_n_5 ;
  wire \sect_len_buf_reg[8]_i_17__0_n_6 ;
  wire \sect_len_buf_reg[8]_i_17__0_n_7 ;
  wire \sect_len_buf_reg[8]_i_3__0_n_7 ;
  wire \sect_len_buf_reg[8]_i_4__0_n_4 ;
  wire \sect_len_buf_reg[8]_i_4__0_n_5 ;
  wire \sect_len_buf_reg[8]_i_4__0_n_6 ;
  wire \sect_len_buf_reg[8]_i_4__0_n_7 ;
  wire \sect_len_buf_reg[8]_i_7__0_n_4 ;
  wire \sect_len_buf_reg[8]_i_7__0_n_5 ;
  wire \sect_len_buf_reg[8]_i_7__0_n_6 ;
  wire \sect_len_buf_reg[8]_i_7__0_n_7 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sect_cnt_reg[51]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_cnt_reg[51]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_17__0_O_UNCONNECTED ;
  wire [3:2]\NLW_sect_len_buf_reg[8]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_7__0_O_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[3]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[4]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[5]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[6]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[7]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[8]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[9]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[10]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len1[11]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_16),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[10] ),
        .O(araddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[11] ),
        .O(araddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[12] ),
        .O(araddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[13] ),
        .O(araddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[14] ),
        .O(araddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[15] ),
        .O(araddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[16] ),
        .O(araddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[17] ),
        .O(araddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[18] ),
        .O(araddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[19] ),
        .O(araddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[20] ),
        .O(araddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[21] ),
        .O(araddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[22] ),
        .O(araddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[23] ),
        .O(araddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[24] ),
        .O(araddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[25] ),
        .O(araddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[26] ),
        .O(araddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[27] ),
        .O(araddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[28] ),
        .O(araddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[29] ),
        .O(araddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[30] ),
        .O(araddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[31] ),
        .O(araddr_tmp[31]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[32]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[32] ),
        .O(araddr_tmp[32]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[33]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[33] ),
        .O(araddr_tmp[33]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[34]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[34] ),
        .O(araddr_tmp[34]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[35]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[35] ),
        .O(araddr_tmp[35]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[36]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[36] ),
        .O(araddr_tmp[36]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[37]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[37] ),
        .O(araddr_tmp[37]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[38]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[38] ),
        .O(araddr_tmp[38]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[39]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[39] ),
        .O(araddr_tmp[39]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[3]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[3] ),
        .O(araddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[40]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[40] ),
        .O(araddr_tmp[40]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[41]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[41] ),
        .O(araddr_tmp[41]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[42]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[42] ),
        .O(araddr_tmp[42]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[43]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[43] ),
        .O(araddr_tmp[43]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[44]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[44] ),
        .O(araddr_tmp[44]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[45]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[45] ),
        .O(araddr_tmp[45]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[46]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[46] ),
        .O(araddr_tmp[46]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[47]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[47] ),
        .O(araddr_tmp[47]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[48]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[48] ),
        .O(araddr_tmp[48]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[49]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[49] ),
        .O(araddr_tmp[49]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[4]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[4] ),
        .O(araddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[50]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[50] ),
        .O(araddr_tmp[50]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[51]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[51] ),
        .O(araddr_tmp[51]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[52]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[52] ),
        .O(araddr_tmp[52]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[53]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[53] ),
        .O(araddr_tmp[53]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[54]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[54] ),
        .O(araddr_tmp[54]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[55]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[55] ),
        .O(araddr_tmp[55]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[56]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[56] ),
        .O(araddr_tmp[56]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[57]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[57] ),
        .O(araddr_tmp[57]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[58]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[58] ),
        .O(araddr_tmp[58]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[59]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[59] ),
        .O(araddr_tmp[59]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[5]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[5] ),
        .O(araddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[5]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[5]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[5]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[60]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[60] ),
        .O(araddr_tmp[60]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[61]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[61] ),
        .O(araddr_tmp[61]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[62]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[62] ),
        .O(araddr_tmp[62]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[63]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[63] ),
        .O(araddr_tmp[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.araddr_buf[63]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[6] ),
        .O(araddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[7] ),
        .O(araddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[8] ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.araddr_buf[63]_i_4_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[9] ),
        .O(araddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[9]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[9]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[9]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[9]_i_4_n_4 ));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[13:10]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[13]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[17]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[17]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[21]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[21]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[25]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[25]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[29]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[33]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[33]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[33]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[37]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[33]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[37]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[37]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[37]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[37]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[37]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[41]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[41]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[41]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[45]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[41]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[45]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[45]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[45]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[45]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[45]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[49]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[49]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[49]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[53]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[49]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[53]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[53]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[53]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[53]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[53]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[57]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[57]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[57]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[5]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.araddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[5]_i_3_n_4 ,\could_multi_bursts.araddr_buf[5]_i_4_n_4 ,\could_multi_bursts.araddr_buf[5]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[61]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[57]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[61]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[61]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[61]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[61]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.araddr_buf_reg[61]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_CO_UNCONNECTED [3:1],\could_multi_bursts.araddr_buf_reg[63]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,m_axi_gmem_ARADDR[60:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[5]_i_2_n_4 ),
        .CO({\could_multi_bursts.araddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[9]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[9:6]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[9]_i_3_n_4 ,\could_multi_bursts.araddr_buf[9]_i_4_n_4 }));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_11),
        .D(fifo_rctl_n_8),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_11),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_11),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_11),
        .D(fifo_rctl_n_12),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__0[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_18),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_173),
        .Q(\end_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_172),
        .Q(\end_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_171),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_170),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_169),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_168),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_167),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_166),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_165),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_164),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_163),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_162),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_161),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_160),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_159),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_158),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_157),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_156),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_155),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_154),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_153),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_152),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_151),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_150),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_149),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_148),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_147),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_146),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_145),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_144),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_180),
        .Q(\end_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_143),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_142),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_141),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_140),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_139),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_138),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_137),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_136),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_135),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_134),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_179),
        .Q(\end_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_133),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_132),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_131),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_130),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_129),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_128),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_127),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_126),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_125),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_124),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_178),
        .Q(\end_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_123),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_122),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_121),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_120),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_177),
        .Q(\end_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_176),
        .Q(\end_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_175),
        .Q(\end_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_174),
        .Q(\end_addr_reg_n_4_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2_13 fifo_burst
       (.Q(\data_p1_reg[64] [64]),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .din(din),
        .\dout_reg[0] (last_sect_buf_reg_n_4),
        .\dout_reg[0]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\dout_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .dout_vld_reg_0(Q),
        .empty_n_reg_0(fifo_burst_n_5),
        .fifo_rctl_ready(fifo_rctl_ready),
        .\mOutPtr_reg[0]_0 (push),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_13_in(p_13_in),
        .pop(pop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2_14 fifo_rctl
       (.CO(first_sect),
        .E(fifo_rctl_n_14),
        .Q({\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_5),
        .ap_rst_n_1(fifo_rctl_n_7),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_16),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREADY_0(fifo_rctl_n_8),
        .m_axi_gmem_ARREADY_1(fifo_rctl_n_9),
        .m_axi_gmem_ARREADY_2(fifo_rctl_n_10),
        .m_axi_gmem_ARREADY_3(fifo_rctl_n_11),
        .m_axi_gmem_ARREADY_4(fifo_rctl_n_12),
        .m_axi_gmem_ARREADY_5(fifo_rctl_n_18),
        .next_rreq(next_rreq),
        .p_13_in(p_13_in),
        .p_14_in(p_14_in),
        .rreq_handling_reg(fifo_rctl_n_17),
        .rreq_handling_reg_0(last_sect),
        .rreq_handling_reg_1(rreq_handling_reg_n_4),
        .rreq_handling_reg_2(rreq_valid));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_4),
        .R(SR));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_17),
        .Q(rreq_handling_reg_n_4),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .ap_clk(ap_clk),
        .burst_valid(burst_valid),
        .\data_p1_reg[64]_0 (\data_p1_reg[64] ),
        .\data_p2_reg[64]_0 (\data_p2_reg[64] ),
        .\dout_reg[0] (fifo_burst_n_5),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .pop(pop),
        .push(push),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice_15 rs_rreq
       (.D({rs_rreq_n_6,rs_rreq_n_7,rs_rreq_n_8,rs_rreq_n_9,rs_rreq_n_10,rs_rreq_n_11,rs_rreq_n_12,rs_rreq_n_13,rs_rreq_n_14,rs_rreq_n_15,rs_rreq_n_16,rs_rreq_n_17,rs_rreq_n_18,rs_rreq_n_19,rs_rreq_n_20,rs_rreq_n_21,rs_rreq_n_22,rs_rreq_n_23,rs_rreq_n_24,rs_rreq_n_25,rs_rreq_n_26,rs_rreq_n_27,rs_rreq_n_28,rs_rreq_n_29,rs_rreq_n_30,rs_rreq_n_31,rs_rreq_n_32,rs_rreq_n_33,rs_rreq_n_34,rs_rreq_n_35,rs_rreq_n_36,rs_rreq_n_37,rs_rreq_n_38,rs_rreq_n_39,rs_rreq_n_40,rs_rreq_n_41,rs_rreq_n_42,rs_rreq_n_43,rs_rreq_n_44,rs_rreq_n_45,rs_rreq_n_46,rs_rreq_n_47,rs_rreq_n_48,rs_rreq_n_49,rs_rreq_n_50,rs_rreq_n_51,rs_rreq_n_52,rs_rreq_n_53,rs_rreq_n_54,rs_rreq_n_55,rs_rreq_n_56,rs_rreq_n_57}),
        .E(E),
        .Q(p_0_in0_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .\data_p1_reg[2]_0 (\data_p1_reg[2] ),
        .\data_p1_reg[63]_0 ({rs_rreq_n_58,rs_rreq_n_59,rs_rreq_n_60,rs_rreq_n_61,rs_rreq_n_62,rs_rreq_n_63,rs_rreq_n_64,rs_rreq_n_65,rs_rreq_n_66,rs_rreq_n_67,rs_rreq_n_68,rs_rreq_n_69,rs_rreq_n_70,rs_rreq_n_71,rs_rreq_n_72,rs_rreq_n_73,rs_rreq_n_74,rs_rreq_n_75,rs_rreq_n_76,rs_rreq_n_77,rs_rreq_n_78,rs_rreq_n_79,rs_rreq_n_80,rs_rreq_n_81,rs_rreq_n_82,rs_rreq_n_83,rs_rreq_n_84,rs_rreq_n_85,rs_rreq_n_86,rs_rreq_n_87,rs_rreq_n_88,rs_rreq_n_89,rs_rreq_n_90,rs_rreq_n_91,rs_rreq_n_92,rs_rreq_n_93,rs_rreq_n_94,rs_rreq_n_95,rs_rreq_n_96,rs_rreq_n_97,rs_rreq_n_98,rs_rreq_n_99,rs_rreq_n_100,rs_rreq_n_101,rs_rreq_n_102,rs_rreq_n_103,rs_rreq_n_104,rs_rreq_n_105,rs_rreq_n_106,rs_rreq_n_107,rs_rreq_n_108,rs_rreq_n_109,rs_rreq_n_110,rs_rreq_n_111,rs_rreq_n_112,rs_rreq_n_113,rs_rreq_n_114,rs_rreq_n_115,rs_rreq_n_116,rs_rreq_n_117,rs_rreq_n_118}),
        .\data_p1_reg[63]_1 ({rs_rreq_n_120,rs_rreq_n_121,rs_rreq_n_122,rs_rreq_n_123,rs_rreq_n_124,rs_rreq_n_125,rs_rreq_n_126,rs_rreq_n_127,rs_rreq_n_128,rs_rreq_n_129,rs_rreq_n_130,rs_rreq_n_131,rs_rreq_n_132,rs_rreq_n_133,rs_rreq_n_134,rs_rreq_n_135,rs_rreq_n_136,rs_rreq_n_137,rs_rreq_n_138,rs_rreq_n_139,rs_rreq_n_140,rs_rreq_n_141,rs_rreq_n_142,rs_rreq_n_143,rs_rreq_n_144,rs_rreq_n_145,rs_rreq_n_146,rs_rreq_n_147,rs_rreq_n_148,rs_rreq_n_149,rs_rreq_n_150,rs_rreq_n_151,rs_rreq_n_152,rs_rreq_n_153,rs_rreq_n_154,rs_rreq_n_155,rs_rreq_n_156,rs_rreq_n_157,rs_rreq_n_158,rs_rreq_n_159,rs_rreq_n_160,rs_rreq_n_161,rs_rreq_n_162,rs_rreq_n_163,rs_rreq_n_164,rs_rreq_n_165,rs_rreq_n_166,rs_rreq_n_167,rs_rreq_n_168,rs_rreq_n_169,rs_rreq_n_170,rs_rreq_n_171,rs_rreq_n_172,rs_rreq_n_173,rs_rreq_n_174,rs_rreq_n_175,rs_rreq_n_176,rs_rreq_n_177,rs_rreq_n_178,rs_rreq_n_179,rs_rreq_n_180}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p2_reg[95]_0 ({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .\end_addr_reg[63] (last_sect),
        .last_sect_buf_reg({\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] ,\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] ,\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] ,\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] ,\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] ,\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] ,\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] ,\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] ,\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] ,\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] ,\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] ,\sect_cnt_reg_n_4_[0] }),
        .next_rreq(next_rreq),
        .s_ready_t_reg_0(ARREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_4_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_4_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_4_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_4_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_4_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_4_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_4_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_4_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_4_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_4_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_4_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_4_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_rctl_n_7));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_57),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_47),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_46),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_45),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[12]_i_2__0 
       (.CI(\sect_cnt_reg[8]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[12]_i_2__0_n_4 ,\sect_cnt_reg[12]_i_2__0_n_5 ,\sect_cnt_reg[12]_i_2__0_n_6 ,\sect_cnt_reg[12]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_44),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_43),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_42),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_41),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[16]_i_2__0 
       (.CI(\sect_cnt_reg[12]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[16]_i_2__0_n_4 ,\sect_cnt_reg[16]_i_2__0_n_5 ,\sect_cnt_reg[16]_i_2__0_n_6 ,\sect_cnt_reg[16]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_40),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_39),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_38),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_56),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_37),
        .Q(\sect_cnt_reg_n_4_[20] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[20]_i_2__0 
       (.CI(\sect_cnt_reg[16]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[20]_i_2__0_n_4 ,\sect_cnt_reg[20]_i_2__0_n_5 ,\sect_cnt_reg[20]_i_2__0_n_6 ,\sect_cnt_reg[20]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_36),
        .Q(\sect_cnt_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_35),
        .Q(\sect_cnt_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_34),
        .Q(\sect_cnt_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_33),
        .Q(\sect_cnt_reg_n_4_[24] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[24]_i_2__0 
       (.CI(\sect_cnt_reg[20]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[24]_i_2__0_n_4 ,\sect_cnt_reg[24]_i_2__0_n_5 ,\sect_cnt_reg[24]_i_2__0_n_6 ,\sect_cnt_reg[24]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] }));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_32),
        .Q(\sect_cnt_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_31),
        .Q(\sect_cnt_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_30),
        .Q(\sect_cnt_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_29),
        .Q(\sect_cnt_reg_n_4_[28] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[28]_i_2__0 
       (.CI(\sect_cnt_reg[24]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[28]_i_2__0_n_4 ,\sect_cnt_reg[28]_i_2__0_n_5 ,\sect_cnt_reg[28]_i_2__0_n_6 ,\sect_cnt_reg[28]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] }));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_28),
        .Q(\sect_cnt_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_55),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_27),
        .Q(\sect_cnt_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_26),
        .Q(\sect_cnt_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_25),
        .Q(\sect_cnt_reg_n_4_[32] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[32]_i_2__0 
       (.CI(\sect_cnt_reg[28]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[32]_i_2__0_n_4 ,\sect_cnt_reg[32]_i_2__0_n_5 ,\sect_cnt_reg[32]_i_2__0_n_6 ,\sect_cnt_reg[32]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] }));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_24),
        .Q(\sect_cnt_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_23),
        .Q(\sect_cnt_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_22),
        .Q(\sect_cnt_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_21),
        .Q(\sect_cnt_reg_n_4_[36] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[36]_i_2__0 
       (.CI(\sect_cnt_reg[32]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[36]_i_2__0_n_4 ,\sect_cnt_reg[36]_i_2__0_n_5 ,\sect_cnt_reg[36]_i_2__0_n_6 ,\sect_cnt_reg[36]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] }));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_20),
        .Q(\sect_cnt_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_19),
        .Q(\sect_cnt_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_18),
        .Q(\sect_cnt_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_54),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_17),
        .Q(\sect_cnt_reg_n_4_[40] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[40]_i_2__0 
       (.CI(\sect_cnt_reg[36]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[40]_i_2__0_n_4 ,\sect_cnt_reg[40]_i_2__0_n_5 ,\sect_cnt_reg[40]_i_2__0_n_6 ,\sect_cnt_reg[40]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] }));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_16),
        .Q(\sect_cnt_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_15),
        .Q(\sect_cnt_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_14),
        .Q(\sect_cnt_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_13),
        .Q(\sect_cnt_reg_n_4_[44] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[44]_i_2__0 
       (.CI(\sect_cnt_reg[40]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[44]_i_2__0_n_4 ,\sect_cnt_reg[44]_i_2__0_n_5 ,\sect_cnt_reg[44]_i_2__0_n_6 ,\sect_cnt_reg[44]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] }));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_12),
        .Q(\sect_cnt_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_11),
        .Q(\sect_cnt_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_10),
        .Q(\sect_cnt_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_9),
        .Q(\sect_cnt_reg_n_4_[48] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[48]_i_2__0 
       (.CI(\sect_cnt_reg[44]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[48]_i_2__0_n_4 ,\sect_cnt_reg[48]_i_2__0_n_5 ,\sect_cnt_reg[48]_i_2__0_n_6 ,\sect_cnt_reg[48]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] }));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_8),
        .Q(\sect_cnt_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_53),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[4]_i_2__0_n_4 ,\sect_cnt_reg[4]_i_2__0_n_5 ,\sect_cnt_reg[4]_i_2__0_n_6 ,\sect_cnt_reg[4]_i_2__0_n_7 }),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_7),
        .Q(\sect_cnt_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_6),
        .Q(\sect_cnt_reg_n_4_[51] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[51]_i_3__0 
       (.CI(\sect_cnt_reg[48]_i_2__0_n_4 ),
        .CO({\NLW_sect_cnt_reg[51]_i_3__0_CO_UNCONNECTED [3:2],\sect_cnt_reg[51]_i_3__0_n_6 ,\sect_cnt_reg[51]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_cnt_reg[51]_i_3__0_O_UNCONNECTED [3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] }));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_52),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_51),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_50),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_49),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[8]_i_2__0 
       (.CI(\sect_cnt_reg[4]_i_2__0_n_4 ),
        .CO({\sect_cnt_reg[8]_i_2__0_n_4 ,\sect_cnt_reg[8]_i_2__0_n_5 ,\sect_cnt_reg[8]_i_2__0_n_6 ,\sect_cnt_reg[8]_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_14),
        .D(rs_rreq_n_48),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_4_[3] ),
        .I2(\end_addr_reg_n_4_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_4_[4] ),
        .I2(\end_addr_reg_n_4_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_4_[5] ),
        .I2(\end_addr_reg_n_4_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_4_[6] ),
        .I2(\end_addr_reg_n_4_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_4_[7] ),
        .I2(\end_addr_reg_n_4_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_4_[8] ),
        .I2(\end_addr_reg_n_4_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_4_[9] ),
        .I2(\end_addr_reg_n_4_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_4_[10] ),
        .I2(\end_addr_reg_n_4_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_10__0 
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_4_[41] ),
        .O(\sect_len_buf[8]_i_10__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_11__0 
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_4_[38] ),
        .O(\sect_len_buf[8]_i_11__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_13__0 
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in[33]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_4_[35] ),
        .O(\sect_len_buf[8]_i_13__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_14__0 
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in[30]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_4_[32] ),
        .O(\sect_len_buf[8]_i_14__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_15__0 
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in[27]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_4_[29] ),
        .O(\sect_len_buf[8]_i_15__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_16__0 
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in[24]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_4_[26] ),
        .O(\sect_len_buf[8]_i_16__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_18__0 
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_4_[23] ),
        .O(\sect_len_buf[8]_i_18__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_19__0 
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in[18]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_4_[20] ),
        .O(\sect_len_buf[8]_i_19__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_20__0 
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in[15]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(\sect_len_buf[8]_i_20__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_21__0 
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in[12]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(\sect_len_buf[8]_i_21__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_22__0 
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(\sect_len_buf[8]_i_22__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_23__0 
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(\sect_len_buf[8]_i_23__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_24__0 
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(\sect_len_buf[8]_i_24__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_25__0 
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_4_[2] ),
        .O(\sect_len_buf[8]_i_25__0_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_2__0 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_4_[11] ),
        .I2(\end_addr_reg_n_4_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sect_len_buf[8]_i_5__0 
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_4_[51] ),
        .O(\sect_len_buf[8]_i_5__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_6__0 
       (.I0(\sect_cnt_reg_n_4_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .I3(p_0_in[48]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_4_[50] ),
        .O(\sect_len_buf[8]_i_6__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_8__0 
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in[45]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_4_[47] ),
        .O(\sect_len_buf[8]_i_8__0_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_9__0 
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in[42]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_4_[44] ),
        .O(\sect_len_buf[8]_i_9__0_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_2__0_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(SR));
  CARRY4 \sect_len_buf_reg[8]_i_12__0 
       (.CI(\sect_len_buf_reg[8]_i_17__0_n_4 ),
        .CO({\sect_len_buf_reg[8]_i_12__0_n_4 ,\sect_len_buf_reg[8]_i_12__0_n_5 ,\sect_len_buf_reg[8]_i_12__0_n_6 ,\sect_len_buf_reg[8]_i_12__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_18__0_n_4 ,\sect_len_buf[8]_i_19__0_n_4 ,\sect_len_buf[8]_i_20__0_n_4 ,\sect_len_buf[8]_i_21__0_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_17__0 
       (.CI(1'b0),
        .CO({\sect_len_buf_reg[8]_i_17__0_n_4 ,\sect_len_buf_reg[8]_i_17__0_n_5 ,\sect_len_buf_reg[8]_i_17__0_n_6 ,\sect_len_buf_reg[8]_i_17__0_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_17__0_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_22__0_n_4 ,\sect_len_buf[8]_i_23__0_n_4 ,\sect_len_buf[8]_i_24__0_n_4 ,\sect_len_buf[8]_i_25__0_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_3__0 
       (.CI(\sect_len_buf_reg[8]_i_4__0_n_4 ),
        .CO({\NLW_sect_len_buf_reg[8]_i_3__0_CO_UNCONNECTED [3:2],first_sect,\sect_len_buf_reg[8]_i_3__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_3__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sect_len_buf[8]_i_5__0_n_4 ,\sect_len_buf[8]_i_6__0_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_4__0 
       (.CI(\sect_len_buf_reg[8]_i_7__0_n_4 ),
        .CO({\sect_len_buf_reg[8]_i_4__0_n_4 ,\sect_len_buf_reg[8]_i_4__0_n_5 ,\sect_len_buf_reg[8]_i_4__0_n_6 ,\sect_len_buf_reg[8]_i_4__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_8__0_n_4 ,\sect_len_buf[8]_i_9__0_n_4 ,\sect_len_buf[8]_i_10__0_n_4 ,\sect_len_buf[8]_i_11__0_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_7__0 
       (.CI(\sect_len_buf_reg[8]_i_12__0_n_4 ),
        .CO({\sect_len_buf_reg[8]_i_7__0_n_4 ,\sect_len_buf_reg[8]_i_7__0_n_5 ,\sect_len_buf_reg[8]_i_7__0_n_6 ,\sect_len_buf_reg[8]_i_7__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_13__0_n_4 ,\sect_len_buf[8]_i_14__0_n_4 ,\sect_len_buf[8]_i_15__0_n_4 ,\sect_len_buf[8]_i_16__0_n_4 }));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_111),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_110),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_109),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_108),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_107),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_106),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_105),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_104),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_103),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_102),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_101),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_100),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_99),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_98),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_97),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_96),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_95),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_94),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_93),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_92),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_91),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_90),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_89),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_88),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_87),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_86),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_85),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_84),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_83),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_82),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_118),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_81),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_80),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_79),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_78),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_77),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_76),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_75),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_74),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_73),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_72),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_117),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_71),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_70),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_69),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_68),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_67),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_66),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_65),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_64),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_63),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_62),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_116),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_61),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_60),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_59),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_58),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_115),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_114),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_113),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(rs_rreq_n_112),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[63]_0 ,
    \data_p1_reg[63]_1 ,
    \data_p1_reg[75]_0 ,
    \end_addr_reg[63] ,
    SR,
    ap_clk,
    Q,
    last_sect_buf_reg,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    next_wreq,
    sect_cnt0,
    \data_p2_reg[95]_0 ,
    \data_p2_reg[2]_0 );
  output s_ready_t_reg_0;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [60:0]\data_p1_reg[63]_0 ;
  output [60:0]\data_p1_reg[63]_1 ;
  output [8:0]\data_p1_reg[75]_0 ;
  output [0:0]\end_addr_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input [51:0]Q;
  input [51:0]last_sect_buf_reg;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input next_wreq;
  input [50:0]sect_cnt0;
  input [91:0]\data_p2_reg[95]_0 ;
  input [0:0]\data_p2_reg[2]_0 ;

  wire [51:0]D;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \beat_len[2]_i_2_n_4 ;
  wire \beat_len_reg[2]_i_1_n_4 ;
  wire \beat_len_reg[2]_i_1_n_5 ;
  wire \beat_len_reg[2]_i_1_n_6 ;
  wire \beat_len_reg[2]_i_1_n_7 ;
  wire \beat_len_reg[6]_i_1_n_4 ;
  wire \beat_len_reg[6]_i_1_n_5 ;
  wire \beat_len_reg[6]_i_1_n_6 ;
  wire \beat_len_reg[6]_i_1_n_7 ;
  wire \beat_len_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \data_p1[10]_i_1_n_4 ;
  wire \data_p1[11]_i_1_n_4 ;
  wire \data_p1[12]_i_1_n_4 ;
  wire \data_p1[13]_i_1_n_4 ;
  wire \data_p1[14]_i_1_n_4 ;
  wire \data_p1[15]_i_1_n_4 ;
  wire \data_p1[16]_i_1_n_4 ;
  wire \data_p1[17]_i_1_n_4 ;
  wire \data_p1[18]_i_1_n_4 ;
  wire \data_p1[19]_i_1_n_4 ;
  wire \data_p1[20]_i_1_n_4 ;
  wire \data_p1[21]_i_1_n_4 ;
  wire \data_p1[22]_i_1_n_4 ;
  wire \data_p1[23]_i_1_n_4 ;
  wire \data_p1[24]_i_1_n_4 ;
  wire \data_p1[25]_i_1_n_4 ;
  wire \data_p1[26]_i_1_n_4 ;
  wire \data_p1[27]_i_1_n_4 ;
  wire \data_p1[28]_i_1_n_4 ;
  wire \data_p1[29]_i_1_n_4 ;
  wire \data_p1[2]_i_1_n_4 ;
  wire \data_p1[30]_i_1_n_4 ;
  wire \data_p1[31]_i_1_n_4 ;
  wire \data_p1[32]_i_1_n_4 ;
  wire \data_p1[33]_i_1_n_4 ;
  wire \data_p1[34]_i_1_n_4 ;
  wire \data_p1[35]_i_1_n_4 ;
  wire \data_p1[36]_i_1_n_4 ;
  wire \data_p1[37]_i_1_n_4 ;
  wire \data_p1[38]_i_1_n_4 ;
  wire \data_p1[39]_i_1_n_4 ;
  wire \data_p1[3]_i_1_n_4 ;
  wire \data_p1[40]_i_1_n_4 ;
  wire \data_p1[41]_i_1_n_4 ;
  wire \data_p1[42]_i_1_n_4 ;
  wire \data_p1[43]_i_1_n_4 ;
  wire \data_p1[44]_i_1_n_4 ;
  wire \data_p1[45]_i_1_n_4 ;
  wire \data_p1[46]_i_1_n_4 ;
  wire \data_p1[47]_i_1_n_4 ;
  wire \data_p1[48]_i_1_n_4 ;
  wire \data_p1[49]_i_1_n_4 ;
  wire \data_p1[4]_i_1_n_4 ;
  wire \data_p1[50]_i_1_n_4 ;
  wire \data_p1[51]_i_1_n_4 ;
  wire \data_p1[52]_i_1_n_4 ;
  wire \data_p1[53]_i_1_n_4 ;
  wire \data_p1[54]_i_1_n_4 ;
  wire \data_p1[55]_i_1_n_4 ;
  wire \data_p1[56]_i_1_n_4 ;
  wire \data_p1[57]_i_1_n_4 ;
  wire \data_p1[58]_i_1_n_4 ;
  wire \data_p1[59]_i_1_n_4 ;
  wire \data_p1[5]_i_1_n_4 ;
  wire \data_p1[60]_i_1_n_4 ;
  wire \data_p1[61]_i_1_n_4 ;
  wire \data_p1[62]_i_1_n_4 ;
  wire \data_p1[63]_i_1_n_4 ;
  wire \data_p1[66]_i_1_n_4 ;
  wire \data_p1[67]_i_1_n_4 ;
  wire \data_p1[68]_i_1_n_4 ;
  wire \data_p1[69]_i_1_n_4 ;
  wire \data_p1[6]_i_1_n_4 ;
  wire \data_p1[70]_i_1_n_4 ;
  wire \data_p1[71]_i_1_n_4 ;
  wire \data_p1[72]_i_1_n_4 ;
  wire \data_p1[73]_i_1_n_4 ;
  wire \data_p1[74]_i_1_n_4 ;
  wire \data_p1[75]_i_1_n_4 ;
  wire \data_p1[76]_i_1_n_4 ;
  wire \data_p1[77]_i_1_n_4 ;
  wire \data_p1[78]_i_1_n_4 ;
  wire \data_p1[79]_i_1_n_4 ;
  wire \data_p1[7]_i_1_n_4 ;
  wire \data_p1[80]_i_1_n_4 ;
  wire \data_p1[81]_i_1_n_4 ;
  wire \data_p1[82]_i_1_n_4 ;
  wire \data_p1[83]_i_1_n_4 ;
  wire \data_p1[84]_i_1_n_4 ;
  wire \data_p1[85]_i_1_n_4 ;
  wire \data_p1[86]_i_1_n_4 ;
  wire \data_p1[87]_i_1_n_4 ;
  wire \data_p1[88]_i_1_n_4 ;
  wire \data_p1[89]_i_1_n_4 ;
  wire \data_p1[8]_i_1_n_4 ;
  wire \data_p1[90]_i_1_n_4 ;
  wire \data_p1[91]_i_1_n_4 ;
  wire \data_p1[92]_i_1_n_4 ;
  wire \data_p1[93]_i_1_n_4 ;
  wire \data_p1[94]_i_1_n_4 ;
  wire \data_p1[95]_i_2_n_4 ;
  wire \data_p1[9]_i_1_n_4 ;
  wire [60:0]\data_p1_reg[63]_0 ;
  wire [60:0]\data_p1_reg[63]_1 ;
  wire [8:0]\data_p1_reg[75]_0 ;
  wire \data_p1_reg_n_4_[2] ;
  wire \data_p1_reg_n_4_[76] ;
  wire \data_p1_reg_n_4_[77] ;
  wire \data_p1_reg_n_4_[78] ;
  wire \data_p1_reg_n_4_[79] ;
  wire \data_p1_reg_n_4_[80] ;
  wire \data_p1_reg_n_4_[81] ;
  wire \data_p1_reg_n_4_[82] ;
  wire \data_p1_reg_n_4_[83] ;
  wire \data_p1_reg_n_4_[84] ;
  wire \data_p1_reg_n_4_[85] ;
  wire \data_p1_reg_n_4_[86] ;
  wire \data_p1_reg_n_4_[87] ;
  wire \data_p1_reg_n_4_[88] ;
  wire \data_p1_reg_n_4_[89] ;
  wire \data_p1_reg_n_4_[90] ;
  wire \data_p1_reg_n_4_[91] ;
  wire \data_p1_reg_n_4_[92] ;
  wire \data_p1_reg_n_4_[93] ;
  wire \data_p1_reg_n_4_[94] ;
  wire \data_p1_reg_n_4_[95] ;
  wire [0:0]\data_p2_reg[2]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[66] ;
  wire \data_p2_reg_n_4_[67] ;
  wire \data_p2_reg_n_4_[68] ;
  wire \data_p2_reg_n_4_[69] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[70] ;
  wire \data_p2_reg_n_4_[71] ;
  wire \data_p2_reg_n_4_[72] ;
  wire \data_p2_reg_n_4_[73] ;
  wire \data_p2_reg_n_4_[74] ;
  wire \data_p2_reg_n_4_[75] ;
  wire \data_p2_reg_n_4_[76] ;
  wire \data_p2_reg_n_4_[77] ;
  wire \data_p2_reg_n_4_[78] ;
  wire \data_p2_reg_n_4_[79] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[80] ;
  wire \data_p2_reg_n_4_[81] ;
  wire \data_p2_reg_n_4_[82] ;
  wire \data_p2_reg_n_4_[83] ;
  wire \data_p2_reg_n_4_[84] ;
  wire \data_p2_reg_n_4_[85] ;
  wire \data_p2_reg_n_4_[86] ;
  wire \data_p2_reg_n_4_[87] ;
  wire \data_p2_reg_n_4_[88] ;
  wire \data_p2_reg_n_4_[89] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[90] ;
  wire \data_p2_reg_n_4_[91] ;
  wire \data_p2_reg_n_4_[92] ;
  wire \data_p2_reg_n_4_[93] ;
  wire \data_p2_reg_n_4_[94] ;
  wire \data_p2_reg_n_4_[95] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \end_addr[13]_i_2_n_4 ;
  wire \end_addr[13]_i_3_n_4 ;
  wire \end_addr[13]_i_4_n_4 ;
  wire \end_addr[13]_i_5_n_4 ;
  wire \end_addr[17]_i_2_n_4 ;
  wire \end_addr[17]_i_3_n_4 ;
  wire \end_addr[17]_i_4_n_4 ;
  wire \end_addr[17]_i_5_n_4 ;
  wire \end_addr[21]_i_2_n_4 ;
  wire \end_addr[21]_i_3_n_4 ;
  wire \end_addr[21]_i_4_n_4 ;
  wire \end_addr[21]_i_5_n_4 ;
  wire \end_addr[25]_i_2_n_4 ;
  wire \end_addr[25]_i_3_n_4 ;
  wire \end_addr[25]_i_4_n_4 ;
  wire \end_addr[25]_i_5_n_4 ;
  wire \end_addr[29]_i_2_n_4 ;
  wire \end_addr[29]_i_3_n_4 ;
  wire \end_addr[29]_i_4_n_4 ;
  wire \end_addr[29]_i_5_n_4 ;
  wire \end_addr[33]_i_2_n_4 ;
  wire \end_addr[33]_i_3_n_4 ;
  wire \end_addr[5]_i_2_n_4 ;
  wire \end_addr[5]_i_3_n_4 ;
  wire \end_addr[5]_i_4_n_4 ;
  wire \end_addr[5]_i_5_n_4 ;
  wire \end_addr[9]_i_2_n_4 ;
  wire \end_addr[9]_i_3_n_4 ;
  wire \end_addr[9]_i_4_n_4 ;
  wire \end_addr[9]_i_5_n_4 ;
  wire \end_addr_reg[13]_i_1_n_4 ;
  wire \end_addr_reg[13]_i_1_n_5 ;
  wire \end_addr_reg[13]_i_1_n_6 ;
  wire \end_addr_reg[13]_i_1_n_7 ;
  wire \end_addr_reg[17]_i_1_n_4 ;
  wire \end_addr_reg[17]_i_1_n_5 ;
  wire \end_addr_reg[17]_i_1_n_6 ;
  wire \end_addr_reg[17]_i_1_n_7 ;
  wire \end_addr_reg[21]_i_1_n_4 ;
  wire \end_addr_reg[21]_i_1_n_5 ;
  wire \end_addr_reg[21]_i_1_n_6 ;
  wire \end_addr_reg[21]_i_1_n_7 ;
  wire \end_addr_reg[25]_i_1_n_4 ;
  wire \end_addr_reg[25]_i_1_n_5 ;
  wire \end_addr_reg[25]_i_1_n_6 ;
  wire \end_addr_reg[25]_i_1_n_7 ;
  wire \end_addr_reg[29]_i_1_n_4 ;
  wire \end_addr_reg[29]_i_1_n_5 ;
  wire \end_addr_reg[29]_i_1_n_6 ;
  wire \end_addr_reg[29]_i_1_n_7 ;
  wire \end_addr_reg[33]_i_1_n_4 ;
  wire \end_addr_reg[33]_i_1_n_5 ;
  wire \end_addr_reg[33]_i_1_n_6 ;
  wire \end_addr_reg[33]_i_1_n_7 ;
  wire \end_addr_reg[37]_i_1_n_4 ;
  wire \end_addr_reg[37]_i_1_n_5 ;
  wire \end_addr_reg[37]_i_1_n_6 ;
  wire \end_addr_reg[37]_i_1_n_7 ;
  wire \end_addr_reg[41]_i_1_n_4 ;
  wire \end_addr_reg[41]_i_1_n_5 ;
  wire \end_addr_reg[41]_i_1_n_6 ;
  wire \end_addr_reg[41]_i_1_n_7 ;
  wire \end_addr_reg[45]_i_1_n_4 ;
  wire \end_addr_reg[45]_i_1_n_5 ;
  wire \end_addr_reg[45]_i_1_n_6 ;
  wire \end_addr_reg[45]_i_1_n_7 ;
  wire \end_addr_reg[49]_i_1_n_4 ;
  wire \end_addr_reg[49]_i_1_n_5 ;
  wire \end_addr_reg[49]_i_1_n_6 ;
  wire \end_addr_reg[49]_i_1_n_7 ;
  wire \end_addr_reg[53]_i_1_n_4 ;
  wire \end_addr_reg[53]_i_1_n_5 ;
  wire \end_addr_reg[53]_i_1_n_6 ;
  wire \end_addr_reg[53]_i_1_n_7 ;
  wire \end_addr_reg[57]_i_1_n_4 ;
  wire \end_addr_reg[57]_i_1_n_5 ;
  wire \end_addr_reg[57]_i_1_n_6 ;
  wire \end_addr_reg[57]_i_1_n_7 ;
  wire \end_addr_reg[5]_i_1_n_4 ;
  wire \end_addr_reg[5]_i_1_n_5 ;
  wire \end_addr_reg[5]_i_1_n_6 ;
  wire \end_addr_reg[5]_i_1_n_7 ;
  wire \end_addr_reg[61]_i_1_n_4 ;
  wire \end_addr_reg[61]_i_1_n_5 ;
  wire \end_addr_reg[61]_i_1_n_6 ;
  wire \end_addr_reg[61]_i_1_n_7 ;
  wire [0:0]\end_addr_reg[63] ;
  wire \end_addr_reg[63]_i_1_n_7 ;
  wire \end_addr_reg[9]_i_1_n_4 ;
  wire \end_addr_reg[9]_i_1_n_5 ;
  wire \end_addr_reg[9]_i_1_n_6 ;
  wire \end_addr_reg[9]_i_1_n_7 ;
  wire last_sect_buf_i_11_n_4;
  wire last_sect_buf_i_12_n_4;
  wire last_sect_buf_i_13_n_4;
  wire last_sect_buf_i_14_n_4;
  wire last_sect_buf_i_16_n_4;
  wire last_sect_buf_i_17_n_4;
  wire last_sect_buf_i_18_n_4;
  wire last_sect_buf_i_19_n_4;
  wire last_sect_buf_i_20_n_4;
  wire last_sect_buf_i_21_n_4;
  wire last_sect_buf_i_22_n_4;
  wire last_sect_buf_i_23_n_4;
  wire last_sect_buf_i_3_n_4;
  wire last_sect_buf_i_4_n_4;
  wire last_sect_buf_i_6_n_4;
  wire last_sect_buf_i_7_n_4;
  wire last_sect_buf_i_8_n_4;
  wire last_sect_buf_i_9_n_4;
  wire [51:0]last_sect_buf_reg;
  wire last_sect_buf_reg_i_10_n_4;
  wire last_sect_buf_reg_i_10_n_5;
  wire last_sect_buf_reg_i_10_n_6;
  wire last_sect_buf_reg_i_10_n_7;
  wire last_sect_buf_reg_i_15_n_4;
  wire last_sect_buf_reg_i_15_n_5;
  wire last_sect_buf_reg_i_15_n_6;
  wire last_sect_buf_reg_i_15_n_7;
  wire last_sect_buf_reg_i_1_n_7;
  wire last_sect_buf_reg_i_2_n_4;
  wire last_sect_buf_reg_i_2_n_5;
  wire last_sect_buf_reg_i_2_n_6;
  wire last_sect_buf_reg_i_2_n_7;
  wire last_sect_buf_reg_i_5_n_4;
  wire last_sect_buf_reg_i_5_n_5;
  wire last_sect_buf_reg_i_5_n_6;
  wire last_sect_buf_reg_i_5_n_7;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire [11:2]p_1_in;
  wire s_ready_t_i_1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1_n_4 ;
  wire \state[1]_i_1_n_4 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire tmp_valid;
  wire [0:0]\NLW_beat_len_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_beat_len_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_reg[8]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_last_sect_buf_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_10_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_15_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000A200FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(tmp_valid),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_wreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000D02FFF008080)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\bus_wide_gen.offset_full_n ),
        .I2(tmp_valid),
        .I3(next_wreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[2]_i_2 
       (.I0(p_1_in[2]),
        .I1(\data_p1_reg_n_4_[2] ),
        .O(\beat_len[2]_i_2_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[2]_i_1_n_4 ,\beat_len_reg[2]_i_1_n_5 ,\beat_len_reg[2]_i_1_n_6 ,\beat_len_reg[2]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[2]}),
        .O({\data_p1_reg[75]_0 [2:0],\NLW_beat_len_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({p_1_in[5:3],\beat_len[2]_i_2_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[6]_i_1 
       (.CI(\beat_len_reg[2]_i_1_n_4 ),
        .CO({\beat_len_reg[6]_i_1_n_4 ,\beat_len_reg[6]_i_1_n_5 ,\beat_len_reg[6]_i_1_n_6 ,\beat_len_reg[6]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [6:3]),
        .S(p_1_in[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[8]_i_1 
       (.CI(\beat_len_reg[6]_i_1_n_4 ),
        .CO({\NLW_beat_len_reg[8]_i_1_CO_UNCONNECTED [3:1],\beat_len_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_reg[8]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[75]_0 [8:7]}),
        .S({1'b0,1'b0,p_1_in[11:10]}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_4_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_4_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_4_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_4_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_4_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_4_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_4_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_4_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_4_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_4_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_4_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_4_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_4_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_4_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_4_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_4_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_4_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_4_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_4_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_4_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_4_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_4_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_4_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_4_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_4_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_4_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_4_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_4_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_4_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h2B082B0808082B08)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(tmp_valid),
        .I4(s_ready_t_reg_0),
        .I5(\bus_wide_gen.offset_full_n ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_4_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_4 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_4 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_4 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_4 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_4 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_4 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_4 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_4 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_4 ),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_4 ),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[76] ),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[77] ),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[78] ),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[79] ),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[80] ),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[81] ),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[82] ),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[83] ),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[84] ),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[85] ),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[86] ),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[87] ),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[88] ),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[89] ),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[90] ),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[91] ),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[92] ),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[93] ),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_4 ),
        .Q(\data_p1_reg_n_4_[94] ),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_4 ),
        .Q(\data_p1_reg_n_4_[95] ),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_4 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_4_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_4_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_4_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_4_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_4_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_4_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_4_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_4_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_4_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_4_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_4_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_4_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_4_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_4_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_4_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_4_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_4_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_4_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_4_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_4_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_4_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_4_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_4_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_4_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_4_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_4_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_4_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_4_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_4_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_4_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[2]_0 ),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(\data_p1_reg[63]_0 [10]),
        .I1(\data_p1_reg_n_4_[77] ),
        .O(\end_addr[13]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(\data_p1_reg[63]_0 [9]),
        .I1(\data_p1_reg_n_4_[76] ),
        .O(\end_addr[13]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(\data_p1_reg[63]_0 [8]),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(\data_p1_reg[63]_0 [7]),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(\data_p1_reg[63]_0 [14]),
        .I1(\data_p1_reg_n_4_[81] ),
        .O(\end_addr[17]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(\data_p1_reg[63]_0 [13]),
        .I1(\data_p1_reg_n_4_[80] ),
        .O(\end_addr[17]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(\data_p1_reg[63]_0 [12]),
        .I1(\data_p1_reg_n_4_[79] ),
        .O(\end_addr[17]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(\data_p1_reg[63]_0 [11]),
        .I1(\data_p1_reg_n_4_[78] ),
        .O(\end_addr[17]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(\data_p1_reg[63]_0 [18]),
        .I1(\data_p1_reg_n_4_[85] ),
        .O(\end_addr[21]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(\data_p1_reg[63]_0 [17]),
        .I1(\data_p1_reg_n_4_[84] ),
        .O(\end_addr[21]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(\data_p1_reg[63]_0 [16]),
        .I1(\data_p1_reg_n_4_[83] ),
        .O(\end_addr[21]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(\data_p1_reg[63]_0 [15]),
        .I1(\data_p1_reg_n_4_[82] ),
        .O(\end_addr[21]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(\data_p1_reg[63]_0 [22]),
        .I1(\data_p1_reg_n_4_[89] ),
        .O(\end_addr[25]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(\data_p1_reg[63]_0 [21]),
        .I1(\data_p1_reg_n_4_[88] ),
        .O(\end_addr[25]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(\data_p1_reg[63]_0 [20]),
        .I1(\data_p1_reg_n_4_[87] ),
        .O(\end_addr[25]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(\data_p1_reg[63]_0 [19]),
        .I1(\data_p1_reg_n_4_[86] ),
        .O(\end_addr[25]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(\data_p1_reg[63]_0 [26]),
        .I1(\data_p1_reg_n_4_[93] ),
        .O(\end_addr[29]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(\data_p1_reg[63]_0 [25]),
        .I1(\data_p1_reg_n_4_[92] ),
        .O(\end_addr[29]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(\data_p1_reg[63]_0 [24]),
        .I1(\data_p1_reg_n_4_[91] ),
        .O(\end_addr[29]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(\data_p1_reg[63]_0 [23]),
        .I1(\data_p1_reg_n_4_[90] ),
        .O(\end_addr[29]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(\data_p1_reg[63]_0 [28]),
        .I1(\data_p1_reg_n_4_[95] ),
        .O(\end_addr[33]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(\data_p1_reg[63]_0 [27]),
        .I1(\data_p1_reg_n_4_[94] ),
        .O(\end_addr[33]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(\data_p1_reg[63]_0 [2]),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(\data_p1_reg[63]_0 [1]),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(\data_p1_reg[63]_0 [0]),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(\data_p1_reg_n_4_[2] ),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(\data_p1_reg[63]_0 [6]),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(\data_p1_reg[63]_0 [5]),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(\data_p1_reg[63]_0 [4]),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(\data_p1_reg[63]_0 [3]),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_4 ),
        .CO({\end_addr_reg[13]_i_1_n_4 ,\end_addr_reg[13]_i_1_n_5 ,\end_addr_reg[13]_i_1_n_6 ,\end_addr_reg[13]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [10:7]),
        .O(\data_p1_reg[63]_1 [10:7]),
        .S({\end_addr[13]_i_2_n_4 ,\end_addr[13]_i_3_n_4 ,\end_addr[13]_i_4_n_4 ,\end_addr[13]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_4 ),
        .CO({\end_addr_reg[17]_i_1_n_4 ,\end_addr_reg[17]_i_1_n_5 ,\end_addr_reg[17]_i_1_n_6 ,\end_addr_reg[17]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [14:11]),
        .O(\data_p1_reg[63]_1 [14:11]),
        .S({\end_addr[17]_i_2_n_4 ,\end_addr[17]_i_3_n_4 ,\end_addr[17]_i_4_n_4 ,\end_addr[17]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_4 ),
        .CO({\end_addr_reg[21]_i_1_n_4 ,\end_addr_reg[21]_i_1_n_5 ,\end_addr_reg[21]_i_1_n_6 ,\end_addr_reg[21]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [18:15]),
        .O(\data_p1_reg[63]_1 [18:15]),
        .S({\end_addr[21]_i_2_n_4 ,\end_addr[21]_i_3_n_4 ,\end_addr[21]_i_4_n_4 ,\end_addr[21]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_4 ),
        .CO({\end_addr_reg[25]_i_1_n_4 ,\end_addr_reg[25]_i_1_n_5 ,\end_addr_reg[25]_i_1_n_6 ,\end_addr_reg[25]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [22:19]),
        .O(\data_p1_reg[63]_1 [22:19]),
        .S({\end_addr[25]_i_2_n_4 ,\end_addr[25]_i_3_n_4 ,\end_addr[25]_i_4_n_4 ,\end_addr[25]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_4 ),
        .CO({\end_addr_reg[29]_i_1_n_4 ,\end_addr_reg[29]_i_1_n_5 ,\end_addr_reg[29]_i_1_n_6 ,\end_addr_reg[29]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [26:23]),
        .O(\data_p1_reg[63]_1 [26:23]),
        .S({\end_addr[29]_i_2_n_4 ,\end_addr[29]_i_3_n_4 ,\end_addr[29]_i_4_n_4 ,\end_addr[29]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_4 ),
        .CO({\end_addr_reg[33]_i_1_n_4 ,\end_addr_reg[33]_i_1_n_5 ,\end_addr_reg[33]_i_1_n_6 ,\end_addr_reg[33]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[63]_0 [28:27]}),
        .O(\data_p1_reg[63]_1 [30:27]),
        .S({\data_p1_reg[63]_0 [30:29],\end_addr[33]_i_2_n_4 ,\end_addr[33]_i_3_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_4 ),
        .CO({\end_addr_reg[37]_i_1_n_4 ,\end_addr_reg[37]_i_1_n_5 ,\end_addr_reg[37]_i_1_n_6 ,\end_addr_reg[37]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [34:31]),
        .S(\data_p1_reg[63]_0 [34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_4 ),
        .CO({\end_addr_reg[41]_i_1_n_4 ,\end_addr_reg[41]_i_1_n_5 ,\end_addr_reg[41]_i_1_n_6 ,\end_addr_reg[41]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [38:35]),
        .S(\data_p1_reg[63]_0 [38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_4 ),
        .CO({\end_addr_reg[45]_i_1_n_4 ,\end_addr_reg[45]_i_1_n_5 ,\end_addr_reg[45]_i_1_n_6 ,\end_addr_reg[45]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [42:39]),
        .S(\data_p1_reg[63]_0 [42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_4 ),
        .CO({\end_addr_reg[49]_i_1_n_4 ,\end_addr_reg[49]_i_1_n_5 ,\end_addr_reg[49]_i_1_n_6 ,\end_addr_reg[49]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [46:43]),
        .S(\data_p1_reg[63]_0 [46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_4 ),
        .CO({\end_addr_reg[53]_i_1_n_4 ,\end_addr_reg[53]_i_1_n_5 ,\end_addr_reg[53]_i_1_n_6 ,\end_addr_reg[53]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [50:47]),
        .S(\data_p1_reg[63]_0 [50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_4 ),
        .CO({\end_addr_reg[57]_i_1_n_4 ,\end_addr_reg[57]_i_1_n_5 ,\end_addr_reg[57]_i_1_n_6 ,\end_addr_reg[57]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [54:51]),
        .S(\data_p1_reg[63]_0 [54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_4 ,\end_addr_reg[5]_i_1_n_5 ,\end_addr_reg[5]_i_1_n_6 ,\end_addr_reg[5]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({\data_p1_reg[63]_0 [2:0],\data_p1_reg_n_4_[2] }),
        .O({\data_p1_reg[63]_1 [2:0],\NLW_end_addr_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\end_addr[5]_i_2_n_4 ,\end_addr[5]_i_3_n_4 ,\end_addr[5]_i_4_n_4 ,\end_addr[5]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_4 ),
        .CO({\end_addr_reg[61]_i_1_n_4 ,\end_addr_reg[61]_i_1_n_5 ,\end_addr_reg[61]_i_1_n_6 ,\end_addr_reg[61]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [58:55]),
        .S(\data_p1_reg[63]_0 [58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_4 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_1 [60:59]}),
        .S({1'b0,1'b0,\data_p1_reg[63]_0 [60:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_4 ),
        .CO({\end_addr_reg[9]_i_1_n_4 ,\end_addr_reg[9]_i_1_n_5 ,\end_addr_reg[9]_i_1_n_6 ,\end_addr_reg[9]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [6:3]),
        .O(\data_p1_reg[63]_1 [6:3]),
        .S({\end_addr[9]_i_2_n_4 ,\end_addr[9]_i_3_n_4 ,\end_addr[9]_i_4_n_4 ,\end_addr[9]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_11
       (.I0(last_sect_buf_reg[34]),
        .I1(Q[34]),
        .I2(last_sect_buf_reg[33]),
        .I3(Q[33]),
        .I4(last_sect_buf_reg[35]),
        .I5(Q[35]),
        .O(last_sect_buf_i_11_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_12
       (.I0(last_sect_buf_reg[31]),
        .I1(Q[31]),
        .I2(last_sect_buf_reg[30]),
        .I3(Q[30]),
        .I4(last_sect_buf_reg[32]),
        .I5(Q[32]),
        .O(last_sect_buf_i_12_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_13
       (.I0(last_sect_buf_reg[28]),
        .I1(Q[28]),
        .I2(last_sect_buf_reg[27]),
        .I3(Q[27]),
        .I4(last_sect_buf_reg[29]),
        .I5(Q[29]),
        .O(last_sect_buf_i_13_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_14
       (.I0(last_sect_buf_reg[25]),
        .I1(Q[25]),
        .I2(last_sect_buf_reg[24]),
        .I3(Q[24]),
        .I4(last_sect_buf_reg[26]),
        .I5(Q[26]),
        .O(last_sect_buf_i_14_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_16
       (.I0(last_sect_buf_reg[22]),
        .I1(Q[22]),
        .I2(last_sect_buf_reg[21]),
        .I3(Q[21]),
        .I4(last_sect_buf_reg[23]),
        .I5(Q[23]),
        .O(last_sect_buf_i_16_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_17
       (.I0(last_sect_buf_reg[19]),
        .I1(Q[19]),
        .I2(last_sect_buf_reg[18]),
        .I3(Q[18]),
        .I4(last_sect_buf_reg[20]),
        .I5(Q[20]),
        .O(last_sect_buf_i_17_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_18
       (.I0(last_sect_buf_reg[16]),
        .I1(Q[16]),
        .I2(last_sect_buf_reg[15]),
        .I3(Q[15]),
        .I4(last_sect_buf_reg[17]),
        .I5(Q[17]),
        .O(last_sect_buf_i_18_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_19
       (.I0(last_sect_buf_reg[13]),
        .I1(Q[13]),
        .I2(last_sect_buf_reg[12]),
        .I3(Q[12]),
        .I4(last_sect_buf_reg[14]),
        .I5(Q[14]),
        .O(last_sect_buf_i_19_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_20
       (.I0(last_sect_buf_reg[10]),
        .I1(Q[10]),
        .I2(last_sect_buf_reg[9]),
        .I3(Q[9]),
        .I4(last_sect_buf_reg[11]),
        .I5(Q[11]),
        .O(last_sect_buf_i_20_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_21
       (.I0(last_sect_buf_reg[7]),
        .I1(Q[7]),
        .I2(last_sect_buf_reg[6]),
        .I3(Q[6]),
        .I4(last_sect_buf_reg[8]),
        .I5(Q[8]),
        .O(last_sect_buf_i_21_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_22
       (.I0(last_sect_buf_reg[4]),
        .I1(Q[4]),
        .I2(last_sect_buf_reg[3]),
        .I3(Q[3]),
        .I4(last_sect_buf_reg[5]),
        .I5(Q[5]),
        .O(last_sect_buf_i_22_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_23
       (.I0(last_sect_buf_reg[1]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[0]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[2]),
        .I5(Q[2]),
        .O(last_sect_buf_i_23_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_buf_i_3
       (.I0(Q[51]),
        .I1(last_sect_buf_reg[51]),
        .O(last_sect_buf_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_4
       (.I0(last_sect_buf_reg[49]),
        .I1(Q[49]),
        .I2(last_sect_buf_reg[48]),
        .I3(Q[48]),
        .I4(last_sect_buf_reg[50]),
        .I5(Q[50]),
        .O(last_sect_buf_i_4_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_6
       (.I0(last_sect_buf_reg[46]),
        .I1(Q[46]),
        .I2(last_sect_buf_reg[45]),
        .I3(Q[45]),
        .I4(last_sect_buf_reg[47]),
        .I5(Q[47]),
        .O(last_sect_buf_i_6_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_7
       (.I0(last_sect_buf_reg[43]),
        .I1(Q[43]),
        .I2(last_sect_buf_reg[42]),
        .I3(Q[42]),
        .I4(last_sect_buf_reg[44]),
        .I5(Q[44]),
        .O(last_sect_buf_i_7_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_8
       (.I0(last_sect_buf_reg[40]),
        .I1(Q[40]),
        .I2(last_sect_buf_reg[39]),
        .I3(Q[39]),
        .I4(last_sect_buf_reg[41]),
        .I5(Q[41]),
        .O(last_sect_buf_i_8_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_9
       (.I0(last_sect_buf_reg[37]),
        .I1(Q[37]),
        .I2(last_sect_buf_reg[36]),
        .I3(Q[36]),
        .I4(last_sect_buf_reg[38]),
        .I5(Q[38]),
        .O(last_sect_buf_i_9_n_4));
  CARRY4 last_sect_buf_reg_i_1
       (.CI(last_sect_buf_reg_i_2_n_4),
        .CO({NLW_last_sect_buf_reg_i_1_CO_UNCONNECTED[3:2],\end_addr_reg[63] ,last_sect_buf_reg_i_1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,last_sect_buf_i_3_n_4,last_sect_buf_i_4_n_4}));
  CARRY4 last_sect_buf_reg_i_10
       (.CI(last_sect_buf_reg_i_15_n_4),
        .CO({last_sect_buf_reg_i_10_n_4,last_sect_buf_reg_i_10_n_5,last_sect_buf_reg_i_10_n_6,last_sect_buf_reg_i_10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_10_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_16_n_4,last_sect_buf_i_17_n_4,last_sect_buf_i_18_n_4,last_sect_buf_i_19_n_4}));
  CARRY4 last_sect_buf_reg_i_15
       (.CI(1'b0),
        .CO({last_sect_buf_reg_i_15_n_4,last_sect_buf_reg_i_15_n_5,last_sect_buf_reg_i_15_n_6,last_sect_buf_reg_i_15_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_15_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_20_n_4,last_sect_buf_i_21_n_4,last_sect_buf_i_22_n_4,last_sect_buf_i_23_n_4}));
  CARRY4 last_sect_buf_reg_i_2
       (.CI(last_sect_buf_reg_i_5_n_4),
        .CO({last_sect_buf_reg_i_2_n_4,last_sect_buf_reg_i_2_n_5,last_sect_buf_reg_i_2_n_6,last_sect_buf_reg_i_2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_2_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_6_n_4,last_sect_buf_i_7_n_4,last_sect_buf_i_8_n_4,last_sect_buf_i_9_n_4}));
  CARRY4 last_sect_buf_reg_i_5
       (.CI(last_sect_buf_reg_i_10_n_4),
        .CO({last_sect_buf_reg_i_5_n_4,last_sect_buf_reg_i_5_n_5,last_sect_buf_reg_i_5_n_6,last_sect_buf_reg_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_5_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_11_n_4,last_sect_buf_i_12_n_4,last_sect_buf_i_13_n_4,last_sect_buf_i_14_n_4}));
  LUT6 #(
    .INIT(64'hCCCCFFCCCC4CFFFF)) 
    s_ready_t_i_1
       (.I0(tmp_valid),
        .I1(s_ready_t_reg_0),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_wreq),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[63]_0 [9]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[63]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[63]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[63]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[63]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[63]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[63]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[63]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[63]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[63]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[63]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[63]_0 [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[63]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[63]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[63]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[63]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[63]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[63]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[63]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[63]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[63]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[63]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[63]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[63]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[63]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[63]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[63]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[63]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[63]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[63]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[63]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[63]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[63]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[63]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[63]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[63]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[63]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[63]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[63]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[63]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[63]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[63]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[63]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[63]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[63]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[63]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[63]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[63]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[63]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[63]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[63]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[63]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF7F777F7A0000000)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(next_wreq),
        .I2(tmp_valid),
        .I3(s_ready_t_reg_0),
        .I4(\bus_wide_gen.offset_full_n ),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF77F75555)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(tmp_valid),
        .I2(s_ready_t_reg_0),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(state),
        .I5(next_wreq),
        .O(\state[1]_i_1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_4 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice_15
   (s_ready_t_reg_0,
    \state_reg[0]_0 ,
    D,
    \data_p1_reg[63]_0 ,
    \could_multi_bursts.last_loop ,
    \data_p1_reg[63]_1 ,
    \data_p1_reg[75]_0 ,
    \end_addr_reg[63] ,
    SR,
    ap_clk,
    Q,
    last_sect_buf_reg,
    \data_p1_reg[2]_0 ,
    \bus_wide_gen.offset_full_n ,
    next_rreq,
    sect_cnt0,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    \data_p2_reg[95]_0 ,
    E);
  output s_ready_t_reg_0;
  output [0:0]\state_reg[0]_0 ;
  output [51:0]D;
  output [60:0]\data_p1_reg[63]_0 ;
  output \could_multi_bursts.last_loop ;
  output [60:0]\data_p1_reg[63]_1 ;
  output [8:0]\data_p1_reg[75]_0 ;
  output [0:0]\end_addr_reg[63] ;
  input [0:0]SR;
  input ap_clk;
  input [51:0]Q;
  input [51:0]last_sect_buf_reg;
  input \data_p1_reg[2]_0 ;
  input \bus_wide_gen.offset_full_n ;
  input next_rreq;
  input [50:0]sect_cnt0;
  input [4:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [4:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [91:0]\data_p2_reg[95]_0 ;
  input [0:0]E;

  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \beat_len[2]_i_2__0_n_4 ;
  wire \beat_len_reg[2]_i_1__0_n_4 ;
  wire \beat_len_reg[2]_i_1__0_n_5 ;
  wire \beat_len_reg[2]_i_1__0_n_6 ;
  wire \beat_len_reg[2]_i_1__0_n_7 ;
  wire \beat_len_reg[6]_i_1__0_n_4 ;
  wire \beat_len_reg[6]_i_1__0_n_5 ;
  wire \beat_len_reg[6]_i_1__0_n_6 ;
  wire \beat_len_reg[6]_i_1__0_n_7 ;
  wire \beat_len_reg[8]_i_1__0_n_7 ;
  wire \bus_wide_gen.offset_full_n ;
  wire [4:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [4:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_4 ;
  wire \could_multi_bursts.last_loop ;
  wire \data_p1[10]_i_1__1_n_4 ;
  wire \data_p1[11]_i_1__1_n_4 ;
  wire \data_p1[12]_i_1__1_n_4 ;
  wire \data_p1[13]_i_1__1_n_4 ;
  wire \data_p1[14]_i_1__1_n_4 ;
  wire \data_p1[15]_i_1__1_n_4 ;
  wire \data_p1[16]_i_1__1_n_4 ;
  wire \data_p1[17]_i_1__1_n_4 ;
  wire \data_p1[18]_i_1__1_n_4 ;
  wire \data_p1[19]_i_1__1_n_4 ;
  wire \data_p1[20]_i_1__1_n_4 ;
  wire \data_p1[21]_i_1__1_n_4 ;
  wire \data_p1[22]_i_1__1_n_4 ;
  wire \data_p1[23]_i_1__1_n_4 ;
  wire \data_p1[24]_i_1__1_n_4 ;
  wire \data_p1[25]_i_1__1_n_4 ;
  wire \data_p1[26]_i_1__1_n_4 ;
  wire \data_p1[27]_i_1__1_n_4 ;
  wire \data_p1[28]_i_1__1_n_4 ;
  wire \data_p1[29]_i_1__1_n_4 ;
  wire \data_p1[2]_i_1__0_n_4 ;
  wire \data_p1[30]_i_1__1_n_4 ;
  wire \data_p1[31]_i_1__1_n_4 ;
  wire \data_p1[32]_i_1__1_n_4 ;
  wire \data_p1[33]_i_1__1_n_4 ;
  wire \data_p1[34]_i_1__1_n_4 ;
  wire \data_p1[35]_i_1__1_n_4 ;
  wire \data_p1[36]_i_1__1_n_4 ;
  wire \data_p1[37]_i_1__1_n_4 ;
  wire \data_p1[38]_i_1__1_n_4 ;
  wire \data_p1[39]_i_1__1_n_4 ;
  wire \data_p1[3]_i_1__1_n_4 ;
  wire \data_p1[40]_i_1__1_n_4 ;
  wire \data_p1[41]_i_1__1_n_4 ;
  wire \data_p1[42]_i_1__1_n_4 ;
  wire \data_p1[43]_i_1__1_n_4 ;
  wire \data_p1[44]_i_1__1_n_4 ;
  wire \data_p1[45]_i_1__1_n_4 ;
  wire \data_p1[46]_i_1__1_n_4 ;
  wire \data_p1[47]_i_1__1_n_4 ;
  wire \data_p1[48]_i_1__1_n_4 ;
  wire \data_p1[49]_i_1__1_n_4 ;
  wire \data_p1[4]_i_1__1_n_4 ;
  wire \data_p1[50]_i_1__1_n_4 ;
  wire \data_p1[51]_i_1__1_n_4 ;
  wire \data_p1[52]_i_1__1_n_4 ;
  wire \data_p1[53]_i_1__1_n_4 ;
  wire \data_p1[54]_i_1__1_n_4 ;
  wire \data_p1[55]_i_1__1_n_4 ;
  wire \data_p1[56]_i_1__1_n_4 ;
  wire \data_p1[57]_i_1__1_n_4 ;
  wire \data_p1[58]_i_1__1_n_4 ;
  wire \data_p1[59]_i_1__1_n_4 ;
  wire \data_p1[5]_i_1__1_n_4 ;
  wire \data_p1[60]_i_1__1_n_4 ;
  wire \data_p1[61]_i_1__1_n_4 ;
  wire \data_p1[62]_i_1__1_n_4 ;
  wire \data_p1[63]_i_1__0_n_4 ;
  wire \data_p1[66]_i_1__1_n_4 ;
  wire \data_p1[67]_i_1__1_n_4 ;
  wire \data_p1[68]_i_1__0_n_4 ;
  wire \data_p1[69]_i_1__0_n_4 ;
  wire \data_p1[6]_i_1__1_n_4 ;
  wire \data_p1[70]_i_1__0_n_4 ;
  wire \data_p1[71]_i_1__0_n_4 ;
  wire \data_p1[72]_i_1__0_n_4 ;
  wire \data_p1[73]_i_1__0_n_4 ;
  wire \data_p1[74]_i_1__0_n_4 ;
  wire \data_p1[75]_i_1__0_n_4 ;
  wire \data_p1[76]_i_1__0_n_4 ;
  wire \data_p1[77]_i_1__0_n_4 ;
  wire \data_p1[78]_i_1__0_n_4 ;
  wire \data_p1[79]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__1_n_4 ;
  wire \data_p1[80]_i_1__0_n_4 ;
  wire \data_p1[81]_i_1__0_n_4 ;
  wire \data_p1[82]_i_1__0_n_4 ;
  wire \data_p1[83]_i_1__0_n_4 ;
  wire \data_p1[84]_i_1__0_n_4 ;
  wire \data_p1[85]_i_1__0_n_4 ;
  wire \data_p1[86]_i_1__0_n_4 ;
  wire \data_p1[87]_i_1__0_n_4 ;
  wire \data_p1[88]_i_1__0_n_4 ;
  wire \data_p1[89]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__1_n_4 ;
  wire \data_p1[90]_i_1__0_n_4 ;
  wire \data_p1[91]_i_1__0_n_4 ;
  wire \data_p1[92]_i_1__0_n_4 ;
  wire \data_p1[93]_i_1__0_n_4 ;
  wire \data_p1[94]_i_1__0_n_4 ;
  wire \data_p1[95]_i_2__0_n_4 ;
  wire \data_p1[9]_i_1__1_n_4 ;
  wire \data_p1_reg[2]_0 ;
  wire [60:0]\data_p1_reg[63]_0 ;
  wire [60:0]\data_p1_reg[63]_1 ;
  wire [8:0]\data_p1_reg[75]_0 ;
  wire \data_p1_reg_n_4_[2] ;
  wire \data_p1_reg_n_4_[76] ;
  wire \data_p1_reg_n_4_[77] ;
  wire \data_p1_reg_n_4_[78] ;
  wire \data_p1_reg_n_4_[79] ;
  wire \data_p1_reg_n_4_[80] ;
  wire \data_p1_reg_n_4_[81] ;
  wire \data_p1_reg_n_4_[82] ;
  wire \data_p1_reg_n_4_[83] ;
  wire \data_p1_reg_n_4_[84] ;
  wire \data_p1_reg_n_4_[85] ;
  wire \data_p1_reg_n_4_[86] ;
  wire \data_p1_reg_n_4_[87] ;
  wire \data_p1_reg_n_4_[88] ;
  wire \data_p1_reg_n_4_[89] ;
  wire \data_p1_reg_n_4_[90] ;
  wire \data_p1_reg_n_4_[91] ;
  wire \data_p1_reg_n_4_[92] ;
  wire \data_p1_reg_n_4_[93] ;
  wire \data_p1_reg_n_4_[94] ;
  wire \data_p1_reg_n_4_[95] ;
  wire [95:2]data_p2;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \end_addr[13]_i_2__0_n_4 ;
  wire \end_addr[13]_i_3__0_n_4 ;
  wire \end_addr[13]_i_4__0_n_4 ;
  wire \end_addr[13]_i_5__0_n_4 ;
  wire \end_addr[17]_i_2__0_n_4 ;
  wire \end_addr[17]_i_3__0_n_4 ;
  wire \end_addr[17]_i_4__0_n_4 ;
  wire \end_addr[17]_i_5__0_n_4 ;
  wire \end_addr[21]_i_2__0_n_4 ;
  wire \end_addr[21]_i_3__0_n_4 ;
  wire \end_addr[21]_i_4__0_n_4 ;
  wire \end_addr[21]_i_5__0_n_4 ;
  wire \end_addr[25]_i_2__0_n_4 ;
  wire \end_addr[25]_i_3__0_n_4 ;
  wire \end_addr[25]_i_4__0_n_4 ;
  wire \end_addr[25]_i_5__0_n_4 ;
  wire \end_addr[29]_i_2__0_n_4 ;
  wire \end_addr[29]_i_3__0_n_4 ;
  wire \end_addr[29]_i_4__0_n_4 ;
  wire \end_addr[29]_i_5__0_n_4 ;
  wire \end_addr[33]_i_2__0_n_4 ;
  wire \end_addr[33]_i_3__0_n_4 ;
  wire \end_addr[5]_i_2__0_n_4 ;
  wire \end_addr[5]_i_3__0_n_4 ;
  wire \end_addr[5]_i_4__0_n_4 ;
  wire \end_addr[5]_i_5__0_n_4 ;
  wire \end_addr[9]_i_2__0_n_4 ;
  wire \end_addr[9]_i_3__0_n_4 ;
  wire \end_addr[9]_i_4__0_n_4 ;
  wire \end_addr[9]_i_5__0_n_4 ;
  wire \end_addr_reg[13]_i_1__0_n_4 ;
  wire \end_addr_reg[13]_i_1__0_n_5 ;
  wire \end_addr_reg[13]_i_1__0_n_6 ;
  wire \end_addr_reg[13]_i_1__0_n_7 ;
  wire \end_addr_reg[17]_i_1__0_n_4 ;
  wire \end_addr_reg[17]_i_1__0_n_5 ;
  wire \end_addr_reg[17]_i_1__0_n_6 ;
  wire \end_addr_reg[17]_i_1__0_n_7 ;
  wire \end_addr_reg[21]_i_1__0_n_4 ;
  wire \end_addr_reg[21]_i_1__0_n_5 ;
  wire \end_addr_reg[21]_i_1__0_n_6 ;
  wire \end_addr_reg[21]_i_1__0_n_7 ;
  wire \end_addr_reg[25]_i_1__0_n_4 ;
  wire \end_addr_reg[25]_i_1__0_n_5 ;
  wire \end_addr_reg[25]_i_1__0_n_6 ;
  wire \end_addr_reg[25]_i_1__0_n_7 ;
  wire \end_addr_reg[29]_i_1__0_n_4 ;
  wire \end_addr_reg[29]_i_1__0_n_5 ;
  wire \end_addr_reg[29]_i_1__0_n_6 ;
  wire \end_addr_reg[29]_i_1__0_n_7 ;
  wire \end_addr_reg[33]_i_1__0_n_4 ;
  wire \end_addr_reg[33]_i_1__0_n_5 ;
  wire \end_addr_reg[33]_i_1__0_n_6 ;
  wire \end_addr_reg[33]_i_1__0_n_7 ;
  wire \end_addr_reg[37]_i_1__0_n_4 ;
  wire \end_addr_reg[37]_i_1__0_n_5 ;
  wire \end_addr_reg[37]_i_1__0_n_6 ;
  wire \end_addr_reg[37]_i_1__0_n_7 ;
  wire \end_addr_reg[41]_i_1__0_n_4 ;
  wire \end_addr_reg[41]_i_1__0_n_5 ;
  wire \end_addr_reg[41]_i_1__0_n_6 ;
  wire \end_addr_reg[41]_i_1__0_n_7 ;
  wire \end_addr_reg[45]_i_1__0_n_4 ;
  wire \end_addr_reg[45]_i_1__0_n_5 ;
  wire \end_addr_reg[45]_i_1__0_n_6 ;
  wire \end_addr_reg[45]_i_1__0_n_7 ;
  wire \end_addr_reg[49]_i_1__0_n_4 ;
  wire \end_addr_reg[49]_i_1__0_n_5 ;
  wire \end_addr_reg[49]_i_1__0_n_6 ;
  wire \end_addr_reg[49]_i_1__0_n_7 ;
  wire \end_addr_reg[53]_i_1__0_n_4 ;
  wire \end_addr_reg[53]_i_1__0_n_5 ;
  wire \end_addr_reg[53]_i_1__0_n_6 ;
  wire \end_addr_reg[53]_i_1__0_n_7 ;
  wire \end_addr_reg[57]_i_1__0_n_4 ;
  wire \end_addr_reg[57]_i_1__0_n_5 ;
  wire \end_addr_reg[57]_i_1__0_n_6 ;
  wire \end_addr_reg[57]_i_1__0_n_7 ;
  wire \end_addr_reg[5]_i_1__0_n_4 ;
  wire \end_addr_reg[5]_i_1__0_n_5 ;
  wire \end_addr_reg[5]_i_1__0_n_6 ;
  wire \end_addr_reg[5]_i_1__0_n_7 ;
  wire \end_addr_reg[61]_i_1__0_n_4 ;
  wire \end_addr_reg[61]_i_1__0_n_5 ;
  wire \end_addr_reg[61]_i_1__0_n_6 ;
  wire \end_addr_reg[61]_i_1__0_n_7 ;
  wire [0:0]\end_addr_reg[63] ;
  wire \end_addr_reg[63]_i_1__0_n_7 ;
  wire \end_addr_reg[9]_i_1__0_n_4 ;
  wire \end_addr_reg[9]_i_1__0_n_5 ;
  wire \end_addr_reg[9]_i_1__0_n_6 ;
  wire \end_addr_reg[9]_i_1__0_n_7 ;
  wire last_sect_buf_i_11__0_n_4;
  wire last_sect_buf_i_12__0_n_4;
  wire last_sect_buf_i_13__0_n_4;
  wire last_sect_buf_i_14__0_n_4;
  wire last_sect_buf_i_16__0_n_4;
  wire last_sect_buf_i_17__0_n_4;
  wire last_sect_buf_i_18__0_n_4;
  wire last_sect_buf_i_19__0_n_4;
  wire last_sect_buf_i_20__0_n_4;
  wire last_sect_buf_i_21__0_n_4;
  wire last_sect_buf_i_22__0_n_4;
  wire last_sect_buf_i_23__0_n_4;
  wire last_sect_buf_i_3__0_n_4;
  wire last_sect_buf_i_4__0_n_4;
  wire last_sect_buf_i_6__0_n_4;
  wire last_sect_buf_i_7__0_n_4;
  wire last_sect_buf_i_8__0_n_4;
  wire last_sect_buf_i_9__0_n_4;
  wire [51:0]last_sect_buf_reg;
  wire last_sect_buf_reg_i_10__0_n_4;
  wire last_sect_buf_reg_i_10__0_n_5;
  wire last_sect_buf_reg_i_10__0_n_6;
  wire last_sect_buf_reg_i_10__0_n_7;
  wire last_sect_buf_reg_i_15__0_n_4;
  wire last_sect_buf_reg_i_15__0_n_5;
  wire last_sect_buf_reg_i_15__0_n_6;
  wire last_sect_buf_reg_i_15__0_n_7;
  wire last_sect_buf_reg_i_1__0_n_7;
  wire last_sect_buf_reg_i_2__0_n_4;
  wire last_sect_buf_reg_i_2__0_n_5;
  wire last_sect_buf_reg_i_2__0_n_6;
  wire last_sect_buf_reg_i_2__0_n_7;
  wire last_sect_buf_reg_i_5__0_n_4;
  wire last_sect_buf_reg_i_5__0_n_5;
  wire last_sect_buf_reg_i_5__0_n_6;
  wire last_sect_buf_reg_i_5__0_n_7;
  wire load_p1;
  wire [1:0]next__0;
  wire next_rreq;
  wire [11:2]p_1_in;
  wire s_ready_t_i_1__1_n_4;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_4 ;
  wire \state[1]_i_1__1_n_4 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\NLW_beat_len_reg[2]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_beat_len_reg[8]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_beat_len_reg[8]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_reg[5]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_last_sect_buf_reg_i_10__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_15__0_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_buf_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_buf_reg_i_5__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000B000FF0000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(\data_p1_reg[2]_0 ),
        .I3(next_rreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0000C43BFF008080)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(\data_p1_reg[2]_0 ),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(next_rreq),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[2]_i_2__0 
       (.I0(p_1_in[2]),
        .I1(\data_p1_reg_n_4_[2] ),
        .O(\beat_len[2]_i_2__0_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[2]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[2]_i_1__0_n_4 ,\beat_len_reg[2]_i_1__0_n_5 ,\beat_len_reg[2]_i_1__0_n_6 ,\beat_len_reg[2]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[2]}),
        .O({\data_p1_reg[75]_0 [2:0],\NLW_beat_len_reg[2]_i_1__0_O_UNCONNECTED [0]}),
        .S({p_1_in[5:3],\beat_len[2]_i_2__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[6]_i_1__0 
       (.CI(\beat_len_reg[2]_i_1__0_n_4 ),
        .CO({\beat_len_reg[6]_i_1__0_n_4 ,\beat_len_reg[6]_i_1__0_n_5 ,\beat_len_reg[6]_i_1__0_n_6 ,\beat_len_reg[6]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [6:3]),
        .S(p_1_in[9:6]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[8]_i_1__0 
       (.CI(\beat_len_reg[6]_i_1__0_n_4 ),
        .CO({\NLW_beat_len_reg[8]_i_1__0_CO_UNCONNECTED [3:1],\beat_len_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_beat_len_reg[8]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[75]_0 [8:7]}),
        .S({1'b0,1'b0,p_1_in[11:10]}));
  LUT5 #(
    .INIT(32'h82000082)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .O(\could_multi_bursts.last_loop ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1__0 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1__0 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1__0 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1__0 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1__0 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1__0 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1__0 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1__0 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1__0 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1__0 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1__0 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1__0 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1__0 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1__0 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1__0 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1__0 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1__0 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1__0 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1__0 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1__0 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h2B082B2B08080808)) 
    \data_p1[95]_i_1__0 
       (.I0(next_rreq),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.offset_full_n ),
        .I4(s_ready_t_reg_0),
        .I5(\data_p1_reg[2]_0 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1__1_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_4 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__1_n_4 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__1_n_4 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_4 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_4 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_4 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_4 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_4 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_4 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_4 ),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_4 ),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[76] ),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[77] ),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[78] ),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[79] ),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[80] ),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[81] ),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[82] ),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[83] ),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[84] ),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[85] ),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[86] ),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[87] ),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[88] ),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[89] ),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[90] ),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[91] ),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[92] ),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[93] ),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_4 ),
        .Q(\data_p1_reg_n_4_[94] ),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_4 ),
        .Q(\data_p1_reg_n_4_[95] ),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_4 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [10]),
        .I1(\data_p1_reg_n_4_[77] ),
        .O(\end_addr[13]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [9]),
        .I1(\data_p1_reg_n_4_[76] ),
        .O(\end_addr[13]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [8]),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5__0 
       (.I0(\data_p1_reg[63]_0 [7]),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [14]),
        .I1(\data_p1_reg_n_4_[81] ),
        .O(\end_addr[17]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [13]),
        .I1(\data_p1_reg_n_4_[80] ),
        .O(\end_addr[17]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [12]),
        .I1(\data_p1_reg_n_4_[79] ),
        .O(\end_addr[17]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5__0 
       (.I0(\data_p1_reg[63]_0 [11]),
        .I1(\data_p1_reg_n_4_[78] ),
        .O(\end_addr[17]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [18]),
        .I1(\data_p1_reg_n_4_[85] ),
        .O(\end_addr[21]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [17]),
        .I1(\data_p1_reg_n_4_[84] ),
        .O(\end_addr[21]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [16]),
        .I1(\data_p1_reg_n_4_[83] ),
        .O(\end_addr[21]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5__0 
       (.I0(\data_p1_reg[63]_0 [15]),
        .I1(\data_p1_reg_n_4_[82] ),
        .O(\end_addr[21]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [22]),
        .I1(\data_p1_reg_n_4_[89] ),
        .O(\end_addr[25]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [21]),
        .I1(\data_p1_reg_n_4_[88] ),
        .O(\end_addr[25]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [20]),
        .I1(\data_p1_reg_n_4_[87] ),
        .O(\end_addr[25]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5__0 
       (.I0(\data_p1_reg[63]_0 [19]),
        .I1(\data_p1_reg_n_4_[86] ),
        .O(\end_addr[25]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [26]),
        .I1(\data_p1_reg_n_4_[93] ),
        .O(\end_addr[29]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [25]),
        .I1(\data_p1_reg_n_4_[92] ),
        .O(\end_addr[29]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [24]),
        .I1(\data_p1_reg_n_4_[91] ),
        .O(\end_addr[29]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5__0 
       (.I0(\data_p1_reg[63]_0 [23]),
        .I1(\data_p1_reg_n_4_[90] ),
        .O(\end_addr[29]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [28]),
        .I1(\data_p1_reg_n_4_[95] ),
        .O(\end_addr[33]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [27]),
        .I1(\data_p1_reg_n_4_[94] ),
        .O(\end_addr[33]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [2]),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [1]),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [0]),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5__0 
       (.I0(\data_p1_reg_n_4_[2] ),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [6]),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3__0 
       (.I0(\data_p1_reg[63]_0 [5]),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4__0 
       (.I0(\data_p1_reg[63]_0 [4]),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4__0_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5__0 
       (.I0(\data_p1_reg[63]_0 [3]),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5__0_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[13]_i_1__0 
       (.CI(\end_addr_reg[9]_i_1__0_n_4 ),
        .CO({\end_addr_reg[13]_i_1__0_n_4 ,\end_addr_reg[13]_i_1__0_n_5 ,\end_addr_reg[13]_i_1__0_n_6 ,\end_addr_reg[13]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [10:7]),
        .O(\data_p1_reg[63]_1 [10:7]),
        .S({\end_addr[13]_i_2__0_n_4 ,\end_addr[13]_i_3__0_n_4 ,\end_addr[13]_i_4__0_n_4 ,\end_addr[13]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[17]_i_1__0 
       (.CI(\end_addr_reg[13]_i_1__0_n_4 ),
        .CO({\end_addr_reg[17]_i_1__0_n_4 ,\end_addr_reg[17]_i_1__0_n_5 ,\end_addr_reg[17]_i_1__0_n_6 ,\end_addr_reg[17]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [14:11]),
        .O(\data_p1_reg[63]_1 [14:11]),
        .S({\end_addr[17]_i_2__0_n_4 ,\end_addr[17]_i_3__0_n_4 ,\end_addr[17]_i_4__0_n_4 ,\end_addr[17]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[21]_i_1__0 
       (.CI(\end_addr_reg[17]_i_1__0_n_4 ),
        .CO({\end_addr_reg[21]_i_1__0_n_4 ,\end_addr_reg[21]_i_1__0_n_5 ,\end_addr_reg[21]_i_1__0_n_6 ,\end_addr_reg[21]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [18:15]),
        .O(\data_p1_reg[63]_1 [18:15]),
        .S({\end_addr[21]_i_2__0_n_4 ,\end_addr[21]_i_3__0_n_4 ,\end_addr[21]_i_4__0_n_4 ,\end_addr[21]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[25]_i_1__0 
       (.CI(\end_addr_reg[21]_i_1__0_n_4 ),
        .CO({\end_addr_reg[25]_i_1__0_n_4 ,\end_addr_reg[25]_i_1__0_n_5 ,\end_addr_reg[25]_i_1__0_n_6 ,\end_addr_reg[25]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [22:19]),
        .O(\data_p1_reg[63]_1 [22:19]),
        .S({\end_addr[25]_i_2__0_n_4 ,\end_addr[25]_i_3__0_n_4 ,\end_addr[25]_i_4__0_n_4 ,\end_addr[25]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[29]_i_1__0 
       (.CI(\end_addr_reg[25]_i_1__0_n_4 ),
        .CO({\end_addr_reg[29]_i_1__0_n_4 ,\end_addr_reg[29]_i_1__0_n_5 ,\end_addr_reg[29]_i_1__0_n_6 ,\end_addr_reg[29]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [26:23]),
        .O(\data_p1_reg[63]_1 [26:23]),
        .S({\end_addr[29]_i_2__0_n_4 ,\end_addr[29]_i_3__0_n_4 ,\end_addr[29]_i_4__0_n_4 ,\end_addr[29]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[33]_i_1__0 
       (.CI(\end_addr_reg[29]_i_1__0_n_4 ),
        .CO({\end_addr_reg[33]_i_1__0_n_4 ,\end_addr_reg[33]_i_1__0_n_5 ,\end_addr_reg[33]_i_1__0_n_6 ,\end_addr_reg[33]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[63]_0 [28:27]}),
        .O(\data_p1_reg[63]_1 [30:27]),
        .S({\data_p1_reg[63]_0 [30:29],\end_addr[33]_i_2__0_n_4 ,\end_addr[33]_i_3__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[37]_i_1__0 
       (.CI(\end_addr_reg[33]_i_1__0_n_4 ),
        .CO({\end_addr_reg[37]_i_1__0_n_4 ,\end_addr_reg[37]_i_1__0_n_5 ,\end_addr_reg[37]_i_1__0_n_6 ,\end_addr_reg[37]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [34:31]),
        .S(\data_p1_reg[63]_0 [34:31]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[41]_i_1__0 
       (.CI(\end_addr_reg[37]_i_1__0_n_4 ),
        .CO({\end_addr_reg[41]_i_1__0_n_4 ,\end_addr_reg[41]_i_1__0_n_5 ,\end_addr_reg[41]_i_1__0_n_6 ,\end_addr_reg[41]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [38:35]),
        .S(\data_p1_reg[63]_0 [38:35]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[45]_i_1__0 
       (.CI(\end_addr_reg[41]_i_1__0_n_4 ),
        .CO({\end_addr_reg[45]_i_1__0_n_4 ,\end_addr_reg[45]_i_1__0_n_5 ,\end_addr_reg[45]_i_1__0_n_6 ,\end_addr_reg[45]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [42:39]),
        .S(\data_p1_reg[63]_0 [42:39]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[49]_i_1__0 
       (.CI(\end_addr_reg[45]_i_1__0_n_4 ),
        .CO({\end_addr_reg[49]_i_1__0_n_4 ,\end_addr_reg[49]_i_1__0_n_5 ,\end_addr_reg[49]_i_1__0_n_6 ,\end_addr_reg[49]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [46:43]),
        .S(\data_p1_reg[63]_0 [46:43]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[53]_i_1__0 
       (.CI(\end_addr_reg[49]_i_1__0_n_4 ),
        .CO({\end_addr_reg[53]_i_1__0_n_4 ,\end_addr_reg[53]_i_1__0_n_5 ,\end_addr_reg[53]_i_1__0_n_6 ,\end_addr_reg[53]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [50:47]),
        .S(\data_p1_reg[63]_0 [50:47]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[57]_i_1__0 
       (.CI(\end_addr_reg[53]_i_1__0_n_4 ),
        .CO({\end_addr_reg[57]_i_1__0_n_4 ,\end_addr_reg[57]_i_1__0_n_5 ,\end_addr_reg[57]_i_1__0_n_6 ,\end_addr_reg[57]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [54:51]),
        .S(\data_p1_reg[63]_0 [54:51]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1__0_n_4 ,\end_addr_reg[5]_i_1__0_n_5 ,\end_addr_reg[5]_i_1__0_n_6 ,\end_addr_reg[5]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({\data_p1_reg[63]_0 [2:0],\data_p1_reg_n_4_[2] }),
        .O({\data_p1_reg[63]_1 [2:0],\NLW_end_addr_reg[5]_i_1__0_O_UNCONNECTED [0]}),
        .S({\end_addr[5]_i_2__0_n_4 ,\end_addr[5]_i_3__0_n_4 ,\end_addr[5]_i_4__0_n_4 ,\end_addr[5]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[61]_i_1__0 
       (.CI(\end_addr_reg[57]_i_1__0_n_4 ),
        .CO({\end_addr_reg[61]_i_1__0_n_4 ,\end_addr_reg[61]_i_1__0_n_5 ,\end_addr_reg[61]_i_1__0_n_6 ,\end_addr_reg[61]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_1 [58:55]),
        .S(\data_p1_reg[63]_0 [58:55]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[63]_i_1__0 
       (.CI(\end_addr_reg[61]_i_1__0_n_4 ),
        .CO({\NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED [3:2],\data_p1_reg[63]_1 [60:59]}),
        .S({1'b0,1'b0,\data_p1_reg[63]_0 [60:59]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_reg[9]_i_1__0 
       (.CI(\end_addr_reg[5]_i_1__0_n_4 ),
        .CO({\end_addr_reg[9]_i_1__0_n_4 ,\end_addr_reg[9]_i_1__0_n_5 ,\end_addr_reg[9]_i_1__0_n_6 ,\end_addr_reg[9]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[63]_0 [6:3]),
        .O(\data_p1_reg[63]_1 [6:3]),
        .S({\end_addr[9]_i_2__0_n_4 ,\end_addr[9]_i_3__0_n_4 ,\end_addr[9]_i_4__0_n_4 ,\end_addr[9]_i_5__0_n_4 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_11__0
       (.I0(last_sect_buf_reg[34]),
        .I1(Q[34]),
        .I2(last_sect_buf_reg[33]),
        .I3(Q[33]),
        .I4(last_sect_buf_reg[35]),
        .I5(Q[35]),
        .O(last_sect_buf_i_11__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_12__0
       (.I0(last_sect_buf_reg[31]),
        .I1(Q[31]),
        .I2(last_sect_buf_reg[30]),
        .I3(Q[30]),
        .I4(last_sect_buf_reg[32]),
        .I5(Q[32]),
        .O(last_sect_buf_i_12__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_13__0
       (.I0(last_sect_buf_reg[28]),
        .I1(Q[28]),
        .I2(last_sect_buf_reg[27]),
        .I3(Q[27]),
        .I4(last_sect_buf_reg[29]),
        .I5(Q[29]),
        .O(last_sect_buf_i_13__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_14__0
       (.I0(last_sect_buf_reg[25]),
        .I1(Q[25]),
        .I2(last_sect_buf_reg[24]),
        .I3(Q[24]),
        .I4(last_sect_buf_reg[26]),
        .I5(Q[26]),
        .O(last_sect_buf_i_14__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_16__0
       (.I0(last_sect_buf_reg[22]),
        .I1(Q[22]),
        .I2(last_sect_buf_reg[21]),
        .I3(Q[21]),
        .I4(last_sect_buf_reg[23]),
        .I5(Q[23]),
        .O(last_sect_buf_i_16__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_17__0
       (.I0(last_sect_buf_reg[19]),
        .I1(Q[19]),
        .I2(last_sect_buf_reg[18]),
        .I3(Q[18]),
        .I4(last_sect_buf_reg[20]),
        .I5(Q[20]),
        .O(last_sect_buf_i_17__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_18__0
       (.I0(last_sect_buf_reg[16]),
        .I1(Q[16]),
        .I2(last_sect_buf_reg[15]),
        .I3(Q[15]),
        .I4(last_sect_buf_reg[17]),
        .I5(Q[17]),
        .O(last_sect_buf_i_18__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_19__0
       (.I0(last_sect_buf_reg[13]),
        .I1(Q[13]),
        .I2(last_sect_buf_reg[12]),
        .I3(Q[12]),
        .I4(last_sect_buf_reg[14]),
        .I5(Q[14]),
        .O(last_sect_buf_i_19__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_20__0
       (.I0(last_sect_buf_reg[10]),
        .I1(Q[10]),
        .I2(last_sect_buf_reg[9]),
        .I3(Q[9]),
        .I4(last_sect_buf_reg[11]),
        .I5(Q[11]),
        .O(last_sect_buf_i_20__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_21__0
       (.I0(last_sect_buf_reg[7]),
        .I1(Q[7]),
        .I2(last_sect_buf_reg[6]),
        .I3(Q[6]),
        .I4(last_sect_buf_reg[8]),
        .I5(Q[8]),
        .O(last_sect_buf_i_21__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_22__0
       (.I0(last_sect_buf_reg[4]),
        .I1(Q[4]),
        .I2(last_sect_buf_reg[3]),
        .I3(Q[3]),
        .I4(last_sect_buf_reg[5]),
        .I5(Q[5]),
        .O(last_sect_buf_i_22__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_23__0
       (.I0(last_sect_buf_reg[1]),
        .I1(Q[1]),
        .I2(last_sect_buf_reg[0]),
        .I3(Q[0]),
        .I4(last_sect_buf_reg[2]),
        .I5(Q[2]),
        .O(last_sect_buf_i_23__0_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_buf_i_3__0
       (.I0(Q[51]),
        .I1(last_sect_buf_reg[51]),
        .O(last_sect_buf_i_3__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_4__0
       (.I0(last_sect_buf_reg[49]),
        .I1(Q[49]),
        .I2(last_sect_buf_reg[48]),
        .I3(Q[48]),
        .I4(last_sect_buf_reg[50]),
        .I5(Q[50]),
        .O(last_sect_buf_i_4__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_6__0
       (.I0(last_sect_buf_reg[46]),
        .I1(Q[46]),
        .I2(last_sect_buf_reg[45]),
        .I3(Q[45]),
        .I4(last_sect_buf_reg[47]),
        .I5(Q[47]),
        .O(last_sect_buf_i_6__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_7__0
       (.I0(last_sect_buf_reg[43]),
        .I1(Q[43]),
        .I2(last_sect_buf_reg[42]),
        .I3(Q[42]),
        .I4(last_sect_buf_reg[44]),
        .I5(Q[44]),
        .O(last_sect_buf_i_7__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_8__0
       (.I0(last_sect_buf_reg[40]),
        .I1(Q[40]),
        .I2(last_sect_buf_reg[39]),
        .I3(Q[39]),
        .I4(last_sect_buf_reg[41]),
        .I5(Q[41]),
        .O(last_sect_buf_i_8__0_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_buf_i_9__0
       (.I0(last_sect_buf_reg[37]),
        .I1(Q[37]),
        .I2(last_sect_buf_reg[36]),
        .I3(Q[36]),
        .I4(last_sect_buf_reg[38]),
        .I5(Q[38]),
        .O(last_sect_buf_i_9__0_n_4));
  CARRY4 last_sect_buf_reg_i_10__0
       (.CI(last_sect_buf_reg_i_15__0_n_4),
        .CO({last_sect_buf_reg_i_10__0_n_4,last_sect_buf_reg_i_10__0_n_5,last_sect_buf_reg_i_10__0_n_6,last_sect_buf_reg_i_10__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_10__0_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_16__0_n_4,last_sect_buf_i_17__0_n_4,last_sect_buf_i_18__0_n_4,last_sect_buf_i_19__0_n_4}));
  CARRY4 last_sect_buf_reg_i_15__0
       (.CI(1'b0),
        .CO({last_sect_buf_reg_i_15__0_n_4,last_sect_buf_reg_i_15__0_n_5,last_sect_buf_reg_i_15__0_n_6,last_sect_buf_reg_i_15__0_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_15__0_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_20__0_n_4,last_sect_buf_i_21__0_n_4,last_sect_buf_i_22__0_n_4,last_sect_buf_i_23__0_n_4}));
  CARRY4 last_sect_buf_reg_i_1__0
       (.CI(last_sect_buf_reg_i_2__0_n_4),
        .CO({NLW_last_sect_buf_reg_i_1__0_CO_UNCONNECTED[3:2],\end_addr_reg[63] ,last_sect_buf_reg_i_1__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,last_sect_buf_i_3__0_n_4,last_sect_buf_i_4__0_n_4}));
  CARRY4 last_sect_buf_reg_i_2__0
       (.CI(last_sect_buf_reg_i_5__0_n_4),
        .CO({last_sect_buf_reg_i_2__0_n_4,last_sect_buf_reg_i_2__0_n_5,last_sect_buf_reg_i_2__0_n_6,last_sect_buf_reg_i_2__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_6__0_n_4,last_sect_buf_i_7__0_n_4,last_sect_buf_i_8__0_n_4,last_sect_buf_i_9__0_n_4}));
  CARRY4 last_sect_buf_reg_i_5__0
       (.CI(last_sect_buf_reg_i_10__0_n_4),
        .CO({last_sect_buf_reg_i_5__0_n_4,last_sect_buf_reg_i_5__0_n_5,last_sect_buf_reg_i_5__0_n_6,last_sect_buf_reg_i_5__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_buf_reg_i_5__0_O_UNCONNECTED[3:0]),
        .S({last_sect_buf_i_11__0_n_4,last_sect_buf_i_12__0_n_4,last_sect_buf_i_13__0_n_4,last_sect_buf_i_14__0_n_4}));
  LUT6 #(
    .INIT(64'hCCCCFFCCCC4CFFFF)) 
    s_ready_t_i_1__1
       (.I0(\bus_wide_gen.offset_full_n ),
        .I1(s_ready_t_reg_0),
        .I2(\data_p1_reg[2]_0 ),
        .I3(next_rreq),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [9]),
        .I1(next_rreq),
        .I2(last_sect_buf_reg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [52]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [53]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [54]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [55]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [56]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [57]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [58]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [59]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\data_p1_reg[63]_0 [60]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\data_p1_reg[63]_0 [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF7FF7777A0000000)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(next_rreq),
        .I2(\bus_wide_gen.offset_full_n ),
        .I3(s_ready_t_reg_0),
        .I4(\data_p1_reg[2]_0 ),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75FF5555)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[0]_0 ),
        .I1(\bus_wide_gen.offset_full_n ),
        .I2(s_ready_t_reg_0),
        .I3(\data_p1_reg[2]_0 ),
        .I4(state),
        .I5(next_rreq),
        .O(\state[1]_i_1__1_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_4 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    m_axi_gmem_AWVALID,
    \last_cnt_reg[4] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    req_en__0,
    req_fifo_valid,
    m_axi_gmem_AWREADY,
    Q,
    D,
    E);
  output rs_req_ready;
  output m_axi_gmem_AWVALID;
  output \last_cnt_reg[4] ;
  output [64:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input req_en__0;
  input req_fifo_valid;
  input m_axi_gmem_AWREADY;
  input [1:0]Q;
  input [64:0]D;
  input [0:0]E;

  wire [64:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[10]_i_1__0_n_4 ;
  wire \data_p1[11]_i_1__0_n_4 ;
  wire \data_p1[12]_i_1__0_n_4 ;
  wire \data_p1[13]_i_1__0_n_4 ;
  wire \data_p1[14]_i_1__0_n_4 ;
  wire \data_p1[15]_i_1__0_n_4 ;
  wire \data_p1[16]_i_1__0_n_4 ;
  wire \data_p1[17]_i_1__0_n_4 ;
  wire \data_p1[18]_i_1__0_n_4 ;
  wire \data_p1[19]_i_1__0_n_4 ;
  wire \data_p1[20]_i_1__0_n_4 ;
  wire \data_p1[21]_i_1__0_n_4 ;
  wire \data_p1[22]_i_1__0_n_4 ;
  wire \data_p1[23]_i_1__0_n_4 ;
  wire \data_p1[24]_i_1__0_n_4 ;
  wire \data_p1[25]_i_1__0_n_4 ;
  wire \data_p1[26]_i_1__0_n_4 ;
  wire \data_p1[27]_i_1__0_n_4 ;
  wire \data_p1[28]_i_1__0_n_4 ;
  wire \data_p1[29]_i_1__0_n_4 ;
  wire \data_p1[30]_i_1__0_n_4 ;
  wire \data_p1[31]_i_1__0_n_4 ;
  wire \data_p1[32]_i_1__0_n_4 ;
  wire \data_p1[33]_i_1__0_n_4 ;
  wire \data_p1[34]_i_1__0_n_4 ;
  wire \data_p1[35]_i_1__0_n_4 ;
  wire \data_p1[36]_i_1__0_n_4 ;
  wire \data_p1[37]_i_1__0_n_4 ;
  wire \data_p1[38]_i_1__0_n_4 ;
  wire \data_p1[39]_i_1__0_n_4 ;
  wire \data_p1[3]_i_1__0_n_4 ;
  wire \data_p1[40]_i_1__0_n_4 ;
  wire \data_p1[41]_i_1__0_n_4 ;
  wire \data_p1[42]_i_1__0_n_4 ;
  wire \data_p1[43]_i_1__0_n_4 ;
  wire \data_p1[44]_i_1__0_n_4 ;
  wire \data_p1[45]_i_1__0_n_4 ;
  wire \data_p1[46]_i_1__0_n_4 ;
  wire \data_p1[47]_i_1__0_n_4 ;
  wire \data_p1[48]_i_1__0_n_4 ;
  wire \data_p1[49]_i_1__0_n_4 ;
  wire \data_p1[4]_i_1__0_n_4 ;
  wire \data_p1[50]_i_1__0_n_4 ;
  wire \data_p1[51]_i_1__0_n_4 ;
  wire \data_p1[52]_i_1__0_n_4 ;
  wire \data_p1[53]_i_1__0_n_4 ;
  wire \data_p1[54]_i_1__0_n_4 ;
  wire \data_p1[55]_i_1__0_n_4 ;
  wire \data_p1[56]_i_1__0_n_4 ;
  wire \data_p1[57]_i_1__0_n_4 ;
  wire \data_p1[58]_i_1__0_n_4 ;
  wire \data_p1[59]_i_1__0_n_4 ;
  wire \data_p1[5]_i_1__0_n_4 ;
  wire \data_p1[60]_i_1__0_n_4 ;
  wire \data_p1[61]_i_1__0_n_4 ;
  wire \data_p1[62]_i_1__0_n_4 ;
  wire \data_p1[63]_i_2_n_4 ;
  wire \data_p1[64]_i_1_n_4 ;
  wire \data_p1[65]_i_1_n_4 ;
  wire \data_p1[66]_i_1__0_n_4 ;
  wire \data_p1[67]_i_1__0_n_4 ;
  wire \data_p1[6]_i_1__0_n_4 ;
  wire \data_p1[7]_i_1__0_n_4 ;
  wire \data_p1[8]_i_1__0_n_4 ;
  wire \data_p1[9]_i_1__0_n_4 ;
  wire [64:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[64] ;
  wire \data_p2_reg_n_4_[65] ;
  wire \data_p2_reg_n_4_[66] ;
  wire \data_p2_reg_n_4_[67] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \last_cnt_reg[4] ;
  wire load_p1;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__3_n_4;
  wire [1:1]state;
  wire \state[0]_i_2_n_4 ;
  wire \state[1]_i_1__3_n_4 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h00080F00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00008877FF008080)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(m_axi_gmem_AWREADY),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[10]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[11]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[12]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[13]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[14]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[15]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[16]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[17]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[18]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[19]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[20]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[21]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[22]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[23]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[24]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[25]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[26]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[27]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[28]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[29]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[30]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[31]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[32]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[33]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[34]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[35]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[36]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[37]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[38]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[39]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[40]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[41]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[42]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[43]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[44]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[45]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[46]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[47]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[48]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[49]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[4]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[50]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[51]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[52]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[53]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[54]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[55]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[56]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[57]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[58]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[59]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[5]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[60]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[61]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[62]_i_1__0_n_4 ));
  LUT5 #(
    .INIT(32'h08F80008)) 
    \data_p1[63]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem_AWREADY),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[63]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_4_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[64]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_4_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[65]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_4_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[66]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_4_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[67]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[6]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[7]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[8]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[9]_i_1__0_n_4 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_4 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_4 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_4 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_4_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_4_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_4_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_4_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FFF0F700FFFF)) 
    s_ready_t_i_1__3
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWREADY),
        .I3(rs_req_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__3_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_4),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF80008000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(rs_req_ready),
        .I4(m_axi_gmem_AWREADY),
        .I5(m_axi_gmem_AWVALID),
        .O(\state[0]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[0]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\last_cnt_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFF7F0F)) 
    \state[1]_i_1__3 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem_AWVALID),
        .I3(state),
        .I4(m_axi_gmem_AWREADY),
        .O(\state[1]_i_1__3_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_2_n_4 ),
        .Q(m_axi_gmem_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    resp_ready,
    m_axi_gmem_BVALID);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input resp_ready;
  input m_axi_gmem_BVALID;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_BVALID;
  wire [1:0]next__0;
  wire resp_ready;
  wire s_ready_t_i_1__0_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_4 ;
  wire \state[1]_i_1__0_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(m_axi_gmem_BVALID),
        .I1(resp_ready),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready),
        .I2(m_axi_gmem_BVALID),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem_BVALID),
        .I2(resp_ready),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(resp_ready),
        .I3(m_axi_gmem_BVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(resp_ready),
        .I3(m_axi_gmem_BVALID),
        .O(\state[1]_i_1__0_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_4 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    push,
    Q,
    pop,
    \data_p1_reg[64]_0 ,
    SR,
    ap_clk,
    RREADY_Dummy,
    m_axi_gmem_RVALID,
    burst_valid,
    \dout_reg[0] ,
    \data_p2_reg[64]_0 );
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output pop;
  output [64:0]\data_p1_reg[64]_0 ;
  input [0:0]SR;
  input ap_clk;
  input RREADY_Dummy;
  input m_axi_gmem_RVALID;
  input burst_valid;
  input \dout_reg[0] ;
  input [64:0]\data_p2_reg[64]_0 ;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire ap_clk;
  wire burst_valid;
  wire \data_p1[0]_i_1_n_4 ;
  wire \data_p1[10]_i_1__2_n_4 ;
  wire \data_p1[11]_i_1__2_n_4 ;
  wire \data_p1[12]_i_1__2_n_4 ;
  wire \data_p1[13]_i_1__2_n_4 ;
  wire \data_p1[14]_i_1__2_n_4 ;
  wire \data_p1[15]_i_1__2_n_4 ;
  wire \data_p1[16]_i_1__2_n_4 ;
  wire \data_p1[17]_i_1__2_n_4 ;
  wire \data_p1[18]_i_1__2_n_4 ;
  wire \data_p1[19]_i_1__2_n_4 ;
  wire \data_p1[1]_i_1_n_4 ;
  wire \data_p1[20]_i_1__2_n_4 ;
  wire \data_p1[21]_i_1__2_n_4 ;
  wire \data_p1[22]_i_1__2_n_4 ;
  wire \data_p1[23]_i_1__2_n_4 ;
  wire \data_p1[24]_i_1__2_n_4 ;
  wire \data_p1[25]_i_1__2_n_4 ;
  wire \data_p1[26]_i_1__2_n_4 ;
  wire \data_p1[27]_i_1__2_n_4 ;
  wire \data_p1[28]_i_1__2_n_4 ;
  wire \data_p1[29]_i_1__2_n_4 ;
  wire \data_p1[2]_i_1__1_n_4 ;
  wire \data_p1[30]_i_1__2_n_4 ;
  wire \data_p1[31]_i_1__2_n_4 ;
  wire \data_p1[32]_i_1__2_n_4 ;
  wire \data_p1[33]_i_1__2_n_4 ;
  wire \data_p1[34]_i_1__2_n_4 ;
  wire \data_p1[35]_i_1__2_n_4 ;
  wire \data_p1[36]_i_1__2_n_4 ;
  wire \data_p1[37]_i_1__2_n_4 ;
  wire \data_p1[38]_i_1__2_n_4 ;
  wire \data_p1[39]_i_1__2_n_4 ;
  wire \data_p1[3]_i_1__2_n_4 ;
  wire \data_p1[40]_i_1__2_n_4 ;
  wire \data_p1[41]_i_1__2_n_4 ;
  wire \data_p1[42]_i_1__2_n_4 ;
  wire \data_p1[43]_i_1__2_n_4 ;
  wire \data_p1[44]_i_1__2_n_4 ;
  wire \data_p1[45]_i_1__2_n_4 ;
  wire \data_p1[46]_i_1__2_n_4 ;
  wire \data_p1[47]_i_1__2_n_4 ;
  wire \data_p1[48]_i_1__2_n_4 ;
  wire \data_p1[49]_i_1__2_n_4 ;
  wire \data_p1[4]_i_1__2_n_4 ;
  wire \data_p1[50]_i_1__2_n_4 ;
  wire \data_p1[51]_i_1__2_n_4 ;
  wire \data_p1[52]_i_1__2_n_4 ;
  wire \data_p1[53]_i_1__2_n_4 ;
  wire \data_p1[54]_i_1__2_n_4 ;
  wire \data_p1[55]_i_1__2_n_4 ;
  wire \data_p1[56]_i_1__2_n_4 ;
  wire \data_p1[57]_i_1__2_n_4 ;
  wire \data_p1[58]_i_1__2_n_4 ;
  wire \data_p1[59]_i_1__2_n_4 ;
  wire \data_p1[5]_i_1__2_n_4 ;
  wire \data_p1[60]_i_1__2_n_4 ;
  wire \data_p1[61]_i_1__2_n_4 ;
  wire \data_p1[62]_i_1__2_n_4 ;
  wire \data_p1[63]_i_1__1_n_4 ;
  wire \data_p1[64]_i_2_n_4 ;
  wire \data_p1[6]_i_1__2_n_4 ;
  wire \data_p1[7]_i_1__2_n_4 ;
  wire \data_p1[8]_i_1__2_n_4 ;
  wire \data_p1[9]_i_1__2_n_4 ;
  wire [64:0]\data_p1_reg[64]_0 ;
  wire [64:0]\data_p2_reg[64]_0 ;
  wire \data_p2_reg_n_4_[0] ;
  wire \data_p2_reg_n_4_[10] ;
  wire \data_p2_reg_n_4_[11] ;
  wire \data_p2_reg_n_4_[12] ;
  wire \data_p2_reg_n_4_[13] ;
  wire \data_p2_reg_n_4_[14] ;
  wire \data_p2_reg_n_4_[15] ;
  wire \data_p2_reg_n_4_[16] ;
  wire \data_p2_reg_n_4_[17] ;
  wire \data_p2_reg_n_4_[18] ;
  wire \data_p2_reg_n_4_[19] ;
  wire \data_p2_reg_n_4_[1] ;
  wire \data_p2_reg_n_4_[20] ;
  wire \data_p2_reg_n_4_[21] ;
  wire \data_p2_reg_n_4_[22] ;
  wire \data_p2_reg_n_4_[23] ;
  wire \data_p2_reg_n_4_[24] ;
  wire \data_p2_reg_n_4_[25] ;
  wire \data_p2_reg_n_4_[26] ;
  wire \data_p2_reg_n_4_[27] ;
  wire \data_p2_reg_n_4_[28] ;
  wire \data_p2_reg_n_4_[29] ;
  wire \data_p2_reg_n_4_[2] ;
  wire \data_p2_reg_n_4_[30] ;
  wire \data_p2_reg_n_4_[31] ;
  wire \data_p2_reg_n_4_[32] ;
  wire \data_p2_reg_n_4_[33] ;
  wire \data_p2_reg_n_4_[34] ;
  wire \data_p2_reg_n_4_[35] ;
  wire \data_p2_reg_n_4_[36] ;
  wire \data_p2_reg_n_4_[37] ;
  wire \data_p2_reg_n_4_[38] ;
  wire \data_p2_reg_n_4_[39] ;
  wire \data_p2_reg_n_4_[3] ;
  wire \data_p2_reg_n_4_[40] ;
  wire \data_p2_reg_n_4_[41] ;
  wire \data_p2_reg_n_4_[42] ;
  wire \data_p2_reg_n_4_[43] ;
  wire \data_p2_reg_n_4_[44] ;
  wire \data_p2_reg_n_4_[45] ;
  wire \data_p2_reg_n_4_[46] ;
  wire \data_p2_reg_n_4_[47] ;
  wire \data_p2_reg_n_4_[48] ;
  wire \data_p2_reg_n_4_[49] ;
  wire \data_p2_reg_n_4_[4] ;
  wire \data_p2_reg_n_4_[50] ;
  wire \data_p2_reg_n_4_[51] ;
  wire \data_p2_reg_n_4_[52] ;
  wire \data_p2_reg_n_4_[53] ;
  wire \data_p2_reg_n_4_[54] ;
  wire \data_p2_reg_n_4_[55] ;
  wire \data_p2_reg_n_4_[56] ;
  wire \data_p2_reg_n_4_[57] ;
  wire \data_p2_reg_n_4_[58] ;
  wire \data_p2_reg_n_4_[59] ;
  wire \data_p2_reg_n_4_[5] ;
  wire \data_p2_reg_n_4_[60] ;
  wire \data_p2_reg_n_4_[61] ;
  wire \data_p2_reg_n_4_[62] ;
  wire \data_p2_reg_n_4_[63] ;
  wire \data_p2_reg_n_4_[64] ;
  wire \data_p2_reg_n_4_[6] ;
  wire \data_p2_reg_n_4_[7] ;
  wire \data_p2_reg_n_4_[8] ;
  wire \data_p2_reg_n_4_[9] ;
  wire \dout_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem_RVALID;
  wire [1:0]next__0;
  wire pop;
  wire push;
  wire s_ready_t_i_1__2_n_4;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_4 ;
  wire \state[1]_i_1__2_n_4 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem_RVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_4_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [0]),
        .O(\data_p1[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg_n_4_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [10]),
        .O(\data_p1[10]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg_n_4_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [11]),
        .O(\data_p1[11]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg_n_4_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [12]),
        .O(\data_p1[12]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg_n_4_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [13]),
        .O(\data_p1[13]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg_n_4_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [14]),
        .O(\data_p1[14]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg_n_4_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [15]),
        .O(\data_p1[15]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg_n_4_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [16]),
        .O(\data_p1[16]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg_n_4_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [17]),
        .O(\data_p1[17]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg_n_4_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [18]),
        .O(\data_p1[18]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg_n_4_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [19]),
        .O(\data_p1[19]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_4_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [1]),
        .O(\data_p1[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg_n_4_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [20]),
        .O(\data_p1[20]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg_n_4_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [21]),
        .O(\data_p1[21]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg_n_4_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [22]),
        .O(\data_p1[22]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg_n_4_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [23]),
        .O(\data_p1[23]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg_n_4_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [24]),
        .O(\data_p1[24]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg_n_4_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [25]),
        .O(\data_p1[25]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg_n_4_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [26]),
        .O(\data_p1[26]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg_n_4_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [27]),
        .O(\data_p1[27]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg_n_4_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [28]),
        .O(\data_p1[28]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg_n_4_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [29]),
        .O(\data_p1[29]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_4_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [2]),
        .O(\data_p1[2]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg_n_4_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [30]),
        .O(\data_p1[30]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg_n_4_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [31]),
        .O(\data_p1[31]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg_n_4_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [32]),
        .O(\data_p1[32]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__2 
       (.I0(\data_p2_reg_n_4_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [33]),
        .O(\data_p1[33]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__2 
       (.I0(\data_p2_reg_n_4_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [34]),
        .O(\data_p1[34]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__2 
       (.I0(\data_p2_reg_n_4_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [35]),
        .O(\data_p1[35]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__2 
       (.I0(\data_p2_reg_n_4_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [36]),
        .O(\data_p1[36]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__2 
       (.I0(\data_p2_reg_n_4_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [37]),
        .O(\data_p1[37]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__2 
       (.I0(\data_p2_reg_n_4_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [38]),
        .O(\data_p1[38]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__2 
       (.I0(\data_p2_reg_n_4_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [39]),
        .O(\data_p1[39]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_4_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__2 
       (.I0(\data_p2_reg_n_4_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [40]),
        .O(\data_p1[40]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__2 
       (.I0(\data_p2_reg_n_4_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [41]),
        .O(\data_p1[41]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__2 
       (.I0(\data_p2_reg_n_4_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [42]),
        .O(\data_p1[42]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__2 
       (.I0(\data_p2_reg_n_4_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [43]),
        .O(\data_p1[43]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__2 
       (.I0(\data_p2_reg_n_4_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [44]),
        .O(\data_p1[44]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__2 
       (.I0(\data_p2_reg_n_4_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [45]),
        .O(\data_p1[45]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__2 
       (.I0(\data_p2_reg_n_4_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [46]),
        .O(\data_p1[46]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__2 
       (.I0(\data_p2_reg_n_4_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [47]),
        .O(\data_p1[47]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__2 
       (.I0(\data_p2_reg_n_4_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [48]),
        .O(\data_p1[48]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__2 
       (.I0(\data_p2_reg_n_4_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [49]),
        .O(\data_p1[49]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_4_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__2 
       (.I0(\data_p2_reg_n_4_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [50]),
        .O(\data_p1[50]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__2 
       (.I0(\data_p2_reg_n_4_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [51]),
        .O(\data_p1[51]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__2 
       (.I0(\data_p2_reg_n_4_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [52]),
        .O(\data_p1[52]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__2 
       (.I0(\data_p2_reg_n_4_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [53]),
        .O(\data_p1[53]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__2 
       (.I0(\data_p2_reg_n_4_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [54]),
        .O(\data_p1[54]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__2 
       (.I0(\data_p2_reg_n_4_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [55]),
        .O(\data_p1[55]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__2 
       (.I0(\data_p2_reg_n_4_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [56]),
        .O(\data_p1[56]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__2 
       (.I0(\data_p2_reg_n_4_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [57]),
        .O(\data_p1[57]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__2 
       (.I0(\data_p2_reg_n_4_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [58]),
        .O(\data_p1[58]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__2 
       (.I0(\data_p2_reg_n_4_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [59]),
        .O(\data_p1[59]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_4_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__2 
       (.I0(\data_p2_reg_n_4_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [60]),
        .O(\data_p1[60]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__2 
       (.I0(\data_p2_reg_n_4_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [61]),
        .O(\data_p1[61]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__2 
       (.I0(\data_p2_reg_n_4_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [62]),
        .O(\data_p1[62]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(\data_p2_reg_n_4_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [63]),
        .O(\data_p1[63]_i_1__1_n_4 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[64]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_2 
       (.I0(\data_p2_reg_n_4_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [64]),
        .O(\data_p1[64]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_4_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg_n_4_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [7]),
        .O(\data_p1[7]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg_n_4_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [8]),
        .O(\data_p1[8]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg_n_4_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[64]_0 [9]),
        .O(\data_p1[9]_i_1__2_n_4 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_4 ),
        .Q(\data_p1_reg[64]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_4 ),
        .Q(\data_p1_reg[64]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_4 ),
        .Q(\data_p1_reg[64]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_4 ),
        .Q(\data_p1_reg[64]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_2_n_4 ),
        .Q(\data_p1_reg[64]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_4 ),
        .Q(\data_p1_reg[64]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[64]_i_1 
       (.I0(m_axi_gmem_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [0]),
        .Q(\data_p2_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [10]),
        .Q(\data_p2_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [11]),
        .Q(\data_p2_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [12]),
        .Q(\data_p2_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [13]),
        .Q(\data_p2_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [14]),
        .Q(\data_p2_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [15]),
        .Q(\data_p2_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [16]),
        .Q(\data_p2_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [17]),
        .Q(\data_p2_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [18]),
        .Q(\data_p2_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [19]),
        .Q(\data_p2_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [1]),
        .Q(\data_p2_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [20]),
        .Q(\data_p2_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [21]),
        .Q(\data_p2_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [22]),
        .Q(\data_p2_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [23]),
        .Q(\data_p2_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [24]),
        .Q(\data_p2_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [25]),
        .Q(\data_p2_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [26]),
        .Q(\data_p2_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [27]),
        .Q(\data_p2_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [28]),
        .Q(\data_p2_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [29]),
        .Q(\data_p2_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [2]),
        .Q(\data_p2_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [30]),
        .Q(\data_p2_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [31]),
        .Q(\data_p2_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [32]),
        .Q(\data_p2_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [33]),
        .Q(\data_p2_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [34]),
        .Q(\data_p2_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [35]),
        .Q(\data_p2_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [36]),
        .Q(\data_p2_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [37]),
        .Q(\data_p2_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [38]),
        .Q(\data_p2_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [39]),
        .Q(\data_p2_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [3]),
        .Q(\data_p2_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [40]),
        .Q(\data_p2_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [41]),
        .Q(\data_p2_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [42]),
        .Q(\data_p2_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [43]),
        .Q(\data_p2_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [44]),
        .Q(\data_p2_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [45]),
        .Q(\data_p2_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [46]),
        .Q(\data_p2_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [47]),
        .Q(\data_p2_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [48]),
        .Q(\data_p2_reg_n_4_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [49]),
        .Q(\data_p2_reg_n_4_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [4]),
        .Q(\data_p2_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [50]),
        .Q(\data_p2_reg_n_4_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [51]),
        .Q(\data_p2_reg_n_4_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [52]),
        .Q(\data_p2_reg_n_4_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [53]),
        .Q(\data_p2_reg_n_4_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [54]),
        .Q(\data_p2_reg_n_4_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [55]),
        .Q(\data_p2_reg_n_4_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [56]),
        .Q(\data_p2_reg_n_4_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [57]),
        .Q(\data_p2_reg_n_4_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [58]),
        .Q(\data_p2_reg_n_4_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [59]),
        .Q(\data_p2_reg_n_4_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [5]),
        .Q(\data_p2_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [60]),
        .Q(\data_p2_reg_n_4_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [61]),
        .Q(\data_p2_reg_n_4_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [62]),
        .Q(\data_p2_reg_n_4_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [63]),
        .Q(\data_p2_reg_n_4_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [64]),
        .Q(\data_p2_reg_n_4_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [6]),
        .Q(\data_p2_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [7]),
        .Q(\data_p2_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [8]),
        .Q(\data_p2_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[64]_0 [9]),
        .Q(\data_p2_reg_n_4_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[0]_i_1__1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[64]_0 [64]),
        .I3(burst_valid),
        .I4(\dout_reg[0] ),
        .O(pop));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3__0
       (.I0(Q),
        .I1(RREADY_Dummy),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_4));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_4),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__2 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem_RVALID),
        .O(\state[1]_i_1__2_n_4 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_4 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_4 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl
   (ap_rst_n_0,
    pop,
    E,
    D,
    \mOutPtr_reg[0] ,
    \dout_reg[30]_0 ,
    dout_vld_reg,
    p_0_in,
    push,
    dout_vld_reg_0,
    dout_vld_reg_1,
    full_n_reg,
    ap_rst_n_1,
    \dout_reg[29]_0 ,
    \bus_wide_gen.first_pad_reg ,
    ap_rst_n,
    p_1_in,
    AWREADY_Dummy,
    full_n_reg_0,
    full_n_reg_1,
    Q,
    \raddr_reg[1] ,
    \mOutPtr_reg[4] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \bus_wide_gen.data_gen[1].data_buf_reg[32] ,
    WREADY_Dummy,
    \bus_wide_gen.len_cnt_reg_0_sp_1 ,
    burst_valid,
    WVALID_Dummy,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    wdata_valid,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.len_cnt_reg ,
    \bus_wide_gen.ready_for_data ,
    \dout_reg[28]_0 ,
    \dout_reg[30]_1 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output [0:0]E;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[0] ;
  output \dout_reg[30]_0 ;
  output dout_vld_reg;
  output p_0_in;
  output push;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output [0:0]full_n_reg;
  output ap_rst_n_1;
  output [0:0]\dout_reg[29]_0 ;
  output \bus_wide_gen.first_pad_reg ;
  input ap_rst_n;
  input p_1_in;
  input AWREADY_Dummy;
  input full_n_reg_0;
  input full_n_reg_1;
  input [3:0]Q;
  input \raddr_reg[1] ;
  input [4:0]\mOutPtr_reg[4] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \bus_wide_gen.data_gen[1].data_buf_reg[32] ;
  input WREADY_Dummy;
  input \bus_wide_gen.len_cnt_reg_0_sp_1 ;
  input burst_valid;
  input WVALID_Dummy;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input wdata_valid;
  input \bus_wide_gen.first_pad_reg_0 ;
  input [28:0]\bus_wide_gen.len_cnt_reg ;
  input \bus_wide_gen.ready_for_data ;
  input [29:0]\dout_reg[28]_0 ;
  input [0:0]\dout_reg[30]_1 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_10_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_11_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_12_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_13_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_14_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_15_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_16_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_6_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_7_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf[63]_i_9_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[32] ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3_n_7 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_5 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_6 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_7 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_4 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_5 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_6 ;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_7 ;
  wire \bus_wide_gen.din ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.last_beat0 ;
  wire \bus_wide_gen.last_pad ;
  wire [28:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg_0_sn_1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.ready_for_data ;
  wire \dout[30]_i_10_n_4 ;
  wire \dout[30]_i_11_n_4 ;
  wire \dout[30]_i_12_n_4 ;
  wire \dout[30]_i_13_n_4 ;
  wire \dout[30]_i_14_n_4 ;
  wire \dout[30]_i_5_n_4 ;
  wire \dout[30]_i_6_n_4 ;
  wire \dout[30]_i_7_n_4 ;
  wire \dout[30]_i_8_n_4 ;
  wire \dout[30]_i_9_n_4 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire [29:0]\dout_reg[28]_0 ;
  wire [0:0]\dout_reg[29]_0 ;
  wire \dout_reg[30]_0 ;
  wire [0:0]\dout_reg[30]_1 ;
  wire \dout_reg_n_4_[0] ;
  wire \dout_reg_n_4_[10] ;
  wire \dout_reg_n_4_[11] ;
  wire \dout_reg_n_4_[12] ;
  wire \dout_reg_n_4_[13] ;
  wire \dout_reg_n_4_[14] ;
  wire \dout_reg_n_4_[15] ;
  wire \dout_reg_n_4_[16] ;
  wire \dout_reg_n_4_[17] ;
  wire \dout_reg_n_4_[18] ;
  wire \dout_reg_n_4_[19] ;
  wire \dout_reg_n_4_[1] ;
  wire \dout_reg_n_4_[20] ;
  wire \dout_reg_n_4_[21] ;
  wire \dout_reg_n_4_[22] ;
  wire \dout_reg_n_4_[23] ;
  wire \dout_reg_n_4_[24] ;
  wire \dout_reg_n_4_[25] ;
  wire \dout_reg_n_4_[26] ;
  wire \dout_reg_n_4_[27] ;
  wire \dout_reg_n_4_[28] ;
  wire \dout_reg_n_4_[2] ;
  wire \dout_reg_n_4_[3] ;
  wire \dout_reg_n_4_[4] ;
  wire \dout_reg_n_4_[5] ;
  wire \dout_reg_n_4_[6] ;
  wire \dout_reg_n_4_[7] ;
  wire \dout_reg_n_4_[8] ;
  wire \dout_reg_n_4_[9] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_10 ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_4 ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_5 ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_6 ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_7 ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_8 ;
  wire \mem_reg[14][0]_srl15_i_2__0_n_9 ;
  wire \mem_reg[14][0]_srl15_i_3__1_n_4 ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_i_1_n_10 ;
  wire \mem_reg[14][11]_srl15_i_1_n_11 ;
  wire \mem_reg[14][11]_srl15_i_1_n_4 ;
  wire \mem_reg[14][11]_srl15_i_1_n_5 ;
  wire \mem_reg[14][11]_srl15_i_1_n_6 ;
  wire \mem_reg[14][11]_srl15_i_1_n_7 ;
  wire \mem_reg[14][11]_srl15_i_1_n_8 ;
  wire \mem_reg[14][11]_srl15_i_1_n_9 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_i_1_n_10 ;
  wire \mem_reg[14][15]_srl15_i_1_n_11 ;
  wire \mem_reg[14][15]_srl15_i_1_n_4 ;
  wire \mem_reg[14][15]_srl15_i_1_n_5 ;
  wire \mem_reg[14][15]_srl15_i_1_n_6 ;
  wire \mem_reg[14][15]_srl15_i_1_n_7 ;
  wire \mem_reg[14][15]_srl15_i_1_n_8 ;
  wire \mem_reg[14][15]_srl15_i_1_n_9 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_i_1_n_10 ;
  wire \mem_reg[14][19]_srl15_i_1_n_11 ;
  wire \mem_reg[14][19]_srl15_i_1_n_4 ;
  wire \mem_reg[14][19]_srl15_i_1_n_5 ;
  wire \mem_reg[14][19]_srl15_i_1_n_6 ;
  wire \mem_reg[14][19]_srl15_i_1_n_7 ;
  wire \mem_reg[14][19]_srl15_i_1_n_8 ;
  wire \mem_reg[14][19]_srl15_i_1_n_9 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_i_1_n_10 ;
  wire \mem_reg[14][23]_srl15_i_1_n_11 ;
  wire \mem_reg[14][23]_srl15_i_1_n_4 ;
  wire \mem_reg[14][23]_srl15_i_1_n_5 ;
  wire \mem_reg[14][23]_srl15_i_1_n_6 ;
  wire \mem_reg[14][23]_srl15_i_1_n_7 ;
  wire \mem_reg[14][23]_srl15_i_1_n_8 ;
  wire \mem_reg[14][23]_srl15_i_1_n_9 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_i_1_n_10 ;
  wire \mem_reg[14][27]_srl15_i_1_n_11 ;
  wire \mem_reg[14][27]_srl15_i_1_n_7 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_i_1_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_i_1_n_10 ;
  wire \mem_reg[14][3]_srl15_i_1_n_11 ;
  wire \mem_reg[14][3]_srl15_i_1_n_4 ;
  wire \mem_reg[14][3]_srl15_i_1_n_5 ;
  wire \mem_reg[14][3]_srl15_i_1_n_6 ;
  wire \mem_reg[14][3]_srl15_i_1_n_7 ;
  wire \mem_reg[14][3]_srl15_i_1_n_8 ;
  wire \mem_reg[14][3]_srl15_i_1_n_9 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_i_1_n_10 ;
  wire \mem_reg[14][7]_srl15_i_1_n_11 ;
  wire \mem_reg[14][7]_srl15_i_1_n_4 ;
  wire \mem_reg[14][7]_srl15_i_1_n_5 ;
  wire \mem_reg[14][7]_srl15_i_1_n_6 ;
  wire \mem_reg[14][7]_srl15_i_1_n_7 ;
  wire \mem_reg[14][7]_srl15_i_1_n_8 ;
  wire \mem_reg[14][7]_srl15_i_1_n_9 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire p_0_in;
  wire p_12_in;
  wire p_1_in;
  wire p_1_in19_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[3]_i_3_n_4 ;
  wire \raddr_reg[1] ;
  wire wdata_valid;
  wire [3:2]\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_O_UNCONNECTED ;
  wire [0:0]\NLW_mem_reg[14][0]_srl15_i_2__0_O_UNCONNECTED ;
  wire [3:1]\NLW_mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mem_reg[14][27]_srl15_i_1_O_UNCONNECTED ;

  assign \bus_wide_gen.len_cnt_reg_0_sn_1  = \bus_wide_gen.len_cnt_reg_0_sp_1 ;
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_1 
       (.I0(\bus_wide_gen.din ),
        .I1(\bus_wide_gen.last_beat0 ),
        .I2(\bus_wide_gen.ready_for_data ),
        .I3(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .I4(ap_rst_n),
        .O(\dout_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_10 
       (.I0(\bus_wide_gen.len_cnt_reg [18]),
        .I1(\dout_reg_n_4_[18] ),
        .I2(\dout_reg_n_4_[20] ),
        .I3(\bus_wide_gen.len_cnt_reg [20]),
        .I4(\bus_wide_gen.len_cnt_reg [19]),
        .I5(\dout_reg_n_4_[19] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_11 
       (.I0(\bus_wide_gen.len_cnt_reg [15]),
        .I1(\dout_reg_n_4_[15] ),
        .I2(\dout_reg_n_4_[16] ),
        .I3(\bus_wide_gen.len_cnt_reg [16]),
        .I4(\bus_wide_gen.len_cnt_reg [17]),
        .I5(\dout_reg_n_4_[17] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_12 
       (.I0(\bus_wide_gen.len_cnt_reg [12]),
        .I1(\dout_reg_n_4_[12] ),
        .I2(\dout_reg_n_4_[14] ),
        .I3(\bus_wide_gen.len_cnt_reg [14]),
        .I4(\bus_wide_gen.len_cnt_reg [13]),
        .I5(\dout_reg_n_4_[13] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_13 
       (.I0(\bus_wide_gen.len_cnt_reg [9]),
        .I1(\dout_reg_n_4_[9] ),
        .I2(\dout_reg_n_4_[10] ),
        .I3(\bus_wide_gen.len_cnt_reg [10]),
        .I4(\bus_wide_gen.len_cnt_reg [11]),
        .I5(\dout_reg_n_4_[11] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_14 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\dout_reg_n_4_[6] ),
        .I2(\dout_reg_n_4_[8] ),
        .I3(\bus_wide_gen.len_cnt_reg [8]),
        .I4(\bus_wide_gen.len_cnt_reg [7]),
        .I5(\dout_reg_n_4_[7] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_15 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\dout_reg_n_4_[3] ),
        .I2(\dout_reg_n_4_[4] ),
        .I3(\bus_wide_gen.len_cnt_reg [4]),
        .I4(\bus_wide_gen.len_cnt_reg [5]),
        .I5(\dout_reg_n_4_[5] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_16 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\dout_reg_n_4_[0] ),
        .I2(\dout_reg_n_4_[2] ),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [1]),
        .I5(\dout_reg_n_4_[1] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'h50C0)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_4 
       (.I0(\dout_reg[30]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h9009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_6 
       (.I0(\dout_reg_n_4_[28] ),
        .I1(\bus_wide_gen.len_cnt_reg [28]),
        .I2(\bus_wide_gen.len_cnt_reg [27]),
        .I3(\dout_reg_n_4_[27] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg [24]),
        .I1(\dout_reg_n_4_[24] ),
        .I2(\dout_reg_n_4_[26] ),
        .I3(\bus_wide_gen.len_cnt_reg [26]),
        .I4(\bus_wide_gen.len_cnt_reg [25]),
        .I5(\dout_reg_n_4_[25] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \bus_wide_gen.data_gen[1].data_buf[63]_i_9 
       (.I0(\bus_wide_gen.len_cnt_reg [21]),
        .I1(\dout_reg_n_4_[21] ),
        .I2(\dout_reg_n_4_[22] ),
        .I3(\bus_wide_gen.len_cnt_reg [22]),
        .I4(\bus_wide_gen.len_cnt_reg [23]),
        .I5(\dout_reg_n_4_[23] ),
        .O(\bus_wide_gen.data_gen[1].data_buf[63]_i_9_n_4 ));
  CARRY4 \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3 
       (.CI(\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_4 ),
        .CO({\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3_CO_UNCONNECTED [3:2],\bus_wide_gen.last_beat0 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bus_wide_gen.data_gen[1].data_buf[63]_i_6_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_7_n_4 }));
  CARRY4 \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5 
       (.CI(\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_4 ),
        .CO({\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_4 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_5 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_6 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_5_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.data_gen[1].data_buf[63]_i_9_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_10_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_11_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_12_n_4 }));
  CARRY4 \bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8 
       (.CI(1'b0),
        .CO({\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_4 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_5 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_6 ,\bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bus_wide_gen.data_gen[1].data_buf_reg[63]_i_8_O_UNCONNECTED [3:0]),
        .S({\bus_wide_gen.data_gen[1].data_buf[63]_i_13_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_14_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_15_n_4 ,\bus_wide_gen.data_gen[1].data_buf[63]_i_16_n_4 }));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(dout_vld_reg),
        .I1(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .I2(\bus_wide_gen.ready_for_data ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .O(dout_vld_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.last_beat0 ),
        .I1(dout_vld_reg),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h8A00AAAA00000000)) 
    \bus_wide_gen.len_cnt[0]_i_2 
       (.I0(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .I1(WREADY_Dummy),
        .I2(\bus_wide_gen.len_cnt_reg_0_sn_1 ),
        .I3(burst_valid),
        .I4(WVALID_Dummy),
        .I5(\bus_wide_gen.last_pad ),
        .O(dout_vld_reg));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h50C0A000)) 
    \bus_wide_gen.len_cnt[0]_i_4 
       (.I0(\dout_reg[30]_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(wdata_valid),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(\dout[30]_i_5_n_4 ),
        .O(\bus_wide_gen.last_pad ));
  LUT6 #(
    .INIT(64'h8FFFFFFF80000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(\dout_reg[30]_0 ),
        .I2(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .I3(\bus_wide_gen.ready_for_data ),
        .I4(wdata_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4880000)) 
    \dout[30]_i_1 
       (.I0(\dout_reg[30]_0 ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(\dout[30]_i_5_n_4 ),
        .I4(\dout[30]_i_6_n_4 ),
        .I5(\dout[30]_i_7_n_4 ),
        .O(pop));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dout[30]_i_10 
       (.I0(\bus_wide_gen.len_cnt_reg [27]),
        .I1(\bus_wide_gen.len_cnt_reg [22]),
        .I2(\bus_wide_gen.len_cnt_reg [24]),
        .I3(\bus_wide_gen.len_cnt_reg [25]),
        .O(\dout[30]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dout[30]_i_11 
       (.I0(\bus_wide_gen.len_cnt_reg [17]),
        .I1(\bus_wide_gen.len_cnt_reg [28]),
        .I2(\bus_wide_gen.len_cnt_reg [26]),
        .I3(\bus_wide_gen.len_cnt_reg [19]),
        .I4(\bus_wide_gen.len_cnt_reg [16]),
        .O(\dout[30]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[30]_i_12 
       (.I0(\bus_wide_gen.len_cnt_reg [6]),
        .I1(\bus_wide_gen.len_cnt_reg [5]),
        .I2(\bus_wide_gen.len_cnt_reg [4]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(\dout[30]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \dout[30]_i_13 
       (.I0(\bus_wide_gen.len_cnt_reg [10]),
        .I1(\bus_wide_gen.len_cnt_reg [9]),
        .I2(\bus_wide_gen.len_cnt_reg [8]),
        .I3(\bus_wide_gen.len_cnt_reg [7]),
        .O(\dout[30]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dout[30]_i_14 
       (.I0(\bus_wide_gen.len_cnt_reg [11]),
        .I1(\bus_wide_gen.len_cnt_reg [12]),
        .I2(\bus_wide_gen.len_cnt_reg [13]),
        .I3(\bus_wide_gen.len_cnt_reg [14]),
        .I4(\bus_wide_gen.len_cnt_reg [15]),
        .I5(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .O(\dout[30]_i_14_n_4 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \dout[30]_i_2 
       (.I0(p_1_in19_in),
        .I1(\dout[30]_i_8_n_4 ),
        .I2(\dout[30]_i_9_n_4 ),
        .O(\dout_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \dout[30]_i_5 
       (.I0(\bus_wide_gen.last_beat0 ),
        .I1(\bus_wide_gen.din ),
        .I2(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .O(\dout[30]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h8808880808088808)) 
    \dout[30]_i_6 
       (.I0(\bus_wide_gen.last_beat0 ),
        .I1(\raddr_reg[1] ),
        .I2(WVALID_Dummy),
        .I3(burst_valid),
        .I4(\bus_wide_gen.len_cnt_reg_0_sn_1 ),
        .I5(WREADY_Dummy),
        .O(\dout[30]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout[30]_i_7 
       (.I0(\raddr_reg[1] ),
        .I1(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .O(\dout[30]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dout[30]_i_8 
       (.I0(\dout[30]_i_10_n_4 ),
        .I1(\bus_wide_gen.len_cnt_reg [21]),
        .I2(\bus_wide_gen.len_cnt_reg [18]),
        .I3(\bus_wide_gen.len_cnt_reg [23]),
        .I4(\bus_wide_gen.len_cnt_reg [20]),
        .I5(\dout[30]_i_11_n_4 ),
        .O(\dout[30]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \dout[30]_i_9 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\dout[30]_i_12_n_4 ),
        .I4(\dout[30]_i_13_n_4 ),
        .I5(\dout[30]_i_14_n_4 ),
        .O(\dout[30]_i_9_n_4 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[0] ),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[10] ),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[11] ),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[12] ),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[13] ),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[14] ),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[15] ),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[16] ),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[17] ),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[18] ),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[19] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[1] ),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[20] ),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[21] ),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[22] ),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[23] ),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[24] ),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[25] ),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[26] ),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[27] ),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[28] ),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\bus_wide_gen.din ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[2] ),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(p_1_in19_in),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[5] ),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[6] ),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[7] ),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[8] ),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hF7F0)) 
    dout_vld_i_1
       (.I0(\bus_wide_gen.last_beat0 ),
        .I1(dout_vld_reg),
        .I2(pop),
        .I3(\bus_wide_gen.data_gen[1].data_buf_reg[32] ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFFF5555)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(AWREADY_Dummy),
        .I3(full_n_reg_0),
        .I4(full_n_reg_1),
        .I5(pop),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__1 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[4]_i_3 
       (.I0(AWREADY_Dummy),
        .I1(full_n_reg_0),
        .I2(full_n_reg_1),
        .I3(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__0_n_10 ),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_0),
        .I2(AWREADY_Dummy),
        .O(push));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][0]_srl15_i_2__0 
       (.CI(1'b0),
        .CO({\mem_reg[14][0]_srl15_i_2__0_n_4 ,\mem_reg[14][0]_srl15_i_2__0_n_5 ,\mem_reg[14][0]_srl15_i_2__0_n_6 ,\mem_reg[14][0]_srl15_i_2__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\dout_reg[28]_0 [0]}),
        .O({\mem_reg[14][0]_srl15_i_2__0_n_8 ,\mem_reg[14][0]_srl15_i_2__0_n_9 ,\mem_reg[14][0]_srl15_i_2__0_n_10 ,\NLW_mem_reg[14][0]_srl15_i_2__0_O_UNCONNECTED [0]}),
        .S({\dout_reg[28]_0 [3:1],\mem_reg[14][0]_srl15_i_3__1_n_4 }));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_3__1 
       (.I0(\dout_reg[28]_0 [0]),
        .I1(\dout_reg[30]_1 ),
        .O(\mem_reg[14][0]_srl15_i_3__1_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][11]_srl15_i_1 
       (.CI(\mem_reg[14][7]_srl15_i_1_n_4 ),
        .CO({\mem_reg[14][11]_srl15_i_1_n_4 ,\mem_reg[14][11]_srl15_i_1_n_5 ,\mem_reg[14][11]_srl15_i_1_n_6 ,\mem_reg[14][11]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][11]_srl15_i_1_n_8 ,\mem_reg[14][11]_srl15_i_1_n_9 ,\mem_reg[14][11]_srl15_i_1_n_10 ,\mem_reg[14][11]_srl15_i_1_n_11 }),
        .S(\dout_reg[28]_0 [15:12]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][11]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][15]_srl15_i_1 
       (.CI(\mem_reg[14][11]_srl15_i_1_n_4 ),
        .CO({\mem_reg[14][15]_srl15_i_1_n_4 ,\mem_reg[14][15]_srl15_i_1_n_5 ,\mem_reg[14][15]_srl15_i_1_n_6 ,\mem_reg[14][15]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][15]_srl15_i_1_n_8 ,\mem_reg[14][15]_srl15_i_1_n_9 ,\mem_reg[14][15]_srl15_i_1_n_10 ,\mem_reg[14][15]_srl15_i_1_n_11 }),
        .S(\dout_reg[28]_0 [19:16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][15]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][19]_srl15_i_1 
       (.CI(\mem_reg[14][15]_srl15_i_1_n_4 ),
        .CO({\mem_reg[14][19]_srl15_i_1_n_4 ,\mem_reg[14][19]_srl15_i_1_n_5 ,\mem_reg[14][19]_srl15_i_1_n_6 ,\mem_reg[14][19]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][19]_srl15_i_1_n_8 ,\mem_reg[14][19]_srl15_i_1_n_9 ,\mem_reg[14][19]_srl15_i_1_n_10 ,\mem_reg[14][19]_srl15_i_1_n_11 }),
        .S(\dout_reg[28]_0 [23:20]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__0_n_9 ),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][19]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][23]_srl15_i_1 
       (.CI(\mem_reg[14][19]_srl15_i_1_n_4 ),
        .CO({\mem_reg[14][23]_srl15_i_1_n_4 ,\mem_reg[14][23]_srl15_i_1_n_5 ,\mem_reg[14][23]_srl15_i_1_n_6 ,\mem_reg[14][23]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][23]_srl15_i_1_n_8 ,\mem_reg[14][23]_srl15_i_1_n_9 ,\mem_reg[14][23]_srl15_i_1_n_10 ,\mem_reg[14][23]_srl15_i_1_n_11 }),
        .S(\dout_reg[28]_0 [27:24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][23]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][27]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][27]_srl15_i_1 
       (.CI(\mem_reg[14][23]_srl15_i_1_n_4 ),
        .CO({\NLW_mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED [3:1],\mem_reg[14][27]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_mem_reg[14][27]_srl15_i_1_O_UNCONNECTED [3:2],\mem_reg[14][27]_srl15_i_1_n_10 ,\mem_reg[14][27]_srl15_i_1_n_11 }),
        .S({1'b0,1'b0,\dout_reg[28]_0 [29:28]}));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][27]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][29]_srl15_i_1_n_4 ),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mem_reg[14][29]_srl15_i_1 
       (.I0(\dout_reg[30]_1 ),
        .I1(\dout_reg[28]_0 [0]),
        .O(\mem_reg[14][29]_srl15_i_1_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][0]_srl15_i_2__0_n_8 ),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[30]_1 ),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][3]_srl15_i_1 
       (.CI(\mem_reg[14][0]_srl15_i_2__0_n_4 ),
        .CO({\mem_reg[14][3]_srl15_i_1_n_4 ,\mem_reg[14][3]_srl15_i_1_n_5 ,\mem_reg[14][3]_srl15_i_1_n_6 ,\mem_reg[14][3]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][3]_srl15_i_1_n_8 ,\mem_reg[14][3]_srl15_i_1_n_9 ,\mem_reg[14][3]_srl15_i_1_n_10 ,\mem_reg[14][3]_srl15_i_1_n_11 }),
        .S(\dout_reg[28]_0 [7:4]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][3]_srl15_i_1_n_8 ),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_11 ),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[14][7]_srl15_i_1 
       (.CI(\mem_reg[14][3]_srl15_i_1_n_4 ),
        .CO({\mem_reg[14][7]_srl15_i_1_n_4 ,\mem_reg[14][7]_srl15_i_1_n_5 ,\mem_reg[14][7]_srl15_i_1_n_6 ,\mem_reg[14][7]_srl15_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\mem_reg[14][7]_srl15_i_1_n_8 ,\mem_reg[14][7]_srl15_i_1_n_9 ,\mem_reg[14][7]_srl15_i_1_n_10 ,\mem_reg[14][7]_srl15_i_1_n_11 }),
        .S(\dout_reg[28]_0 [11:8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_10 ),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[14][7]_srl15_i_1_n_9 ),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\raddr_reg[1] ),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1 
       (.I0(Q[2]),
        .I1(\raddr_reg[1] ),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3_n_4 ),
        .I3(p_8_in),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2 
       (.I0(Q[3]),
        .I1(\raddr_reg[1] ),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \raddr[3]_i_3 
       (.I0(pop),
        .I1(full_n_reg_1),
        .I2(full_n_reg_0),
        .I3(AWREADY_Dummy),
        .I4(\raddr_reg[1] ),
        .O(\raddr[3]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \raddr[3]_i_4 
       (.I0(pop),
        .I1(AWREADY_Dummy),
        .I2(full_n_reg_0),
        .I3(full_n_reg_1),
        .O(p_8_in));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized0
   (valid_length,
    D,
    sel,
    \dout_reg[95]_0 ,
    \dout_reg[61]_0 ,
    \dout_reg[95]_1 ,
    AWREADY_Dummy,
    \dout_reg[95]_2 ,
    \dout_reg[95]_3 ,
    wrsp_ready,
    \dout_reg[95]_4 ,
    \dout_reg[61]_1 ,
    Q,
    gmem_AWREADY,
    \dout_reg[95]_5 ,
    E,
    \dout_reg[95]_6 ,
    \dout_reg[95]_7 ,
    ap_clk,
    SR);
  output valid_length;
  output [29:0]D;
  output sel;
  output \dout_reg[95]_0 ;
  output [61:0]\dout_reg[61]_0 ;
  input \dout_reg[95]_1 ;
  input AWREADY_Dummy;
  input \dout_reg[95]_2 ;
  input \dout_reg[95]_3 ;
  input wrsp_ready;
  input \dout_reg[95]_4 ;
  input [61:0]\dout_reg[61]_1 ;
  input [0:0]Q;
  input gmem_AWREADY;
  input [31:0]\dout_reg[95]_5 ;
  input [0:0]E;
  input \dout_reg[95]_6 ;
  input \dout_reg[95]_7 ;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [29:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire \dout_reg[95]_2 ;
  wire \dout_reg[95]_3 ;
  wire \dout_reg[95]_4 ;
  wire [31:0]\dout_reg[95]_5 ;
  wire \dout_reg[95]_6 ;
  wire \dout_reg[95]_7 ;
  wire [61:0]gmem_AWADDR;
  wire [31:0]gmem_AWLEN;
  wire gmem_AWREADY;
  wire \mem_reg[14][0]_srl15_i_10_n_4 ;
  wire \mem_reg[14][0]_srl15_i_4_n_4 ;
  wire \mem_reg[14][0]_srl15_i_5_n_4 ;
  wire \mem_reg[14][0]_srl15_i_6_n_4 ;
  wire \mem_reg[14][0]_srl15_i_7_n_4 ;
  wire \mem_reg[14][0]_srl15_i_8_n_4 ;
  wire \mem_reg[14][0]_srl15_i_9_n_4 ;
  wire \mem_reg[3][0]_srl4_n_4 ;
  wire \mem_reg[3][10]_srl4_n_4 ;
  wire \mem_reg[3][11]_srl4_n_4 ;
  wire \mem_reg[3][12]_srl4_n_4 ;
  wire \mem_reg[3][13]_srl4_n_4 ;
  wire \mem_reg[3][14]_srl4_n_4 ;
  wire \mem_reg[3][15]_srl4_n_4 ;
  wire \mem_reg[3][16]_srl4_n_4 ;
  wire \mem_reg[3][17]_srl4_n_4 ;
  wire \mem_reg[3][18]_srl4_n_4 ;
  wire \mem_reg[3][19]_srl4_n_4 ;
  wire \mem_reg[3][1]_srl4_n_4 ;
  wire \mem_reg[3][20]_srl4_n_4 ;
  wire \mem_reg[3][21]_srl4_n_4 ;
  wire \mem_reg[3][22]_srl4_n_4 ;
  wire \mem_reg[3][23]_srl4_n_4 ;
  wire \mem_reg[3][24]_srl4_n_4 ;
  wire \mem_reg[3][25]_srl4_n_4 ;
  wire \mem_reg[3][26]_srl4_n_4 ;
  wire \mem_reg[3][27]_srl4_n_4 ;
  wire \mem_reg[3][28]_srl4_n_4 ;
  wire \mem_reg[3][29]_srl4_n_4 ;
  wire \mem_reg[3][2]_srl4_n_4 ;
  wire \mem_reg[3][30]_srl4_n_4 ;
  wire \mem_reg[3][31]_srl4_n_4 ;
  wire \mem_reg[3][32]_srl4_n_4 ;
  wire \mem_reg[3][33]_srl4_n_4 ;
  wire \mem_reg[3][34]_srl4_n_4 ;
  wire \mem_reg[3][35]_srl4_n_4 ;
  wire \mem_reg[3][36]_srl4_n_4 ;
  wire \mem_reg[3][37]_srl4_n_4 ;
  wire \mem_reg[3][38]_srl4_n_4 ;
  wire \mem_reg[3][39]_srl4_n_4 ;
  wire \mem_reg[3][3]_srl4_n_4 ;
  wire \mem_reg[3][40]_srl4_n_4 ;
  wire \mem_reg[3][41]_srl4_n_4 ;
  wire \mem_reg[3][42]_srl4_n_4 ;
  wire \mem_reg[3][43]_srl4_n_4 ;
  wire \mem_reg[3][44]_srl4_n_4 ;
  wire \mem_reg[3][45]_srl4_n_4 ;
  wire \mem_reg[3][46]_srl4_n_4 ;
  wire \mem_reg[3][47]_srl4_n_4 ;
  wire \mem_reg[3][48]_srl4_n_4 ;
  wire \mem_reg[3][49]_srl4_n_4 ;
  wire \mem_reg[3][4]_srl4_n_4 ;
  wire \mem_reg[3][50]_srl4_n_4 ;
  wire \mem_reg[3][51]_srl4_n_4 ;
  wire \mem_reg[3][52]_srl4_n_4 ;
  wire \mem_reg[3][53]_srl4_n_4 ;
  wire \mem_reg[3][54]_srl4_n_4 ;
  wire \mem_reg[3][55]_srl4_n_4 ;
  wire \mem_reg[3][56]_srl4_n_4 ;
  wire \mem_reg[3][57]_srl4_n_4 ;
  wire \mem_reg[3][58]_srl4_n_4 ;
  wire \mem_reg[3][59]_srl4_n_4 ;
  wire \mem_reg[3][5]_srl4_n_4 ;
  wire \mem_reg[3][60]_srl4_n_4 ;
  wire \mem_reg[3][61]_srl4_n_4 ;
  wire \mem_reg[3][64]_srl4_n_4 ;
  wire \mem_reg[3][65]_srl4_n_4 ;
  wire \mem_reg[3][66]_srl4_n_4 ;
  wire \mem_reg[3][67]_srl4_n_4 ;
  wire \mem_reg[3][68]_srl4_n_4 ;
  wire \mem_reg[3][69]_srl4_n_4 ;
  wire \mem_reg[3][6]_srl4_n_4 ;
  wire \mem_reg[3][70]_srl4_n_4 ;
  wire \mem_reg[3][71]_srl4_n_4 ;
  wire \mem_reg[3][72]_srl4_n_4 ;
  wire \mem_reg[3][73]_srl4_n_4 ;
  wire \mem_reg[3][74]_srl4_n_4 ;
  wire \mem_reg[3][75]_srl4_n_4 ;
  wire \mem_reg[3][76]_srl4_n_4 ;
  wire \mem_reg[3][77]_srl4_n_4 ;
  wire \mem_reg[3][78]_srl4_n_4 ;
  wire \mem_reg[3][79]_srl4_n_4 ;
  wire \mem_reg[3][7]_srl4_n_4 ;
  wire \mem_reg[3][80]_srl4_n_4 ;
  wire \mem_reg[3][81]_srl4_n_4 ;
  wire \mem_reg[3][82]_srl4_n_4 ;
  wire \mem_reg[3][83]_srl4_n_4 ;
  wire \mem_reg[3][84]_srl4_n_4 ;
  wire \mem_reg[3][85]_srl4_n_4 ;
  wire \mem_reg[3][86]_srl4_n_4 ;
  wire \mem_reg[3][87]_srl4_n_4 ;
  wire \mem_reg[3][88]_srl4_n_4 ;
  wire \mem_reg[3][89]_srl4_n_4 ;
  wire \mem_reg[3][8]_srl4_n_4 ;
  wire \mem_reg[3][90]_srl4_n_4 ;
  wire \mem_reg[3][91]_srl4_n_4 ;
  wire \mem_reg[3][92]_srl4_n_4 ;
  wire \mem_reg[3][93]_srl4_n_4 ;
  wire \mem_reg[3][94]_srl4_n_4 ;
  wire \mem_reg[3][95]_srl4_n_4 ;
  wire \mem_reg[3][9]_srl4_n_4 ;
  wire pop;
  wire sel;
  wire \tmp_len[12]_i_2_n_4 ;
  wire \tmp_len[12]_i_3_n_4 ;
  wire \tmp_len[12]_i_4_n_4 ;
  wire \tmp_len[12]_i_5_n_4 ;
  wire \tmp_len[16]_i_2_n_4 ;
  wire \tmp_len[16]_i_3_n_4 ;
  wire \tmp_len[16]_i_4_n_4 ;
  wire \tmp_len[16]_i_5_n_4 ;
  wire \tmp_len[20]_i_2_n_4 ;
  wire \tmp_len[20]_i_3_n_4 ;
  wire \tmp_len[20]_i_4_n_4 ;
  wire \tmp_len[20]_i_5_n_4 ;
  wire \tmp_len[24]_i_2_n_4 ;
  wire \tmp_len[24]_i_3_n_4 ;
  wire \tmp_len[24]_i_4_n_4 ;
  wire \tmp_len[24]_i_5_n_4 ;
  wire \tmp_len[28]_i_2_n_4 ;
  wire \tmp_len[28]_i_3_n_4 ;
  wire \tmp_len[28]_i_4_n_4 ;
  wire \tmp_len[28]_i_5_n_4 ;
  wire \tmp_len[31]_i_2_n_4 ;
  wire \tmp_len[31]_i_3_n_4 ;
  wire \tmp_len[31]_i_4_n_4 ;
  wire \tmp_len[4]_i_2_n_4 ;
  wire \tmp_len[4]_i_3_n_4 ;
  wire \tmp_len[4]_i_4_n_4 ;
  wire \tmp_len[8]_i_2_n_4 ;
  wire \tmp_len[8]_i_3_n_4 ;
  wire \tmp_len[8]_i_4_n_4 ;
  wire \tmp_len[8]_i_5_n_4 ;
  wire \tmp_len_reg[12]_i_1_n_4 ;
  wire \tmp_len_reg[12]_i_1_n_5 ;
  wire \tmp_len_reg[12]_i_1_n_6 ;
  wire \tmp_len_reg[12]_i_1_n_7 ;
  wire \tmp_len_reg[16]_i_1_n_4 ;
  wire \tmp_len_reg[16]_i_1_n_5 ;
  wire \tmp_len_reg[16]_i_1_n_6 ;
  wire \tmp_len_reg[16]_i_1_n_7 ;
  wire \tmp_len_reg[20]_i_1_n_4 ;
  wire \tmp_len_reg[20]_i_1_n_5 ;
  wire \tmp_len_reg[20]_i_1_n_6 ;
  wire \tmp_len_reg[20]_i_1_n_7 ;
  wire \tmp_len_reg[24]_i_1_n_4 ;
  wire \tmp_len_reg[24]_i_1_n_5 ;
  wire \tmp_len_reg[24]_i_1_n_6 ;
  wire \tmp_len_reg[24]_i_1_n_7 ;
  wire \tmp_len_reg[28]_i_1_n_4 ;
  wire \tmp_len_reg[28]_i_1_n_5 ;
  wire \tmp_len_reg[28]_i_1_n_6 ;
  wire \tmp_len_reg[28]_i_1_n_7 ;
  wire \tmp_len_reg[31]_i_1_n_6 ;
  wire \tmp_len_reg[31]_i_1_n_7 ;
  wire \tmp_len_reg[4]_i_1_n_4 ;
  wire \tmp_len_reg[4]_i_1_n_5 ;
  wire \tmp_len_reg[4]_i_1_n_6 ;
  wire \tmp_len_reg[4]_i_1_n_7 ;
  wire \tmp_len_reg[8]_i_1_n_4 ;
  wire \tmp_len_reg[8]_i_1_n_5 ;
  wire \tmp_len_reg[8]_i_1_n_6 ;
  wire \tmp_len_reg[8]_i_1_n_7 ;
  wire valid_length;
  wire valid_length021_in;
  wire [31:0]wreq_len;
  wire wrsp_ready;
  wire [3:2]\NLW_tmp_len_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_len_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_len_reg[4]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[95]_i_1 
       (.I0(\dout_reg[95]_1 ),
        .I1(AWREADY_Dummy),
        .I2(\dout_reg[95]_2 ),
        .I3(\dout_reg[95]_3 ),
        .I4(wrsp_ready),
        .I5(\dout_reg[95]_4 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_4 ),
        .Q(wreq_len[0]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][65]_srl4_n_4 ),
        .Q(wreq_len[1]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][66]_srl4_n_4 ),
        .Q(wreq_len[2]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_4 ),
        .Q(wreq_len[3]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_4 ),
        .Q(wreq_len[4]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_4 ),
        .Q(wreq_len[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_4 ),
        .Q(wreq_len[6]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][71]_srl4_n_4 ),
        .Q(wreq_len[7]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][72]_srl4_n_4 ),
        .Q(wreq_len[8]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][73]_srl4_n_4 ),
        .Q(wreq_len[9]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][74]_srl4_n_4 ),
        .Q(wreq_len[10]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][75]_srl4_n_4 ),
        .Q(wreq_len[11]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][76]_srl4_n_4 ),
        .Q(wreq_len[12]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][77]_srl4_n_4 ),
        .Q(wreq_len[13]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][78]_srl4_n_4 ),
        .Q(wreq_len[14]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][79]_srl4_n_4 ),
        .Q(wreq_len[15]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][80]_srl4_n_4 ),
        .Q(wreq_len[16]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][81]_srl4_n_4 ),
        .Q(wreq_len[17]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][82]_srl4_n_4 ),
        .Q(wreq_len[18]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][83]_srl4_n_4 ),
        .Q(wreq_len[19]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][84]_srl4_n_4 ),
        .Q(wreq_len[20]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][85]_srl4_n_4 ),
        .Q(wreq_len[21]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][86]_srl4_n_4 ),
        .Q(wreq_len[22]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][87]_srl4_n_4 ),
        .Q(wreq_len[23]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][88]_srl4_n_4 ),
        .Q(wreq_len[24]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][89]_srl4_n_4 ),
        .Q(wreq_len[25]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][90]_srl4_n_4 ),
        .Q(wreq_len[26]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][91]_srl4_n_4 ),
        .Q(wreq_len[27]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][92]_srl4_n_4 ),
        .Q(wreq_len[28]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][93]_srl4_n_4 ),
        .Q(wreq_len[29]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][94]_srl4_n_4 ),
        .Q(wreq_len[30]),
        .R(SR));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][95]_srl4_n_4 ),
        .Q(wreq_len[31]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_4 ),
        .Q(\dout_reg[61]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_10 
       (.I0(wreq_len[20]),
        .I1(wreq_len[21]),
        .I2(wreq_len[22]),
        .I3(wreq_len[23]),
        .O(\mem_reg[14][0]_srl15_i_10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(valid_length021_in),
        .I1(wreq_len[31]),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_4 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_4 ),
        .I2(wreq_len[6]),
        .I3(wreq_len[7]),
        .I4(wreq_len[8]),
        .I5(wreq_len[9]),
        .O(valid_length021_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_6_n_4 ),
        .I1(wreq_len[5]),
        .I2(wreq_len[4]),
        .I3(wreq_len[3]),
        .I4(wreq_len[2]),
        .O(\mem_reg[14][0]_srl15_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(wreq_len[14]),
        .I1(wreq_len[15]),
        .I2(\mem_reg[14][0]_srl15_i_7_n_4 ),
        .I3(\mem_reg[14][0]_srl15_i_8_n_4 ),
        .I4(\mem_reg[14][0]_srl15_i_9_n_4 ),
        .I5(\mem_reg[14][0]_srl15_i_10_n_4 ),
        .O(\mem_reg[14][0]_srl15_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(wreq_len[13]),
        .I1(wreq_len[12]),
        .I2(wreq_len[11]),
        .I3(wreq_len[10]),
        .I4(wreq_len[0]),
        .I5(wreq_len[1]),
        .O(\mem_reg[14][0]_srl15_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(wreq_len[24]),
        .I1(wreq_len[25]),
        .I2(wreq_len[26]),
        .I3(wreq_len[27]),
        .O(\mem_reg[14][0]_srl15_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(wreq_len[28]),
        .I1(wreq_len[29]),
        .I2(wreq_len[31]),
        .I3(wreq_len[30]),
        .O(\mem_reg[14][0]_srl15_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_9 
       (.I0(wreq_len[16]),
        .I1(wreq_len[17]),
        .I2(wreq_len[18]),
        .I3(wreq_len[19]),
        .O(\mem_reg[14][0]_srl15_i_9_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[0]),
        .Q(\mem_reg[3][0]_srl4_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[3][0]_srl4_i_1__0 
       (.I0(gmem_AWREADY),
        .I1(Q),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][0]_srl4_i_2 
       (.I0(\dout_reg[61]_1 [0]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[10]),
        .Q(\mem_reg[3][10]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][10]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [10]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[10]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[11]),
        .Q(\mem_reg[3][11]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][11]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [11]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[11]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[12]),
        .Q(\mem_reg[3][12]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][12]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [12]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[12]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[13]),
        .Q(\mem_reg[3][13]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][13]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [13]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[13]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[14]),
        .Q(\mem_reg[3][14]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][14]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [14]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[14]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[15]),
        .Q(\mem_reg[3][15]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][15]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [15]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[15]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[16]),
        .Q(\mem_reg[3][16]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][16]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [16]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[17]),
        .Q(\mem_reg[3][17]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][17]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [17]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[17]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[18]),
        .Q(\mem_reg[3][18]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][18]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [18]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[18]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[19]),
        .Q(\mem_reg[3][19]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][19]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [19]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[19]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[1]),
        .Q(\mem_reg[3][1]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][1]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [1]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[20]),
        .Q(\mem_reg[3][20]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][20]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [20]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[20]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[21]),
        .Q(\mem_reg[3][21]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][21]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [21]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[21]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[22]),
        .Q(\mem_reg[3][22]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][22]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [22]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[22]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[23]),
        .Q(\mem_reg[3][23]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][23]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [23]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[23]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[24]),
        .Q(\mem_reg[3][24]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][24]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [24]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[25]),
        .Q(\mem_reg[3][25]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][25]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [25]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[25]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[26]),
        .Q(\mem_reg[3][26]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][26]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [26]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[26]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[27]),
        .Q(\mem_reg[3][27]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][27]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [27]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[27]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[28]),
        .Q(\mem_reg[3][28]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][28]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [28]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[28]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[29]),
        .Q(\mem_reg[3][29]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][29]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [29]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[29]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[2]),
        .Q(\mem_reg[3][2]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][2]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [2]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[30]),
        .Q(\mem_reg[3][30]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][30]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [30]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[30]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[31]),
        .Q(\mem_reg[3][31]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][31]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [31]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[31]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[32]),
        .Q(\mem_reg[3][32]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][32]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [32]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[32]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[33]),
        .Q(\mem_reg[3][33]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][33]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [33]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[33]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[34]),
        .Q(\mem_reg[3][34]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][34]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [34]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[34]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[35]),
        .Q(\mem_reg[3][35]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][35]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [35]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[35]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[36]),
        .Q(\mem_reg[3][36]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][36]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [36]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[36]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[37]),
        .Q(\mem_reg[3][37]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][37]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [37]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[37]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[38]),
        .Q(\mem_reg[3][38]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][38]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [38]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[38]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[39]),
        .Q(\mem_reg[3][39]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][39]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [39]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[39]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[3]),
        .Q(\mem_reg[3][3]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][3]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [3]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[3]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[40]),
        .Q(\mem_reg[3][40]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][40]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [40]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[40]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[41]),
        .Q(\mem_reg[3][41]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][41]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [41]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[41]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[42]),
        .Q(\mem_reg[3][42]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][42]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [42]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[42]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[43]),
        .Q(\mem_reg[3][43]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][43]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [43]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[43]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[44]),
        .Q(\mem_reg[3][44]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][44]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [44]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[44]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[45]),
        .Q(\mem_reg[3][45]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][45]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [45]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[45]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[46]),
        .Q(\mem_reg[3][46]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][46]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [46]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[46]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[47]),
        .Q(\mem_reg[3][47]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][47]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [47]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[47]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[48]),
        .Q(\mem_reg[3][48]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][48]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [48]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[48]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[49]),
        .Q(\mem_reg[3][49]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][49]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [49]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[49]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[4]),
        .Q(\mem_reg[3][4]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][4]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [4]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[4]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[50]),
        .Q(\mem_reg[3][50]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][50]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [50]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[50]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[51]),
        .Q(\mem_reg[3][51]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][51]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [51]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[51]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[52]),
        .Q(\mem_reg[3][52]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][52]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [52]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[52]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[53]),
        .Q(\mem_reg[3][53]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][53]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [53]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[53]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[54]),
        .Q(\mem_reg[3][54]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][54]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [54]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[54]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[55]),
        .Q(\mem_reg[3][55]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][55]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [55]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[55]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[56]),
        .Q(\mem_reg[3][56]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][56]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [56]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[56]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[57]),
        .Q(\mem_reg[3][57]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][57]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [57]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[57]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[58]),
        .Q(\mem_reg[3][58]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][58]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [58]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[58]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[59]),
        .Q(\mem_reg[3][59]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][59]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [59]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[59]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[5]),
        .Q(\mem_reg[3][5]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][5]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [5]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[60]),
        .Q(\mem_reg[3][60]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][60]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [60]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[60]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[61]),
        .Q(\mem_reg[3][61]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][61]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [61]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[61]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[0]),
        .Q(\mem_reg[3][64]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][64]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [0]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][65]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[1]),
        .Q(\mem_reg[3][65]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][65]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [1]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][66]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[2]),
        .Q(\mem_reg[3][66]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][66]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [2]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[3]),
        .Q(\mem_reg[3][67]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][67]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [3]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[3]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[4]),
        .Q(\mem_reg[3][68]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][68]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [4]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[4]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[5]),
        .Q(\mem_reg[3][69]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][69]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [5]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[6]),
        .Q(\mem_reg[3][6]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][6]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [6]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[6]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[6]),
        .Q(\mem_reg[3][70]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][70]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [6]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[6]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][71]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[7]),
        .Q(\mem_reg[3][71]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][71]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [7]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[7]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][72]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[8]),
        .Q(\mem_reg[3][72]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][72]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [8]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][73]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[9]),
        .Q(\mem_reg[3][73]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][73]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [9]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[9]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][74]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[10]),
        .Q(\mem_reg[3][74]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][74]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [10]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[10]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][75]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[11]),
        .Q(\mem_reg[3][75]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][75]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [11]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[11]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][76]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[12]),
        .Q(\mem_reg[3][76]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][76]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [12]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[12]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][77]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[13]),
        .Q(\mem_reg[3][77]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][77]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [13]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[13]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][78]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[14]),
        .Q(\mem_reg[3][78]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][78]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [14]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[14]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][79]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[15]),
        .Q(\mem_reg[3][79]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][79]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [15]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[15]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[7]),
        .Q(\mem_reg[3][7]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][7]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [7]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[7]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][80]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[16]),
        .Q(\mem_reg[3][80]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][80]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [16]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][81]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[17]),
        .Q(\mem_reg[3][81]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][81]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [17]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[17]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][82]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[18]),
        .Q(\mem_reg[3][82]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][82]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [18]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[18]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][83]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[19]),
        .Q(\mem_reg[3][83]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][83]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [19]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[19]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][84]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[20]),
        .Q(\mem_reg[3][84]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][84]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [20]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[20]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][85]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[21]),
        .Q(\mem_reg[3][85]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][85]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [21]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[21]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][86]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[22]),
        .Q(\mem_reg[3][86]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][86]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [22]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[22]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][87]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[23]),
        .Q(\mem_reg[3][87]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][87]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [23]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[23]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][88]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[24]),
        .Q(\mem_reg[3][88]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][88]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [24]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][89]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[25]),
        .Q(\mem_reg[3][89]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][89]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [25]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[25]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[8]),
        .Q(\mem_reg[3][8]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][8]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [8]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][90]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[26]),
        .Q(\mem_reg[3][90]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][90]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [26]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[26]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][91]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[27]),
        .Q(\mem_reg[3][91]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][91]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [27]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[27]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][92]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[28]),
        .Q(\mem_reg[3][92]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][92]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [28]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[28]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][93]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[29]),
        .Q(\mem_reg[3][93]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][93]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [29]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[29]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][94]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[30]),
        .Q(\mem_reg[3][94]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][94]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [30]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[30]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][95]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWLEN[31]),
        .Q(\mem_reg[3][95]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][95]_srl4_i_1 
       (.I0(\dout_reg[95]_5 [31]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWLEN[31]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[95]_6 ),
        .A1(\dout_reg[95]_7 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(gmem_AWADDR[9]),
        .Q(\mem_reg[3][9]_srl4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[3][9]_srl4_i_1 
       (.I0(\dout_reg[61]_1 [9]),
        .I1(Q),
        .I2(gmem_AWREADY),
        .O(gmem_AWADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_2 
       (.I0(wreq_len[10]),
        .O(\tmp_len[12]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_3 
       (.I0(wreq_len[9]),
        .O(\tmp_len[12]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_4 
       (.I0(wreq_len[8]),
        .O(\tmp_len[12]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_5 
       (.I0(wreq_len[7]),
        .O(\tmp_len[12]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_2 
       (.I0(wreq_len[14]),
        .O(\tmp_len[16]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_3 
       (.I0(wreq_len[13]),
        .O(\tmp_len[16]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_4 
       (.I0(wreq_len[12]),
        .O(\tmp_len[16]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_5 
       (.I0(wreq_len[11]),
        .O(\tmp_len[16]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_2 
       (.I0(wreq_len[18]),
        .O(\tmp_len[20]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_3 
       (.I0(wreq_len[17]),
        .O(\tmp_len[20]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_4 
       (.I0(wreq_len[16]),
        .O(\tmp_len[20]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_5 
       (.I0(wreq_len[15]),
        .O(\tmp_len[20]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_2 
       (.I0(wreq_len[22]),
        .O(\tmp_len[24]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_3 
       (.I0(wreq_len[21]),
        .O(\tmp_len[24]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_4 
       (.I0(wreq_len[20]),
        .O(\tmp_len[24]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_5 
       (.I0(wreq_len[19]),
        .O(\tmp_len[24]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_2 
       (.I0(wreq_len[26]),
        .O(\tmp_len[28]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_3 
       (.I0(wreq_len[25]),
        .O(\tmp_len[28]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_4 
       (.I0(wreq_len[24]),
        .O(\tmp_len[28]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_5 
       (.I0(wreq_len[23]),
        .O(\tmp_len[28]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_2 
       (.I0(wreq_len[29]),
        .O(\tmp_len[31]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_3 
       (.I0(wreq_len[28]),
        .O(\tmp_len[31]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_4 
       (.I0(wreq_len[27]),
        .O(\tmp_len[31]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[4]_i_2 
       (.I0(wreq_len[2]),
        .O(\tmp_len[4]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[4]_i_3 
       (.I0(wreq_len[1]),
        .O(\tmp_len[4]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[4]_i_4 
       (.I0(wreq_len[0]),
        .O(\tmp_len[4]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_2 
       (.I0(wreq_len[6]),
        .O(\tmp_len[8]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_3 
       (.I0(wreq_len[5]),
        .O(\tmp_len[8]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_4 
       (.I0(wreq_len[4]),
        .O(\tmp_len[8]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_5 
       (.I0(wreq_len[3]),
        .O(\tmp_len[8]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[12]_i_1 
       (.CI(\tmp_len_reg[8]_i_1_n_4 ),
        .CO({\tmp_len_reg[12]_i_1_n_4 ,\tmp_len_reg[12]_i_1_n_5 ,\tmp_len_reg[12]_i_1_n_6 ,\tmp_len_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O(D[10:7]),
        .S({\tmp_len[12]_i_2_n_4 ,\tmp_len[12]_i_3_n_4 ,\tmp_len[12]_i_4_n_4 ,\tmp_len[12]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[16]_i_1 
       (.CI(\tmp_len_reg[12]_i_1_n_4 ),
        .CO({\tmp_len_reg[16]_i_1_n_4 ,\tmp_len_reg[16]_i_1_n_5 ,\tmp_len_reg[16]_i_1_n_6 ,\tmp_len_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O(D[14:11]),
        .S({\tmp_len[16]_i_2_n_4 ,\tmp_len[16]_i_3_n_4 ,\tmp_len[16]_i_4_n_4 ,\tmp_len[16]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[20]_i_1 
       (.CI(\tmp_len_reg[16]_i_1_n_4 ),
        .CO({\tmp_len_reg[20]_i_1_n_4 ,\tmp_len_reg[20]_i_1_n_5 ,\tmp_len_reg[20]_i_1_n_6 ,\tmp_len_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(wreq_len[18:15]),
        .O(D[18:15]),
        .S({\tmp_len[20]_i_2_n_4 ,\tmp_len[20]_i_3_n_4 ,\tmp_len[20]_i_4_n_4 ,\tmp_len[20]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[24]_i_1 
       (.CI(\tmp_len_reg[20]_i_1_n_4 ),
        .CO({\tmp_len_reg[24]_i_1_n_4 ,\tmp_len_reg[24]_i_1_n_5 ,\tmp_len_reg[24]_i_1_n_6 ,\tmp_len_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(wreq_len[22:19]),
        .O(D[22:19]),
        .S({\tmp_len[24]_i_2_n_4 ,\tmp_len[24]_i_3_n_4 ,\tmp_len[24]_i_4_n_4 ,\tmp_len[24]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[28]_i_1 
       (.CI(\tmp_len_reg[24]_i_1_n_4 ),
        .CO({\tmp_len_reg[28]_i_1_n_4 ,\tmp_len_reg[28]_i_1_n_5 ,\tmp_len_reg[28]_i_1_n_6 ,\tmp_len_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(wreq_len[26:23]),
        .O(D[26:23]),
        .S({\tmp_len[28]_i_2_n_4 ,\tmp_len[28]_i_3_n_4 ,\tmp_len[28]_i_4_n_4 ,\tmp_len[28]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[31]_i_1 
       (.CI(\tmp_len_reg[28]_i_1_n_4 ),
        .CO({\NLW_tmp_len_reg[31]_i_1_CO_UNCONNECTED [3:2],\tmp_len_reg[31]_i_1_n_6 ,\tmp_len_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[28:27]}),
        .O({\NLW_tmp_len_reg[31]_i_1_O_UNCONNECTED [3],D[29:27]}),
        .S({1'b0,\tmp_len[31]_i_2_n_4 ,\tmp_len[31]_i_3_n_4 ,\tmp_len[31]_i_4_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_len_reg[4]_i_1_n_4 ,\tmp_len_reg[4]_i_1_n_5 ,\tmp_len_reg[4]_i_1_n_6 ,\tmp_len_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({D[2:0],\NLW_tmp_len_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_len[4]_i_2_n_4 ,\tmp_len[4]_i_3_n_4 ,\tmp_len[4]_i_4_n_4 ,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[8]_i_1 
       (.CI(\tmp_len_reg[4]_i_1_n_4 ),
        .CO({\tmp_len_reg[8]_i_1_n_4 ,\tmp_len_reg[8]_i_1_n_5 ,\tmp_len_reg[8]_i_1_n_6 ,\tmp_len_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O(D[6:3]),
        .S({\tmp_len[8]_i_2_n_4 ,\tmp_len[8]_i_3_n_4 ,\tmp_len[8]_i_4_n_4 ,\tmp_len[8]_i_5_n_4 }));
  LUT6 #(
    .INIT(64'h40FF4040FFFF4040)) 
    tmp_valid_i_1
       (.I0(wreq_len[31]),
        .I1(E),
        .I2(valid_length021_in),
        .I3(AWREADY_Dummy),
        .I4(\dout_reg[95]_3 ),
        .I5(\dout_reg[95]_2 ),
        .O(\dout_reg[95]_0 ));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized0_10
   (pop,
    push,
    D,
    \dout_reg[95]_0 ,
    Q,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    ARREADY_Dummy,
    \dout_reg[0]_2 ,
    rreq_valid,
    \dout_reg[64]_0 ,
    gmem_ARREADY,
    \dout_reg[61]_0 ,
    \dout_reg[61]_1 ,
    \dout_reg[95]_1 ,
    \dout_reg[95]_2 ,
    \dout_reg[95]_3 ,
    \dout_reg[95]_4 ,
    ap_clk,
    SR);
  output pop;
  output push;
  output [29:0]D;
  output \dout_reg[95]_0 ;
  output [61:0]Q;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input ARREADY_Dummy;
  input \dout_reg[0]_2 ;
  input rreq_valid;
  input [1:0]\dout_reg[64]_0 ;
  input gmem_ARREADY;
  input [61:0]\dout_reg[61]_0 ;
  input [61:0]\dout_reg[61]_1 ;
  input [31:0]\dout_reg[95]_1 ;
  input [31:0]\dout_reg[95]_2 ;
  input \dout_reg[95]_3 ;
  input \dout_reg[95]_4 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [29:0]D;
  wire [61:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire [61:0]\dout_reg[61]_0 ;
  wire [61:0]\dout_reg[61]_1 ;
  wire [1:0]\dout_reg[64]_0 ;
  wire \dout_reg[95]_0 ;
  wire [31:0]\dout_reg[95]_1 ;
  wire [31:0]\dout_reg[95]_2 ;
  wire \dout_reg[95]_3 ;
  wire \dout_reg[95]_4 ;
  wire [61:0]gmem_ARADDR;
  wire [31:0]gmem_ARLEN;
  wire gmem_ARREADY;
  wire \mem_reg[3][0]_srl4_n_4 ;
  wire \mem_reg[3][10]_srl4_n_4 ;
  wire \mem_reg[3][11]_srl4_n_4 ;
  wire \mem_reg[3][12]_srl4_n_4 ;
  wire \mem_reg[3][13]_srl4_n_4 ;
  wire \mem_reg[3][14]_srl4_n_4 ;
  wire \mem_reg[3][15]_srl4_n_4 ;
  wire \mem_reg[3][16]_srl4_n_4 ;
  wire \mem_reg[3][17]_srl4_n_4 ;
  wire \mem_reg[3][18]_srl4_n_4 ;
  wire \mem_reg[3][19]_srl4_n_4 ;
  wire \mem_reg[3][1]_srl4_n_4 ;
  wire \mem_reg[3][20]_srl4_n_4 ;
  wire \mem_reg[3][21]_srl4_n_4 ;
  wire \mem_reg[3][22]_srl4_n_4 ;
  wire \mem_reg[3][23]_srl4_n_4 ;
  wire \mem_reg[3][24]_srl4_n_4 ;
  wire \mem_reg[3][25]_srl4_n_4 ;
  wire \mem_reg[3][26]_srl4_n_4 ;
  wire \mem_reg[3][27]_srl4_n_4 ;
  wire \mem_reg[3][28]_srl4_n_4 ;
  wire \mem_reg[3][29]_srl4_n_4 ;
  wire \mem_reg[3][2]_srl4_n_4 ;
  wire \mem_reg[3][30]_srl4_n_4 ;
  wire \mem_reg[3][31]_srl4_n_4 ;
  wire \mem_reg[3][32]_srl4_n_4 ;
  wire \mem_reg[3][33]_srl4_n_4 ;
  wire \mem_reg[3][34]_srl4_n_4 ;
  wire \mem_reg[3][35]_srl4_n_4 ;
  wire \mem_reg[3][36]_srl4_n_4 ;
  wire \mem_reg[3][37]_srl4_n_4 ;
  wire \mem_reg[3][38]_srl4_n_4 ;
  wire \mem_reg[3][39]_srl4_n_4 ;
  wire \mem_reg[3][3]_srl4_n_4 ;
  wire \mem_reg[3][40]_srl4_n_4 ;
  wire \mem_reg[3][41]_srl4_n_4 ;
  wire \mem_reg[3][42]_srl4_n_4 ;
  wire \mem_reg[3][43]_srl4_n_4 ;
  wire \mem_reg[3][44]_srl4_n_4 ;
  wire \mem_reg[3][45]_srl4_n_4 ;
  wire \mem_reg[3][46]_srl4_n_4 ;
  wire \mem_reg[3][47]_srl4_n_4 ;
  wire \mem_reg[3][48]_srl4_n_4 ;
  wire \mem_reg[3][49]_srl4_n_4 ;
  wire \mem_reg[3][4]_srl4_n_4 ;
  wire \mem_reg[3][50]_srl4_n_4 ;
  wire \mem_reg[3][51]_srl4_n_4 ;
  wire \mem_reg[3][52]_srl4_n_4 ;
  wire \mem_reg[3][53]_srl4_n_4 ;
  wire \mem_reg[3][54]_srl4_n_4 ;
  wire \mem_reg[3][55]_srl4_n_4 ;
  wire \mem_reg[3][56]_srl4_n_4 ;
  wire \mem_reg[3][57]_srl4_n_4 ;
  wire \mem_reg[3][58]_srl4_n_4 ;
  wire \mem_reg[3][59]_srl4_n_4 ;
  wire \mem_reg[3][5]_srl4_n_4 ;
  wire \mem_reg[3][60]_srl4_n_4 ;
  wire \mem_reg[3][61]_srl4_n_4 ;
  wire \mem_reg[3][64]_srl4_n_4 ;
  wire \mem_reg[3][65]_srl4_n_4 ;
  wire \mem_reg[3][66]_srl4_n_4 ;
  wire \mem_reg[3][67]_srl4_n_4 ;
  wire \mem_reg[3][68]_srl4_n_4 ;
  wire \mem_reg[3][69]_srl4_n_4 ;
  wire \mem_reg[3][6]_srl4_n_4 ;
  wire \mem_reg[3][70]_srl4_n_4 ;
  wire \mem_reg[3][71]_srl4_n_4 ;
  wire \mem_reg[3][72]_srl4_n_4 ;
  wire \mem_reg[3][73]_srl4_n_4 ;
  wire \mem_reg[3][74]_srl4_n_4 ;
  wire \mem_reg[3][75]_srl4_n_4 ;
  wire \mem_reg[3][76]_srl4_n_4 ;
  wire \mem_reg[3][77]_srl4_n_4 ;
  wire \mem_reg[3][78]_srl4_n_4 ;
  wire \mem_reg[3][79]_srl4_n_4 ;
  wire \mem_reg[3][7]_srl4_n_4 ;
  wire \mem_reg[3][80]_srl4_n_4 ;
  wire \mem_reg[3][81]_srl4_n_4 ;
  wire \mem_reg[3][82]_srl4_n_4 ;
  wire \mem_reg[3][83]_srl4_n_4 ;
  wire \mem_reg[3][84]_srl4_n_4 ;
  wire \mem_reg[3][85]_srl4_n_4 ;
  wire \mem_reg[3][86]_srl4_n_4 ;
  wire \mem_reg[3][87]_srl4_n_4 ;
  wire \mem_reg[3][88]_srl4_n_4 ;
  wire \mem_reg[3][89]_srl4_n_4 ;
  wire \mem_reg[3][8]_srl4_n_4 ;
  wire \mem_reg[3][90]_srl4_n_4 ;
  wire \mem_reg[3][91]_srl4_n_4 ;
  wire \mem_reg[3][92]_srl4_n_4 ;
  wire \mem_reg[3][93]_srl4_n_4 ;
  wire \mem_reg[3][94]_srl4_n_4 ;
  wire \mem_reg[3][95]_srl4_n_4 ;
  wire \mem_reg[3][9]_srl4_n_4 ;
  wire pop;
  wire push;
  wire [31:0]rreq_len;
  wire rreq_valid;
  wire \tmp_len[12]_i_2__0_n_4 ;
  wire \tmp_len[12]_i_3__0_n_4 ;
  wire \tmp_len[12]_i_4__0_n_4 ;
  wire \tmp_len[12]_i_5__0_n_4 ;
  wire \tmp_len[16]_i_2__0_n_4 ;
  wire \tmp_len[16]_i_3__0_n_4 ;
  wire \tmp_len[16]_i_4__0_n_4 ;
  wire \tmp_len[16]_i_5__0_n_4 ;
  wire \tmp_len[20]_i_2__0_n_4 ;
  wire \tmp_len[20]_i_3__0_n_4 ;
  wire \tmp_len[20]_i_4__0_n_4 ;
  wire \tmp_len[20]_i_5__0_n_4 ;
  wire \tmp_len[24]_i_2__0_n_4 ;
  wire \tmp_len[24]_i_3__0_n_4 ;
  wire \tmp_len[24]_i_4__0_n_4 ;
  wire \tmp_len[24]_i_5__0_n_4 ;
  wire \tmp_len[28]_i_2__0_n_4 ;
  wire \tmp_len[28]_i_3__0_n_4 ;
  wire \tmp_len[28]_i_4__0_n_4 ;
  wire \tmp_len[28]_i_5__0_n_4 ;
  wire \tmp_len[31]_i_2__0_n_4 ;
  wire \tmp_len[31]_i_3__0_n_4 ;
  wire \tmp_len[31]_i_4__0_n_4 ;
  wire \tmp_len[4]_i_2__0_n_4 ;
  wire \tmp_len[4]_i_3__0_n_4 ;
  wire \tmp_len[4]_i_4__0_n_4 ;
  wire \tmp_len[8]_i_2__0_n_4 ;
  wire \tmp_len[8]_i_3__0_n_4 ;
  wire \tmp_len[8]_i_4__0_n_4 ;
  wire \tmp_len[8]_i_5__0_n_4 ;
  wire \tmp_len_reg[12]_i_1__0_n_4 ;
  wire \tmp_len_reg[12]_i_1__0_n_5 ;
  wire \tmp_len_reg[12]_i_1__0_n_6 ;
  wire \tmp_len_reg[12]_i_1__0_n_7 ;
  wire \tmp_len_reg[16]_i_1__0_n_4 ;
  wire \tmp_len_reg[16]_i_1__0_n_5 ;
  wire \tmp_len_reg[16]_i_1__0_n_6 ;
  wire \tmp_len_reg[16]_i_1__0_n_7 ;
  wire \tmp_len_reg[20]_i_1__0_n_4 ;
  wire \tmp_len_reg[20]_i_1__0_n_5 ;
  wire \tmp_len_reg[20]_i_1__0_n_6 ;
  wire \tmp_len_reg[20]_i_1__0_n_7 ;
  wire \tmp_len_reg[24]_i_1__0_n_4 ;
  wire \tmp_len_reg[24]_i_1__0_n_5 ;
  wire \tmp_len_reg[24]_i_1__0_n_6 ;
  wire \tmp_len_reg[24]_i_1__0_n_7 ;
  wire \tmp_len_reg[28]_i_1__0_n_4 ;
  wire \tmp_len_reg[28]_i_1__0_n_5 ;
  wire \tmp_len_reg[28]_i_1__0_n_6 ;
  wire \tmp_len_reg[28]_i_1__0_n_7 ;
  wire \tmp_len_reg[31]_i_1__0_n_6 ;
  wire \tmp_len_reg[31]_i_1__0_n_7 ;
  wire \tmp_len_reg[4]_i_1__0_n_4 ;
  wire \tmp_len_reg[4]_i_1__0_n_5 ;
  wire \tmp_len_reg[4]_i_1__0_n_6 ;
  wire \tmp_len_reg[4]_i_1__0_n_7 ;
  wire \tmp_len_reg[8]_i_1__0_n_4 ;
  wire \tmp_len_reg[8]_i_1__0_n_5 ;
  wire \tmp_len_reg[8]_i_1__0_n_6 ;
  wire \tmp_len_reg[8]_i_1__0_n_7 ;
  wire tmp_valid_i_2_n_4;
  wire tmp_valid_i_3_n_4;
  wire tmp_valid_i_4_n_4;
  wire tmp_valid_i_5_n_4;
  wire tmp_valid_i_6_n_4;
  wire tmp_valid_i_7_n_4;
  wire tmp_valid_i_8_n_4;
  wire tmp_valid_i_9_n_4;
  wire [3:2]\NLW_tmp_len_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_len_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_len_reg[4]_i_1__0_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h80AAAAAA)) 
    \dout[95]_i_1__0 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg[0]_1 ),
        .I2(ARREADY_Dummy),
        .I3(\dout_reg[0]_2 ),
        .I4(rreq_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][0]_srl4_n_4 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][10]_srl4_n_4 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][11]_srl4_n_4 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][12]_srl4_n_4 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][13]_srl4_n_4 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][14]_srl4_n_4 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][15]_srl4_n_4 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][16]_srl4_n_4 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][17]_srl4_n_4 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][18]_srl4_n_4 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][19]_srl4_n_4 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][1]_srl4_n_4 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][20]_srl4_n_4 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][21]_srl4_n_4 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][22]_srl4_n_4 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][23]_srl4_n_4 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][24]_srl4_n_4 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][25]_srl4_n_4 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][26]_srl4_n_4 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][27]_srl4_n_4 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][28]_srl4_n_4 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][29]_srl4_n_4 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][2]_srl4_n_4 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][30]_srl4_n_4 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][31]_srl4_n_4 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][32]_srl4_n_4 ),
        .Q(Q[32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][33]_srl4_n_4 ),
        .Q(Q[33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][34]_srl4_n_4 ),
        .Q(Q[34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][35]_srl4_n_4 ),
        .Q(Q[35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][36]_srl4_n_4 ),
        .Q(Q[36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][37]_srl4_n_4 ),
        .Q(Q[37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][38]_srl4_n_4 ),
        .Q(Q[38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][39]_srl4_n_4 ),
        .Q(Q[39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][3]_srl4_n_4 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][40]_srl4_n_4 ),
        .Q(Q[40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][41]_srl4_n_4 ),
        .Q(Q[41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][42]_srl4_n_4 ),
        .Q(Q[42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][43]_srl4_n_4 ),
        .Q(Q[43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][44]_srl4_n_4 ),
        .Q(Q[44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][45]_srl4_n_4 ),
        .Q(Q[45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][46]_srl4_n_4 ),
        .Q(Q[46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][47]_srl4_n_4 ),
        .Q(Q[47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][48]_srl4_n_4 ),
        .Q(Q[48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][49]_srl4_n_4 ),
        .Q(Q[49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][4]_srl4_n_4 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][50]_srl4_n_4 ),
        .Q(Q[50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][51]_srl4_n_4 ),
        .Q(Q[51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][52]_srl4_n_4 ),
        .Q(Q[52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][53]_srl4_n_4 ),
        .Q(Q[53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][54]_srl4_n_4 ),
        .Q(Q[54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][55]_srl4_n_4 ),
        .Q(Q[55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][56]_srl4_n_4 ),
        .Q(Q[56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][57]_srl4_n_4 ),
        .Q(Q[57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][58]_srl4_n_4 ),
        .Q(Q[58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][59]_srl4_n_4 ),
        .Q(Q[59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][5]_srl4_n_4 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][60]_srl4_n_4 ),
        .Q(Q[60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][61]_srl4_n_4 ),
        .Q(Q[61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][64]_srl4_n_4 ),
        .Q(rreq_len[0]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][65]_srl4_n_4 ),
        .Q(rreq_len[1]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][66]_srl4_n_4 ),
        .Q(rreq_len[2]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][67]_srl4_n_4 ),
        .Q(rreq_len[3]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][68]_srl4_n_4 ),
        .Q(rreq_len[4]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][69]_srl4_n_4 ),
        .Q(rreq_len[5]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][6]_srl4_n_4 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][70]_srl4_n_4 ),
        .Q(rreq_len[6]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][71]_srl4_n_4 ),
        .Q(rreq_len[7]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][72]_srl4_n_4 ),
        .Q(rreq_len[8]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][73]_srl4_n_4 ),
        .Q(rreq_len[9]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][74]_srl4_n_4 ),
        .Q(rreq_len[10]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][75]_srl4_n_4 ),
        .Q(rreq_len[11]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][76]_srl4_n_4 ),
        .Q(rreq_len[12]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][77]_srl4_n_4 ),
        .Q(rreq_len[13]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][78]_srl4_n_4 ),
        .Q(rreq_len[14]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][79]_srl4_n_4 ),
        .Q(rreq_len[15]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][7]_srl4_n_4 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][80]_srl4_n_4 ),
        .Q(rreq_len[16]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][81]_srl4_n_4 ),
        .Q(rreq_len[17]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][82]_srl4_n_4 ),
        .Q(rreq_len[18]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][83]_srl4_n_4 ),
        .Q(rreq_len[19]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][84]_srl4_n_4 ),
        .Q(rreq_len[20]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][85]_srl4_n_4 ),
        .Q(rreq_len[21]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][86]_srl4_n_4 ),
        .Q(rreq_len[22]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][87]_srl4_n_4 ),
        .Q(rreq_len[23]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][88]_srl4_n_4 ),
        .Q(rreq_len[24]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][89]_srl4_n_4 ),
        .Q(rreq_len[25]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][8]_srl4_n_4 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][90]_srl4_n_4 ),
        .Q(rreq_len[26]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][91]_srl4_n_4 ),
        .Q(rreq_len[27]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][92]_srl4_n_4 ),
        .Q(rreq_len[28]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][93]_srl4_n_4 ),
        .Q(rreq_len[29]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][94]_srl4_n_4 ),
        .Q(rreq_len[30]),
        .R(SR));
  FDRE \dout_reg[95] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][95]_srl4_n_4 ),
        .Q(rreq_len[31]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[3][9]_srl4_n_4 ),
        .Q(Q[9]),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][0]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[0]),
        .Q(\mem_reg[3][0]_srl4_n_4 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \mem_reg[3][0]_srl4_i_1 
       (.I0(\dout_reg[64]_0 [1]),
        .I1(\dout_reg[64]_0 [0]),
        .I2(gmem_ARREADY),
        .O(push));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][0]_srl4_i_2__0 
       (.I0(\dout_reg[61]_0 [0]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [0]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][10]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[10]),
        .Q(\mem_reg[3][10]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][10]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [10]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [10]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[10]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][11]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[11]),
        .Q(\mem_reg[3][11]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][11]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [11]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [11]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[11]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][12]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[12]),
        .Q(\mem_reg[3][12]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][12]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [12]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [12]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[12]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][13]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[13]),
        .Q(\mem_reg[3][13]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][13]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [13]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [13]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[13]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][14]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[14]),
        .Q(\mem_reg[3][14]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][14]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [14]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [14]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[14]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][15]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[15]),
        .Q(\mem_reg[3][15]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][15]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [15]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [15]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[15]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][16]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[16]),
        .Q(\mem_reg[3][16]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][16]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [16]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [16]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][17]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[17]),
        .Q(\mem_reg[3][17]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][17]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [17]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [17]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[17]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][18]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[18]),
        .Q(\mem_reg[3][18]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][18]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [18]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [18]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[18]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][19]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[19]),
        .Q(\mem_reg[3][19]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][19]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [19]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [19]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[19]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][1]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[1]),
        .Q(\mem_reg[3][1]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][1]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [1]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [1]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][20]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[20]),
        .Q(\mem_reg[3][20]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][20]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [20]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [20]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[20]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][21]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[21]),
        .Q(\mem_reg[3][21]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][21]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [21]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [21]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[21]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][22]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[22]),
        .Q(\mem_reg[3][22]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][22]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [22]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [22]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[22]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][23]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[23]),
        .Q(\mem_reg[3][23]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][23]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [23]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [23]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[23]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][24]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[24]),
        .Q(\mem_reg[3][24]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][24]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [24]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [24]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][25]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[25]),
        .Q(\mem_reg[3][25]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][25]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [25]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [25]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[25]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][26]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[26]),
        .Q(\mem_reg[3][26]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][26]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [26]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [26]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[26]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][27]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[27]),
        .Q(\mem_reg[3][27]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][27]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [27]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [27]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[27]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][28]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[28]),
        .Q(\mem_reg[3][28]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][28]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [28]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [28]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[28]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][29]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[29]),
        .Q(\mem_reg[3][29]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][29]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [29]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [29]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[29]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][2]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[2]),
        .Q(\mem_reg[3][2]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][2]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [2]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [2]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][30]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[30]),
        .Q(\mem_reg[3][30]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][30]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [30]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [30]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[30]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][31]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[31]),
        .Q(\mem_reg[3][31]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][31]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [31]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [31]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[31]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][32]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[32]),
        .Q(\mem_reg[3][32]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][32]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [32]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [32]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[32]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][33]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[33]),
        .Q(\mem_reg[3][33]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][33]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [33]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [33]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[33]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][34]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[34]),
        .Q(\mem_reg[3][34]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][34]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [34]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [34]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[34]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][35]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[35]),
        .Q(\mem_reg[3][35]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][35]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [35]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [35]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[35]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][36]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[36]),
        .Q(\mem_reg[3][36]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][36]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [36]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [36]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[36]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][37]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[37]),
        .Q(\mem_reg[3][37]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][37]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [37]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [37]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[37]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][38]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[38]),
        .Q(\mem_reg[3][38]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][38]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [38]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [38]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[38]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][39]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[39]),
        .Q(\mem_reg[3][39]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][39]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [39]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [39]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[39]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][3]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[3]),
        .Q(\mem_reg[3][3]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][3]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [3]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [3]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[3]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][40]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[40]),
        .Q(\mem_reg[3][40]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][40]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [40]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [40]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[40]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][41]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[41]),
        .Q(\mem_reg[3][41]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][41]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [41]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [41]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[41]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][42]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[42]),
        .Q(\mem_reg[3][42]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][42]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [42]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [42]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[42]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][43]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[43]),
        .Q(\mem_reg[3][43]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][43]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [43]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [43]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[43]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][44]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[44]),
        .Q(\mem_reg[3][44]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][44]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [44]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [44]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[44]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][45]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[45]),
        .Q(\mem_reg[3][45]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][45]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [45]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [45]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[45]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][46]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[46]),
        .Q(\mem_reg[3][46]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][46]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [46]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [46]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[46]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][47]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[47]),
        .Q(\mem_reg[3][47]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][47]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [47]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [47]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[47]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][48]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[48]),
        .Q(\mem_reg[3][48]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][48]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [48]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [48]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[48]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][49]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[49]),
        .Q(\mem_reg[3][49]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][49]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [49]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [49]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[49]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][4]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[4]),
        .Q(\mem_reg[3][4]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][4]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [4]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [4]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[4]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][50]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[50]),
        .Q(\mem_reg[3][50]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][50]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [50]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [50]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[50]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][51]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[51]),
        .Q(\mem_reg[3][51]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][51]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [51]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [51]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[51]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][52]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[52]),
        .Q(\mem_reg[3][52]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][52]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [52]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [52]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[52]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][53]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[53]),
        .Q(\mem_reg[3][53]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][53]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [53]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [53]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[53]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][54]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[54]),
        .Q(\mem_reg[3][54]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][54]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [54]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [54]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[54]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][55]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[55]),
        .Q(\mem_reg[3][55]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][55]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [55]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [55]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[55]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][56]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[56]),
        .Q(\mem_reg[3][56]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][56]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [56]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [56]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[56]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][57]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[57]),
        .Q(\mem_reg[3][57]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][57]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [57]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [57]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[57]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][58]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[58]),
        .Q(\mem_reg[3][58]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][58]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [58]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [58]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[58]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][59]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[59]),
        .Q(\mem_reg[3][59]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][59]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [59]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [59]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[59]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][5]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[5]),
        .Q(\mem_reg[3][5]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][5]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [5]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [5]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][60]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[60]),
        .Q(\mem_reg[3][60]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][60]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [60]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [60]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[60]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][61]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[61]),
        .Q(\mem_reg[3][61]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][61]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [61]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [61]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[61]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][64]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[0]),
        .Q(\mem_reg[3][64]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][64]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [0]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [0]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][65]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[1]),
        .Q(\mem_reg[3][65]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][65]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [1]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [1]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][66]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[2]),
        .Q(\mem_reg[3][66]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][66]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [2]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [2]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][67]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[3]),
        .Q(\mem_reg[3][67]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][67]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [3]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [3]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[3]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][68]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[4]),
        .Q(\mem_reg[3][68]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][68]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [4]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [4]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[4]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][69]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[5]),
        .Q(\mem_reg[3][69]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][69]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [5]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [5]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[5]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][6]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[6]),
        .Q(\mem_reg[3][6]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][6]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [6]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [6]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[6]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][70]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[6]),
        .Q(\mem_reg[3][70]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][70]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [6]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [6]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[6]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][71]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[7]),
        .Q(\mem_reg[3][71]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][71]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [7]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [7]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[7]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][72]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[8]),
        .Q(\mem_reg[3][72]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][72]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [8]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [8]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][73]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[9]),
        .Q(\mem_reg[3][73]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][73]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [9]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [9]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[9]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][74]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[10]),
        .Q(\mem_reg[3][74]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][74]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [10]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [10]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[10]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][75]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[11]),
        .Q(\mem_reg[3][75]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][75]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [11]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [11]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[11]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][76]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[12]),
        .Q(\mem_reg[3][76]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][76]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [12]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [12]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[12]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][77]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[13]),
        .Q(\mem_reg[3][77]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][77]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [13]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [13]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[13]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][78]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[14]),
        .Q(\mem_reg[3][78]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][78]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [14]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [14]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[14]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][79]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[15]),
        .Q(\mem_reg[3][79]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][79]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [15]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [15]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[15]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][7]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[7]),
        .Q(\mem_reg[3][7]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][7]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [7]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [7]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[7]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][80]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[16]),
        .Q(\mem_reg[3][80]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][80]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [16]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [16]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[16]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][81]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[17]),
        .Q(\mem_reg[3][81]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][81]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [17]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [17]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[17]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][82]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[18]),
        .Q(\mem_reg[3][82]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][82]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [18]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [18]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[18]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][83]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[19]),
        .Q(\mem_reg[3][83]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][83]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [19]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [19]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[19]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][84]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[20]),
        .Q(\mem_reg[3][84]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][84]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [20]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [20]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[20]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][85]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[21]),
        .Q(\mem_reg[3][85]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][85]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [21]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [21]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[21]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][86]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[22]),
        .Q(\mem_reg[3][86]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][86]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [22]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [22]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[22]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][87]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][87]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[23]),
        .Q(\mem_reg[3][87]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][87]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [23]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [23]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[23]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][88]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][88]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[24]),
        .Q(\mem_reg[3][88]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][88]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [24]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [24]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[24]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][89]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][89]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[25]),
        .Q(\mem_reg[3][89]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][89]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [25]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [25]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[25]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][8]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[8]),
        .Q(\mem_reg[3][8]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][8]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [8]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [8]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[8]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][90]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][90]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[26]),
        .Q(\mem_reg[3][90]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][90]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [26]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [26]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[26]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][91]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][91]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[27]),
        .Q(\mem_reg[3][91]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][91]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [27]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [27]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[27]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][92]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][92]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[28]),
        .Q(\mem_reg[3][92]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][92]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [28]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [28]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[28]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][93]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][93]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[29]),
        .Q(\mem_reg[3][93]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][93]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [29]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [29]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[29]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][94]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][94]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[30]),
        .Q(\mem_reg[3][94]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][94]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [30]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [30]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[30]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][95]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][95]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARLEN[31]),
        .Q(\mem_reg[3][95]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][95]_srl4_i_1__0 
       (.I0(\dout_reg[95]_1 [31]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[95]_2 [31]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARLEN[31]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[3][9]_srl4 
       (.A0(\dout_reg[95]_3 ),
        .A1(\dout_reg[95]_4 ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(gmem_ARADDR[9]),
        .Q(\mem_reg[3][9]_srl4_n_4 ));
  LUT5 #(
    .INIT(32'h8C808080)) 
    \mem_reg[3][9]_srl4_i_1__0 
       (.I0(\dout_reg[61]_0 [9]),
        .I1(gmem_ARREADY),
        .I2(\dout_reg[64]_0 [1]),
        .I3(\dout_reg[61]_1 [9]),
        .I4(\dout_reg[64]_0 [0]),
        .O(gmem_ARADDR[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_2__0 
       (.I0(rreq_len[10]),
        .O(\tmp_len[12]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_3__0 
       (.I0(rreq_len[9]),
        .O(\tmp_len[12]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_4__0 
       (.I0(rreq_len[8]),
        .O(\tmp_len[12]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[12]_i_5__0 
       (.I0(rreq_len[7]),
        .O(\tmp_len[12]_i_5__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_2__0 
       (.I0(rreq_len[14]),
        .O(\tmp_len[16]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_3__0 
       (.I0(rreq_len[13]),
        .O(\tmp_len[16]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_4__0 
       (.I0(rreq_len[12]),
        .O(\tmp_len[16]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[16]_i_5__0 
       (.I0(rreq_len[11]),
        .O(\tmp_len[16]_i_5__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_2__0 
       (.I0(rreq_len[18]),
        .O(\tmp_len[20]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_3__0 
       (.I0(rreq_len[17]),
        .O(\tmp_len[20]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_4__0 
       (.I0(rreq_len[16]),
        .O(\tmp_len[20]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[20]_i_5__0 
       (.I0(rreq_len[15]),
        .O(\tmp_len[20]_i_5__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_2__0 
       (.I0(rreq_len[22]),
        .O(\tmp_len[24]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_3__0 
       (.I0(rreq_len[21]),
        .O(\tmp_len[24]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_4__0 
       (.I0(rreq_len[20]),
        .O(\tmp_len[24]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[24]_i_5__0 
       (.I0(rreq_len[19]),
        .O(\tmp_len[24]_i_5__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_2__0 
       (.I0(rreq_len[26]),
        .O(\tmp_len[28]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_3__0 
       (.I0(rreq_len[25]),
        .O(\tmp_len[28]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_4__0 
       (.I0(rreq_len[24]),
        .O(\tmp_len[28]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[28]_i_5__0 
       (.I0(rreq_len[23]),
        .O(\tmp_len[28]_i_5__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_2__0 
       (.I0(rreq_len[29]),
        .O(\tmp_len[31]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_3__0 
       (.I0(rreq_len[28]),
        .O(\tmp_len[31]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[31]_i_4__0 
       (.I0(rreq_len[27]),
        .O(\tmp_len[31]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[4]_i_2__0 
       (.I0(rreq_len[2]),
        .O(\tmp_len[4]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[4]_i_3__0 
       (.I0(rreq_len[1]),
        .O(\tmp_len[4]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[4]_i_4__0 
       (.I0(rreq_len[0]),
        .O(\tmp_len[4]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_2__0 
       (.I0(rreq_len[6]),
        .O(\tmp_len[8]_i_2__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_3__0 
       (.I0(rreq_len[5]),
        .O(\tmp_len[8]_i_3__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_4__0 
       (.I0(rreq_len[4]),
        .O(\tmp_len[8]_i_4__0_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_5__0 
       (.I0(rreq_len[3]),
        .O(\tmp_len[8]_i_5__0_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[12]_i_1__0 
       (.CI(\tmp_len_reg[8]_i_1__0_n_4 ),
        .CO({\tmp_len_reg[12]_i_1__0_n_4 ,\tmp_len_reg[12]_i_1__0_n_5 ,\tmp_len_reg[12]_i_1__0_n_6 ,\tmp_len_reg[12]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(rreq_len[10:7]),
        .O(D[10:7]),
        .S({\tmp_len[12]_i_2__0_n_4 ,\tmp_len[12]_i_3__0_n_4 ,\tmp_len[12]_i_4__0_n_4 ,\tmp_len[12]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[16]_i_1__0 
       (.CI(\tmp_len_reg[12]_i_1__0_n_4 ),
        .CO({\tmp_len_reg[16]_i_1__0_n_4 ,\tmp_len_reg[16]_i_1__0_n_5 ,\tmp_len_reg[16]_i_1__0_n_6 ,\tmp_len_reg[16]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(rreq_len[14:11]),
        .O(D[14:11]),
        .S({\tmp_len[16]_i_2__0_n_4 ,\tmp_len[16]_i_3__0_n_4 ,\tmp_len[16]_i_4__0_n_4 ,\tmp_len[16]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[20]_i_1__0 
       (.CI(\tmp_len_reg[16]_i_1__0_n_4 ),
        .CO({\tmp_len_reg[20]_i_1__0_n_4 ,\tmp_len_reg[20]_i_1__0_n_5 ,\tmp_len_reg[20]_i_1__0_n_6 ,\tmp_len_reg[20]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(rreq_len[18:15]),
        .O(D[18:15]),
        .S({\tmp_len[20]_i_2__0_n_4 ,\tmp_len[20]_i_3__0_n_4 ,\tmp_len[20]_i_4__0_n_4 ,\tmp_len[20]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[24]_i_1__0 
       (.CI(\tmp_len_reg[20]_i_1__0_n_4 ),
        .CO({\tmp_len_reg[24]_i_1__0_n_4 ,\tmp_len_reg[24]_i_1__0_n_5 ,\tmp_len_reg[24]_i_1__0_n_6 ,\tmp_len_reg[24]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(rreq_len[22:19]),
        .O(D[22:19]),
        .S({\tmp_len[24]_i_2__0_n_4 ,\tmp_len[24]_i_3__0_n_4 ,\tmp_len[24]_i_4__0_n_4 ,\tmp_len[24]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[28]_i_1__0 
       (.CI(\tmp_len_reg[24]_i_1__0_n_4 ),
        .CO({\tmp_len_reg[28]_i_1__0_n_4 ,\tmp_len_reg[28]_i_1__0_n_5 ,\tmp_len_reg[28]_i_1__0_n_6 ,\tmp_len_reg[28]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(rreq_len[26:23]),
        .O(D[26:23]),
        .S({\tmp_len[28]_i_2__0_n_4 ,\tmp_len[28]_i_3__0_n_4 ,\tmp_len[28]_i_4__0_n_4 ,\tmp_len[28]_i_5__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[31]_i_1__0 
       (.CI(\tmp_len_reg[28]_i_1__0_n_4 ),
        .CO({\NLW_tmp_len_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\tmp_len_reg[31]_i_1__0_n_6 ,\tmp_len_reg[31]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,rreq_len[28:27]}),
        .O({\NLW_tmp_len_reg[31]_i_1__0_O_UNCONNECTED [3],D[29:27]}),
        .S({1'b0,\tmp_len[31]_i_2__0_n_4 ,\tmp_len[31]_i_3__0_n_4 ,\tmp_len[31]_i_4__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_len_reg[4]_i_1__0_n_4 ,\tmp_len_reg[4]_i_1__0_n_5 ,\tmp_len_reg[4]_i_1__0_n_6 ,\tmp_len_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({rreq_len[2:0],1'b0}),
        .O({D[2:0],\NLW_tmp_len_reg[4]_i_1__0_O_UNCONNECTED [0]}),
        .S({\tmp_len[4]_i_2__0_n_4 ,\tmp_len[4]_i_3__0_n_4 ,\tmp_len[4]_i_4__0_n_4 ,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_len_reg[8]_i_1__0 
       (.CI(\tmp_len_reg[4]_i_1__0_n_4 ),
        .CO({\tmp_len_reg[8]_i_1__0_n_4 ,\tmp_len_reg[8]_i_1__0_n_5 ,\tmp_len_reg[8]_i_1__0_n_6 ,\tmp_len_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI(rreq_len[6:3]),
        .O(D[6:3]),
        .S({\tmp_len[8]_i_2__0_n_4 ,\tmp_len[8]_i_3__0_n_4 ,\tmp_len[8]_i_4__0_n_4 ,\tmp_len[8]_i_5__0_n_4 }));
  LUT6 #(
    .INIT(64'h00F0F0F044F4F4F4)) 
    tmp_valid_i_1__0
       (.I0(rreq_len[31]),
        .I1(rreq_valid),
        .I2(\dout_reg[0]_2 ),
        .I3(ARREADY_Dummy),
        .I4(\dout_reg[0]_1 ),
        .I5(tmp_valid_i_2_n_4),
        .O(\dout_reg[95]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    tmp_valid_i_2
       (.I0(rreq_len[9]),
        .I1(rreq_len[5]),
        .I2(rreq_len[0]),
        .I3(tmp_valid_i_3_n_4),
        .I4(tmp_valid_i_4_n_4),
        .I5(tmp_valid_i_5_n_4),
        .O(tmp_valid_i_2_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_3
       (.I0(rreq_len[27]),
        .I1(rreq_len[26]),
        .I2(rreq_len[18]),
        .I3(rreq_len[2]),
        .O(tmp_valid_i_3_n_4));
  LUT5 #(
    .INIT(32'h00000001)) 
    tmp_valid_i_4
       (.I0(rreq_len[25]),
        .I1(rreq_len[30]),
        .I2(rreq_len[4]),
        .I3(rreq_len[13]),
        .I4(tmp_valid_i_6_n_4),
        .O(tmp_valid_i_4_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_valid_i_5
       (.I0(tmp_valid_i_7_n_4),
        .I1(rreq_len[19]),
        .I2(rreq_len[1]),
        .I3(rreq_len[28]),
        .I4(rreq_len[3]),
        .I5(tmp_valid_i_8_n_4),
        .O(tmp_valid_i_5_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_6
       (.I0(rreq_len[23]),
        .I1(rreq_len[6]),
        .I2(rreq_len[24]),
        .I3(rreq_len[11]),
        .O(tmp_valid_i_6_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_7
       (.I0(rreq_len[22]),
        .I1(rreq_len[20]),
        .I2(rreq_len[16]),
        .I3(rreq_len[15]),
        .O(tmp_valid_i_7_n_4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_valid_i_8
       (.I0(rreq_len[7]),
        .I1(rreq_len[29]),
        .I2(rreq_len[12]),
        .I3(rreq_len[21]),
        .I4(tmp_valid_i_9_n_4),
        .O(tmp_valid_i_8_n_4));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_valid_i_9
       (.I0(rreq_len[17]),
        .I1(rreq_len[14]),
        .I2(rreq_len[8]),
        .I3(rreq_len[10]),
        .O(tmp_valid_i_9_n_4));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized1
   (\dout_reg[0]_0 ,
    ap_rst_n_0,
    s_ready_t_reg,
    D,
    p_12_in,
    \raddr_reg[1] ,
    p_8_in,
    \mOutPtr_reg[0] ,
    dout_vld_reg,
    empty_n_reg,
    resp_ready,
    E,
    valid_length,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \mOutPtr_reg[0]_0 ,
    AWREADY_Dummy,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    wreq_valid,
    dout_vld_reg_0,
    \mOutPtr_reg[4] ,
    last_resp,
    dout_vld_reg_1,
    dout_vld_reg_2,
    wrsp_valid,
    need_wrsp);
  output \dout_reg[0]_0 ;
  output ap_rst_n_0;
  output [0:0]s_ready_t_reg;
  output [2:0]D;
  output p_12_in;
  output [0:0]\raddr_reg[1] ;
  output p_8_in;
  output [3:0]\mOutPtr_reg[0] ;
  output dout_vld_reg;
  output empty_n_reg;
  output resp_ready;
  input [0:0]E;
  input valid_length;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \mOutPtr_reg[0]_0 ;
  input AWREADY_Dummy;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input wreq_valid;
  input dout_vld_reg_0;
  input [4:0]\mOutPtr_reg[4] ;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input dout_vld_reg_2;
  input wrsp_valid;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire empty_n_reg;
  wire full_n_reg;
  wire last_resp;
  wire [3:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__0_n_4 ;
  wire [0:0]\raddr_reg[1] ;
  wire resp_ready;
  wire [0:0]s_ready_t_reg;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1 
       (.I0(last_resp),
        .I1(dout_vld_reg_1),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_2),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_0),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBFBFBFBAAAAAAAA)) 
    dout_vld_i_1__2
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_2),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_1),
        .I4(last_resp),
        .I5(wrsp_valid),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'h77F7F7F700000000)) 
    empty_n_i_3__0
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy),
        .I5(pop),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(E),
        .I4(pop),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT5 #(
    .INIT(32'h7F55FFFF)) 
    \mOutPtr[3]_i_3__0 
       (.I0(wrsp_valid),
        .I1(last_resp),
        .I2(dout_vld_reg_1),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_2),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h6A55AAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(pop),
        .I1(AWREADY_Dummy),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_2 ),
        .I4(wreq_valid),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(wreq_valid),
        .I2(\mOutPtr_reg[0]_2 ),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(AWREADY_Dummy),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(E),
        .CLK(ap_clk),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg_0),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__0_n_4 ),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(\raddr_reg[1] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg_0),
        .O(\raddr[3]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_2),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized1_12
   (last_resp,
    pop,
    ap_rst_n_0,
    empty_n_reg,
    sel,
    Q,
    ap_clk,
    SR,
    ap_rst_n,
    full_n_reg,
    \could_multi_bursts.next_loop ,
    full_n_reg_0,
    wrsp_type,
    ursp_ready,
    dout_vld_reg,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \could_multi_bursts.last_loop ,
    \dout_reg[0]_0 );
  output last_resp;
  output pop;
  output ap_rst_n_0;
  output empty_n_reg;
  input sel;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input full_n_reg;
  input \could_multi_bursts.next_loop ;
  input full_n_reg_0;
  input wrsp_type;
  input ursp_ready;
  input [0:0]dout_vld_reg;
  input dout_vld_reg_0;
  input dout_vld_reg_1;
  input \could_multi_bursts.last_loop ;
  input \dout_reg[0]_0 ;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire aw2b_info;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.next_loop ;
  wire \dout_reg[0]_0 ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire pop;
  wire sel;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h8F00FFFF00000000)) 
    \dout[0]_i_1__0 
       (.I0(wrsp_type),
        .I1(ursp_ready),
        .I2(last_resp),
        .I3(dout_vld_reg),
        .I4(dout_vld_reg_0),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hAEAEEEAEEEAEEEAE)) 
    dout_vld_i_1__7
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .I3(last_resp),
        .I4(ursp_ready),
        .I5(wrsp_type),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(ap_rst_n_0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__2 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized1_16
   (din,
    Q,
    ap_clk,
    SR,
    pop,
    \could_multi_bursts.last_loop ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    m_axi_gmem_ARREADY,
    \dout_reg[0]_2 ,
    \dout_reg[0]_3 ,
    fifo_rctl_ready,
    mem_reg,
    mem_reg_0);
  output [0:0]din;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input pop;
  input \could_multi_bursts.last_loop ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input m_axi_gmem_ARREADY;
  input \dout_reg[0]_2 ;
  input \dout_reg[0]_3 ;
  input fifo_rctl_ready;
  input mem_reg;
  input [0:0]mem_reg_0;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ar2r_info;
  wire \could_multi_bursts.last_loop ;
  wire [0:0]din;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire fifo_rctl_ready;
  wire last_burst;
  wire m_axi_gmem_ARREADY;
  wire mem_reg;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire [0:0]mem_reg_0;
  wire pop;
  wire push;

  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(last_burst),
        .R(SR));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(ar2r_info),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT5 #(
    .INIT(32'h8A000000)) 
    \mem_reg[14][0]_srl15_i_1__5 
       (.I0(\dout_reg[0]_1 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\dout_reg[0]_2 ),
        .I3(\dout_reg[0]_3 ),
        .I4(fifo_rctl_ready),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__3 
       (.I0(\could_multi_bursts.last_loop ),
        .I1(\dout_reg[0]_0 ),
        .O(ar2r_info));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2__0
       (.I0(mem_reg),
        .I1(last_burst),
        .I2(mem_reg_0),
        .O(din));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized3
   (ap_rst_n_0,
    pop,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    Q,
    dout_vld_reg,
    E,
    tmp_valid_reg,
    D,
    \raddr_reg[3] ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[12] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \dout_reg[1]_0 ,
    ap_rst_n,
    full_n_reg,
    ARREADY_Dummy,
    full_n_reg_0,
    p_1_in,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_2 ,
    beat_valid,
    \dout_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[32] ,
    dout,
    \dout_reg[1]_1 ,
    \raddr_reg[0] ,
    dout_vld_reg_2,
    \mOutPtr_reg[4] ,
    \dout_reg[1]_2 ,
    \dout_reg[0]_1 ,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_buf[31]_i_3 ,
    \bus_wide_gen.data_buf[31]_i_3_0 ,
    \bus_wide_gen.data_buf[31]_i_3_1 ,
    ap_clk,
    SR);
  output ap_rst_n_0;
  output pop;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]Q;
  output dout_vld_reg;
  output [0:0]E;
  output [0:0]tmp_valid_reg;
  output [3:0]D;
  output [2:0]\raddr_reg[3] ;
  output dout_vld_reg_0;
  output dout_vld_reg_1;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[12] ;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  output \dout_reg[1]_0 ;
  input ap_rst_n;
  input full_n_reg;
  input ARREADY_Dummy;
  input full_n_reg_0;
  input p_1_in;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  input beat_valid;
  input \dout_reg[0]_0 ;
  input \bus_wide_gen.data_buf_reg[32] ;
  input [0:0]dout;
  input [3:0]\dout_reg[1]_1 ;
  input \raddr_reg[0] ;
  input dout_vld_reg_2;
  input [4:0]\mOutPtr_reg[4] ;
  input [0:0]\dout_reg[1]_2 ;
  input [0:0]\dout_reg[0]_1 ;
  input \bus_wide_gen.data_valid_reg ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input [2:0]\bus_wide_gen.data_buf[31]_i_3 ;
  input \bus_wide_gen.data_buf[31]_i_3_0 ;
  input \bus_wide_gen.data_buf[31]_i_3_1 ;
  input ap_clk;
  input [0:0]SR;

  wire ARREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[22] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire [2:0]\bus_wide_gen.data_buf[31]_i_3 ;
  wire \bus_wide_gen.data_buf[31]_i_3_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_1 ;
  wire \bus_wide_gen.data_buf_reg[32] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf[0]_i_2_n_4 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_2 ;
  wire [0:0]dout;
  wire \dout[1]_i_2_n_4 ;
  wire \dout_reg[0]_0 ;
  wire [0:0]\dout_reg[0]_1 ;
  wire \dout_reg[1]_0 ;
  wire [3:0]\dout_reg[1]_1 ;
  wire [0:0]\dout_reg[1]_2 ;
  wire \dout_reg_n_4_[0] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire full_n_reg;
  wire full_n_reg_0;
  wire \mOutPtr[4]_i_3__1_n_4 ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire [2:2]p_0_in;
  wire p_1_in;
  wire pop;
  wire push;
  wire \raddr_reg[0] ;
  wire [2:0]\raddr_reg[3] ;
  wire [0:0]tmp_valid_reg;

  LUT6 #(
    .INIT(64'h0D00000000000000)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(Q),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .I3(beat_valid),
        .I4(\dout_reg[0]_0 ),
        .I5(\bus_wide_gen.data_buf_reg[32] ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.data_buf[31]_i_3 [1]),
        .I1(\bus_wide_gen.data_buf[31]_i_3_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_3 [2]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.data_buf[31]_i_3 [0]),
        .I1(\bus_wide_gen.data_buf[31]_i_3_1 ),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000FFFF8000)) 
    \bus_wide_gen.data_buf[63]_i_1 
       (.I0(Q),
        .I1(beat_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(\bus_wide_gen.data_buf_reg[32] ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .O(\dout_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFF00302233)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .I2(Q),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I5(\bus_wide_gen.data_valid_reg_0 ),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'h000000008800DC00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(beat_valid),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.split_cnt_buf[0]_i_2_n_4 ),
        .I5(dout_vld_reg),
        .O(\bus_wide_gen.split_cnt_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \bus_wide_gen.split_cnt_buf[0]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I1(\bus_wide_gen.data_buf_reg[32] ),
        .I2(\dout_reg[0]_0 ),
        .I3(beat_valid),
        .I4(Q),
        .O(\bus_wide_gen.split_cnt_buf[0]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \dout[1]_i_1 
       (.I0(dout_vld_reg_2),
        .I1(\dout[1]_i_2_n_4 ),
        .I2(\dout_reg[0]_0 ),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000D20000000000)) 
    \dout[1]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout_reg_n_4_[0] ),
        .I2(\bus_wide_gen.split_cnt_buf[0]_i_2_n_4 ),
        .I3(dout),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .I5(beat_valid),
        .O(\dout[1]_i_2_n_4 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(Q),
        .R(SR));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__4
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout[1]_i_2_n_4 ),
        .I2(dout_vld_reg_2),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h00000000FF7F0080)) 
    dout_vld_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(beat_valid),
        .I2(dout),
        .I3(\dout_reg_n_4_[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[0]_i_2_n_4 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_2 ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFDDDDDFFFDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(pop),
        .I2(full_n_reg),
        .I3(ARREADY_Dummy),
        .I4(full_n_reg_0),
        .I5(p_1_in),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr[4]_i_3__1_n_4 ),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_1__11 
       (.I0(\mOutPtr_reg[4] [2]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .I3(\mOutPtr[4]_i_3__1_n_4 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr[4]_i_3__1_n_4 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1__3 
       (.I0(pop),
        .I1(full_n_reg),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(tmp_valid_reg));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAA9A)) 
    \mOutPtr[4]_i_2__1 
       (.I0(\mOutPtr_reg[4] [4]),
        .I1(\mOutPtr_reg[4] [3]),
        .I2(\mOutPtr[4]_i_3__1_n_4 ),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [0]),
        .I5(\mOutPtr_reg[4] [1]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(pop),
        .I1(full_n_reg),
        .I2(ARREADY_Dummy),
        .I3(full_n_reg_0),
        .O(\mOutPtr[4]_i_3__1_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[1]_1 [0]),
        .A1(\dout_reg[1]_1 [1]),
        .A2(\dout_reg[1]_1 [2]),
        .A3(\dout_reg[1]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(p_0_in),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(full_n_reg_0),
        .I1(ARREADY_Dummy),
        .I2(full_n_reg),
        .O(push));
  LUT2 #(
    .INIT(4'h6)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\dout_reg[1]_2 ),
        .I1(\dout_reg[0]_1 ),
        .O(p_0_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[1]_1 [0]),
        .A1(\dout_reg[1]_1 [1]),
        .A2(\dout_reg[1]_1 [2]),
        .A3(\dout_reg[1]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\dout_reg[1]_2 ),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \raddr[1]_i_1__1 
       (.I0(dout_vld_reg_2),
        .I1(\mOutPtr[4]_i_3__1_n_4 ),
        .I2(\dout_reg[1]_1 [0]),
        .I3(\dout_reg[1]_1 [1]),
        .O(\raddr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hDF20BA45)) 
    \raddr[2]_i_1__1 
       (.I0(\dout_reg[1]_1 [0]),
        .I1(\mOutPtr[4]_i_3__1_n_4 ),
        .I2(dout_vld_reg_2),
        .I3(\dout_reg[1]_1 [2]),
        .I4(\dout_reg[1]_1 [1]),
        .O(\raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h0000FF00FEFE0000)) 
    \raddr[3]_i_1__1 
       (.I0(\dout_reg[1]_1 [3]),
        .I1(\dout_reg[1]_1 [2]),
        .I2(\raddr_reg[0] ),
        .I3(dout_vld_reg_2),
        .I4(pop),
        .I5(push),
        .O(E));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAA65)) 
    \raddr[3]_i_2__1 
       (.I0(\dout_reg[1]_1 [3]),
        .I1(\mOutPtr[4]_i_3__1_n_4 ),
        .I2(dout_vld_reg_2),
        .I3(\dout_reg[1]_1 [1]),
        .I4(\dout_reg[1]_1 [0]),
        .I5(\dout_reg[1]_1 [2]),
        .O(\raddr_reg[3] [2]));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized4
   (ap_rst_n_0,
    ap_rst_n_1,
    pop,
    in,
    \sect_len_buf_reg[5] ,
    E,
    \raddr_reg[0] ,
    D,
    \mOutPtr_reg[3] ,
    empty_n_reg,
    WVALID_Dummy_reg,
    ap_rst_n,
    full_n_reg,
    full_n_reg_0,
    \mOutPtr_reg[0] ,
    \mem_reg[14][0]_srl15_i_3__0_0 ,
    \mem_reg[14][0]_srl15_i_3__0_1 ,
    AWREADY_Dummy_0,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    fifo_resp_ready,
    Q,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    dout_vld_reg_0,
    \dout_reg[0]_0 ,
    \dout[3]_i_2_0 ,
    WLAST_Dummy_reg,
    WLAST_Dummy_reg_0,
    WLAST_Dummy_reg_1,
    sel,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output ap_rst_n_1;
  output pop;
  output [3:0]in;
  output \sect_len_buf_reg[5] ;
  output [0:0]E;
  output [0:0]\raddr_reg[0] ;
  output [2:0]D;
  output [3:0]\mOutPtr_reg[3] ;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  input ap_rst_n;
  input full_n_reg;
  input full_n_reg_0;
  input \mOutPtr_reg[0] ;
  input [8:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  input [4:0]\mem_reg[14][0]_srl15_i_3__0_1 ;
  input AWREADY_Dummy_0;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input fifo_resp_ready;
  input [3:0]Q;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input dout_vld_reg_0;
  input \dout_reg[0]_0 ;
  input [5:0]\dout[3]_i_2_0 ;
  input WLAST_Dummy_reg;
  input WLAST_Dummy_reg_0;
  input WLAST_Dummy_reg_1;
  input sel;
  input ap_clk;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WLAST_Dummy_reg_0;
  wire WLAST_Dummy_reg_1;
  wire WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire [5:0]\dout[3]_i_2_0 ;
  wire \dout[3]_i_4_n_4 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg_n_4_[0] ;
  wire \dout_reg_n_4_[1] ;
  wire \dout_reg_n_4_[2] ;
  wire \dout_reg_n_4_[3] ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_resp_ready;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [3:0]in;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire [3:0]\mOutPtr_reg[3] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire [8:0]\mem_reg[14][0]_srl15_i_3__0_0 ;
  wire [4:0]\mem_reg[14][0]_srl15_i_3__0_1 ;
  wire \mem_reg[14][0]_srl15_i_4__0_n_4 ;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire next_burst;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire raddr113_out;
  wire [0:0]\raddr_reg[0] ;
  wire \sect_len_buf_reg[5] ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(WLAST_Dummy_reg),
        .I2(WLAST_Dummy_reg_0),
        .I3(WLAST_Dummy_reg_1),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[3]_i_1 
       (.I0(next_burst),
        .I1(dout_vld_reg_0),
        .I2(dout_vld_reg),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    \dout[3]_i_2 
       (.I0(\dout_reg[0]_0 ),
        .I1(\dout[3]_i_2_0 [2]),
        .I2(\dout_reg_n_4_[2] ),
        .I3(\dout[3]_i_2_0 [1]),
        .I4(\dout_reg_n_4_[1] ),
        .I5(\dout[3]_i_4_n_4 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \dout[3]_i_4 
       (.I0(\dout_reg_n_4_[3] ),
        .I1(\dout[3]_i_2_0 [3]),
        .I2(\dout_reg_n_4_[0] ),
        .I3(\dout[3]_i_2_0 [0]),
        .I4(\dout[3]_i_2_0 [4]),
        .I5(\dout[3]_i_2_0 [5]),
        .O(\dout[3]_i_4_n_4 ));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg_n_4_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__8
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(next_burst),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_reg),
        .I2(full_n_reg_0),
        .I3(\mOutPtr_reg[0] ),
        .I4(pop),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .O(\mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[2]_i_1__5 
       (.I0(\mOutPtr_reg[4] [0]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(p_12_in),
        .I3(\mOutPtr_reg[4] [2]),
        .O(\mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg[4] [1]),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(p_12_in),
        .I4(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[3] [2]));
  LUT6 #(
    .INIT(64'h4FFFFFFFB0000000)) 
    \mOutPtr[4]_i_1__5 
       (.I0(AWREADY_Dummy_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(\mOutPtr_reg[0] ),
        .I5(pop),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \mOutPtr[4]_i_2__3 
       (.I0(\mOutPtr_reg[4] [3]),
        .I1(\mOutPtr_reg[4] [1]),
        .I2(\mOutPtr_reg[4] [0]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(p_12_in),
        .I5(\mOutPtr_reg[4] [4]),
        .O(\mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h0000000080800080)) 
    \mOutPtr[4]_i_3__3 
       (.I0(\mOutPtr_reg[0] ),
        .I1(fifo_resp_ready),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(AWREADY_Dummy_0),
        .I5(pop),
        .O(p_12_in));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__2 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [0]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h82000082)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\mem_reg[14][0]_srl15_i_4__0_n_4 ),
        .I1(\mem_reg[14][0]_srl15_i_3__0_0 [5]),
        .I2(\mem_reg[14][0]_srl15_i_3__0_1 [1]),
        .I3(\mem_reg[14][0]_srl15_i_3__0_0 [4]),
        .I4(\mem_reg[14][0]_srl15_i_3__0_1 [0]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \mem_reg[14][0]_srl15_i_4__0 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [8]),
        .I1(\mem_reg[14][0]_srl15_i_3__0_1 [4]),
        .I2(\mem_reg[14][0]_srl15_i_3__0_0 [7]),
        .I3(\mem_reg[14][0]_srl15_i_3__0_1 [3]),
        .I4(\mem_reg[14][0]_srl15_i_3__0_1 [2]),
        .I5(\mem_reg[14][0]_srl15_i_3__0_0 [6]),
        .O(\mem_reg[14][0]_srl15_i_4__0_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [1]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[1]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [2]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[2]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1__0 
       (.I0(\mem_reg[14][0]_srl15_i_3__0_0 [3]),
        .I1(\sect_len_buf_reg[5] ),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \raddr[1]_i_1__3 
       (.I0(Q[0]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \raddr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \raddr[3]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(raddr113_out),
        .O(\raddr_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \raddr[3]_i_2__3 
       (.I0(Q[1]),
        .I1(p_12_in),
        .I2(dout_vld_reg),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h2AAA2AAAAAAA2AAA)) 
    \raddr[3]_i_3__3 
       (.I0(pop),
        .I1(\mOutPtr_reg[0] ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(AWREADY_Dummy_0),
        .O(p_8_in));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \raddr[3]_i_4__1 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(raddr113_out));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized5
   (sel,
    pop,
    push,
    \dout_reg[67]_0 ,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    fifo_resp_ready,
    fifo_burst_ready,
    req_en__0,
    rs_req_ready,
    req_fifo_valid,
    \dout_reg[3]_0 ,
    in,
    Q,
    ap_clk,
    SR);
  output sel;
  output pop;
  output push;
  output [64:0]\dout_reg[67]_0 ;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input req_en__0;
  input rs_req_ready;
  input req_fifo_valid;
  input \dout_reg[3]_0 ;
  input [64:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[3]_0 ;
  wire [64:0]\dout_reg[67]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire [64:0]in;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][31]_srl15_n_4 ;
  wire \mem_reg[14][32]_srl15_n_4 ;
  wire \mem_reg[14][33]_srl15_n_4 ;
  wire \mem_reg[14][34]_srl15_n_4 ;
  wire \mem_reg[14][35]_srl15_n_4 ;
  wire \mem_reg[14][36]_srl15_n_4 ;
  wire \mem_reg[14][37]_srl15_n_4 ;
  wire \mem_reg[14][38]_srl15_n_4 ;
  wire \mem_reg[14][39]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][40]_srl15_n_4 ;
  wire \mem_reg[14][41]_srl15_n_4 ;
  wire \mem_reg[14][42]_srl15_n_4 ;
  wire \mem_reg[14][43]_srl15_n_4 ;
  wire \mem_reg[14][44]_srl15_n_4 ;
  wire \mem_reg[14][45]_srl15_n_4 ;
  wire \mem_reg[14][46]_srl15_n_4 ;
  wire \mem_reg[14][47]_srl15_n_4 ;
  wire \mem_reg[14][48]_srl15_n_4 ;
  wire \mem_reg[14][49]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][50]_srl15_n_4 ;
  wire \mem_reg[14][51]_srl15_n_4 ;
  wire \mem_reg[14][52]_srl15_n_4 ;
  wire \mem_reg[14][53]_srl15_n_4 ;
  wire \mem_reg[14][54]_srl15_n_4 ;
  wire \mem_reg[14][55]_srl15_n_4 ;
  wire \mem_reg[14][56]_srl15_n_4 ;
  wire \mem_reg[14][57]_srl15_n_4 ;
  wire \mem_reg[14][58]_srl15_n_4 ;
  wire \mem_reg[14][59]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][60]_srl15_n_4 ;
  wire \mem_reg[14][61]_srl15_n_4 ;
  wire \mem_reg[14][62]_srl15_n_4 ;
  wire \mem_reg[14][63]_srl15_n_4 ;
  wire \mem_reg[14][64]_srl15_n_4 ;
  wire \mem_reg[14][65]_srl15_n_4 ;
  wire \mem_reg[14][66]_srl15_n_4 ;
  wire \mem_reg[14][67]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire sel;

  LUT4 #(
    .INIT(16'h8F00)) 
    \dout[67]_i_1 
       (.I0(req_en__0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .I3(\dout_reg[3]_0 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [7]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg[67]_0 [6]),
        .R(SR));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[14][0]_srl15_i_1__3 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .I2(\dout_reg[0]_1 ),
        .I3(fifo_resp_ready),
        .I4(fifo_burst_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][31]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][32]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][33]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][34]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][35]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][36]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][37]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][38]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][39]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][3]_srl15_i_1__1 
       (.I0(\dout_reg[0] ),
        .I1(\dout_reg[0]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][40]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][41]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][42]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][43]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][44]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][45]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][46]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][47]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][48]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][49]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][50]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][51]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][52]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][53]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][54]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][55]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][56]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][57]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][58]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][59]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][60]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][61]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][62]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][63]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][64]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][65]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][66]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][67]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
endmodule

(* ORIG_REF_NAME = "matprod_gmem_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_srl__parameterized6
   (SR,
    E,
    req_en__0,
    dout_vld_reg,
    \len_cnt_reg[7] ,
    D,
    pop,
    data_en__3,
    WVALID_Dummy_reg,
    push,
    \dout_reg[72]_0 ,
    ap_rst_n,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    Q,
    \last_cnt_reg[1] ,
    \last_cnt_reg[1]_0 ,
    \dout[3]_i_2 ,
    WVALID_Dummy,
    \last_cnt_reg[4] ,
    flying_req_reg_0,
    m_axi_gmem_WREADY,
    fifo_valid,
    \dout_reg[0]_0 ,
    in,
    \dout_reg[72]_1 ,
    ap_clk);
  output [0:0]SR;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg;
  output \len_cnt_reg[7] ;
  output [3:0]D;
  output pop;
  output data_en__3;
  output [0:0]WVALID_Dummy_reg;
  output push;
  output [68:0]\dout_reg[72]_0 ;
  input ap_rst_n;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input [1:0]Q;
  input \last_cnt_reg[1] ;
  input \last_cnt_reg[1]_0 ;
  input \dout[3]_i_2 ;
  input WVALID_Dummy;
  input [4:0]\last_cnt_reg[4] ;
  input flying_req_reg_0;
  input m_axi_gmem_WREADY;
  input fifo_valid;
  input \dout_reg[0]_0 ;
  input [68:0]in;
  input [3:0]\dout_reg[72]_1 ;
  input ap_clk;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire ap_clk;
  wire ap_rst_n;
  wire data_en__3;
  wire \dout[3]_i_2 ;
  wire \dout_reg[0]_0 ;
  wire [68:0]\dout_reg[72]_0 ;
  wire [3:0]\dout_reg[72]_1 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire flying_req_reg_0;
  wire [68:0]in;
  wire \last_cnt[4]_i_4_n_4 ;
  wire \last_cnt_reg[1] ;
  wire \last_cnt_reg[1]_0 ;
  wire [4:0]\last_cnt_reg[4] ;
  wire \len_cnt_reg[7] ;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[14][0]_srl15_n_4 ;
  wire \mem_reg[14][10]_srl15_n_4 ;
  wire \mem_reg[14][11]_srl15_n_4 ;
  wire \mem_reg[14][12]_srl15_n_4 ;
  wire \mem_reg[14][13]_srl15_n_4 ;
  wire \mem_reg[14][14]_srl15_n_4 ;
  wire \mem_reg[14][15]_srl15_n_4 ;
  wire \mem_reg[14][16]_srl15_n_4 ;
  wire \mem_reg[14][17]_srl15_n_4 ;
  wire \mem_reg[14][18]_srl15_n_4 ;
  wire \mem_reg[14][19]_srl15_n_4 ;
  wire \mem_reg[14][1]_srl15_n_4 ;
  wire \mem_reg[14][20]_srl15_n_4 ;
  wire \mem_reg[14][21]_srl15_n_4 ;
  wire \mem_reg[14][22]_srl15_n_4 ;
  wire \mem_reg[14][23]_srl15_n_4 ;
  wire \mem_reg[14][24]_srl15_n_4 ;
  wire \mem_reg[14][25]_srl15_n_4 ;
  wire \mem_reg[14][26]_srl15_n_4 ;
  wire \mem_reg[14][27]_srl15_n_4 ;
  wire \mem_reg[14][28]_srl15_n_4 ;
  wire \mem_reg[14][29]_srl15_n_4 ;
  wire \mem_reg[14][2]_srl15_n_4 ;
  wire \mem_reg[14][30]_srl15_n_4 ;
  wire \mem_reg[14][31]_srl15_n_4 ;
  wire \mem_reg[14][32]_srl15_n_4 ;
  wire \mem_reg[14][33]_srl15_n_4 ;
  wire \mem_reg[14][34]_srl15_n_4 ;
  wire \mem_reg[14][35]_srl15_n_4 ;
  wire \mem_reg[14][36]_srl15_n_4 ;
  wire \mem_reg[14][37]_srl15_n_4 ;
  wire \mem_reg[14][38]_srl15_n_4 ;
  wire \mem_reg[14][39]_srl15_n_4 ;
  wire \mem_reg[14][3]_srl15_n_4 ;
  wire \mem_reg[14][40]_srl15_n_4 ;
  wire \mem_reg[14][41]_srl15_n_4 ;
  wire \mem_reg[14][42]_srl15_n_4 ;
  wire \mem_reg[14][43]_srl15_n_4 ;
  wire \mem_reg[14][44]_srl15_n_4 ;
  wire \mem_reg[14][45]_srl15_n_4 ;
  wire \mem_reg[14][46]_srl15_n_4 ;
  wire \mem_reg[14][47]_srl15_n_4 ;
  wire \mem_reg[14][48]_srl15_n_4 ;
  wire \mem_reg[14][49]_srl15_n_4 ;
  wire \mem_reg[14][4]_srl15_n_4 ;
  wire \mem_reg[14][50]_srl15_n_4 ;
  wire \mem_reg[14][51]_srl15_n_4 ;
  wire \mem_reg[14][52]_srl15_n_4 ;
  wire \mem_reg[14][53]_srl15_n_4 ;
  wire \mem_reg[14][54]_srl15_n_4 ;
  wire \mem_reg[14][55]_srl15_n_4 ;
  wire \mem_reg[14][56]_srl15_n_4 ;
  wire \mem_reg[14][57]_srl15_n_4 ;
  wire \mem_reg[14][58]_srl15_n_4 ;
  wire \mem_reg[14][59]_srl15_n_4 ;
  wire \mem_reg[14][5]_srl15_n_4 ;
  wire \mem_reg[14][60]_srl15_n_4 ;
  wire \mem_reg[14][61]_srl15_n_4 ;
  wire \mem_reg[14][62]_srl15_n_4 ;
  wire \mem_reg[14][63]_srl15_n_4 ;
  wire \mem_reg[14][64]_srl15_n_4 ;
  wire \mem_reg[14][65]_srl15_n_4 ;
  wire \mem_reg[14][66]_srl15_n_4 ;
  wire \mem_reg[14][67]_srl15_n_4 ;
  wire \mem_reg[14][6]_srl15_n_4 ;
  wire \mem_reg[14][72]_srl15_n_4 ;
  wire \mem_reg[14][7]_srl15_n_4 ;
  wire \mem_reg[14][8]_srl15_n_4 ;
  wire \mem_reg[14][9]_srl15_n_4 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[67]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT6 #(
    .INIT(64'h1011000000000000)) 
    \dout[3]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\last_cnt_reg[1] ),
        .I3(\last_cnt_reg[1]_0 ),
        .I4(\dout[3]_i_2 ),
        .I5(WVALID_Dummy),
        .O(\len_cnt_reg[7] ));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \dout[63]_i_1 
       (.I0(m_axi_gmem_WREADY),
        .I1(flying_req_reg),
        .I2(data_en__3),
        .I3(fifo_valid),
        .I4(\dout_reg[0]_0 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [61]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [62]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [63]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [64]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [65]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [66]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [67]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [6]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][72]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [68]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [7]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [8]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_4 ),
        .Q(\dout_reg[72]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \last_cnt[1]_i_1 
       (.I0(\last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(\last_cnt_reg[1] ),
        .I4(in[68]),
        .I5(\last_cnt_reg[4] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \last_cnt[2]_i_1 
       (.I0(in[68]),
        .I1(push),
        .I2(p_8_in),
        .I3(\last_cnt_reg[4] [0]),
        .I4(\last_cnt_reg[4] [2]),
        .I5(\last_cnt_reg[4] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[3]_i_1 
       (.I0(\last_cnt_reg[4] [1]),
        .I1(\last_cnt[4]_i_4_n_4 ),
        .I2(\last_cnt_reg[4] [3]),
        .I3(\last_cnt_reg[4] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \last_cnt[4]_i_1 
       (.I0(p_8_in),
        .I1(\last_cnt_reg[1]_0 ),
        .I2(\last_cnt_reg[1] ),
        .I3(in[68]),
        .O(WVALID_Dummy_reg));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \last_cnt[4]_i_2 
       (.I0(\last_cnt_reg[4] [1]),
        .I1(\last_cnt[4]_i_4_n_4 ),
        .I2(\last_cnt_reg[4] [2]),
        .I3(\last_cnt_reg[4] [4]),
        .I4(\last_cnt_reg[4] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \last_cnt[4]_i_3 
       (.I0(fifo_valid),
        .I1(\dout_reg[72]_0 [68]),
        .I2(data_en__3),
        .I3(flying_req_reg),
        .I4(m_axi_gmem_WREADY),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'h20000000BAAAAAAA)) 
    \last_cnt[4]_i_4 
       (.I0(\last_cnt_reg[4] [0]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[1]_0 ),
        .I3(\last_cnt_reg[1] ),
        .I4(in[68]),
        .I5(\last_cnt_reg[4] [1]),
        .O(\last_cnt[4]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(\last_cnt_reg[4] [2]),
        .I1(\last_cnt_reg[4] [1]),
        .I2(\last_cnt_reg[4] [0]),
        .I3(\last_cnt_reg[4] [3]),
        .I4(\last_cnt_reg[4] [4]),
        .O(data_en__3));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1__4 
       (.I0(\last_cnt_reg[1] ),
        .I1(\last_cnt_reg[1]_0 ),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[14][10]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[14][11]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[14][12]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[14][13]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[14][14]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[14][15]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[14][16]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[14][17]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[14][18]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[14][19]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[14][20]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[14][21]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[14][22]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[14][23]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[14][24]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[14][25]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[14][26]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[14][27]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[14][28]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[14][29]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[14][30]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[14][31]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[14][32]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[14][33]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[14][34]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[14][35]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[14][36]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\mem_reg[14][37]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\mem_reg[14][38]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\mem_reg[14][39]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\mem_reg[14][40]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\mem_reg[14][41]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\mem_reg[14][42]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\mem_reg[14][43]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\mem_reg[14][44]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\mem_reg[14][45]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\mem_reg[14][46]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\mem_reg[14][47]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\mem_reg[14][48]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\mem_reg[14][49]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\mem_reg[14][50]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\mem_reg[14][51]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\mem_reg[14][52]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\mem_reg[14][53]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\mem_reg[14][54]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\mem_reg[14][55]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\mem_reg[14][56]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\mem_reg[14][57]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\mem_reg[14][58]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\mem_reg[14][59]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\mem_reg[14][60]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\mem_reg[14][61]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\mem_reg[14][62]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\mem_reg[14][63]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\mem_reg[14][64]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\mem_reg[14][65]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[66]),
        .Q(\mem_reg[14][66]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[67]),
        .Q(\mem_reg[14][67]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[14][6]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][72]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][72]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[68]),
        .Q(\mem_reg[14][72]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[14][7]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[14][8]_srl15_n_4 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(\dout_reg[72]_1 [0]),
        .A1(\dout_reg[72]_1 [1]),
        .A2(\dout_reg[72]_1 [2]),
        .A3(\dout_reg[72]_1 [3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[14][9]_srl15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__3 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB3BBB0)) 
    \state[0]_i_3 
       (.I0(p_8_in),
        .I1(flying_req_reg),
        .I2(\last_cnt_reg[4] [2]),
        .I3(\last_cnt_reg[4] [1]),
        .I4(\last_cnt_reg[4] [0]),
        .I5(flying_req_reg_0),
        .O(req_en__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_store
   (wrsp_type,
    p_22_in,
    \bus_wide_gen.offset_full_n ,
    full_n_reg,
    dout_vld_reg,
    ursp_ready,
    tmp_valid,
    WVALID_Dummy,
    \dout_reg[30] ,
    p_0_in,
    ap_block_pp0_stage0_subdone_1,
    p_12_in,
    D,
    \tmp_len_reg[31]_0 ,
    \tmp_addr_reg[63]_0 ,
    tmp_valid_reg_0,
    resp_ready,
    WDATA_Dummy,
    \bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 ,
    ap_clk,
    SR,
    \bus_wide_gen.data_valid_reg_0 ,
    ap_rst_n,
    AWREADY_Dummy,
    WREADY_Dummy,
    \bus_wide_gen.len_cnt_reg[0]_0 ,
    burst_valid,
    \bus_wide_gen.ready_for_data ,
    Q,
    ap_enable_reg_pp0_iter3,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    \ap_CS_fsm_reg[26] ,
    icmp_ln42_fu_262_p2,
    \dout_reg[61] ,
    \dout_reg[95] ,
    ap_start,
    need_wrsp,
    WEBWE,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ,
    E,
    din);
  output wrsp_type;
  output p_22_in;
  output \bus_wide_gen.offset_full_n ;
  output full_n_reg;
  output dout_vld_reg;
  output ursp_ready;
  output tmp_valid;
  output WVALID_Dummy;
  output \dout_reg[30] ;
  output p_0_in;
  output ap_block_pp0_stage0_subdone_1;
  output p_12_in;
  output [2:0]D;
  output [29:0]\tmp_len_reg[31]_0 ;
  output [61:0]\tmp_addr_reg[63]_0 ;
  output [0:0]tmp_valid_reg_0;
  output resp_ready;
  output [63:0]WDATA_Dummy;
  output [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 ;
  input ap_clk;
  input [0:0]SR;
  input \bus_wide_gen.data_valid_reg_0 ;
  input ap_rst_n;
  input AWREADY_Dummy;
  input WREADY_Dummy;
  input \bus_wide_gen.len_cnt_reg[0]_0 ;
  input burst_valid;
  input \bus_wide_gen.ready_for_data ;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter3;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input \ap_CS_fsm_reg[26] ;
  input icmp_ln42_fu_262_p2;
  input [61:0]\dout_reg[61] ;
  input [31:0]\dout_reg[95] ;
  input ap_start;
  input need_wrsp;
  input [0:0]WEBWE;
  input [0:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  input [0:0]E;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [63:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[26] ;
  wire ap_block_pp0_stage0_subdone_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_start;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_6;
  wire buff_wdata_n_8;
  wire burst_valid;
  wire \bus_wide_gen.data_buf1_out ;
  wire [0:0]\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ;
  wire [3:0]\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_pad_reg_n_4 ;
  wire \bus_wide_gen.len_cnt[0]_i_5_n_4 ;
  wire [28:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.len_cnt_reg[0]_0 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[12]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[20]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[24]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[28]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[4]_i_1_n_9 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_10 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_11 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ;
  wire \bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_4_[1] ;
  wire \bus_wide_gen.ready_for_data ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire [31:0]din;
  wire \dout_reg[30] ;
  wire [61:0]\dout_reg[61] ;
  wire [31:0]\dout_reg[95] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wrsp_n_7;
  wire full_n_reg;
  wire icmp_ln42_fu_262_p2;
  wire last_resp;
  wire need_wrsp;
  wire p_0_in;
  wire p_12_in;
  wire p_22_in;
  wire push;
  wire resp_ready;
  wire [61:0]\tmp_addr_reg[63]_0 ;
  wire [31:2]tmp_len0;
  wire [29:0]\tmp_len_reg[31]_0 ;
  wire tmp_valid;
  wire [0:0]tmp_valid_reg_0;
  wire [3:0]tmp_wstrb;
  wire ursp_ready;
  wire valid_length;
  wire wdata_valid;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [3:0]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized1 buff_wdata
       (.E(\bus_wide_gen.data_buf1_out ),
        .Q(Q[4:3]),
        .SR(SR),
        .WEBWE(WEBWE),
        .ap_block_pp0_stage0_subdone_1(ap_block_pp0_stage0_subdone_1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_pad_reg_n_4 ),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 (\dout_reg[30] ),
        .\bus_wide_gen.first_pad_reg (buff_wdata_n_6),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .din(din),
        .dout({tmp_wstrb,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45}),
        .\dout_reg[0] (\bus_wide_gen.pad_oh_reg_reg_n_4_[1] ),
        .dout_vld_reg_0(buff_wdata_n_8),
        .full_n_reg_0(full_n_reg),
        .wdata_valid(wdata_valid));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_45),
        .Q(WDATA_Dummy[0]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_35),
        .Q(WDATA_Dummy[10]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_34),
        .Q(WDATA_Dummy[11]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_33),
        .Q(WDATA_Dummy[12]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_32),
        .Q(WDATA_Dummy[13]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_31),
        .Q(WDATA_Dummy[14]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_30),
        .Q(WDATA_Dummy[15]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_29),
        .Q(WDATA_Dummy[16]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_28),
        .Q(WDATA_Dummy[17]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_27),
        .Q(WDATA_Dummy[18]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_26),
        .Q(WDATA_Dummy[19]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_44),
        .Q(WDATA_Dummy[1]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_25),
        .Q(WDATA_Dummy[20]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_24),
        .Q(WDATA_Dummy[21]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_23),
        .Q(WDATA_Dummy[22]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_22),
        .Q(WDATA_Dummy[23]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_21),
        .Q(WDATA_Dummy[24]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_20),
        .Q(WDATA_Dummy[25]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_19),
        .Q(WDATA_Dummy[26]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_18),
        .Q(WDATA_Dummy[27]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_17),
        .Q(WDATA_Dummy[28]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[29]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_43),
        .Q(WDATA_Dummy[2]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[30]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[31]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_42),
        .Q(WDATA_Dummy[3]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_41),
        .Q(WDATA_Dummy[4]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_40),
        .Q(WDATA_Dummy[5]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_39),
        .Q(WDATA_Dummy[6]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_38),
        .Q(WDATA_Dummy[7]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_37),
        .Q(WDATA_Dummy[8]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(buff_wdata_n_36),
        .Q(WDATA_Dummy[9]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(tmp_wstrb[0]),
        .Q(\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(tmp_wstrb[1]),
        .Q(\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 [1]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(tmp_wstrb[2]),
        .Q(\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 [2]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf1_out ),
        .D(tmp_wstrb[3]),
        .Q(\bus_wide_gen.data_gen[0].strb_buf_reg[3]_0 [3]),
        .R(\bus_wide_gen.data_gen[0].strb_buf_reg[0]_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_45),
        .Q(WDATA_Dummy[32]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_44),
        .Q(WDATA_Dummy[33]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_43),
        .Q(WDATA_Dummy[34]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_42),
        .Q(WDATA_Dummy[35]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_41),
        .Q(WDATA_Dummy[36]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_40),
        .Q(WDATA_Dummy[37]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_39),
        .Q(WDATA_Dummy[38]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_38),
        .Q(WDATA_Dummy[39]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_37),
        .Q(WDATA_Dummy[40]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_36),
        .Q(WDATA_Dummy[41]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_35),
        .Q(WDATA_Dummy[42]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_34),
        .Q(WDATA_Dummy[43]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_33),
        .Q(WDATA_Dummy[44]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_32),
        .Q(WDATA_Dummy[45]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_31),
        .Q(WDATA_Dummy[46]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_30),
        .Q(WDATA_Dummy[47]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_29),
        .Q(WDATA_Dummy[48]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_28),
        .Q(WDATA_Dummy[49]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_27),
        .Q(WDATA_Dummy[50]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_26),
        .Q(WDATA_Dummy[51]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_25),
        .Q(WDATA_Dummy[52]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_24),
        .Q(WDATA_Dummy[53]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_23),
        .Q(WDATA_Dummy[54]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_22),
        .Q(WDATA_Dummy[55]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_21),
        .Q(WDATA_Dummy[56]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_20),
        .Q(WDATA_Dummy[57]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_19),
        .Q(WDATA_Dummy[58]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_18),
        .Q(WDATA_Dummy[59]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_17),
        .Q(WDATA_Dummy[60]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_16),
        .Q(WDATA_Dummy[61]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_15),
        .Q(WDATA_Dummy[62]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(buff_wdata_n_14),
        .Q(WDATA_Dummy[63]),
        .R(\bus_wide_gen.wreq_offset_n_11 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_0 ),
        .Q(WVALID_Dummy),
        .R(SR));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.first_pad_reg_n_4 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(\bus_wide_gen.len_cnt[0]_i_5_n_4 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_5 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_6 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_10 ,\bus_wide_gen.len_cnt_reg[0]_i_3_n_11 }),
        .S({\bus_wide_gen.len_cnt_reg [3:1],\bus_wide_gen.len_cnt[0]_i_5_n_4 }));
  FDRE \bus_wide_gen.len_cnt_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [10]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [11]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [12]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ),
        .CO({\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[12]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[12]_i_1_n_11 }),
        .S(\bus_wide_gen.len_cnt_reg [15:12]));
  FDRE \bus_wide_gen.len_cnt_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [13]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [14]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[12]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [15]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [16]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[12]_i_1_n_4 ),
        .CO({\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[16]_i_1_n_11 }),
        .S(\bus_wide_gen.len_cnt_reg [19:16]));
  FDRE \bus_wide_gen.len_cnt_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [17]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [18]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[16]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [19]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [20]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[16]_i_1_n_4 ),
        .CO({\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[20]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[20]_i_1_n_11 }),
        .S(\bus_wide_gen.len_cnt_reg [23:20]));
  FDRE \bus_wide_gen.len_cnt_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [21]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [22]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[20]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [23]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [24]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[20]_i_1_n_4 ),
        .CO({\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[24]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[24]_i_1_n_11 }),
        .S(\bus_wide_gen.len_cnt_reg [27:24]));
  FDRE \bus_wide_gen.len_cnt_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [25]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [26]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[24]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [27]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[28]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [28]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[24]_i_1_n_4 ),
        .CO(\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bus_wide_gen.len_cnt_reg[28]_i_1_O_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_reg[28]_i_1_n_11 }),
        .S({1'b0,1'b0,1'b0,\bus_wide_gen.len_cnt_reg [28]}));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[0]_i_3_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[0]_i_3_n_4 ),
        .CO({\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[4]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[4]_i_1_n_11 }),
        .S(\bus_wide_gen.len_cnt_reg [7:4]));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_9 ),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[4]_i_1_n_8 ),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.len_cnt_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_11 ),
        .Q(\bus_wide_gen.len_cnt_reg [8]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_reg[4]_i_1_n_4 ),
        .CO({\bus_wide_gen.len_cnt_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bus_wide_gen.len_cnt_reg[8]_i_1_n_8 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_9 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_10 ,\bus_wide_gen.len_cnt_reg[8]_i_1_n_11 }),
        .S(\bus_wide_gen.len_cnt_reg [11:8]));
  FDRE \bus_wide_gen.len_cnt_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(\bus_wide_gen.len_cnt_reg[8]_i_1_n_10 ),
        .Q(\bus_wide_gen.len_cnt_reg [9]),
        .R(\bus_wide_gen.wreq_offset_n_10 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_4_[1] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(\tmp_len_reg[31]_0 ),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.wreq_offset_n_10 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.wreq_offset_n_13 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_4 ),
        .\bus_wide_gen.len_cnt_reg (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.len_cnt_reg_0_sp_1 (\bus_wide_gen.len_cnt_reg[0]_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_4_[1] ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\dout_reg[0] (buff_wdata_n_8),
        .\dout_reg[0]_0 (buff_wdata_n_6),
        .\dout_reg[29] (\bus_wide_gen.wreq_offset_n_11 ),
        .\dout_reg[30] (\dout_reg[30] ),
        .\dout_reg[30]_0 (\tmp_addr_reg[63]_0 [0]),
        .dout_vld_reg_0(p_22_in),
        .dout_vld_reg_1(\bus_wide_gen.wreq_offset_n_9 ),
        .full_n_reg_0(\bus_wide_gen.offset_full_n ),
        .full_n_reg_1(tmp_valid),
        .p_0_in(p_0_in),
        .tmp_valid_reg(tmp_valid_reg_0),
        .wdata_valid(wdata_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(tmp_len0),
        .E(push),
        .Q(Q[2:1]),
        .SR(SR),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[61] ({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100}),
        .\dout_reg[61]_0 (\dout_reg[61] ),
        .\dout_reg[95] (fifo_wreq_n_38),
        .\dout_reg[95]_0 (\bus_wide_gen.offset_full_n ),
        .\dout_reg[95]_1 (tmp_valid),
        .\dout_reg[95]_2 (\dout_reg[95] ),
        .full_n_reg_0(D[2:1]),
        .icmp_ln42_fu_262_p2(icmp_ln42_fu_262_p2),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(push),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(fifo_wrsp_n_7),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(ursp_ready),
        .last_resp(last_resp),
        .\mOutPtr_reg[0]_0 (\bus_wide_gen.offset_full_n ),
        .\mOutPtr_reg[0]_1 (tmp_valid),
        .need_wrsp(need_wrsp),
        .resp_ready(resp_ready),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_100),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_99),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_51),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_50),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_49),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_48),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_47),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_46),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_45),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_44),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_43),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_42),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_41),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_40),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_39),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(fifo_wreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(SR));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[10]),
        .Q(\tmp_len_reg[31]_0 [8]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[11]),
        .Q(\tmp_len_reg[31]_0 [9]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[12]),
        .Q(\tmp_len_reg[31]_0 [10]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[13]),
        .Q(\tmp_len_reg[31]_0 [11]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[14]),
        .Q(\tmp_len_reg[31]_0 [12]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[15]),
        .Q(\tmp_len_reg[31]_0 [13]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[16]),
        .Q(\tmp_len_reg[31]_0 [14]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[17]),
        .Q(\tmp_len_reg[31]_0 [15]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[18]),
        .Q(\tmp_len_reg[31]_0 [16]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[19]),
        .Q(\tmp_len_reg[31]_0 [17]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[20]),
        .Q(\tmp_len_reg[31]_0 [18]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[21]),
        .Q(\tmp_len_reg[31]_0 [19]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[22]),
        .Q(\tmp_len_reg[31]_0 [20]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[23]),
        .Q(\tmp_len_reg[31]_0 [21]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[24]),
        .Q(\tmp_len_reg[31]_0 [22]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[25]),
        .Q(\tmp_len_reg[31]_0 [23]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[26]),
        .Q(\tmp_len_reg[31]_0 [24]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[27]),
        .Q(\tmp_len_reg[31]_0 [25]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[28]),
        .Q(\tmp_len_reg[31]_0 [26]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[29]),
        .Q(\tmp_len_reg[31]_0 [27]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[2]),
        .Q(\tmp_len_reg[31]_0 [0]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[30]),
        .Q(\tmp_len_reg[31]_0 [28]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[31]),
        .Q(\tmp_len_reg[31]_0 [29]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[3]),
        .Q(\tmp_len_reg[31]_0 [1]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[4]),
        .Q(\tmp_len_reg[31]_0 [2]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[5]),
        .Q(\tmp_len_reg[31]_0 [3]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[6]),
        .Q(\tmp_len_reg[31]_0 [4]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[7]),
        .Q(\tmp_len_reg[31]_0 [5]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[8]),
        .Q(\tmp_len_reg[31]_0 [6]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(tmp_len0[9]),
        .Q(\tmp_len_reg[31]_0 [7]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_38),
        .Q(tmp_valid),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized3 user_resp
       (.D(D[0]),
        .Q({Q[5],Q[0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .dout_vld_reg_0(dout_vld_reg),
        .dout_vld_reg_1(dout_vld_reg_1),
        .full_n_reg_0(fifo_wrsp_n_7),
        .p_12_in(p_12_in),
        .ursp_ready(ursp_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    full_n_reg,
    \bus_wide_gen.ready_for_data ,
    full_n_reg_0,
    full_n_reg_1,
    ap_rst_n_0,
    full_n_reg_2,
    m_axi_gmem_AWVALID,
    sel,
    \len_cnt_reg[7] ,
    m_axi_gmem_WVALID,
    \dout_reg[72] ,
    \data_p1_reg[67] ,
    ap_clk,
    \last_cnt_reg[1]_0 ,
    \bus_wide_gen.data_valid_reg ,
    WVALID_Dummy,
    p_22_in,
    ap_rst_n,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    m_axi_gmem_AWREADY,
    \mOutPtr_reg[1] ,
    \dout_reg[0] ,
    fifo_resp_ready,
    fifo_burst_ready,
    Q,
    m_axi_gmem_WREADY,
    \dout_reg[72]_0 ,
    in,
    \dout_reg[67] );
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output full_n_reg;
  output \bus_wide_gen.ready_for_data ;
  output full_n_reg_0;
  output [0:0]full_n_reg_1;
  output ap_rst_n_0;
  output full_n_reg_2;
  output m_axi_gmem_AWVALID;
  output sel;
  output \len_cnt_reg[7] ;
  output m_axi_gmem_WVALID;
  output [68:0]\dout_reg[72] ;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input \last_cnt_reg[1]_0 ;
  input \bus_wide_gen.data_valid_reg ;
  input WVALID_Dummy;
  input p_22_in;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input m_axi_gmem_AWREADY;
  input \mOutPtr_reg[1] ;
  input \dout_reg[0] ;
  input fifo_resp_ready;
  input fifo_burst_ready;
  input [1:0]Q;
  input m_axi_gmem_WREADY;
  input \dout_reg[72]_0 ;
  input [64:0]in;
  input [67:0]\dout_reg[67] ;

  wire AWREADY_Dummy_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.ready_for_data ;
  wire data_fifo_n_13;
  wire data_fifo_n_15;
  wire data_fifo_n_16;
  wire data_fifo_n_17;
  wire data_fifo_n_18;
  wire data_fifo_n_20;
  wire [64:0]\data_p1_reg[67] ;
  wire \dout_reg[0] ;
  wire [67:0]\dout_reg[67] ;
  wire [68:0]\dout_reg[72] ;
  wire \dout_reg[72]_0 ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire flying_req_reg_n_4;
  wire full_n_reg;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire full_n_reg_2;
  wire [64:0]in;
  wire \last_cnt[0]_i_1_n_4 ;
  wire [4:1]last_cnt_reg;
  wire \last_cnt_reg[1]_0 ;
  wire [0:0]last_cnt_reg__0;
  wire \len_cnt_reg[7] ;
  wire load_p2;
  wire \mOutPtr_reg[1] ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire p_22_in;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_71;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_n_6;
  wire rs_req_ready;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized8 data_fifo
       (.D({data_fifo_n_15,data_fifo_n_16,data_fifo_n_17,data_fifo_n_18}),
        .E(load_p2),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(data_fifo_n_20),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .ap_rst_n_1(ap_rst_n_0),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\dout_reg[72] (\dout_reg[72] ),
        .dout_vld_reg_0(data_fifo_n_13),
        .flying_req_reg(flying_req_reg_n_4),
        .flying_req_reg_0(rs_req_n_6),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(full_n_reg_1),
        .full_n_reg_3(full_n_reg_2),
        .in({\dout_reg[72]_0 ,\dout_reg[67] }),
        .\last_cnt_reg[1] (\last_cnt_reg[1]_0 ),
        .\last_cnt_reg[4] ({last_cnt_reg,last_cnt_reg__0}),
        .\len_cnt_reg[7] (\len_cnt_reg[7] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .p_22_in(p_22_in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_13),
        .Q(flying_req_reg_n_4),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_4 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(data_fifo_n_20),
        .D(\last_cnt[0]_i_1_n_4 ),
        .Q(last_cnt_reg__0),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(data_fifo_n_20),
        .D(data_fifo_n_18),
        .Q(last_cnt_reg[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(data_fifo_n_20),
        .D(data_fifo_n_17),
        .Q(last_cnt_reg[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(data_fifo_n_20),
        .D(data_fifo_n_16),
        .Q(last_cnt_reg[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(data_fifo_n_20),
        .D(data_fifo_n_15),
        .Q(last_cnt_reg[4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized7 req_fifo
       (.Q({req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\dout_reg[0] (\dout_reg[0] ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70,req_fifo_n_71}),
        .E(load_p2),
        .Q(last_cnt_reg[4:3]),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[4] (rs_req_n_6),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    burst_valid,
    WREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    WVALID_Dummy_reg_0,
    E,
    \bus_wide_gen.ready_for_data ,
    full_n_reg,
    full_n_reg_0,
    m_axi_gmem_AWVALID,
    Q,
    m_axi_gmem_WVALID,
    \dout_reg[72] ,
    \data_p1_reg[67] ,
    ap_clk,
    WVALID_Dummy,
    p_0_in,
    p_22_in,
    ap_rst_n,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    m_axi_gmem_AWREADY,
    \bus_wide_gen.offset_full_n ,
    tmp_valid,
    resp_ready,
    m_axi_gmem_BVALID,
    wrsp_type,
    ursp_ready,
    m_axi_gmem_WREADY,
    \data_p2_reg[63] ,
    \data_p2_reg[95] ,
    \data_p2_reg[2] ,
    WDATA_Dummy,
    \strb_buf_reg[3]_0 );
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output burst_valid;
  output WREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output WVALID_Dummy_reg_0;
  output [0:0]E;
  output \bus_wide_gen.ready_for_data ;
  output full_n_reg;
  output [0:0]full_n_reg_0;
  output m_axi_gmem_AWVALID;
  output [0:0]Q;
  output m_axi_gmem_WVALID;
  output [68:0]\dout_reg[72] ;
  output [64:0]\data_p1_reg[67] ;
  input ap_clk;
  input WVALID_Dummy;
  input p_0_in;
  input p_22_in;
  input ap_rst_n;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input m_axi_gmem_AWREADY;
  input \bus_wide_gen.offset_full_n ;
  input tmp_valid;
  input resp_ready;
  input m_axi_gmem_BVALID;
  input wrsp_type;
  input ursp_ready;
  input m_axi_gmem_WREADY;
  input [61:0]\data_p2_reg[63] ;
  input [29:0]\data_p2_reg[95] ;
  input [0:0]\data_p2_reg[2] ;
  input [63:0]WDATA_Dummy;
  input [3:0]\strb_buf_reg[3]_0 ;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [63:0]WDATA_Dummy;
  wire WLAST_Dummy_reg_n_4;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:3]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [8:0]beat_len;
  wire [11:3]beat_len1;
  wire burst_valid;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.offset_full_n ;
  wire \bus_wide_gen.ready_for_data ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_4 ;
  wire [63:3]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[5]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf[5]_i_5_n_4 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_3_n_4 ;
  wire \could_multi_bursts.awaddr_buf[9]_i_4_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[13]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[21]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[29]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[37]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[45]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[53]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[5]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[61]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop ;
  wire [4:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_4 ;
  wire [63:3]data1;
  wire \data_buf_reg_n_4_[0] ;
  wire \data_buf_reg_n_4_[10] ;
  wire \data_buf_reg_n_4_[11] ;
  wire \data_buf_reg_n_4_[12] ;
  wire \data_buf_reg_n_4_[13] ;
  wire \data_buf_reg_n_4_[14] ;
  wire \data_buf_reg_n_4_[15] ;
  wire \data_buf_reg_n_4_[16] ;
  wire \data_buf_reg_n_4_[17] ;
  wire \data_buf_reg_n_4_[18] ;
  wire \data_buf_reg_n_4_[19] ;
  wire \data_buf_reg_n_4_[1] ;
  wire \data_buf_reg_n_4_[20] ;
  wire \data_buf_reg_n_4_[21] ;
  wire \data_buf_reg_n_4_[22] ;
  wire \data_buf_reg_n_4_[23] ;
  wire \data_buf_reg_n_4_[24] ;
  wire \data_buf_reg_n_4_[25] ;
  wire \data_buf_reg_n_4_[26] ;
  wire \data_buf_reg_n_4_[27] ;
  wire \data_buf_reg_n_4_[28] ;
  wire \data_buf_reg_n_4_[29] ;
  wire \data_buf_reg_n_4_[2] ;
  wire \data_buf_reg_n_4_[30] ;
  wire \data_buf_reg_n_4_[31] ;
  wire \data_buf_reg_n_4_[32] ;
  wire \data_buf_reg_n_4_[33] ;
  wire \data_buf_reg_n_4_[34] ;
  wire \data_buf_reg_n_4_[35] ;
  wire \data_buf_reg_n_4_[36] ;
  wire \data_buf_reg_n_4_[37] ;
  wire \data_buf_reg_n_4_[38] ;
  wire \data_buf_reg_n_4_[39] ;
  wire \data_buf_reg_n_4_[3] ;
  wire \data_buf_reg_n_4_[40] ;
  wire \data_buf_reg_n_4_[41] ;
  wire \data_buf_reg_n_4_[42] ;
  wire \data_buf_reg_n_4_[43] ;
  wire \data_buf_reg_n_4_[44] ;
  wire \data_buf_reg_n_4_[45] ;
  wire \data_buf_reg_n_4_[46] ;
  wire \data_buf_reg_n_4_[47] ;
  wire \data_buf_reg_n_4_[48] ;
  wire \data_buf_reg_n_4_[49] ;
  wire \data_buf_reg_n_4_[4] ;
  wire \data_buf_reg_n_4_[50] ;
  wire \data_buf_reg_n_4_[51] ;
  wire \data_buf_reg_n_4_[52] ;
  wire \data_buf_reg_n_4_[53] ;
  wire \data_buf_reg_n_4_[54] ;
  wire \data_buf_reg_n_4_[55] ;
  wire \data_buf_reg_n_4_[56] ;
  wire \data_buf_reg_n_4_[57] ;
  wire \data_buf_reg_n_4_[58] ;
  wire \data_buf_reg_n_4_[59] ;
  wire \data_buf_reg_n_4_[5] ;
  wire \data_buf_reg_n_4_[60] ;
  wire \data_buf_reg_n_4_[61] ;
  wire \data_buf_reg_n_4_[62] ;
  wire \data_buf_reg_n_4_[63] ;
  wire \data_buf_reg_n_4_[6] ;
  wire \data_buf_reg_n_4_[7] ;
  wire \data_buf_reg_n_4_[8] ;
  wire \data_buf_reg_n_4_[9] ;
  wire [64:0]\data_p1_reg[67] ;
  wire [0:0]\data_p2_reg[2] ;
  wire [61:0]\data_p2_reg[63] ;
  wire [29:0]\data_p2_reg[95] ;
  wire [68:0]\dout_reg[72] ;
  wire \end_addr_reg_n_4_[10] ;
  wire \end_addr_reg_n_4_[11] ;
  wire \end_addr_reg_n_4_[3] ;
  wire \end_addr_reg_n_4_[4] ;
  wire \end_addr_reg_n_4_[5] ;
  wire \end_addr_reg_n_4_[6] ;
  wire \end_addr_reg_n_4_[7] ;
  wire \end_addr_reg_n_4_[8] ;
  wire \end_addr_reg_n_4_[9] ;
  wire fifo_burst_n_11;
  wire fifo_burst_n_12;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_22;
  wire fifo_burst_n_23;
  wire fifo_burst_n_24;
  wire fifo_burst_n_7;
  wire fifo_burst_n_8;
  wire fifo_burst_ready;
  wire fifo_resp_n_7;
  wire fifo_resp_ready;
  wire first_sect;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_4;
  wire \len_cnt[7]_i_4_n_4 ;
  wire [7:0]len_cnt_reg;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire need_wrsp;
  wire next_wreq;
  wire p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_1;
  wire [4:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_14_in;
  wire p_18_in;
  wire p_22_in;
  wire push;
  wire resp_ready;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_19;
  wire rs_wreq_n_20;
  wire rs_wreq_n_21;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_76;
  wire rs_wreq_n_77;
  wire rs_wreq_n_78;
  wire rs_wreq_n_79;
  wire rs_wreq_n_8;
  wire rs_wreq_n_80;
  wire rs_wreq_n_81;
  wire rs_wreq_n_82;
  wire rs_wreq_n_83;
  wire rs_wreq_n_84;
  wire rs_wreq_n_85;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:3]sect_addr;
  wire \sect_addr_buf_reg_n_4_[10] ;
  wire \sect_addr_buf_reg_n_4_[11] ;
  wire \sect_addr_buf_reg_n_4_[12] ;
  wire \sect_addr_buf_reg_n_4_[13] ;
  wire \sect_addr_buf_reg_n_4_[14] ;
  wire \sect_addr_buf_reg_n_4_[15] ;
  wire \sect_addr_buf_reg_n_4_[16] ;
  wire \sect_addr_buf_reg_n_4_[17] ;
  wire \sect_addr_buf_reg_n_4_[18] ;
  wire \sect_addr_buf_reg_n_4_[19] ;
  wire \sect_addr_buf_reg_n_4_[20] ;
  wire \sect_addr_buf_reg_n_4_[21] ;
  wire \sect_addr_buf_reg_n_4_[22] ;
  wire \sect_addr_buf_reg_n_4_[23] ;
  wire \sect_addr_buf_reg_n_4_[24] ;
  wire \sect_addr_buf_reg_n_4_[25] ;
  wire \sect_addr_buf_reg_n_4_[26] ;
  wire \sect_addr_buf_reg_n_4_[27] ;
  wire \sect_addr_buf_reg_n_4_[28] ;
  wire \sect_addr_buf_reg_n_4_[29] ;
  wire \sect_addr_buf_reg_n_4_[30] ;
  wire \sect_addr_buf_reg_n_4_[31] ;
  wire \sect_addr_buf_reg_n_4_[32] ;
  wire \sect_addr_buf_reg_n_4_[33] ;
  wire \sect_addr_buf_reg_n_4_[34] ;
  wire \sect_addr_buf_reg_n_4_[35] ;
  wire \sect_addr_buf_reg_n_4_[36] ;
  wire \sect_addr_buf_reg_n_4_[37] ;
  wire \sect_addr_buf_reg_n_4_[38] ;
  wire \sect_addr_buf_reg_n_4_[39] ;
  wire \sect_addr_buf_reg_n_4_[3] ;
  wire \sect_addr_buf_reg_n_4_[40] ;
  wire \sect_addr_buf_reg_n_4_[41] ;
  wire \sect_addr_buf_reg_n_4_[42] ;
  wire \sect_addr_buf_reg_n_4_[43] ;
  wire \sect_addr_buf_reg_n_4_[44] ;
  wire \sect_addr_buf_reg_n_4_[45] ;
  wire \sect_addr_buf_reg_n_4_[46] ;
  wire \sect_addr_buf_reg_n_4_[47] ;
  wire \sect_addr_buf_reg_n_4_[48] ;
  wire \sect_addr_buf_reg_n_4_[49] ;
  wire \sect_addr_buf_reg_n_4_[4] ;
  wire \sect_addr_buf_reg_n_4_[50] ;
  wire \sect_addr_buf_reg_n_4_[51] ;
  wire \sect_addr_buf_reg_n_4_[52] ;
  wire \sect_addr_buf_reg_n_4_[53] ;
  wire \sect_addr_buf_reg_n_4_[54] ;
  wire \sect_addr_buf_reg_n_4_[55] ;
  wire \sect_addr_buf_reg_n_4_[56] ;
  wire \sect_addr_buf_reg_n_4_[57] ;
  wire \sect_addr_buf_reg_n_4_[58] ;
  wire \sect_addr_buf_reg_n_4_[59] ;
  wire \sect_addr_buf_reg_n_4_[5] ;
  wire \sect_addr_buf_reg_n_4_[60] ;
  wire \sect_addr_buf_reg_n_4_[61] ;
  wire \sect_addr_buf_reg_n_4_[62] ;
  wire \sect_addr_buf_reg_n_4_[63] ;
  wire \sect_addr_buf_reg_n_4_[6] ;
  wire \sect_addr_buf_reg_n_4_[7] ;
  wire \sect_addr_buf_reg_n_4_[8] ;
  wire \sect_addr_buf_reg_n_4_[9] ;
  wire [51:1]sect_cnt0;
  wire \sect_cnt_reg[12]_i_2_n_4 ;
  wire \sect_cnt_reg[12]_i_2_n_5 ;
  wire \sect_cnt_reg[12]_i_2_n_6 ;
  wire \sect_cnt_reg[12]_i_2_n_7 ;
  wire \sect_cnt_reg[16]_i_2_n_4 ;
  wire \sect_cnt_reg[16]_i_2_n_5 ;
  wire \sect_cnt_reg[16]_i_2_n_6 ;
  wire \sect_cnt_reg[16]_i_2_n_7 ;
  wire \sect_cnt_reg[20]_i_2_n_4 ;
  wire \sect_cnt_reg[20]_i_2_n_5 ;
  wire \sect_cnt_reg[20]_i_2_n_6 ;
  wire \sect_cnt_reg[20]_i_2_n_7 ;
  wire \sect_cnt_reg[24]_i_2_n_4 ;
  wire \sect_cnt_reg[24]_i_2_n_5 ;
  wire \sect_cnt_reg[24]_i_2_n_6 ;
  wire \sect_cnt_reg[24]_i_2_n_7 ;
  wire \sect_cnt_reg[28]_i_2_n_4 ;
  wire \sect_cnt_reg[28]_i_2_n_5 ;
  wire \sect_cnt_reg[28]_i_2_n_6 ;
  wire \sect_cnt_reg[28]_i_2_n_7 ;
  wire \sect_cnt_reg[32]_i_2_n_4 ;
  wire \sect_cnt_reg[32]_i_2_n_5 ;
  wire \sect_cnt_reg[32]_i_2_n_6 ;
  wire \sect_cnt_reg[32]_i_2_n_7 ;
  wire \sect_cnt_reg[36]_i_2_n_4 ;
  wire \sect_cnt_reg[36]_i_2_n_5 ;
  wire \sect_cnt_reg[36]_i_2_n_6 ;
  wire \sect_cnt_reg[36]_i_2_n_7 ;
  wire \sect_cnt_reg[40]_i_2_n_4 ;
  wire \sect_cnt_reg[40]_i_2_n_5 ;
  wire \sect_cnt_reg[40]_i_2_n_6 ;
  wire \sect_cnt_reg[40]_i_2_n_7 ;
  wire \sect_cnt_reg[44]_i_2_n_4 ;
  wire \sect_cnt_reg[44]_i_2_n_5 ;
  wire \sect_cnt_reg[44]_i_2_n_6 ;
  wire \sect_cnt_reg[44]_i_2_n_7 ;
  wire \sect_cnt_reg[48]_i_2_n_4 ;
  wire \sect_cnt_reg[48]_i_2_n_5 ;
  wire \sect_cnt_reg[48]_i_2_n_6 ;
  wire \sect_cnt_reg[48]_i_2_n_7 ;
  wire \sect_cnt_reg[4]_i_2_n_4 ;
  wire \sect_cnt_reg[4]_i_2_n_5 ;
  wire \sect_cnt_reg[4]_i_2_n_6 ;
  wire \sect_cnt_reg[4]_i_2_n_7 ;
  wire \sect_cnt_reg[51]_i_3_n_6 ;
  wire \sect_cnt_reg[51]_i_3_n_7 ;
  wire \sect_cnt_reg[8]_i_2_n_4 ;
  wire \sect_cnt_reg[8]_i_2_n_5 ;
  wire \sect_cnt_reg[8]_i_2_n_6 ;
  wire \sect_cnt_reg[8]_i_2_n_7 ;
  wire \sect_cnt_reg_n_4_[0] ;
  wire \sect_cnt_reg_n_4_[10] ;
  wire \sect_cnt_reg_n_4_[11] ;
  wire \sect_cnt_reg_n_4_[12] ;
  wire \sect_cnt_reg_n_4_[13] ;
  wire \sect_cnt_reg_n_4_[14] ;
  wire \sect_cnt_reg_n_4_[15] ;
  wire \sect_cnt_reg_n_4_[16] ;
  wire \sect_cnt_reg_n_4_[17] ;
  wire \sect_cnt_reg_n_4_[18] ;
  wire \sect_cnt_reg_n_4_[19] ;
  wire \sect_cnt_reg_n_4_[1] ;
  wire \sect_cnt_reg_n_4_[20] ;
  wire \sect_cnt_reg_n_4_[21] ;
  wire \sect_cnt_reg_n_4_[22] ;
  wire \sect_cnt_reg_n_4_[23] ;
  wire \sect_cnt_reg_n_4_[24] ;
  wire \sect_cnt_reg_n_4_[25] ;
  wire \sect_cnt_reg_n_4_[26] ;
  wire \sect_cnt_reg_n_4_[27] ;
  wire \sect_cnt_reg_n_4_[28] ;
  wire \sect_cnt_reg_n_4_[29] ;
  wire \sect_cnt_reg_n_4_[2] ;
  wire \sect_cnt_reg_n_4_[30] ;
  wire \sect_cnt_reg_n_4_[31] ;
  wire \sect_cnt_reg_n_4_[32] ;
  wire \sect_cnt_reg_n_4_[33] ;
  wire \sect_cnt_reg_n_4_[34] ;
  wire \sect_cnt_reg_n_4_[35] ;
  wire \sect_cnt_reg_n_4_[36] ;
  wire \sect_cnt_reg_n_4_[37] ;
  wire \sect_cnt_reg_n_4_[38] ;
  wire \sect_cnt_reg_n_4_[39] ;
  wire \sect_cnt_reg_n_4_[3] ;
  wire \sect_cnt_reg_n_4_[40] ;
  wire \sect_cnt_reg_n_4_[41] ;
  wire \sect_cnt_reg_n_4_[42] ;
  wire \sect_cnt_reg_n_4_[43] ;
  wire \sect_cnt_reg_n_4_[44] ;
  wire \sect_cnt_reg_n_4_[45] ;
  wire \sect_cnt_reg_n_4_[46] ;
  wire \sect_cnt_reg_n_4_[47] ;
  wire \sect_cnt_reg_n_4_[48] ;
  wire \sect_cnt_reg_n_4_[49] ;
  wire \sect_cnt_reg_n_4_[4] ;
  wire \sect_cnt_reg_n_4_[50] ;
  wire \sect_cnt_reg_n_4_[51] ;
  wire \sect_cnt_reg_n_4_[5] ;
  wire \sect_cnt_reg_n_4_[6] ;
  wire \sect_cnt_reg_n_4_[7] ;
  wire \sect_cnt_reg_n_4_[8] ;
  wire \sect_cnt_reg_n_4_[9] ;
  wire \sect_len_buf[0]_i_1_n_4 ;
  wire \sect_len_buf[1]_i_1_n_4 ;
  wire \sect_len_buf[2]_i_1_n_4 ;
  wire \sect_len_buf[3]_i_1_n_4 ;
  wire \sect_len_buf[4]_i_1_n_4 ;
  wire \sect_len_buf[5]_i_1_n_4 ;
  wire \sect_len_buf[6]_i_1_n_4 ;
  wire \sect_len_buf[7]_i_1_n_4 ;
  wire \sect_len_buf[8]_i_10_n_4 ;
  wire \sect_len_buf[8]_i_11_n_4 ;
  wire \sect_len_buf[8]_i_13_n_4 ;
  wire \sect_len_buf[8]_i_14_n_4 ;
  wire \sect_len_buf[8]_i_15_n_4 ;
  wire \sect_len_buf[8]_i_16_n_4 ;
  wire \sect_len_buf[8]_i_18_n_4 ;
  wire \sect_len_buf[8]_i_19_n_4 ;
  wire \sect_len_buf[8]_i_20_n_4 ;
  wire \sect_len_buf[8]_i_21_n_4 ;
  wire \sect_len_buf[8]_i_22_n_4 ;
  wire \sect_len_buf[8]_i_23_n_4 ;
  wire \sect_len_buf[8]_i_24_n_4 ;
  wire \sect_len_buf[8]_i_25_n_4 ;
  wire \sect_len_buf[8]_i_2_n_4 ;
  wire \sect_len_buf[8]_i_5_n_4 ;
  wire \sect_len_buf[8]_i_6_n_4 ;
  wire \sect_len_buf[8]_i_8_n_4 ;
  wire \sect_len_buf[8]_i_9_n_4 ;
  wire \sect_len_buf_reg[8]_i_12_n_4 ;
  wire \sect_len_buf_reg[8]_i_12_n_5 ;
  wire \sect_len_buf_reg[8]_i_12_n_6 ;
  wire \sect_len_buf_reg[8]_i_12_n_7 ;
  wire \sect_len_buf_reg[8]_i_17_n_4 ;
  wire \sect_len_buf_reg[8]_i_17_n_5 ;
  wire \sect_len_buf_reg[8]_i_17_n_6 ;
  wire \sect_len_buf_reg[8]_i_17_n_7 ;
  wire \sect_len_buf_reg[8]_i_3_n_7 ;
  wire \sect_len_buf_reg[8]_i_4_n_4 ;
  wire \sect_len_buf_reg[8]_i_4_n_5 ;
  wire \sect_len_buf_reg[8]_i_4_n_6 ;
  wire \sect_len_buf_reg[8]_i_4_n_7 ;
  wire \sect_len_buf_reg[8]_i_7_n_4 ;
  wire \sect_len_buf_reg[8]_i_7_n_5 ;
  wire \sect_len_buf_reg[8]_i_7_n_6 ;
  wire \sect_len_buf_reg[8]_i_7_n_7 ;
  wire \sect_len_buf_reg_n_4_[0] ;
  wire \sect_len_buf_reg_n_4_[1] ;
  wire \sect_len_buf_reg_n_4_[2] ;
  wire \sect_len_buf_reg_n_4_[3] ;
  wire \sect_len_buf_reg_n_4_[4] ;
  wire \sect_len_buf_reg_n_4_[5] ;
  wire \sect_len_buf_reg_n_4_[6] ;
  wire \sect_len_buf_reg_n_4_[7] ;
  wire \sect_len_buf_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[10] ;
  wire \start_addr_reg_n_4_[11] ;
  wire \start_addr_reg_n_4_[3] ;
  wire \start_addr_reg_n_4_[4] ;
  wire \start_addr_reg_n_4_[5] ;
  wire \start_addr_reg_n_4_[6] ;
  wire \start_addr_reg_n_4_[7] ;
  wire \start_addr_reg_n_4_[8] ;
  wire \start_addr_reg_n_4_[9] ;
  wire [3:0]strb_buf;
  wire [3:0]\strb_buf_reg[3]_0 ;
  wire tmp_valid;
  wire ursp_ready;
  wire wreq_handling_reg_n_4;
  wire wreq_throttle_n_10;
  wire wreq_throttle_n_11;
  wire wreq_throttle_n_14;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_sect_cnt_reg[51]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_cnt_reg[51]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_17_O_UNCONNECTED ;
  wire [3:2]\NLW_sect_len_buf_reg[8]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_len_buf_reg[8]_i_7_O_UNCONNECTED ;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_24),
        .Q(WLAST_Dummy_reg_n_4),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_22),
        .Q(WVALID_Dummy_reg_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[3]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[4]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[5]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[6]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[7]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[8]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[9]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[10]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len1[11]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_7),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[10]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[10] ),
        .O(awaddr_tmp[10]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[11]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[11] ),
        .O(awaddr_tmp[11]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[12]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[12] ),
        .O(awaddr_tmp[12]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[13]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[13] ),
        .O(awaddr_tmp[13]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[14]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[14] ),
        .O(awaddr_tmp[14]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[15]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[15] ),
        .O(awaddr_tmp[15]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[16]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[16] ),
        .O(awaddr_tmp[16]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[17]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[17] ),
        .O(awaddr_tmp[17]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[18]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[18] ),
        .O(awaddr_tmp[18]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[19]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[19] ),
        .O(awaddr_tmp[19]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[20]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[20] ),
        .O(awaddr_tmp[20]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[21]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[21] ),
        .O(awaddr_tmp[21]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[22]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[22] ),
        .O(awaddr_tmp[22]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[23]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[23] ),
        .O(awaddr_tmp[23]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[24]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[24] ),
        .O(awaddr_tmp[24]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[25]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[25] ),
        .O(awaddr_tmp[25]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[26]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[26] ),
        .O(awaddr_tmp[26]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[27]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[27] ),
        .O(awaddr_tmp[27]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[28]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[28] ),
        .O(awaddr_tmp[28]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[29]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[29] ),
        .O(awaddr_tmp[29]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[30]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[30] ),
        .O(awaddr_tmp[30]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[31]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[31] ),
        .O(awaddr_tmp[31]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[32]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[32] ),
        .O(awaddr_tmp[32]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[33]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[33] ),
        .O(awaddr_tmp[33]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[34]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[34] ),
        .O(awaddr_tmp[34]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[35]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[35] ),
        .O(awaddr_tmp[35]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[36]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[36] ),
        .O(awaddr_tmp[36]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[37]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[37] ),
        .O(awaddr_tmp[37]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[38]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[38] ),
        .O(awaddr_tmp[38]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[39]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[39] ),
        .O(awaddr_tmp[39]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[3]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[3] ),
        .O(awaddr_tmp[3]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[40]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[40] ),
        .O(awaddr_tmp[40]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[41]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[41] ),
        .O(awaddr_tmp[41]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[42]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[42] ),
        .O(awaddr_tmp[42]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[43]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[43] ),
        .O(awaddr_tmp[43]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[44]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[44] ),
        .O(awaddr_tmp[44]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[45]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[45] ),
        .O(awaddr_tmp[45]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[46]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[46] ),
        .O(awaddr_tmp[46]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[47]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[47] ),
        .O(awaddr_tmp[47]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[48]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[48] ),
        .O(awaddr_tmp[48]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[49]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[49] ),
        .O(awaddr_tmp[49]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[4]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[4] ),
        .O(awaddr_tmp[4]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[50]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[50] ),
        .O(awaddr_tmp[50]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[51]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[51] ),
        .O(awaddr_tmp[51]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[52]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[52] ),
        .O(awaddr_tmp[52]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[53]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[53] ),
        .O(awaddr_tmp[53]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[54]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[54] ),
        .O(awaddr_tmp[54]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[55]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[55] ),
        .O(awaddr_tmp[55]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[56]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[56] ),
        .O(awaddr_tmp[56]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[57]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[57] ),
        .O(awaddr_tmp[57]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[58]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[58] ),
        .O(awaddr_tmp[58]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[59]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[59] ),
        .O(awaddr_tmp[59]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[5]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[5] ),
        .O(awaddr_tmp[5]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[5]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[5]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[5]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[60]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[60] ),
        .O(awaddr_tmp[60]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[61]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[61] ),
        .O(awaddr_tmp[61]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[62]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[62] ),
        .O(awaddr_tmp[62]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[63]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[63] ),
        .O(awaddr_tmp[63]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[6]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[6] ),
        .O(awaddr_tmp[6]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[7]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[7] ),
        .O(awaddr_tmp[7]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[8]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(data1[9]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_3_n_4 ),
        .I4(\sect_addr_buf_reg_n_4_[9] ),
        .O(awaddr_tmp[9]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[9]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[9]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .I4(\could_multi_bursts.awlen_buf [1]),
        .O(\could_multi_bursts.awaddr_buf[9]_i_4_n_4 ));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[13]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [11:10]}),
        .O(data1[13:10]),
        .S(\could_multi_bursts.awaddr_buf [13:10]));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[17]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[13]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[17:14]),
        .S(\could_multi_bursts.awaddr_buf [17:14]));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[21]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[17]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[21:18]),
        .S(\could_multi_bursts.awaddr_buf [21:18]));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[25]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[21]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[25:22]),
        .S(\could_multi_bursts.awaddr_buf [25:22]));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[29]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[25]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[29:26]),
        .S(\could_multi_bursts.awaddr_buf [29:26]));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[33]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[29]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[33:30]),
        .S(\could_multi_bursts.awaddr_buf [33:30]));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[37]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[33]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[37:34]),
        .S(\could_multi_bursts.awaddr_buf [37:34]));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[41]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[37]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[41:38]),
        .S(\could_multi_bursts.awaddr_buf [41:38]));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[45]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[41]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[45:42]),
        .S(\could_multi_bursts.awaddr_buf [45:42]));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[49]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[45]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[49:46]),
        .S(\could_multi_bursts.awaddr_buf [49:46]));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[53]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[49]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[53:50]),
        .S(\could_multi_bursts.awaddr_buf [53:50]));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[57]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[53]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[57:54]),
        .S(\could_multi_bursts.awaddr_buf [57:54]));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [5:3],1'b0}),
        .O({data1[5:3],\NLW_could_multi_bursts.awaddr_buf_reg[5]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[5]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[5]_i_4_n_4 ,\could_multi_bursts.awaddr_buf[5]_i_5_n_4 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[61]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[57]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[61:58]),
        .S(\could_multi_bursts.awaddr_buf [61:58]));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[61]_i_2_n_4 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],data1[63:62]}),
        .S({1'b0,1'b0,\could_multi_bursts.awaddr_buf [63:62]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[9]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[5]_i_2_n_4 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[9]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [9:6]),
        .O(data1[9:6]),
        .S({\could_multi_bursts.awaddr_buf [9:8],\could_multi_bursts.awaddr_buf[9]_i_3_n_4 ,\could_multi_bursts.awaddr_buf[9]_i_4_n_4 }));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__0[4]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_burst_n_12));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_23),
        .Q(\could_multi_bursts.sect_handling_reg_n_4 ),
        .R(SR));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[0]),
        .Q(\data_buf_reg_n_4_[0] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[10]),
        .Q(\data_buf_reg_n_4_[10] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[11]),
        .Q(\data_buf_reg_n_4_[11] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[12]),
        .Q(\data_buf_reg_n_4_[12] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[13]),
        .Q(\data_buf_reg_n_4_[13] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[14]),
        .Q(\data_buf_reg_n_4_[14] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[15]),
        .Q(\data_buf_reg_n_4_[15] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[16]),
        .Q(\data_buf_reg_n_4_[16] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[17]),
        .Q(\data_buf_reg_n_4_[17] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[18]),
        .Q(\data_buf_reg_n_4_[18] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[19]),
        .Q(\data_buf_reg_n_4_[19] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[1]),
        .Q(\data_buf_reg_n_4_[1] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[20]),
        .Q(\data_buf_reg_n_4_[20] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[21]),
        .Q(\data_buf_reg_n_4_[21] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[22]),
        .Q(\data_buf_reg_n_4_[22] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[23]),
        .Q(\data_buf_reg_n_4_[23] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[24]),
        .Q(\data_buf_reg_n_4_[24] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[25]),
        .Q(\data_buf_reg_n_4_[25] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[26]),
        .Q(\data_buf_reg_n_4_[26] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[27]),
        .Q(\data_buf_reg_n_4_[27] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[28]),
        .Q(\data_buf_reg_n_4_[28] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[29]),
        .Q(\data_buf_reg_n_4_[29] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[2]),
        .Q(\data_buf_reg_n_4_[2] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[30]),
        .Q(\data_buf_reg_n_4_[30] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[31]),
        .Q(\data_buf_reg_n_4_[31] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[32] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[32]),
        .Q(\data_buf_reg_n_4_[32] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[33] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[33]),
        .Q(\data_buf_reg_n_4_[33] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[34] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[34]),
        .Q(\data_buf_reg_n_4_[34] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[35] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[35]),
        .Q(\data_buf_reg_n_4_[35] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[36] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[36]),
        .Q(\data_buf_reg_n_4_[36] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[37] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[37]),
        .Q(\data_buf_reg_n_4_[37] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[38] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[38]),
        .Q(\data_buf_reg_n_4_[38] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[39] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[39]),
        .Q(\data_buf_reg_n_4_[39] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[3]),
        .Q(\data_buf_reg_n_4_[3] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[40] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[40]),
        .Q(\data_buf_reg_n_4_[40] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[41] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[41]),
        .Q(\data_buf_reg_n_4_[41] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[42] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[42]),
        .Q(\data_buf_reg_n_4_[42] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[43] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[43]),
        .Q(\data_buf_reg_n_4_[43] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[44] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[44]),
        .Q(\data_buf_reg_n_4_[44] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[45] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[45]),
        .Q(\data_buf_reg_n_4_[45] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[46] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[46]),
        .Q(\data_buf_reg_n_4_[46] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[47] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[47]),
        .Q(\data_buf_reg_n_4_[47] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[48] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[48]),
        .Q(\data_buf_reg_n_4_[48] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[49] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[49]),
        .Q(\data_buf_reg_n_4_[49] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[4]),
        .Q(\data_buf_reg_n_4_[4] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[50] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[50]),
        .Q(\data_buf_reg_n_4_[50] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[51] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[51]),
        .Q(\data_buf_reg_n_4_[51] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[52] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[52]),
        .Q(\data_buf_reg_n_4_[52] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[53] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[53]),
        .Q(\data_buf_reg_n_4_[53] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[54] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[54]),
        .Q(\data_buf_reg_n_4_[54] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[55] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[55]),
        .Q(\data_buf_reg_n_4_[55] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[56] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[56]),
        .Q(\data_buf_reg_n_4_[56] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[57] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[57]),
        .Q(\data_buf_reg_n_4_[57] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[58] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[58]),
        .Q(\data_buf_reg_n_4_[58] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[59] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[59]),
        .Q(\data_buf_reg_n_4_[59] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[5]),
        .Q(\data_buf_reg_n_4_[5] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[60] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[60]),
        .Q(\data_buf_reg_n_4_[60] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[61] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[61]),
        .Q(\data_buf_reg_n_4_[61] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[62] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[62]),
        .Q(\data_buf_reg_n_4_[62] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[63] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[63]),
        .Q(\data_buf_reg_n_4_[63] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[6]),
        .Q(\data_buf_reg_n_4_[6] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[7]),
        .Q(\data_buf_reg_n_4_[7] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[8]),
        .Q(\data_buf_reg_n_4_[8] ),
        .R(wreq_throttle_n_10));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(WDATA_Dummy[9]),
        .Q(\data_buf_reg_n_4_[9] ),
        .R(wreq_throttle_n_10));
  FDRE \end_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(\end_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(\end_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_148),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(\end_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(\end_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(\end_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(\end_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(\end_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(\end_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(\end_addr_reg_n_4_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized6 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(E),
        .Q(wreq_valid),
        .SR(SR),
        .WLAST_Dummy_reg(WVALID_Dummy_reg_0),
        .WLAST_Dummy_reg_0(WREADY_Dummy),
        .WLAST_Dummy_reg_1(WLAST_Dummy_reg_n_4),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_24),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_7),
        .\bus_wide_gen.data_valid_reg (p_18_in),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_burst_n_8),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_burst_n_11),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_burst_n_12),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_burst_n_14),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_burst_n_15),
        .\could_multi_bursts.sect_handling_reg_4 (p_14_in),
        .\could_multi_bursts.sect_handling_reg_5 (fifo_burst_n_23),
        .\could_multi_bursts.sect_handling_reg_6 (wreq_handling_reg_n_4),
        .\dout[3]_i_2 (len_cnt_reg[5:0]),
        .\dout_reg[0] (wreq_throttle_n_14),
        .dout_vld_reg_0(burst_valid),
        .dout_vld_reg_1(fifo_burst_n_22),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\mOutPtr_reg[0]_0 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\mOutPtr_reg[0]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .\mem_reg[14][0]_srl15_i_3__0 ({\sect_len_buf_reg_n_4_[8] ,\sect_len_buf_reg_n_4_[7] ,\sect_len_buf_reg_n_4_[6] ,\sect_len_buf_reg_n_4_[5] ,\sect_len_buf_reg_n_4_[4] ,\sect_len_buf_reg_n_4_[3] ,\sect_len_buf_reg_n_4_[2] ,\sect_len_buf_reg_n_4_[1] ,\sect_len_buf_reg_n_4_[0] }),
        .\mem_reg[14][0]_srl15_i_3__0_0 (\could_multi_bursts.loop_cnt_reg ),
        .next_wreq(next_wreq),
        .p_0_in(p_0_in),
        .sel(push),
        .\start_addr_reg[63] (last_sect));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_fifo__parameterized2_11 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_7),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\could_multi_bursts.last_loop (\could_multi_bursts.last_loop ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[0] (last_sect_buf_reg_n_4),
        .dout_vld_reg_0(need_wrsp),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .resp_ready(resp_ready),
        .sel(push),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_4),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[1]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_4 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[7]_i_3 
       (.I0(\len_cnt[7]_i_4_n_4 ),
        .I1(len_cnt_reg[6]),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[2]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_4_n_4 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_7));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_in__1[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .resp_ready(resp_ready),
        .s_ready_t_reg_0(s_ready_t_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_reg_slice rs_wreq
       (.D({rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55,rs_wreq_n_56,rs_wreq_n_57}),
        .Q(p_0_in0_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.offset_full_n (\bus_wide_gen.offset_full_n ),
        .\data_p1_reg[63]_0 ({rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,rs_wreq_n_76,rs_wreq_n_77,rs_wreq_n_78,rs_wreq_n_79,rs_wreq_n_80,rs_wreq_n_81,rs_wreq_n_82,rs_wreq_n_83,rs_wreq_n_84,rs_wreq_n_85,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118}),
        .\data_p1_reg[63]_1 ({rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147,rs_wreq_n_148,rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179}),
        .\data_p1_reg[75]_0 (beat_len1),
        .\data_p2_reg[2]_0 (\data_p2_reg[2] ),
        .\data_p2_reg[95]_0 ({\data_p2_reg[95] ,\data_p2_reg[63] }),
        .\end_addr_reg[63] (last_sect),
        .last_sect_buf_reg({\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] ,\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] ,\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] ,\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] ,\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] ,\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] ,\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] ,\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] ,\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] ,\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] ,\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] ,\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] ,\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] ,\sect_cnt_reg_n_4_[0] }),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\state_reg[0]_0 (wreq_valid),
        .tmp_valid(tmp_valid));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .O(sect_addr[39]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_4_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_4_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_4_[10] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_4_[11] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_4_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_4_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_4_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_4_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_4_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_4_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_4_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_4_[3] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_4_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_4_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_4_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_4_[4] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_4_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_4_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_4_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_4_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_4_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_4_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_4_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_4_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_4_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_4_[5] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_4_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_4_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_4_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_4_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_4_[6] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_4_[7] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_4_[8] ),
        .R(fifo_burst_n_11));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_4_[9] ),
        .R(fifo_burst_n_11));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_57),
        .Q(\sect_cnt_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_4_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_4_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_4_[12] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[12]_i_2 
       (.CI(\sect_cnt_reg[8]_i_2_n_4 ),
        .CO({\sect_cnt_reg[12]_i_2_n_4 ,\sect_cnt_reg[12]_i_2_n_5 ,\sect_cnt_reg[12]_i_2_n_6 ,\sect_cnt_reg[12]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_4_[12] ,\sect_cnt_reg_n_4_[11] ,\sect_cnt_reg_n_4_[10] ,\sect_cnt_reg_n_4_[9] }));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_4_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_4_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_4_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_4_[16] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[16]_i_2 
       (.CI(\sect_cnt_reg[12]_i_2_n_4 ),
        .CO({\sect_cnt_reg[16]_i_2_n_4 ,\sect_cnt_reg[16]_i_2_n_5 ,\sect_cnt_reg[16]_i_2_n_6 ,\sect_cnt_reg[16]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_4_[16] ,\sect_cnt_reg_n_4_[15] ,\sect_cnt_reg_n_4_[14] ,\sect_cnt_reg_n_4_[13] }));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_4_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_4_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_4_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_56),
        .Q(\sect_cnt_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_4_[20] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[20]_i_2 
       (.CI(\sect_cnt_reg[16]_i_2_n_4 ),
        .CO({\sect_cnt_reg[20]_i_2_n_4 ,\sect_cnt_reg[20]_i_2_n_5 ,\sect_cnt_reg[20]_i_2_n_6 ,\sect_cnt_reg[20]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_4_[20] ,\sect_cnt_reg_n_4_[19] ,\sect_cnt_reg_n_4_[18] ,\sect_cnt_reg_n_4_[17] }));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_4_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_4_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_4_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_4_[24] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[24]_i_2 
       (.CI(\sect_cnt_reg[20]_i_2_n_4 ),
        .CO({\sect_cnt_reg[24]_i_2_n_4 ,\sect_cnt_reg[24]_i_2_n_5 ,\sect_cnt_reg[24]_i_2_n_6 ,\sect_cnt_reg[24]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_4_[24] ,\sect_cnt_reg_n_4_[23] ,\sect_cnt_reg_n_4_[22] ,\sect_cnt_reg_n_4_[21] }));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_4_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_4_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_4_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_4_[28] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[28]_i_2 
       (.CI(\sect_cnt_reg[24]_i_2_n_4 ),
        .CO({\sect_cnt_reg[28]_i_2_n_4 ,\sect_cnt_reg[28]_i_2_n_5 ,\sect_cnt_reg[28]_i_2_n_6 ,\sect_cnt_reg[28]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_4_[28] ,\sect_cnt_reg_n_4_[27] ,\sect_cnt_reg_n_4_[26] ,\sect_cnt_reg_n_4_[25] }));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_4_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_4_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_4_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_4_[32] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[32]_i_2 
       (.CI(\sect_cnt_reg[28]_i_2_n_4 ),
        .CO({\sect_cnt_reg[32]_i_2_n_4 ,\sect_cnt_reg[32]_i_2_n_5 ,\sect_cnt_reg[32]_i_2_n_6 ,\sect_cnt_reg[32]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_4_[32] ,\sect_cnt_reg_n_4_[31] ,\sect_cnt_reg_n_4_[30] ,\sect_cnt_reg_n_4_[29] }));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_4_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_4_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_4_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_4_[36] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[36]_i_2 
       (.CI(\sect_cnt_reg[32]_i_2_n_4 ),
        .CO({\sect_cnt_reg[36]_i_2_n_4 ,\sect_cnt_reg[36]_i_2_n_5 ,\sect_cnt_reg[36]_i_2_n_6 ,\sect_cnt_reg[36]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_4_[36] ,\sect_cnt_reg_n_4_[35] ,\sect_cnt_reg_n_4_[34] ,\sect_cnt_reg_n_4_[33] }));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_4_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_4_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_4_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_4_[40] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[40]_i_2 
       (.CI(\sect_cnt_reg[36]_i_2_n_4 ),
        .CO({\sect_cnt_reg[40]_i_2_n_4 ,\sect_cnt_reg[40]_i_2_n_5 ,\sect_cnt_reg[40]_i_2_n_6 ,\sect_cnt_reg[40]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_4_[40] ,\sect_cnt_reg_n_4_[39] ,\sect_cnt_reg_n_4_[38] ,\sect_cnt_reg_n_4_[37] }));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_4_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_4_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_4_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_4_[44] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[44]_i_2 
       (.CI(\sect_cnt_reg[40]_i_2_n_4 ),
        .CO({\sect_cnt_reg[44]_i_2_n_4 ,\sect_cnt_reg[44]_i_2_n_5 ,\sect_cnt_reg[44]_i_2_n_6 ,\sect_cnt_reg[44]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_4_[44] ,\sect_cnt_reg_n_4_[43] ,\sect_cnt_reg_n_4_[42] ,\sect_cnt_reg_n_4_[41] }));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_4_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_4_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_4_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_4_[48] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[48]_i_2 
       (.CI(\sect_cnt_reg[44]_i_2_n_4 ),
        .CO({\sect_cnt_reg[48]_i_2_n_4 ,\sect_cnt_reg[48]_i_2_n_5 ,\sect_cnt_reg[48]_i_2_n_6 ,\sect_cnt_reg[48]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_4_[48] ,\sect_cnt_reg_n_4_[47] ,\sect_cnt_reg_n_4_[46] ,\sect_cnt_reg_n_4_[45] }));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_4_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_4_[4] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[4]_i_2_n_4 ,\sect_cnt_reg[4]_i_2_n_5 ,\sect_cnt_reg[4]_i_2_n_6 ,\sect_cnt_reg[4]_i_2_n_7 }),
        .CYINIT(\sect_cnt_reg_n_4_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_4_[4] ,\sect_cnt_reg_n_4_[3] ,\sect_cnt_reg_n_4_[2] ,\sect_cnt_reg_n_4_[1] }));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_4_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_4_[51] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[51]_i_3 
       (.CI(\sect_cnt_reg[48]_i_2_n_4 ),
        .CO({\NLW_sect_cnt_reg[51]_i_3_CO_UNCONNECTED [3:2],\sect_cnt_reg[51]_i_3_n_6 ,\sect_cnt_reg[51]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sect_cnt_reg[51]_i_3_O_UNCONNECTED [3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_4_[51] ,\sect_cnt_reg_n_4_[50] ,\sect_cnt_reg_n_4_[49] }));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_4_[8] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_cnt_reg[8]_i_2 
       (.CI(\sect_cnt_reg[4]_i_2_n_4 ),
        .CO({\sect_cnt_reg[8]_i_2_n_4 ,\sect_cnt_reg[8]_i_2_n_5 ,\sect_cnt_reg[8]_i_2_n_6 ,\sect_cnt_reg[8]_i_2_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_4_[8] ,\sect_cnt_reg_n_4_[7] ,\sect_cnt_reg_n_4_[6] ,\sect_cnt_reg_n_4_[5] }));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_burst_n_14),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_4_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_4_[3] ),
        .I2(\end_addr_reg_n_4_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_4_[4] ),
        .I2(\end_addr_reg_n_4_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_4_[5] ),
        .I2(\end_addr_reg_n_4_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_4_[6] ),
        .I2(\end_addr_reg_n_4_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_4_[7] ),
        .I2(\end_addr_reg_n_4_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_4_[8] ),
        .I2(\end_addr_reg_n_4_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_4_[9] ),
        .I2(\end_addr_reg_n_4_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_4_[10] ),
        .I2(\end_addr_reg_n_4_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_10 
       (.I0(\sect_cnt_reg_n_4_[40] ),
        .I1(p_0_in_1[40]),
        .I2(\sect_cnt_reg_n_4_[39] ),
        .I3(p_0_in_1[39]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_4_[41] ),
        .O(\sect_len_buf[8]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_11 
       (.I0(\sect_cnt_reg_n_4_[37] ),
        .I1(p_0_in_1[37]),
        .I2(\sect_cnt_reg_n_4_[36] ),
        .I3(p_0_in_1[36]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_4_[38] ),
        .O(\sect_len_buf[8]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_13 
       (.I0(\sect_cnt_reg_n_4_[34] ),
        .I1(p_0_in_1[34]),
        .I2(\sect_cnt_reg_n_4_[33] ),
        .I3(p_0_in_1[33]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_4_[35] ),
        .O(\sect_len_buf[8]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_14 
       (.I0(\sect_cnt_reg_n_4_[31] ),
        .I1(p_0_in_1[31]),
        .I2(\sect_cnt_reg_n_4_[30] ),
        .I3(p_0_in_1[30]),
        .I4(p_0_in_1[32]),
        .I5(\sect_cnt_reg_n_4_[32] ),
        .O(\sect_len_buf[8]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_15 
       (.I0(\sect_cnt_reg_n_4_[28] ),
        .I1(p_0_in_1[28]),
        .I2(\sect_cnt_reg_n_4_[27] ),
        .I3(p_0_in_1[27]),
        .I4(p_0_in_1[29]),
        .I5(\sect_cnt_reg_n_4_[29] ),
        .O(\sect_len_buf[8]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_16 
       (.I0(\sect_cnt_reg_n_4_[25] ),
        .I1(p_0_in_1[25]),
        .I2(\sect_cnt_reg_n_4_[24] ),
        .I3(p_0_in_1[24]),
        .I4(p_0_in_1[26]),
        .I5(\sect_cnt_reg_n_4_[26] ),
        .O(\sect_len_buf[8]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_18 
       (.I0(\sect_cnt_reg_n_4_[22] ),
        .I1(p_0_in_1[22]),
        .I2(\sect_cnt_reg_n_4_[21] ),
        .I3(p_0_in_1[21]),
        .I4(p_0_in_1[23]),
        .I5(\sect_cnt_reg_n_4_[23] ),
        .O(\sect_len_buf[8]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_19 
       (.I0(\sect_cnt_reg_n_4_[19] ),
        .I1(p_0_in_1[19]),
        .I2(\sect_cnt_reg_n_4_[18] ),
        .I3(p_0_in_1[18]),
        .I4(p_0_in_1[20]),
        .I5(\sect_cnt_reg_n_4_[20] ),
        .O(\sect_len_buf[8]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_2 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_4_[11] ),
        .I2(\end_addr_reg_n_4_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_20 
       (.I0(\sect_cnt_reg_n_4_[16] ),
        .I1(p_0_in_1[16]),
        .I2(\sect_cnt_reg_n_4_[15] ),
        .I3(p_0_in_1[15]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_4_[17] ),
        .O(\sect_len_buf[8]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_21 
       (.I0(\sect_cnt_reg_n_4_[13] ),
        .I1(p_0_in_1[13]),
        .I2(\sect_cnt_reg_n_4_[12] ),
        .I3(p_0_in_1[12]),
        .I4(p_0_in_1[14]),
        .I5(\sect_cnt_reg_n_4_[14] ),
        .O(\sect_len_buf[8]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_22 
       (.I0(\sect_cnt_reg_n_4_[10] ),
        .I1(p_0_in_1[10]),
        .I2(\sect_cnt_reg_n_4_[9] ),
        .I3(p_0_in_1[9]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_4_[11] ),
        .O(\sect_len_buf[8]_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_23 
       (.I0(\sect_cnt_reg_n_4_[7] ),
        .I1(p_0_in_1[7]),
        .I2(\sect_cnt_reg_n_4_[6] ),
        .I3(p_0_in_1[6]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_4_[8] ),
        .O(\sect_len_buf[8]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_24 
       (.I0(\sect_cnt_reg_n_4_[4] ),
        .I1(p_0_in_1[4]),
        .I2(\sect_cnt_reg_n_4_[3] ),
        .I3(p_0_in_1[3]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_4_[5] ),
        .O(\sect_len_buf[8]_i_24_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_25 
       (.I0(\sect_cnt_reg_n_4_[1] ),
        .I1(p_0_in_1[1]),
        .I2(\sect_cnt_reg_n_4_[0] ),
        .I3(p_0_in_1[0]),
        .I4(p_0_in_1[2]),
        .I5(\sect_cnt_reg_n_4_[2] ),
        .O(\sect_len_buf[8]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sect_len_buf[8]_i_5 
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_4_[51] ),
        .O(\sect_len_buf[8]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_6 
       (.I0(\sect_cnt_reg_n_4_[49] ),
        .I1(p_0_in_1[49]),
        .I2(\sect_cnt_reg_n_4_[48] ),
        .I3(p_0_in_1[48]),
        .I4(p_0_in_1[50]),
        .I5(\sect_cnt_reg_n_4_[50] ),
        .O(\sect_len_buf[8]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_8 
       (.I0(\sect_cnt_reg_n_4_[46] ),
        .I1(p_0_in_1[46]),
        .I2(\sect_cnt_reg_n_4_[45] ),
        .I3(p_0_in_1[45]),
        .I4(p_0_in_1[47]),
        .I5(\sect_cnt_reg_n_4_[47] ),
        .O(\sect_len_buf[8]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \sect_len_buf[8]_i_9 
       (.I0(\sect_cnt_reg_n_4_[43] ),
        .I1(p_0_in_1[43]),
        .I2(\sect_cnt_reg_n_4_[42] ),
        .I3(p_0_in_1[42]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_4_[44] ),
        .O(\sect_len_buf[8]_i_9_n_4 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[0]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[1]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[2]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[3]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[4]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[5]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[6]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[7]_i_1_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_burst_n_8),
        .D(\sect_len_buf[8]_i_2_n_4 ),
        .Q(\sect_len_buf_reg_n_4_[8] ),
        .R(SR));
  CARRY4 \sect_len_buf_reg[8]_i_12 
       (.CI(\sect_len_buf_reg[8]_i_17_n_4 ),
        .CO({\sect_len_buf_reg[8]_i_12_n_4 ,\sect_len_buf_reg[8]_i_12_n_5 ,\sect_len_buf_reg[8]_i_12_n_6 ,\sect_len_buf_reg[8]_i_12_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_12_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_18_n_4 ,\sect_len_buf[8]_i_19_n_4 ,\sect_len_buf[8]_i_20_n_4 ,\sect_len_buf[8]_i_21_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_17 
       (.CI(1'b0),
        .CO({\sect_len_buf_reg[8]_i_17_n_4 ,\sect_len_buf_reg[8]_i_17_n_5 ,\sect_len_buf_reg[8]_i_17_n_6 ,\sect_len_buf_reg[8]_i_17_n_7 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_17_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_22_n_4 ,\sect_len_buf[8]_i_23_n_4 ,\sect_len_buf[8]_i_24_n_4 ,\sect_len_buf[8]_i_25_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_3 
       (.CI(\sect_len_buf_reg[8]_i_4_n_4 ),
        .CO({\NLW_sect_len_buf_reg[8]_i_3_CO_UNCONNECTED [3:2],first_sect,\sect_len_buf_reg[8]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\sect_len_buf[8]_i_5_n_4 ,\sect_len_buf[8]_i_6_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_4 
       (.CI(\sect_len_buf_reg[8]_i_7_n_4 ),
        .CO({\sect_len_buf_reg[8]_i_4_n_4 ,\sect_len_buf_reg[8]_i_4_n_5 ,\sect_len_buf_reg[8]_i_4_n_6 ,\sect_len_buf_reg[8]_i_4_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_4_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_8_n_4 ,\sect_len_buf[8]_i_9_n_4 ,\sect_len_buf[8]_i_10_n_4 ,\sect_len_buf[8]_i_11_n_4 }));
  CARRY4 \sect_len_buf_reg[8]_i_7 
       (.CI(\sect_len_buf_reg[8]_i_12_n_4 ),
        .CO({\sect_len_buf_reg[8]_i_7_n_4 ,\sect_len_buf_reg[8]_i_7_n_5 ,\sect_len_buf_reg[8]_i_7_n_6 ,\sect_len_buf_reg[8]_i_7_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sect_len_buf_reg[8]_i_7_O_UNCONNECTED [3:0]),
        .S({\sect_len_buf[8]_i_13_n_4 ,\sect_len_buf[8]_i_14_n_4 ,\sect_len_buf[8]_i_15_n_4 ,\sect_len_buf[8]_i_16_n_4 }));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(\start_addr_reg_n_4_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(\start_addr_reg_n_4_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in_1[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in_1[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in_1[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in_1[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in_1[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in_1[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in_1[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in_1[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in_1[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in_1[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in_1[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in_1[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in_1[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in_1[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in_1[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in_1[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in_1[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in_1[17]),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in_1[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in_1[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in_1[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in_1[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in_1[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in_1[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_85),
        .Q(p_0_in_1[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_84),
        .Q(p_0_in_1[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_83),
        .Q(p_0_in_1[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_82),
        .Q(p_0_in_1[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(\start_addr_reg_n_4_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_81),
        .Q(p_0_in_1[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_80),
        .Q(p_0_in_1[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_79),
        .Q(p_0_in_1[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_78),
        .Q(p_0_in_1[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_77),
        .Q(p_0_in_1[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_76),
        .Q(p_0_in_1[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_75),
        .Q(p_0_in_1[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_74),
        .Q(p_0_in_1[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_73),
        .Q(p_0_in_1[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_72),
        .Q(p_0_in_1[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(\start_addr_reg_n_4_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_71),
        .Q(p_0_in_1[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_70),
        .Q(p_0_in_1[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_69),
        .Q(p_0_in_1[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_68),
        .Q(p_0_in_1[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_67),
        .Q(p_0_in_1[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_66),
        .Q(p_0_in_1[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_65),
        .Q(p_0_in_1[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_64),
        .Q(p_0_in_1[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_63),
        .Q(p_0_in_1[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_62),
        .Q(p_0_in_1[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(\start_addr_reg_n_4_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_61),
        .Q(p_0_in_1[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_60),
        .Q(p_0_in_1[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_59),
        .Q(p_0_in_1[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_58),
        .Q(p_0_in_1[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(\start_addr_reg_n_4_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(\start_addr_reg_n_4_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(\start_addr_reg_n_4_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(\start_addr_reg_n_4_[9] ),
        .R(SR));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(\strb_buf_reg[3]_0 [0]),
        .Q(strb_buf[0]),
        .R(wreq_throttle_n_10));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(\strb_buf_reg[3]_0 [1]),
        .Q(strb_buf[1]),
        .R(wreq_throttle_n_10));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(\strb_buf_reg[3]_0 [2]),
        .Q(strb_buf[2]),
        .R(wreq_throttle_n_10));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttle_n_11),
        .D(\strb_buf_reg[3]_0 [3]),
        .Q(strb_buf[3]),
        .R(wreq_throttle_n_10));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(wreq_handling_reg_n_4),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_gmem_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(len_cnt_reg[7:6]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(wreq_throttle_n_10),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.data_valid_reg (burst_valid),
        .\bus_wide_gen.ready_for_data (\bus_wide_gen.ready_for_data ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\dout_reg[0] (\could_multi_bursts.sect_handling_reg_n_4 ),
        .\dout_reg[67] ({strb_buf,\data_buf_reg_n_4_[63] ,\data_buf_reg_n_4_[62] ,\data_buf_reg_n_4_[61] ,\data_buf_reg_n_4_[60] ,\data_buf_reg_n_4_[59] ,\data_buf_reg_n_4_[58] ,\data_buf_reg_n_4_[57] ,\data_buf_reg_n_4_[56] ,\data_buf_reg_n_4_[55] ,\data_buf_reg_n_4_[54] ,\data_buf_reg_n_4_[53] ,\data_buf_reg_n_4_[52] ,\data_buf_reg_n_4_[51] ,\data_buf_reg_n_4_[50] ,\data_buf_reg_n_4_[49] ,\data_buf_reg_n_4_[48] ,\data_buf_reg_n_4_[47] ,\data_buf_reg_n_4_[46] ,\data_buf_reg_n_4_[45] ,\data_buf_reg_n_4_[44] ,\data_buf_reg_n_4_[43] ,\data_buf_reg_n_4_[42] ,\data_buf_reg_n_4_[41] ,\data_buf_reg_n_4_[40] ,\data_buf_reg_n_4_[39] ,\data_buf_reg_n_4_[38] ,\data_buf_reg_n_4_[37] ,\data_buf_reg_n_4_[36] ,\data_buf_reg_n_4_[35] ,\data_buf_reg_n_4_[34] ,\data_buf_reg_n_4_[33] ,\data_buf_reg_n_4_[32] ,\data_buf_reg_n_4_[31] ,\data_buf_reg_n_4_[30] ,\data_buf_reg_n_4_[29] ,\data_buf_reg_n_4_[28] ,\data_buf_reg_n_4_[27] ,\data_buf_reg_n_4_[26] ,\data_buf_reg_n_4_[25] ,\data_buf_reg_n_4_[24] ,\data_buf_reg_n_4_[23] ,\data_buf_reg_n_4_[22] ,\data_buf_reg_n_4_[21] ,\data_buf_reg_n_4_[20] ,\data_buf_reg_n_4_[19] ,\data_buf_reg_n_4_[18] ,\data_buf_reg_n_4_[17] ,\data_buf_reg_n_4_[16] ,\data_buf_reg_n_4_[15] ,\data_buf_reg_n_4_[14] ,\data_buf_reg_n_4_[13] ,\data_buf_reg_n_4_[12] ,\data_buf_reg_n_4_[11] ,\data_buf_reg_n_4_[10] ,\data_buf_reg_n_4_[9] ,\data_buf_reg_n_4_[8] ,\data_buf_reg_n_4_[7] ,\data_buf_reg_n_4_[6] ,\data_buf_reg_n_4_[5] ,\data_buf_reg_n_4_[4] ,\data_buf_reg_n_4_[3] ,\data_buf_reg_n_4_[2] ,\data_buf_reg_n_4_[1] ,\data_buf_reg_n_4_[0] }),
        .\dout_reg[72] (\dout_reg[72] ),
        .\dout_reg[72]_0 (WLAST_Dummy_reg_n_4),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(WREADY_Dummy),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_0),
        .full_n_reg_2(wreq_throttle_n_11),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .\last_cnt_reg[1]_0 (WVALID_Dummy_reg_0),
        .\len_cnt_reg[7] (wreq_throttle_n_14),
        .\mOutPtr_reg[1] (\could_multi_bursts.AWVALID_Dummy_reg_n_4 ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .p_22_in(p_22_in),
        .sel(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_m1_buffer_RAM_AUTO_1R1W
   (grp_fu_202_p1,
    ap_clk,
    m1_buffer_ce0,
    ADDRARDADDR,
    ram_reg_0,
    WEA,
    Q,
    dout_reg);
  output [31:0]grp_fu_202_p1;
  input ap_clk;
  input m1_buffer_ce0;
  input [9:0]ADDRARDADDR;
  input [31:0]ram_reg_0;
  input [0:0]WEA;
  input [0:0]Q;
  input [31:0]dout_reg;

  wire [9:0]ADDRARDADDR;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]dout_reg;
  wire [31:0]grp_fu_202_p1;
  wire [31:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1;
  wire m1_buffer_ce0;
  wire [31:0]ram_reg_0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[31]),
        .I1(Q),
        .I2(dout_reg[31]),
        .O(grp_fu_202_p1[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_10
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[22]),
        .I1(Q),
        .I2(dout_reg[22]),
        .O(grp_fu_202_p1[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_11
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[21]),
        .I1(Q),
        .I2(dout_reg[21]),
        .O(grp_fu_202_p1[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_12
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[20]),
        .I1(Q),
        .I2(dout_reg[20]),
        .O(grp_fu_202_p1[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_13
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[19]),
        .I1(Q),
        .I2(dout_reg[19]),
        .O(grp_fu_202_p1[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_14
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[18]),
        .I1(Q),
        .I2(dout_reg[18]),
        .O(grp_fu_202_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_15
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[17]),
        .I1(Q),
        .I2(dout_reg[17]),
        .O(grp_fu_202_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_2
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[30]),
        .I1(Q),
        .I2(dout_reg[30]),
        .O(grp_fu_202_p1[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_3
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[29]),
        .I1(Q),
        .I2(dout_reg[29]),
        .O(grp_fu_202_p1[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_4
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[28]),
        .I1(Q),
        .I2(dout_reg[28]),
        .O(grp_fu_202_p1[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_5
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[27]),
        .I1(Q),
        .I2(dout_reg[27]),
        .O(grp_fu_202_p1[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_6
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[26]),
        .I1(Q),
        .I2(dout_reg[26]),
        .O(grp_fu_202_p1[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_7
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[25]),
        .I1(Q),
        .I2(dout_reg[25]),
        .O(grp_fu_202_p1[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_8
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[24]),
        .I1(Q),
        .I2(dout_reg[24]),
        .O(grp_fu_202_p1[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    dout_reg_i_9
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[23]),
        .I1(Q),
        .I2(dout_reg[23]),
        .O(grp_fu_202_p1[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/m1_buffer_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(ram_reg_0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(m1_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_16
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[16]),
        .I1(Q),
        .I2(dout_reg[16]),
        .O(grp_fu_202_p1[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_17
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[15]),
        .I1(Q),
        .I2(dout_reg[15]),
        .O(grp_fu_202_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_18
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[14]),
        .I1(Q),
        .I2(dout_reg[14]),
        .O(grp_fu_202_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_19
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[13]),
        .I1(Q),
        .I2(dout_reg[13]),
        .O(grp_fu_202_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_20
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[12]),
        .I1(Q),
        .I2(dout_reg[12]),
        .O(grp_fu_202_p1[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_21
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[11]),
        .I1(Q),
        .I2(dout_reg[11]),
        .O(grp_fu_202_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_22
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[10]),
        .I1(Q),
        .I2(dout_reg[10]),
        .O(grp_fu_202_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_23
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[9]),
        .I1(Q),
        .I2(dout_reg[9]),
        .O(grp_fu_202_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_24
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[8]),
        .I1(Q),
        .I2(dout_reg[8]),
        .O(grp_fu_202_p1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_25
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[7]),
        .I1(Q),
        .I2(dout_reg[7]),
        .O(grp_fu_202_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_26
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[6]),
        .I1(Q),
        .I2(dout_reg[6]),
        .O(grp_fu_202_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_27
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[5]),
        .I1(Q),
        .I2(dout_reg[5]),
        .O(grp_fu_202_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_28
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[4]),
        .I1(Q),
        .I2(dout_reg[4]),
        .O(grp_fu_202_p1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_29
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[3]),
        .I1(Q),
        .I2(dout_reg[3]),
        .O(grp_fu_202_p1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_30
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[2]),
        .I1(Q),
        .I2(dout_reg[2]),
        .O(grp_fu_202_p1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_31
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[1]),
        .I1(Q),
        .I2(dout_reg[1]),
        .O(grp_fu_202_p1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_32
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din1[0]),
        .I1(Q),
        .I2(dout_reg[0]),
        .O(grp_fu_202_p1[0]));
endmodule

(* ORIG_REF_NAME = "matprod_m1_buffer_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_m1_buffer_RAM_AUTO_1R1W_0
   (grp_fu_202_p0,
    ap_clk,
    m2_buffer_ce0,
    ram_reg_0,
    ram_reg_1,
    WEA,
    Q,
    N2_read_reg_293);
  output [31:0]grp_fu_202_p0;
  input ap_clk;
  input m2_buffer_ce0;
  input [9:0]ram_reg_0;
  input [31:0]ram_reg_1;
  input [0:0]WEA;
  input [0:0]Q;
  input [31:0]N2_read_reg_293;

  wire [31:0]N2_read_reg_293;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire [31:0]grp_fu_202_p0;
  wire [31:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0;
  wire m2_buffer_ce0;
  wire [9:0]ram_reg_0;
  wire [31:0]ram_reg_1;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/m2_buffer_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ram_reg_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(ram_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(m2_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[16]),
        .I1(Q),
        .I2(N2_read_reg_293[16]),
        .O(grp_fu_202_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[7]),
        .I1(Q),
        .I2(N2_read_reg_293[7]),
        .O(grp_fu_202_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[6]),
        .I1(Q),
        .I2(N2_read_reg_293[6]),
        .O(grp_fu_202_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[5]),
        .I1(Q),
        .I2(N2_read_reg_293[5]),
        .O(grp_fu_202_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[4]),
        .I1(Q),
        .I2(N2_read_reg_293[4]),
        .O(grp_fu_202_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[3]),
        .I1(Q),
        .I2(N2_read_reg_293[3]),
        .O(grp_fu_202_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[2]),
        .I1(Q),
        .I2(N2_read_reg_293[2]),
        .O(grp_fu_202_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[1]),
        .I1(Q),
        .I2(N2_read_reg_293[1]),
        .O(grp_fu_202_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[0]),
        .I1(Q),
        .I2(N2_read_reg_293[0]),
        .O(grp_fu_202_p0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[15]),
        .I1(Q),
        .I2(N2_read_reg_293[15]),
        .O(grp_fu_202_p0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[14]),
        .I1(Q),
        .I2(N2_read_reg_293[14]),
        .O(grp_fu_202_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[13]),
        .I1(Q),
        .I2(N2_read_reg_293[13]),
        .O(grp_fu_202_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[12]),
        .I1(Q),
        .I2(N2_read_reg_293[12]),
        .O(grp_fu_202_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[11]),
        .I1(Q),
        .I2(N2_read_reg_293[11]),
        .O(grp_fu_202_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[10]),
        .I1(Q),
        .I2(N2_read_reg_293[10]),
        .O(grp_fu_202_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[9]),
        .I1(Q),
        .I2(N2_read_reg_293[9]),
        .O(grp_fu_202_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[8]),
        .I1(Q),
        .I2(N2_read_reg_293[8]),
        .O(grp_fu_202_p0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[22]),
        .I1(Q),
        .I2(N2_read_reg_293[22]),
        .O(grp_fu_202_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[21]),
        .I1(Q),
        .I2(N2_read_reg_293[21]),
        .O(grp_fu_202_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[20]),
        .I1(Q),
        .I2(N2_read_reg_293[20]),
        .O(grp_fu_202_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[19]),
        .I1(Q),
        .I2(N2_read_reg_293[19]),
        .O(grp_fu_202_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[18]),
        .I1(Q),
        .I2(N2_read_reg_293[18]),
        .O(grp_fu_202_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[17]),
        .I1(Q),
        .I2(N2_read_reg_293[17]),
        .O(grp_fu_202_p0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[31]),
        .I1(Q),
        .I2(N2_read_reg_293[31]),
        .O(grp_fu_202_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[30]),
        .I1(Q),
        .I2(N2_read_reg_293[30]),
        .O(grp_fu_202_p0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[29]),
        .I1(Q),
        .I2(N2_read_reg_293[29]),
        .O(grp_fu_202_p0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[28]),
        .I1(Q),
        .I2(N2_read_reg_293[28]),
        .O(grp_fu_202_p0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[27]),
        .I1(Q),
        .I2(N2_read_reg_293[27]),
        .O(grp_fu_202_p0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[26]),
        .I1(Q),
        .I2(N2_read_reg_293[26]),
        .O(grp_fu_202_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[25]),
        .I1(Q),
        .I2(N2_read_reg_293[25]),
        .O(grp_fu_202_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[24]),
        .I1(Q),
        .I2(N2_read_reg_293[24]),
        .O(grp_fu_202_p0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_grp_fu_202_p_din0[23]),
        .I1(Q),
        .I2(N2_read_reg_293[23]),
        .O(grp_fu_202_p0[23]));
endmodule

(* ORIG_REF_NAME = "matprod_m1_buffer_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_m1_buffer_RAM_AUTO_1R1W_1
   (din,
    ap_clk,
    m3_buffer_ce0,
    ap_block_pp0_stage0_subdone,
    ADDRARDADDR,
    DIADI,
    WEA);
  output [31:0]din;
  input ap_clk;
  input m3_buffer_ce0;
  input ap_block_pp0_stage0_subdone;
  input [9:0]ADDRARDADDR;
  input [31:0]DIADI;
  input [0:0]WEA;

  wire [9:0]ADDRARDADDR;
  wire [31:0]DIADI;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [31:0]din;
  wire m3_buffer_ce0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "inst/m3_buffer_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(din),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(m3_buffer_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(ap_block_pp0_stage0_subdone),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1
   (p_reg_reg,
    Q,
    ap_clk,
    p_reg_reg_0,
    out,
    p_reg_reg_1,
    ram_reg);
  output [9:0]p_reg_reg;
  input [1:0]Q;
  input ap_clk;
  input [9:0]p_reg_reg_0;
  input [9:0]out;
  input [9:0]p_reg_reg_1;
  input [9:0]ram_reg;

  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]out;
  wire [9:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_5 matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .ram_reg(ram_reg));
endmodule

(* ORIG_REF_NAME = "matprod_mac_muladd_10s_10s_10ns_10_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1_4
   (D,
    A,
    Q,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    icmp_ln33_reg_369,
    p_reg_reg_3,
    icmp_ln37_reg_378,
    i_2_reg_337);
  output [9:0]D;
  output [9:0]A;
  input [0:0]Q;
  input ap_clk;
  input [9:0]p_reg_reg;
  input [9:0]p_reg_reg_0;
  input [9:0]p_reg_reg_1;
  input p_reg_reg_2;
  input icmp_ln33_reg_369;
  input [9:0]p_reg_reg_3;
  input icmp_ln37_reg_378;
  input [9:0]i_2_reg_337;

  wire [9:0]A;
  wire [9:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [9:0]i_2_reg_337;
  wire icmp_ln33_reg_369;
  wire icmp_ln37_reg_378;
  wire [9:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [9:0]p_reg_reg_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1 matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U
       (.A(A),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .i_2_reg_337(i_2_reg_337),
        .icmp_ln33_reg_369(icmp_ln33_reg_369),
        .icmp_ln37_reg_378(icmp_ln37_reg_378),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
   (D,
    A,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    icmp_ln33_reg_369,
    p_reg_reg_4,
    icmp_ln37_reg_378,
    i_2_reg_337);
  output [9:0]D;
  output [9:0]A;
  input [0:0]Q;
  input ap_clk;
  input [9:0]p_reg_reg_0;
  input [9:0]p_reg_reg_1;
  input [9:0]p_reg_reg_2;
  input p_reg_reg_3;
  input icmp_ln33_reg_369;
  input [9:0]p_reg_reg_4;
  input icmp_ln37_reg_378;
  input [9:0]i_2_reg_337;

  wire [9:0]A;
  wire [9:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [9:0]i_2_reg_337;
  wire icmp_ln33_reg_369;
  wire icmp_ln37_reg_378;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [9:0]p_reg_reg_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \i_2_reg_337[0]_i_1 
       (.I0(p_reg_reg_4[0]),
        .I1(icmp_ln37_reg_378),
        .I2(i_2_reg_337[0]),
        .I3(p_reg_reg_3),
        .I4(icmp_ln33_reg_369),
        .I5(p_reg_reg_2[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[1]_i_1 
       (.I0(p_reg_reg_2[1]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[1]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[2]_i_1 
       (.I0(p_reg_reg_2[2]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[2]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[3]_i_1 
       (.I0(p_reg_reg_2[3]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[3]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[4]_i_1 
       (.I0(p_reg_reg_2[4]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[4]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[5]_i_1 
       (.I0(p_reg_reg_2[5]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[5]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[6]_i_1 
       (.I0(p_reg_reg_2[6]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[6]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[7]_i_1 
       (.I0(p_reg_reg_2[7]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[7]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[8]_i_1 
       (.I0(p_reg_reg_2[8]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[8]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[9]_i_1 
       (.I0(p_reg_reg_2[9]),
        .I1(p_reg_reg_3),
        .I2(icmp_ln33_reg_369),
        .I3(p_reg_reg_4[9]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[9]),
        .O(A[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:10],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_5
   (p_reg_reg_0,
    Q,
    ap_clk,
    p_reg_reg_1,
    out,
    p_reg_reg_2,
    ram_reg);
  output [9:0]p_reg_reg_0;
  input [1:0]Q;
  input ap_clk;
  input [9:0]p_reg_reg_1;
  input [9:0]out;
  input [9:0]p_reg_reg_2;
  input [9:0]ram_reg;

  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0;
  wire [9:0]out;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]p_reg_reg_2;
  wire [9:0]ram_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out[9],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:10],grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg[1]),
        .O(p_reg_reg_0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg[0]),
        .O(p_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(p_reg_reg_0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(p_reg_reg_0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(p_reg_reg_0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(p_reg_reg_0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(p_reg_reg_0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(p_reg_reg_0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg[3]),
        .O(p_reg_reg_0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg[2]),
        .O(p_reg_reg_0[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10s_10_4_1
   (ADDRARDADDR,
    Q,
    ap_clk,
    p_reg_reg,
    A,
    p_reg_reg_0,
    ram_reg);
  output [9:0]ADDRARDADDR;
  input [1:0]Q;
  input ap_clk;
  input [9:0]p_reg_reg;
  input [9:0]A;
  input [9:0]p_reg_reg_0;
  input [9:0]ram_reg;

  wire [9:0]A;
  wire [9:0]ADDRARDADDR;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [9:0]ram_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0 matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ram_reg(ram_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10s_10_4_1_DSP48_0
   (ADDRARDADDR,
    Q,
    ap_clk,
    p_reg_reg_0,
    A,
    p_reg_reg_1,
    ram_reg);
  output [9:0]ADDRARDADDR;
  input [1:0]Q;
  input ap_clk;
  input [9:0]p_reg_reg_0;
  input [9:0]A;
  input [9:0]p_reg_reg_1;
  input [9:0]ram_reg;

  wire [9:0]A;
  wire [9:0]ADDRARDADDR;
  wire [1:0]Q;
  wire ap_clk;
  wire [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]ram_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0[9],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1[9],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:10],grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[1]),
        .I1(Q[1]),
        .I2(ram_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[0]),
        .I1(Q[1]),
        .I2(ram_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[9]),
        .I1(Q[1]),
        .I2(ram_reg[9]),
        .O(ADDRARDADDR[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[8]),
        .I1(Q[1]),
        .I2(ram_reg[8]),
        .O(ADDRARDADDR[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[7]),
        .I1(Q[1]),
        .I2(ram_reg[7]),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[6]),
        .I1(Q[1]),
        .I2(ram_reg[6]),
        .O(ADDRARDADDR[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[5]),
        .I1(Q[1]),
        .I2(ram_reg[5]),
        .O(ADDRARDADDR[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[4]),
        .I1(Q[1]),
        .I2(ram_reg[4]),
        .O(ADDRARDADDR[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[3]),
        .I1(Q[1]),
        .I2(ram_reg[3]),
        .O(ADDRARDADDR[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m1_buffer_address0[2]),
        .I1(Q[1]),
        .I2(ram_reg[2]),
        .O(ADDRARDADDR[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_1
   (ap_enable_reg_pp0_iter1,
    m1_buffer_ce0,
    WEA,
    E,
    D,
    \ap_CS_fsm_reg[10] ,
    \loop_index9_load_reg_144_reg[9]_0 ,
    \gmem_addr_read_reg_149_reg[31]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    grp_matprod_Pipeline_1_fu_153_ap_start_reg,
    gmem_RVALID,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0,
    Q,
    \ap_CS_fsm_reg[13] ,
    icmp_ln23_fu_206_p2,
    \sext_ln23_cast_reg_134_reg[32]_0 ,
    \gmem_addr_read_reg_149_reg[31]_1 );
  output ap_enable_reg_pp0_iter1;
  output m1_buffer_ce0;
  output [0:0]WEA;
  output [0:0]E;
  output [1:0]D;
  output \ap_CS_fsm_reg[10] ;
  output [9:0]\loop_index9_load_reg_144_reg[9]_0 ;
  output [31:0]\gmem_addr_read_reg_149_reg[31]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_matprod_Pipeline_1_fu_153_ap_start_reg;
  input gmem_RVALID;
  input grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  input [5:0]Q;
  input \ap_CS_fsm_reg[13] ;
  input icmp_ln23_fu_206_p2;
  input [31:0]\sext_ln23_cast_reg_134_reg[32]_0 ;
  input [31:0]\gmem_addr_read_reg_149_reg[31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_4;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [61:1]empty_fu_108_p2;
  wire empty_fu_108_p2_carry__0_i_1_n_4;
  wire empty_fu_108_p2_carry__0_i_2_n_4;
  wire empty_fu_108_p2_carry__0_i_3_n_4;
  wire empty_fu_108_p2_carry__0_i_4_n_4;
  wire empty_fu_108_p2_carry__0_n_4;
  wire empty_fu_108_p2_carry__0_n_5;
  wire empty_fu_108_p2_carry__0_n_6;
  wire empty_fu_108_p2_carry__0_n_7;
  wire empty_fu_108_p2_carry__10_i_1_n_4;
  wire empty_fu_108_p2_carry__10_i_2_n_4;
  wire empty_fu_108_p2_carry__10_i_3_n_4;
  wire empty_fu_108_p2_carry__10_i_4_n_4;
  wire empty_fu_108_p2_carry__10_n_4;
  wire empty_fu_108_p2_carry__10_n_5;
  wire empty_fu_108_p2_carry__10_n_6;
  wire empty_fu_108_p2_carry__10_n_7;
  wire empty_fu_108_p2_carry__11_i_1_n_4;
  wire empty_fu_108_p2_carry__11_i_2_n_4;
  wire empty_fu_108_p2_carry__11_i_3_n_4;
  wire empty_fu_108_p2_carry__11_i_4_n_4;
  wire empty_fu_108_p2_carry__11_n_4;
  wire empty_fu_108_p2_carry__11_n_5;
  wire empty_fu_108_p2_carry__11_n_6;
  wire empty_fu_108_p2_carry__11_n_7;
  wire empty_fu_108_p2_carry__12_i_1_n_4;
  wire empty_fu_108_p2_carry__12_i_2_n_4;
  wire empty_fu_108_p2_carry__12_i_3_n_4;
  wire empty_fu_108_p2_carry__12_i_4_n_4;
  wire empty_fu_108_p2_carry__12_n_4;
  wire empty_fu_108_p2_carry__12_n_5;
  wire empty_fu_108_p2_carry__12_n_6;
  wire empty_fu_108_p2_carry__12_n_7;
  wire empty_fu_108_p2_carry__13_i_1_n_4;
  wire empty_fu_108_p2_carry__13_i_2_n_4;
  wire empty_fu_108_p2_carry__13_i_3_n_4;
  wire empty_fu_108_p2_carry__13_i_4_n_4;
  wire empty_fu_108_p2_carry__13_n_4;
  wire empty_fu_108_p2_carry__13_n_5;
  wire empty_fu_108_p2_carry__13_n_6;
  wire empty_fu_108_p2_carry__13_n_7;
  wire empty_fu_108_p2_carry__14_i_1_n_4;
  wire empty_fu_108_p2_carry__1_i_1_n_4;
  wire empty_fu_108_p2_carry__1_i_2_n_4;
  wire empty_fu_108_p2_carry__1_i_3_n_4;
  wire empty_fu_108_p2_carry__1_i_4_n_4;
  wire empty_fu_108_p2_carry__1_n_4;
  wire empty_fu_108_p2_carry__1_n_5;
  wire empty_fu_108_p2_carry__1_n_6;
  wire empty_fu_108_p2_carry__1_n_7;
  wire empty_fu_108_p2_carry__2_i_1_n_4;
  wire empty_fu_108_p2_carry__2_i_2_n_4;
  wire empty_fu_108_p2_carry__2_i_3_n_4;
  wire empty_fu_108_p2_carry__2_i_4_n_4;
  wire empty_fu_108_p2_carry__2_n_4;
  wire empty_fu_108_p2_carry__2_n_5;
  wire empty_fu_108_p2_carry__2_n_6;
  wire empty_fu_108_p2_carry__2_n_7;
  wire empty_fu_108_p2_carry__3_i_1_n_4;
  wire empty_fu_108_p2_carry__3_i_2_n_4;
  wire empty_fu_108_p2_carry__3_i_3_n_4;
  wire empty_fu_108_p2_carry__3_i_4_n_4;
  wire empty_fu_108_p2_carry__3_n_4;
  wire empty_fu_108_p2_carry__3_n_5;
  wire empty_fu_108_p2_carry__3_n_6;
  wire empty_fu_108_p2_carry__3_n_7;
  wire empty_fu_108_p2_carry__4_i_1_n_4;
  wire empty_fu_108_p2_carry__4_i_2_n_4;
  wire empty_fu_108_p2_carry__4_i_3_n_4;
  wire empty_fu_108_p2_carry__4_i_4_n_4;
  wire empty_fu_108_p2_carry__4_n_4;
  wire empty_fu_108_p2_carry__4_n_5;
  wire empty_fu_108_p2_carry__4_n_6;
  wire empty_fu_108_p2_carry__4_n_7;
  wire empty_fu_108_p2_carry__5_i_1_n_4;
  wire empty_fu_108_p2_carry__5_i_2_n_4;
  wire empty_fu_108_p2_carry__5_i_3_n_4;
  wire empty_fu_108_p2_carry__5_i_4_n_4;
  wire empty_fu_108_p2_carry__5_n_4;
  wire empty_fu_108_p2_carry__5_n_5;
  wire empty_fu_108_p2_carry__5_n_6;
  wire empty_fu_108_p2_carry__5_n_7;
  wire empty_fu_108_p2_carry__6_i_1_n_4;
  wire empty_fu_108_p2_carry__6_i_2_n_4;
  wire empty_fu_108_p2_carry__6_i_3_n_4;
  wire empty_fu_108_p2_carry__6_i_4_n_4;
  wire empty_fu_108_p2_carry__6_n_4;
  wire empty_fu_108_p2_carry__6_n_5;
  wire empty_fu_108_p2_carry__6_n_6;
  wire empty_fu_108_p2_carry__6_n_7;
  wire empty_fu_108_p2_carry__7_i_1_n_4;
  wire empty_fu_108_p2_carry__7_i_2_n_4;
  wire empty_fu_108_p2_carry__7_i_3_n_4;
  wire empty_fu_108_p2_carry__7_i_4_n_4;
  wire empty_fu_108_p2_carry__7_n_4;
  wire empty_fu_108_p2_carry__7_n_5;
  wire empty_fu_108_p2_carry__7_n_6;
  wire empty_fu_108_p2_carry__7_n_7;
  wire empty_fu_108_p2_carry__8_i_1_n_4;
  wire empty_fu_108_p2_carry__8_i_2_n_4;
  wire empty_fu_108_p2_carry__8_i_3_n_4;
  wire empty_fu_108_p2_carry__8_i_4_n_4;
  wire empty_fu_108_p2_carry__8_n_4;
  wire empty_fu_108_p2_carry__8_n_5;
  wire empty_fu_108_p2_carry__8_n_6;
  wire empty_fu_108_p2_carry__8_n_7;
  wire empty_fu_108_p2_carry__9_i_1_n_4;
  wire empty_fu_108_p2_carry__9_i_2_n_4;
  wire empty_fu_108_p2_carry__9_i_3_n_4;
  wire empty_fu_108_p2_carry__9_i_4_n_4;
  wire empty_fu_108_p2_carry__9_n_4;
  wire empty_fu_108_p2_carry__9_n_5;
  wire empty_fu_108_p2_carry__9_n_6;
  wire empty_fu_108_p2_carry__9_n_7;
  wire empty_fu_108_p2_carry_i_1_n_4;
  wire empty_fu_108_p2_carry_i_2_n_4;
  wire empty_fu_108_p2_carry_i_3_n_4;
  wire empty_fu_108_p2_carry_i_4_n_4;
  wire empty_fu_108_p2_carry_n_4;
  wire empty_fu_108_p2_carry_n_5;
  wire empty_fu_108_p2_carry_n_6;
  wire empty_fu_108_p2_carry_n_7;
  wire \empty_reg_154[0]_i_2_n_4 ;
  wire \empty_reg_154[0]_i_3_n_4 ;
  wire \empty_reg_154[0]_i_4_n_4 ;
  wire \empty_reg_154[0]_i_5_n_4 ;
  wire \empty_reg_154[12]_i_2_n_4 ;
  wire \empty_reg_154[12]_i_3_n_4 ;
  wire \empty_reg_154[12]_i_4_n_4 ;
  wire \empty_reg_154[12]_i_5_n_4 ;
  wire \empty_reg_154[16]_i_2_n_4 ;
  wire \empty_reg_154[16]_i_3_n_4 ;
  wire \empty_reg_154[16]_i_4_n_4 ;
  wire \empty_reg_154[16]_i_5_n_4 ;
  wire \empty_reg_154[20]_i_2_n_4 ;
  wire \empty_reg_154[20]_i_3_n_4 ;
  wire \empty_reg_154[20]_i_4_n_4 ;
  wire \empty_reg_154[20]_i_5_n_4 ;
  wire \empty_reg_154[24]_i_2_n_4 ;
  wire \empty_reg_154[24]_i_3_n_4 ;
  wire \empty_reg_154[24]_i_4_n_4 ;
  wire \empty_reg_154[24]_i_5_n_4 ;
  wire \empty_reg_154[28]_i_2_n_4 ;
  wire \empty_reg_154[28]_i_3_n_4 ;
  wire \empty_reg_154[28]_i_4_n_4 ;
  wire \empty_reg_154[28]_i_5_n_4 ;
  wire \empty_reg_154[32]_i_2_n_4 ;
  wire \empty_reg_154[32]_i_3_n_4 ;
  wire \empty_reg_154[32]_i_4_n_4 ;
  wire \empty_reg_154[32]_i_5_n_4 ;
  wire \empty_reg_154[36]_i_2_n_4 ;
  wire \empty_reg_154[36]_i_3_n_4 ;
  wire \empty_reg_154[36]_i_4_n_4 ;
  wire \empty_reg_154[36]_i_5_n_4 ;
  wire \empty_reg_154[40]_i_2_n_4 ;
  wire \empty_reg_154[40]_i_3_n_4 ;
  wire \empty_reg_154[40]_i_4_n_4 ;
  wire \empty_reg_154[40]_i_5_n_4 ;
  wire \empty_reg_154[44]_i_2_n_4 ;
  wire \empty_reg_154[44]_i_3_n_4 ;
  wire \empty_reg_154[44]_i_4_n_4 ;
  wire \empty_reg_154[44]_i_5_n_4 ;
  wire \empty_reg_154[48]_i_2_n_4 ;
  wire \empty_reg_154[48]_i_3_n_4 ;
  wire \empty_reg_154[48]_i_4_n_4 ;
  wire \empty_reg_154[48]_i_5_n_4 ;
  wire \empty_reg_154[4]_i_2_n_4 ;
  wire \empty_reg_154[4]_i_3_n_4 ;
  wire \empty_reg_154[4]_i_4_n_4 ;
  wire \empty_reg_154[4]_i_5_n_4 ;
  wire \empty_reg_154[52]_i_2_n_4 ;
  wire \empty_reg_154[52]_i_3_n_4 ;
  wire \empty_reg_154[52]_i_4_n_4 ;
  wire \empty_reg_154[52]_i_5_n_4 ;
  wire \empty_reg_154[56]_i_2_n_4 ;
  wire \empty_reg_154[56]_i_3_n_4 ;
  wire \empty_reg_154[56]_i_4_n_4 ;
  wire \empty_reg_154[56]_i_5_n_4 ;
  wire \empty_reg_154[60]_i_2_n_4 ;
  wire \empty_reg_154[60]_i_3_n_4 ;
  wire \empty_reg_154[8]_i_2_n_4 ;
  wire \empty_reg_154[8]_i_3_n_4 ;
  wire \empty_reg_154[8]_i_4_n_4 ;
  wire \empty_reg_154[8]_i_5_n_4 ;
  wire [61:0]empty_reg_154_reg;
  wire \empty_reg_154_reg[0]_i_1_n_10 ;
  wire \empty_reg_154_reg[0]_i_1_n_11 ;
  wire \empty_reg_154_reg[0]_i_1_n_4 ;
  wire \empty_reg_154_reg[0]_i_1_n_5 ;
  wire \empty_reg_154_reg[0]_i_1_n_6 ;
  wire \empty_reg_154_reg[0]_i_1_n_7 ;
  wire \empty_reg_154_reg[0]_i_1_n_8 ;
  wire \empty_reg_154_reg[0]_i_1_n_9 ;
  wire \empty_reg_154_reg[12]_i_1_n_10 ;
  wire \empty_reg_154_reg[12]_i_1_n_11 ;
  wire \empty_reg_154_reg[12]_i_1_n_4 ;
  wire \empty_reg_154_reg[12]_i_1_n_5 ;
  wire \empty_reg_154_reg[12]_i_1_n_6 ;
  wire \empty_reg_154_reg[12]_i_1_n_7 ;
  wire \empty_reg_154_reg[12]_i_1_n_8 ;
  wire \empty_reg_154_reg[12]_i_1_n_9 ;
  wire \empty_reg_154_reg[16]_i_1_n_10 ;
  wire \empty_reg_154_reg[16]_i_1_n_11 ;
  wire \empty_reg_154_reg[16]_i_1_n_4 ;
  wire \empty_reg_154_reg[16]_i_1_n_5 ;
  wire \empty_reg_154_reg[16]_i_1_n_6 ;
  wire \empty_reg_154_reg[16]_i_1_n_7 ;
  wire \empty_reg_154_reg[16]_i_1_n_8 ;
  wire \empty_reg_154_reg[16]_i_1_n_9 ;
  wire \empty_reg_154_reg[20]_i_1_n_10 ;
  wire \empty_reg_154_reg[20]_i_1_n_11 ;
  wire \empty_reg_154_reg[20]_i_1_n_4 ;
  wire \empty_reg_154_reg[20]_i_1_n_5 ;
  wire \empty_reg_154_reg[20]_i_1_n_6 ;
  wire \empty_reg_154_reg[20]_i_1_n_7 ;
  wire \empty_reg_154_reg[20]_i_1_n_8 ;
  wire \empty_reg_154_reg[20]_i_1_n_9 ;
  wire \empty_reg_154_reg[24]_i_1_n_10 ;
  wire \empty_reg_154_reg[24]_i_1_n_11 ;
  wire \empty_reg_154_reg[24]_i_1_n_4 ;
  wire \empty_reg_154_reg[24]_i_1_n_5 ;
  wire \empty_reg_154_reg[24]_i_1_n_6 ;
  wire \empty_reg_154_reg[24]_i_1_n_7 ;
  wire \empty_reg_154_reg[24]_i_1_n_8 ;
  wire \empty_reg_154_reg[24]_i_1_n_9 ;
  wire \empty_reg_154_reg[28]_i_1_n_10 ;
  wire \empty_reg_154_reg[28]_i_1_n_11 ;
  wire \empty_reg_154_reg[28]_i_1_n_4 ;
  wire \empty_reg_154_reg[28]_i_1_n_5 ;
  wire \empty_reg_154_reg[28]_i_1_n_6 ;
  wire \empty_reg_154_reg[28]_i_1_n_7 ;
  wire \empty_reg_154_reg[28]_i_1_n_8 ;
  wire \empty_reg_154_reg[28]_i_1_n_9 ;
  wire \empty_reg_154_reg[32]_i_1_n_10 ;
  wire \empty_reg_154_reg[32]_i_1_n_11 ;
  wire \empty_reg_154_reg[32]_i_1_n_4 ;
  wire \empty_reg_154_reg[32]_i_1_n_5 ;
  wire \empty_reg_154_reg[32]_i_1_n_6 ;
  wire \empty_reg_154_reg[32]_i_1_n_7 ;
  wire \empty_reg_154_reg[32]_i_1_n_8 ;
  wire \empty_reg_154_reg[32]_i_1_n_9 ;
  wire \empty_reg_154_reg[36]_i_1_n_10 ;
  wire \empty_reg_154_reg[36]_i_1_n_11 ;
  wire \empty_reg_154_reg[36]_i_1_n_4 ;
  wire \empty_reg_154_reg[36]_i_1_n_5 ;
  wire \empty_reg_154_reg[36]_i_1_n_6 ;
  wire \empty_reg_154_reg[36]_i_1_n_7 ;
  wire \empty_reg_154_reg[36]_i_1_n_8 ;
  wire \empty_reg_154_reg[36]_i_1_n_9 ;
  wire \empty_reg_154_reg[40]_i_1_n_10 ;
  wire \empty_reg_154_reg[40]_i_1_n_11 ;
  wire \empty_reg_154_reg[40]_i_1_n_4 ;
  wire \empty_reg_154_reg[40]_i_1_n_5 ;
  wire \empty_reg_154_reg[40]_i_1_n_6 ;
  wire \empty_reg_154_reg[40]_i_1_n_7 ;
  wire \empty_reg_154_reg[40]_i_1_n_8 ;
  wire \empty_reg_154_reg[40]_i_1_n_9 ;
  wire \empty_reg_154_reg[44]_i_1_n_10 ;
  wire \empty_reg_154_reg[44]_i_1_n_11 ;
  wire \empty_reg_154_reg[44]_i_1_n_4 ;
  wire \empty_reg_154_reg[44]_i_1_n_5 ;
  wire \empty_reg_154_reg[44]_i_1_n_6 ;
  wire \empty_reg_154_reg[44]_i_1_n_7 ;
  wire \empty_reg_154_reg[44]_i_1_n_8 ;
  wire \empty_reg_154_reg[44]_i_1_n_9 ;
  wire \empty_reg_154_reg[48]_i_1_n_10 ;
  wire \empty_reg_154_reg[48]_i_1_n_11 ;
  wire \empty_reg_154_reg[48]_i_1_n_4 ;
  wire \empty_reg_154_reg[48]_i_1_n_5 ;
  wire \empty_reg_154_reg[48]_i_1_n_6 ;
  wire \empty_reg_154_reg[48]_i_1_n_7 ;
  wire \empty_reg_154_reg[48]_i_1_n_8 ;
  wire \empty_reg_154_reg[48]_i_1_n_9 ;
  wire \empty_reg_154_reg[4]_i_1_n_10 ;
  wire \empty_reg_154_reg[4]_i_1_n_11 ;
  wire \empty_reg_154_reg[4]_i_1_n_4 ;
  wire \empty_reg_154_reg[4]_i_1_n_5 ;
  wire \empty_reg_154_reg[4]_i_1_n_6 ;
  wire \empty_reg_154_reg[4]_i_1_n_7 ;
  wire \empty_reg_154_reg[4]_i_1_n_8 ;
  wire \empty_reg_154_reg[4]_i_1_n_9 ;
  wire \empty_reg_154_reg[52]_i_1_n_10 ;
  wire \empty_reg_154_reg[52]_i_1_n_11 ;
  wire \empty_reg_154_reg[52]_i_1_n_4 ;
  wire \empty_reg_154_reg[52]_i_1_n_5 ;
  wire \empty_reg_154_reg[52]_i_1_n_6 ;
  wire \empty_reg_154_reg[52]_i_1_n_7 ;
  wire \empty_reg_154_reg[52]_i_1_n_8 ;
  wire \empty_reg_154_reg[52]_i_1_n_9 ;
  wire \empty_reg_154_reg[56]_i_1_n_10 ;
  wire \empty_reg_154_reg[56]_i_1_n_11 ;
  wire \empty_reg_154_reg[56]_i_1_n_4 ;
  wire \empty_reg_154_reg[56]_i_1_n_5 ;
  wire \empty_reg_154_reg[56]_i_1_n_6 ;
  wire \empty_reg_154_reg[56]_i_1_n_7 ;
  wire \empty_reg_154_reg[56]_i_1_n_8 ;
  wire \empty_reg_154_reg[56]_i_1_n_9 ;
  wire \empty_reg_154_reg[60]_i_1_n_10 ;
  wire \empty_reg_154_reg[60]_i_1_n_11 ;
  wire \empty_reg_154_reg[60]_i_1_n_7 ;
  wire \empty_reg_154_reg[8]_i_1_n_10 ;
  wire \empty_reg_154_reg[8]_i_1_n_11 ;
  wire \empty_reg_154_reg[8]_i_1_n_4 ;
  wire \empty_reg_154_reg[8]_i_1_n_5 ;
  wire \empty_reg_154_reg[8]_i_1_n_6 ;
  wire \empty_reg_154_reg[8]_i_1_n_7 ;
  wire \empty_reg_154_reg[8]_i_1_n_8 ;
  wire \empty_reg_154_reg[8]_i_1_n_9 ;
  wire exitcond15_fu_114_p2;
  wire exitcond15_fu_114_p2_carry__0_i_1_n_4;
  wire exitcond15_fu_114_p2_carry__0_i_2_n_4;
  wire exitcond15_fu_114_p2_carry__0_i_3_n_4;
  wire exitcond15_fu_114_p2_carry__0_i_4_n_4;
  wire exitcond15_fu_114_p2_carry__0_n_4;
  wire exitcond15_fu_114_p2_carry__0_n_5;
  wire exitcond15_fu_114_p2_carry__0_n_6;
  wire exitcond15_fu_114_p2_carry__0_n_7;
  wire exitcond15_fu_114_p2_carry__1_i_1_n_4;
  wire exitcond15_fu_114_p2_carry__1_i_2_n_4;
  wire exitcond15_fu_114_p2_carry__1_i_3_n_4;
  wire exitcond15_fu_114_p2_carry__1_i_4_n_4;
  wire exitcond15_fu_114_p2_carry__1_n_4;
  wire exitcond15_fu_114_p2_carry__1_n_5;
  wire exitcond15_fu_114_p2_carry__1_n_6;
  wire exitcond15_fu_114_p2_carry__1_n_7;
  wire exitcond15_fu_114_p2_carry__2_i_1_n_4;
  wire exitcond15_fu_114_p2_carry__2_i_2_n_4;
  wire exitcond15_fu_114_p2_carry__2_i_3_n_4;
  wire exitcond15_fu_114_p2_carry__2_i_4_n_4;
  wire exitcond15_fu_114_p2_carry__2_n_4;
  wire exitcond15_fu_114_p2_carry__2_n_5;
  wire exitcond15_fu_114_p2_carry__2_n_6;
  wire exitcond15_fu_114_p2_carry__2_n_7;
  wire exitcond15_fu_114_p2_carry__3_i_1_n_4;
  wire exitcond15_fu_114_p2_carry__3_i_2_n_4;
  wire exitcond15_fu_114_p2_carry__3_i_3_n_4;
  wire exitcond15_fu_114_p2_carry__3_i_4_n_4;
  wire exitcond15_fu_114_p2_carry__3_n_4;
  wire exitcond15_fu_114_p2_carry__3_n_5;
  wire exitcond15_fu_114_p2_carry__3_n_6;
  wire exitcond15_fu_114_p2_carry__3_n_7;
  wire exitcond15_fu_114_p2_carry__4_i_1_n_4;
  wire exitcond15_fu_114_p2_carry_i_1_n_4;
  wire exitcond15_fu_114_p2_carry_i_2_n_4;
  wire exitcond15_fu_114_p2_carry_i_3_n_4;
  wire exitcond15_fu_114_p2_carry_i_4_n_4;
  wire exitcond15_fu_114_p2_carry_i_5_n_4;
  wire exitcond15_fu_114_p2_carry_n_4;
  wire exitcond15_fu_114_p2_carry_n_5;
  wire exitcond15_fu_114_p2_carry_n_6;
  wire exitcond15_fu_114_p2_carry_n_7;
  wire exitcond15_reg_159;
  wire gmem_RVALID;
  wire [31:0]\gmem_addr_read_reg_149_reg[31]_0 ;
  wire [31:0]\gmem_addr_read_reg_149_reg[31]_1 ;
  wire grp_matprod_Pipeline_1_fu_153_ap_start_reg;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  wire icmp_ln23_fu_206_p2;
  wire loop_index9_fu_52;
  wire \loop_index9_fu_52[0]_i_1_n_4 ;
  wire \loop_index9_fu_52[10]_i_1_n_4 ;
  wire \loop_index9_fu_52[11]_i_1_n_4 ;
  wire \loop_index9_fu_52[12]_i_1_n_4 ;
  wire \loop_index9_fu_52[13]_i_1_n_4 ;
  wire \loop_index9_fu_52[14]_i_1_n_4 ;
  wire \loop_index9_fu_52[15]_i_1_n_4 ;
  wire \loop_index9_fu_52[16]_i_1_n_4 ;
  wire \loop_index9_fu_52[17]_i_1_n_4 ;
  wire \loop_index9_fu_52[18]_i_1_n_4 ;
  wire \loop_index9_fu_52[19]_i_1_n_4 ;
  wire \loop_index9_fu_52[1]_i_1_n_4 ;
  wire \loop_index9_fu_52[20]_i_1_n_4 ;
  wire \loop_index9_fu_52[21]_i_1_n_4 ;
  wire \loop_index9_fu_52[22]_i_1_n_4 ;
  wire \loop_index9_fu_52[23]_i_1_n_4 ;
  wire \loop_index9_fu_52[24]_i_1_n_4 ;
  wire \loop_index9_fu_52[25]_i_1_n_4 ;
  wire \loop_index9_fu_52[26]_i_1_n_4 ;
  wire \loop_index9_fu_52[27]_i_1_n_4 ;
  wire \loop_index9_fu_52[28]_i_1_n_4 ;
  wire \loop_index9_fu_52[29]_i_1_n_4 ;
  wire \loop_index9_fu_52[2]_i_1_n_4 ;
  wire \loop_index9_fu_52[30]_i_1_n_4 ;
  wire \loop_index9_fu_52[31]_i_1_n_4 ;
  wire \loop_index9_fu_52[32]_i_1_n_4 ;
  wire \loop_index9_fu_52[33]_i_1_n_4 ;
  wire \loop_index9_fu_52[34]_i_1_n_4 ;
  wire \loop_index9_fu_52[35]_i_1_n_4 ;
  wire \loop_index9_fu_52[36]_i_1_n_4 ;
  wire \loop_index9_fu_52[37]_i_1_n_4 ;
  wire \loop_index9_fu_52[38]_i_1_n_4 ;
  wire \loop_index9_fu_52[39]_i_1_n_4 ;
  wire \loop_index9_fu_52[3]_i_1_n_4 ;
  wire \loop_index9_fu_52[40]_i_1_n_4 ;
  wire \loop_index9_fu_52[41]_i_1_n_4 ;
  wire \loop_index9_fu_52[42]_i_1_n_4 ;
  wire \loop_index9_fu_52[43]_i_1_n_4 ;
  wire \loop_index9_fu_52[44]_i_1_n_4 ;
  wire \loop_index9_fu_52[45]_i_1_n_4 ;
  wire \loop_index9_fu_52[46]_i_1_n_4 ;
  wire \loop_index9_fu_52[47]_i_1_n_4 ;
  wire \loop_index9_fu_52[48]_i_1_n_4 ;
  wire \loop_index9_fu_52[49]_i_1_n_4 ;
  wire \loop_index9_fu_52[4]_i_1_n_4 ;
  wire \loop_index9_fu_52[50]_i_1_n_4 ;
  wire \loop_index9_fu_52[51]_i_1_n_4 ;
  wire \loop_index9_fu_52[52]_i_1_n_4 ;
  wire \loop_index9_fu_52[53]_i_1_n_4 ;
  wire \loop_index9_fu_52[54]_i_1_n_4 ;
  wire \loop_index9_fu_52[55]_i_1_n_4 ;
  wire \loop_index9_fu_52[56]_i_1_n_4 ;
  wire \loop_index9_fu_52[57]_i_1_n_4 ;
  wire \loop_index9_fu_52[58]_i_1_n_4 ;
  wire \loop_index9_fu_52[59]_i_1_n_4 ;
  wire \loop_index9_fu_52[5]_i_1_n_4 ;
  wire \loop_index9_fu_52[60]_i_1_n_4 ;
  wire \loop_index9_fu_52[61]_i_2_n_4 ;
  wire \loop_index9_fu_52[6]_i_1_n_4 ;
  wire \loop_index9_fu_52[7]_i_1_n_4 ;
  wire \loop_index9_fu_52[8]_i_1_n_4 ;
  wire \loop_index9_fu_52[9]_i_1_n_4 ;
  wire \loop_index9_fu_52_reg_n_4_[0] ;
  wire \loop_index9_fu_52_reg_n_4_[10] ;
  wire \loop_index9_fu_52_reg_n_4_[11] ;
  wire \loop_index9_fu_52_reg_n_4_[12] ;
  wire \loop_index9_fu_52_reg_n_4_[13] ;
  wire \loop_index9_fu_52_reg_n_4_[14] ;
  wire \loop_index9_fu_52_reg_n_4_[15] ;
  wire \loop_index9_fu_52_reg_n_4_[16] ;
  wire \loop_index9_fu_52_reg_n_4_[17] ;
  wire \loop_index9_fu_52_reg_n_4_[18] ;
  wire \loop_index9_fu_52_reg_n_4_[19] ;
  wire \loop_index9_fu_52_reg_n_4_[1] ;
  wire \loop_index9_fu_52_reg_n_4_[20] ;
  wire \loop_index9_fu_52_reg_n_4_[21] ;
  wire \loop_index9_fu_52_reg_n_4_[22] ;
  wire \loop_index9_fu_52_reg_n_4_[23] ;
  wire \loop_index9_fu_52_reg_n_4_[24] ;
  wire \loop_index9_fu_52_reg_n_4_[25] ;
  wire \loop_index9_fu_52_reg_n_4_[26] ;
  wire \loop_index9_fu_52_reg_n_4_[27] ;
  wire \loop_index9_fu_52_reg_n_4_[28] ;
  wire \loop_index9_fu_52_reg_n_4_[29] ;
  wire \loop_index9_fu_52_reg_n_4_[2] ;
  wire \loop_index9_fu_52_reg_n_4_[30] ;
  wire \loop_index9_fu_52_reg_n_4_[31] ;
  wire \loop_index9_fu_52_reg_n_4_[32] ;
  wire \loop_index9_fu_52_reg_n_4_[33] ;
  wire \loop_index9_fu_52_reg_n_4_[34] ;
  wire \loop_index9_fu_52_reg_n_4_[35] ;
  wire \loop_index9_fu_52_reg_n_4_[36] ;
  wire \loop_index9_fu_52_reg_n_4_[37] ;
  wire \loop_index9_fu_52_reg_n_4_[38] ;
  wire \loop_index9_fu_52_reg_n_4_[39] ;
  wire \loop_index9_fu_52_reg_n_4_[3] ;
  wire \loop_index9_fu_52_reg_n_4_[40] ;
  wire \loop_index9_fu_52_reg_n_4_[41] ;
  wire \loop_index9_fu_52_reg_n_4_[42] ;
  wire \loop_index9_fu_52_reg_n_4_[43] ;
  wire \loop_index9_fu_52_reg_n_4_[44] ;
  wire \loop_index9_fu_52_reg_n_4_[45] ;
  wire \loop_index9_fu_52_reg_n_4_[46] ;
  wire \loop_index9_fu_52_reg_n_4_[47] ;
  wire \loop_index9_fu_52_reg_n_4_[48] ;
  wire \loop_index9_fu_52_reg_n_4_[49] ;
  wire \loop_index9_fu_52_reg_n_4_[4] ;
  wire \loop_index9_fu_52_reg_n_4_[50] ;
  wire \loop_index9_fu_52_reg_n_4_[51] ;
  wire \loop_index9_fu_52_reg_n_4_[52] ;
  wire \loop_index9_fu_52_reg_n_4_[53] ;
  wire \loop_index9_fu_52_reg_n_4_[54] ;
  wire \loop_index9_fu_52_reg_n_4_[55] ;
  wire \loop_index9_fu_52_reg_n_4_[56] ;
  wire \loop_index9_fu_52_reg_n_4_[57] ;
  wire \loop_index9_fu_52_reg_n_4_[58] ;
  wire \loop_index9_fu_52_reg_n_4_[59] ;
  wire \loop_index9_fu_52_reg_n_4_[5] ;
  wire \loop_index9_fu_52_reg_n_4_[60] ;
  wire \loop_index9_fu_52_reg_n_4_[61] ;
  wire \loop_index9_fu_52_reg_n_4_[6] ;
  wire \loop_index9_fu_52_reg_n_4_[7] ;
  wire \loop_index9_fu_52_reg_n_4_[8] ;
  wire \loop_index9_fu_52_reg_n_4_[9] ;
  wire [9:0]\loop_index9_load_reg_144_reg[9]_0 ;
  wire m1_buffer_ce0;
  wire ram_reg_i_13_n_4;
  wire [32:0]sext_ln23_cast_reg_134;
  wire [31:0]\sext_ln23_cast_reg_134_reg[32]_0 ;
  wire [3:0]NLW_empty_fu_108_p2_carry__14_CO_UNCONNECTED;
  wire [3:1]NLW_empty_fu_108_p2_carry__14_O_UNCONNECTED;
  wire [3:1]\NLW_empty_reg_154_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_reg_154_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond15_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond15_fu_114_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_exitcond15_fu_114_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond15_fu_114_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_exitcond15_fu_114_p2_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_exitcond15_fu_114_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond15_fu_114_p2_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h0A888A88)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond15_fu_114_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(gmem_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(exitcond15_fu_114_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_RVALID),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_4));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1_n_4),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry
       (.CI(1'b0),
        .CO({empty_fu_108_p2_carry_n_4,empty_fu_108_p2_carry_n_5,empty_fu_108_p2_carry_n_6,empty_fu_108_p2_carry_n_7}),
        .CYINIT(\loop_index9_fu_52[0]_i_1_n_4 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[4:1]),
        .S({empty_fu_108_p2_carry_i_1_n_4,empty_fu_108_p2_carry_i_2_n_4,empty_fu_108_p2_carry_i_3_n_4,empty_fu_108_p2_carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__0
       (.CI(empty_fu_108_p2_carry_n_4),
        .CO({empty_fu_108_p2_carry__0_n_4,empty_fu_108_p2_carry__0_n_5,empty_fu_108_p2_carry__0_n_6,empty_fu_108_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[8:5]),
        .S({empty_fu_108_p2_carry__0_i_1_n_4,empty_fu_108_p2_carry__0_i_2_n_4,empty_fu_108_p2_carry__0_i_3_n_4,empty_fu_108_p2_carry__0_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_1
       (.I0(empty_reg_154_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[8] ),
        .O(empty_fu_108_p2_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_2
       (.I0(empty_reg_154_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[7] ),
        .O(empty_fu_108_p2_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_3
       (.I0(empty_reg_154_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[6] ),
        .O(empty_fu_108_p2_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_4
       (.I0(empty_reg_154_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[5] ),
        .O(empty_fu_108_p2_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__1
       (.CI(empty_fu_108_p2_carry__0_n_4),
        .CO({empty_fu_108_p2_carry__1_n_4,empty_fu_108_p2_carry__1_n_5,empty_fu_108_p2_carry__1_n_6,empty_fu_108_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[12:9]),
        .S({empty_fu_108_p2_carry__1_i_1_n_4,empty_fu_108_p2_carry__1_i_2_n_4,empty_fu_108_p2_carry__1_i_3_n_4,empty_fu_108_p2_carry__1_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__10
       (.CI(empty_fu_108_p2_carry__9_n_4),
        .CO({empty_fu_108_p2_carry__10_n_4,empty_fu_108_p2_carry__10_n_5,empty_fu_108_p2_carry__10_n_6,empty_fu_108_p2_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[48:45]),
        .S({empty_fu_108_p2_carry__10_i_1_n_4,empty_fu_108_p2_carry__10_i_2_n_4,empty_fu_108_p2_carry__10_i_3_n_4,empty_fu_108_p2_carry__10_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_1
       (.I0(empty_reg_154_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[48] ),
        .O(empty_fu_108_p2_carry__10_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_2
       (.I0(empty_reg_154_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[47] ),
        .O(empty_fu_108_p2_carry__10_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_3
       (.I0(empty_reg_154_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[46] ),
        .O(empty_fu_108_p2_carry__10_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_4
       (.I0(empty_reg_154_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[45] ),
        .O(empty_fu_108_p2_carry__10_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__11
       (.CI(empty_fu_108_p2_carry__10_n_4),
        .CO({empty_fu_108_p2_carry__11_n_4,empty_fu_108_p2_carry__11_n_5,empty_fu_108_p2_carry__11_n_6,empty_fu_108_p2_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[52:49]),
        .S({empty_fu_108_p2_carry__11_i_1_n_4,empty_fu_108_p2_carry__11_i_2_n_4,empty_fu_108_p2_carry__11_i_3_n_4,empty_fu_108_p2_carry__11_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_1
       (.I0(empty_reg_154_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[52] ),
        .O(empty_fu_108_p2_carry__11_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_2
       (.I0(empty_reg_154_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[51] ),
        .O(empty_fu_108_p2_carry__11_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_3
       (.I0(empty_reg_154_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[50] ),
        .O(empty_fu_108_p2_carry__11_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_4
       (.I0(empty_reg_154_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[49] ),
        .O(empty_fu_108_p2_carry__11_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__12
       (.CI(empty_fu_108_p2_carry__11_n_4),
        .CO({empty_fu_108_p2_carry__12_n_4,empty_fu_108_p2_carry__12_n_5,empty_fu_108_p2_carry__12_n_6,empty_fu_108_p2_carry__12_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[56:53]),
        .S({empty_fu_108_p2_carry__12_i_1_n_4,empty_fu_108_p2_carry__12_i_2_n_4,empty_fu_108_p2_carry__12_i_3_n_4,empty_fu_108_p2_carry__12_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_1
       (.I0(empty_reg_154_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[56] ),
        .O(empty_fu_108_p2_carry__12_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_2
       (.I0(empty_reg_154_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[55] ),
        .O(empty_fu_108_p2_carry__12_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_3
       (.I0(empty_reg_154_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[54] ),
        .O(empty_fu_108_p2_carry__12_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_4
       (.I0(empty_reg_154_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[53] ),
        .O(empty_fu_108_p2_carry__12_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__13
       (.CI(empty_fu_108_p2_carry__12_n_4),
        .CO({empty_fu_108_p2_carry__13_n_4,empty_fu_108_p2_carry__13_n_5,empty_fu_108_p2_carry__13_n_6,empty_fu_108_p2_carry__13_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[60:57]),
        .S({empty_fu_108_p2_carry__13_i_1_n_4,empty_fu_108_p2_carry__13_i_2_n_4,empty_fu_108_p2_carry__13_i_3_n_4,empty_fu_108_p2_carry__13_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_1
       (.I0(empty_reg_154_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[60] ),
        .O(empty_fu_108_p2_carry__13_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_2
       (.I0(empty_reg_154_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[59] ),
        .O(empty_fu_108_p2_carry__13_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_3
       (.I0(empty_reg_154_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[58] ),
        .O(empty_fu_108_p2_carry__13_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_4
       (.I0(empty_reg_154_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[57] ),
        .O(empty_fu_108_p2_carry__13_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__14
       (.CI(empty_fu_108_p2_carry__13_n_4),
        .CO(NLW_empty_fu_108_p2_carry__14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_empty_fu_108_p2_carry__14_O_UNCONNECTED[3:1],empty_fu_108_p2[61]}),
        .S({1'b0,1'b0,1'b0,empty_fu_108_p2_carry__14_i_1_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__14_i_1
       (.I0(empty_reg_154_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[61] ),
        .O(empty_fu_108_p2_carry__14_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_1
       (.I0(empty_reg_154_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[12] ),
        .O(empty_fu_108_p2_carry__1_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_2
       (.I0(empty_reg_154_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[11] ),
        .O(empty_fu_108_p2_carry__1_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_3
       (.I0(empty_reg_154_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[10] ),
        .O(empty_fu_108_p2_carry__1_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_4
       (.I0(empty_reg_154_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[9] ),
        .O(empty_fu_108_p2_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__2
       (.CI(empty_fu_108_p2_carry__1_n_4),
        .CO({empty_fu_108_p2_carry__2_n_4,empty_fu_108_p2_carry__2_n_5,empty_fu_108_p2_carry__2_n_6,empty_fu_108_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[16:13]),
        .S({empty_fu_108_p2_carry__2_i_1_n_4,empty_fu_108_p2_carry__2_i_2_n_4,empty_fu_108_p2_carry__2_i_3_n_4,empty_fu_108_p2_carry__2_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_1
       (.I0(empty_reg_154_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[16] ),
        .O(empty_fu_108_p2_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_2
       (.I0(empty_reg_154_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[15] ),
        .O(empty_fu_108_p2_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_3
       (.I0(empty_reg_154_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[14] ),
        .O(empty_fu_108_p2_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_4
       (.I0(empty_reg_154_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[13] ),
        .O(empty_fu_108_p2_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__3
       (.CI(empty_fu_108_p2_carry__2_n_4),
        .CO({empty_fu_108_p2_carry__3_n_4,empty_fu_108_p2_carry__3_n_5,empty_fu_108_p2_carry__3_n_6,empty_fu_108_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[20:17]),
        .S({empty_fu_108_p2_carry__3_i_1_n_4,empty_fu_108_p2_carry__3_i_2_n_4,empty_fu_108_p2_carry__3_i_3_n_4,empty_fu_108_p2_carry__3_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_1
       (.I0(empty_reg_154_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[20] ),
        .O(empty_fu_108_p2_carry__3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_2
       (.I0(empty_reg_154_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[19] ),
        .O(empty_fu_108_p2_carry__3_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_3
       (.I0(empty_reg_154_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[18] ),
        .O(empty_fu_108_p2_carry__3_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_4
       (.I0(empty_reg_154_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[17] ),
        .O(empty_fu_108_p2_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__4
       (.CI(empty_fu_108_p2_carry__3_n_4),
        .CO({empty_fu_108_p2_carry__4_n_4,empty_fu_108_p2_carry__4_n_5,empty_fu_108_p2_carry__4_n_6,empty_fu_108_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[24:21]),
        .S({empty_fu_108_p2_carry__4_i_1_n_4,empty_fu_108_p2_carry__4_i_2_n_4,empty_fu_108_p2_carry__4_i_3_n_4,empty_fu_108_p2_carry__4_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_1
       (.I0(empty_reg_154_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[24] ),
        .O(empty_fu_108_p2_carry__4_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_2
       (.I0(empty_reg_154_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[23] ),
        .O(empty_fu_108_p2_carry__4_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_3
       (.I0(empty_reg_154_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[22] ),
        .O(empty_fu_108_p2_carry__4_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_4
       (.I0(empty_reg_154_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[21] ),
        .O(empty_fu_108_p2_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__5
       (.CI(empty_fu_108_p2_carry__4_n_4),
        .CO({empty_fu_108_p2_carry__5_n_4,empty_fu_108_p2_carry__5_n_5,empty_fu_108_p2_carry__5_n_6,empty_fu_108_p2_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[28:25]),
        .S({empty_fu_108_p2_carry__5_i_1_n_4,empty_fu_108_p2_carry__5_i_2_n_4,empty_fu_108_p2_carry__5_i_3_n_4,empty_fu_108_p2_carry__5_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_1
       (.I0(empty_reg_154_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[28] ),
        .O(empty_fu_108_p2_carry__5_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_2
       (.I0(empty_reg_154_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[27] ),
        .O(empty_fu_108_p2_carry__5_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_3
       (.I0(empty_reg_154_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[26] ),
        .O(empty_fu_108_p2_carry__5_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_4
       (.I0(empty_reg_154_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[25] ),
        .O(empty_fu_108_p2_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__6
       (.CI(empty_fu_108_p2_carry__5_n_4),
        .CO({empty_fu_108_p2_carry__6_n_4,empty_fu_108_p2_carry__6_n_5,empty_fu_108_p2_carry__6_n_6,empty_fu_108_p2_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[32:29]),
        .S({empty_fu_108_p2_carry__6_i_1_n_4,empty_fu_108_p2_carry__6_i_2_n_4,empty_fu_108_p2_carry__6_i_3_n_4,empty_fu_108_p2_carry__6_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_1
       (.I0(empty_reg_154_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[32] ),
        .O(empty_fu_108_p2_carry__6_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_2
       (.I0(empty_reg_154_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[31] ),
        .O(empty_fu_108_p2_carry__6_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_3
       (.I0(empty_reg_154_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[30] ),
        .O(empty_fu_108_p2_carry__6_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_4
       (.I0(empty_reg_154_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[29] ),
        .O(empty_fu_108_p2_carry__6_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__7
       (.CI(empty_fu_108_p2_carry__6_n_4),
        .CO({empty_fu_108_p2_carry__7_n_4,empty_fu_108_p2_carry__7_n_5,empty_fu_108_p2_carry__7_n_6,empty_fu_108_p2_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[36:33]),
        .S({empty_fu_108_p2_carry__7_i_1_n_4,empty_fu_108_p2_carry__7_i_2_n_4,empty_fu_108_p2_carry__7_i_3_n_4,empty_fu_108_p2_carry__7_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_1
       (.I0(empty_reg_154_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[36] ),
        .O(empty_fu_108_p2_carry__7_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_2
       (.I0(empty_reg_154_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[35] ),
        .O(empty_fu_108_p2_carry__7_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_3
       (.I0(empty_reg_154_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[34] ),
        .O(empty_fu_108_p2_carry__7_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_4
       (.I0(empty_reg_154_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[33] ),
        .O(empty_fu_108_p2_carry__7_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__8
       (.CI(empty_fu_108_p2_carry__7_n_4),
        .CO({empty_fu_108_p2_carry__8_n_4,empty_fu_108_p2_carry__8_n_5,empty_fu_108_p2_carry__8_n_6,empty_fu_108_p2_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[40:37]),
        .S({empty_fu_108_p2_carry__8_i_1_n_4,empty_fu_108_p2_carry__8_i_2_n_4,empty_fu_108_p2_carry__8_i_3_n_4,empty_fu_108_p2_carry__8_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_1
       (.I0(empty_reg_154_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[40] ),
        .O(empty_fu_108_p2_carry__8_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_2
       (.I0(empty_reg_154_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[39] ),
        .O(empty_fu_108_p2_carry__8_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_3
       (.I0(empty_reg_154_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[38] ),
        .O(empty_fu_108_p2_carry__8_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_4
       (.I0(empty_reg_154_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[37] ),
        .O(empty_fu_108_p2_carry__8_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__9
       (.CI(empty_fu_108_p2_carry__8_n_4),
        .CO({empty_fu_108_p2_carry__9_n_4,empty_fu_108_p2_carry__9_n_5,empty_fu_108_p2_carry__9_n_6,empty_fu_108_p2_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[44:41]),
        .S({empty_fu_108_p2_carry__9_i_1_n_4,empty_fu_108_p2_carry__9_i_2_n_4,empty_fu_108_p2_carry__9_i_3_n_4,empty_fu_108_p2_carry__9_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_1
       (.I0(empty_reg_154_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[44] ),
        .O(empty_fu_108_p2_carry__9_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_2
       (.I0(empty_reg_154_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[43] ),
        .O(empty_fu_108_p2_carry__9_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_3
       (.I0(empty_reg_154_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[42] ),
        .O(empty_fu_108_p2_carry__9_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_4
       (.I0(empty_reg_154_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[41] ),
        .O(empty_fu_108_p2_carry__9_i_4_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_1
       (.I0(empty_reg_154_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[4] ),
        .O(empty_fu_108_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_2
       (.I0(empty_reg_154_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[3] ),
        .O(empty_fu_108_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_3
       (.I0(empty_reg_154_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[2] ),
        .O(empty_fu_108_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_4
       (.I0(empty_reg_154_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[1] ),
        .O(empty_fu_108_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[0]_i_2 
       (.I0(empty_reg_154_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[3] ),
        .O(\empty_reg_154[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[0]_i_3 
       (.I0(empty_reg_154_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[2] ),
        .O(\empty_reg_154[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[0]_i_4 
       (.I0(empty_reg_154_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[1] ),
        .O(\empty_reg_154[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \empty_reg_154[0]_i_5 
       (.I0(empty_reg_154_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[0] ),
        .O(\empty_reg_154[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_2 
       (.I0(empty_reg_154_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[15] ),
        .O(\empty_reg_154[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_3 
       (.I0(empty_reg_154_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[14] ),
        .O(\empty_reg_154[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_4 
       (.I0(empty_reg_154_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[13] ),
        .O(\empty_reg_154[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_5 
       (.I0(empty_reg_154_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[12] ),
        .O(\empty_reg_154[12]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_2 
       (.I0(empty_reg_154_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[19] ),
        .O(\empty_reg_154[16]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_3 
       (.I0(empty_reg_154_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[18] ),
        .O(\empty_reg_154[16]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_4 
       (.I0(empty_reg_154_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[17] ),
        .O(\empty_reg_154[16]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_5 
       (.I0(empty_reg_154_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[16] ),
        .O(\empty_reg_154[16]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_2 
       (.I0(empty_reg_154_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[23] ),
        .O(\empty_reg_154[20]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_3 
       (.I0(empty_reg_154_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[22] ),
        .O(\empty_reg_154[20]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_4 
       (.I0(empty_reg_154_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[21] ),
        .O(\empty_reg_154[20]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_5 
       (.I0(empty_reg_154_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[20] ),
        .O(\empty_reg_154[20]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_2 
       (.I0(empty_reg_154_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[27] ),
        .O(\empty_reg_154[24]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_3 
       (.I0(empty_reg_154_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[26] ),
        .O(\empty_reg_154[24]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_4 
       (.I0(empty_reg_154_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[25] ),
        .O(\empty_reg_154[24]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_5 
       (.I0(empty_reg_154_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[24] ),
        .O(\empty_reg_154[24]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_2 
       (.I0(empty_reg_154_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[31] ),
        .O(\empty_reg_154[28]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_3 
       (.I0(empty_reg_154_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[30] ),
        .O(\empty_reg_154[28]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_4 
       (.I0(empty_reg_154_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[29] ),
        .O(\empty_reg_154[28]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_5 
       (.I0(empty_reg_154_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[28] ),
        .O(\empty_reg_154[28]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_2 
       (.I0(empty_reg_154_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[35] ),
        .O(\empty_reg_154[32]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_3 
       (.I0(empty_reg_154_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[34] ),
        .O(\empty_reg_154[32]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_4 
       (.I0(empty_reg_154_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[33] ),
        .O(\empty_reg_154[32]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_5 
       (.I0(empty_reg_154_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[32] ),
        .O(\empty_reg_154[32]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_2 
       (.I0(empty_reg_154_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[39] ),
        .O(\empty_reg_154[36]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_3 
       (.I0(empty_reg_154_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[38] ),
        .O(\empty_reg_154[36]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_4 
       (.I0(empty_reg_154_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[37] ),
        .O(\empty_reg_154[36]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_5 
       (.I0(empty_reg_154_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[36] ),
        .O(\empty_reg_154[36]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_2 
       (.I0(empty_reg_154_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[43] ),
        .O(\empty_reg_154[40]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_3 
       (.I0(empty_reg_154_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[42] ),
        .O(\empty_reg_154[40]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_4 
       (.I0(empty_reg_154_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[41] ),
        .O(\empty_reg_154[40]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_5 
       (.I0(empty_reg_154_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[40] ),
        .O(\empty_reg_154[40]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_2 
       (.I0(empty_reg_154_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[47] ),
        .O(\empty_reg_154[44]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_3 
       (.I0(empty_reg_154_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[46] ),
        .O(\empty_reg_154[44]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_4 
       (.I0(empty_reg_154_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[45] ),
        .O(\empty_reg_154[44]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_5 
       (.I0(empty_reg_154_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[44] ),
        .O(\empty_reg_154[44]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_2 
       (.I0(empty_reg_154_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[51] ),
        .O(\empty_reg_154[48]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_3 
       (.I0(empty_reg_154_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[50] ),
        .O(\empty_reg_154[48]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_4 
       (.I0(empty_reg_154_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[49] ),
        .O(\empty_reg_154[48]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_5 
       (.I0(empty_reg_154_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[48] ),
        .O(\empty_reg_154[48]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_2 
       (.I0(empty_reg_154_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[7] ),
        .O(\empty_reg_154[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_3 
       (.I0(empty_reg_154_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[6] ),
        .O(\empty_reg_154[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_4 
       (.I0(empty_reg_154_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[5] ),
        .O(\empty_reg_154[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_5 
       (.I0(empty_reg_154_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[4] ),
        .O(\empty_reg_154[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_2 
       (.I0(empty_reg_154_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[55] ),
        .O(\empty_reg_154[52]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_3 
       (.I0(empty_reg_154_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[54] ),
        .O(\empty_reg_154[52]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_4 
       (.I0(empty_reg_154_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[53] ),
        .O(\empty_reg_154[52]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_5 
       (.I0(empty_reg_154_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[52] ),
        .O(\empty_reg_154[52]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_2 
       (.I0(empty_reg_154_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[59] ),
        .O(\empty_reg_154[56]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_3 
       (.I0(empty_reg_154_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[58] ),
        .O(\empty_reg_154[56]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_4 
       (.I0(empty_reg_154_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[57] ),
        .O(\empty_reg_154[56]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_5 
       (.I0(empty_reg_154_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[56] ),
        .O(\empty_reg_154[56]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[60]_i_2 
       (.I0(empty_reg_154_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[61] ),
        .O(\empty_reg_154[60]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[60]_i_3 
       (.I0(empty_reg_154_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[60] ),
        .O(\empty_reg_154[60]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_2 
       (.I0(empty_reg_154_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[11] ),
        .O(\empty_reg_154[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_3 
       (.I0(empty_reg_154_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[10] ),
        .O(\empty_reg_154[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_4 
       (.I0(empty_reg_154_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[9] ),
        .O(\empty_reg_154[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_5 
       (.I0(empty_reg_154_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[8] ),
        .O(\empty_reg_154[8]_i_5_n_4 ));
  FDRE \empty_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1_n_11 ),
        .Q(empty_reg_154_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_154_reg[0]_i_1_n_4 ,\empty_reg_154_reg[0]_i_1_n_5 ,\empty_reg_154_reg[0]_i_1_n_6 ,\empty_reg_154_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\empty_reg_154_reg[0]_i_1_n_8 ,\empty_reg_154_reg[0]_i_1_n_9 ,\empty_reg_154_reg[0]_i_1_n_10 ,\empty_reg_154_reg[0]_i_1_n_11 }),
        .S({\empty_reg_154[0]_i_2_n_4 ,\empty_reg_154[0]_i_3_n_4 ,\empty_reg_154[0]_i_4_n_4 ,\empty_reg_154[0]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1_n_9 ),
        .Q(empty_reg_154_reg[10]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1_n_8 ),
        .Q(empty_reg_154_reg[11]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1_n_11 ),
        .Q(empty_reg_154_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[12]_i_1 
       (.CI(\empty_reg_154_reg[8]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[12]_i_1_n_4 ,\empty_reg_154_reg[12]_i_1_n_5 ,\empty_reg_154_reg[12]_i_1_n_6 ,\empty_reg_154_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[12]_i_1_n_8 ,\empty_reg_154_reg[12]_i_1_n_9 ,\empty_reg_154_reg[12]_i_1_n_10 ,\empty_reg_154_reg[12]_i_1_n_11 }),
        .S({\empty_reg_154[12]_i_2_n_4 ,\empty_reg_154[12]_i_3_n_4 ,\empty_reg_154[12]_i_4_n_4 ,\empty_reg_154[12]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1_n_10 ),
        .Q(empty_reg_154_reg[13]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1_n_9 ),
        .Q(empty_reg_154_reg[14]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1_n_8 ),
        .Q(empty_reg_154_reg[15]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1_n_11 ),
        .Q(empty_reg_154_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[16]_i_1 
       (.CI(\empty_reg_154_reg[12]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[16]_i_1_n_4 ,\empty_reg_154_reg[16]_i_1_n_5 ,\empty_reg_154_reg[16]_i_1_n_6 ,\empty_reg_154_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[16]_i_1_n_8 ,\empty_reg_154_reg[16]_i_1_n_9 ,\empty_reg_154_reg[16]_i_1_n_10 ,\empty_reg_154_reg[16]_i_1_n_11 }),
        .S({\empty_reg_154[16]_i_2_n_4 ,\empty_reg_154[16]_i_3_n_4 ,\empty_reg_154[16]_i_4_n_4 ,\empty_reg_154[16]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1_n_10 ),
        .Q(empty_reg_154_reg[17]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1_n_9 ),
        .Q(empty_reg_154_reg[18]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1_n_8 ),
        .Q(empty_reg_154_reg[19]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1_n_10 ),
        .Q(empty_reg_154_reg[1]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1_n_11 ),
        .Q(empty_reg_154_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[20]_i_1 
       (.CI(\empty_reg_154_reg[16]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[20]_i_1_n_4 ,\empty_reg_154_reg[20]_i_1_n_5 ,\empty_reg_154_reg[20]_i_1_n_6 ,\empty_reg_154_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[20]_i_1_n_8 ,\empty_reg_154_reg[20]_i_1_n_9 ,\empty_reg_154_reg[20]_i_1_n_10 ,\empty_reg_154_reg[20]_i_1_n_11 }),
        .S({\empty_reg_154[20]_i_2_n_4 ,\empty_reg_154[20]_i_3_n_4 ,\empty_reg_154[20]_i_4_n_4 ,\empty_reg_154[20]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1_n_10 ),
        .Q(empty_reg_154_reg[21]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1_n_9 ),
        .Q(empty_reg_154_reg[22]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1_n_8 ),
        .Q(empty_reg_154_reg[23]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1_n_11 ),
        .Q(empty_reg_154_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[24]_i_1 
       (.CI(\empty_reg_154_reg[20]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[24]_i_1_n_4 ,\empty_reg_154_reg[24]_i_1_n_5 ,\empty_reg_154_reg[24]_i_1_n_6 ,\empty_reg_154_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[24]_i_1_n_8 ,\empty_reg_154_reg[24]_i_1_n_9 ,\empty_reg_154_reg[24]_i_1_n_10 ,\empty_reg_154_reg[24]_i_1_n_11 }),
        .S({\empty_reg_154[24]_i_2_n_4 ,\empty_reg_154[24]_i_3_n_4 ,\empty_reg_154[24]_i_4_n_4 ,\empty_reg_154[24]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1_n_10 ),
        .Q(empty_reg_154_reg[25]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1_n_9 ),
        .Q(empty_reg_154_reg[26]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1_n_8 ),
        .Q(empty_reg_154_reg[27]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1_n_11 ),
        .Q(empty_reg_154_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[28]_i_1 
       (.CI(\empty_reg_154_reg[24]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[28]_i_1_n_4 ,\empty_reg_154_reg[28]_i_1_n_5 ,\empty_reg_154_reg[28]_i_1_n_6 ,\empty_reg_154_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[28]_i_1_n_8 ,\empty_reg_154_reg[28]_i_1_n_9 ,\empty_reg_154_reg[28]_i_1_n_10 ,\empty_reg_154_reg[28]_i_1_n_11 }),
        .S({\empty_reg_154[28]_i_2_n_4 ,\empty_reg_154[28]_i_3_n_4 ,\empty_reg_154[28]_i_4_n_4 ,\empty_reg_154[28]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1_n_10 ),
        .Q(empty_reg_154_reg[29]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1_n_9 ),
        .Q(empty_reg_154_reg[2]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1_n_9 ),
        .Q(empty_reg_154_reg[30]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1_n_8 ),
        .Q(empty_reg_154_reg[31]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1_n_11 ),
        .Q(empty_reg_154_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[32]_i_1 
       (.CI(\empty_reg_154_reg[28]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[32]_i_1_n_4 ,\empty_reg_154_reg[32]_i_1_n_5 ,\empty_reg_154_reg[32]_i_1_n_6 ,\empty_reg_154_reg[32]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[32]_i_1_n_8 ,\empty_reg_154_reg[32]_i_1_n_9 ,\empty_reg_154_reg[32]_i_1_n_10 ,\empty_reg_154_reg[32]_i_1_n_11 }),
        .S({\empty_reg_154[32]_i_2_n_4 ,\empty_reg_154[32]_i_3_n_4 ,\empty_reg_154[32]_i_4_n_4 ,\empty_reg_154[32]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1_n_10 ),
        .Q(empty_reg_154_reg[33]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1_n_9 ),
        .Q(empty_reg_154_reg[34]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1_n_8 ),
        .Q(empty_reg_154_reg[35]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1_n_11 ),
        .Q(empty_reg_154_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[36]_i_1 
       (.CI(\empty_reg_154_reg[32]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[36]_i_1_n_4 ,\empty_reg_154_reg[36]_i_1_n_5 ,\empty_reg_154_reg[36]_i_1_n_6 ,\empty_reg_154_reg[36]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[36]_i_1_n_8 ,\empty_reg_154_reg[36]_i_1_n_9 ,\empty_reg_154_reg[36]_i_1_n_10 ,\empty_reg_154_reg[36]_i_1_n_11 }),
        .S({\empty_reg_154[36]_i_2_n_4 ,\empty_reg_154[36]_i_3_n_4 ,\empty_reg_154[36]_i_4_n_4 ,\empty_reg_154[36]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1_n_10 ),
        .Q(empty_reg_154_reg[37]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1_n_9 ),
        .Q(empty_reg_154_reg[38]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1_n_8 ),
        .Q(empty_reg_154_reg[39]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1_n_8 ),
        .Q(empty_reg_154_reg[3]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1_n_11 ),
        .Q(empty_reg_154_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[40]_i_1 
       (.CI(\empty_reg_154_reg[36]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[40]_i_1_n_4 ,\empty_reg_154_reg[40]_i_1_n_5 ,\empty_reg_154_reg[40]_i_1_n_6 ,\empty_reg_154_reg[40]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[40]_i_1_n_8 ,\empty_reg_154_reg[40]_i_1_n_9 ,\empty_reg_154_reg[40]_i_1_n_10 ,\empty_reg_154_reg[40]_i_1_n_11 }),
        .S({\empty_reg_154[40]_i_2_n_4 ,\empty_reg_154[40]_i_3_n_4 ,\empty_reg_154[40]_i_4_n_4 ,\empty_reg_154[40]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1_n_10 ),
        .Q(empty_reg_154_reg[41]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1_n_9 ),
        .Q(empty_reg_154_reg[42]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1_n_8 ),
        .Q(empty_reg_154_reg[43]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1_n_11 ),
        .Q(empty_reg_154_reg[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[44]_i_1 
       (.CI(\empty_reg_154_reg[40]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[44]_i_1_n_4 ,\empty_reg_154_reg[44]_i_1_n_5 ,\empty_reg_154_reg[44]_i_1_n_6 ,\empty_reg_154_reg[44]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[44]_i_1_n_8 ,\empty_reg_154_reg[44]_i_1_n_9 ,\empty_reg_154_reg[44]_i_1_n_10 ,\empty_reg_154_reg[44]_i_1_n_11 }),
        .S({\empty_reg_154[44]_i_2_n_4 ,\empty_reg_154[44]_i_3_n_4 ,\empty_reg_154[44]_i_4_n_4 ,\empty_reg_154[44]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1_n_10 ),
        .Q(empty_reg_154_reg[45]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1_n_9 ),
        .Q(empty_reg_154_reg[46]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1_n_8 ),
        .Q(empty_reg_154_reg[47]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1_n_11 ),
        .Q(empty_reg_154_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[48]_i_1 
       (.CI(\empty_reg_154_reg[44]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[48]_i_1_n_4 ,\empty_reg_154_reg[48]_i_1_n_5 ,\empty_reg_154_reg[48]_i_1_n_6 ,\empty_reg_154_reg[48]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[48]_i_1_n_8 ,\empty_reg_154_reg[48]_i_1_n_9 ,\empty_reg_154_reg[48]_i_1_n_10 ,\empty_reg_154_reg[48]_i_1_n_11 }),
        .S({\empty_reg_154[48]_i_2_n_4 ,\empty_reg_154[48]_i_3_n_4 ,\empty_reg_154[48]_i_4_n_4 ,\empty_reg_154[48]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1_n_10 ),
        .Q(empty_reg_154_reg[49]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1_n_11 ),
        .Q(empty_reg_154_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[4]_i_1 
       (.CI(\empty_reg_154_reg[0]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[4]_i_1_n_4 ,\empty_reg_154_reg[4]_i_1_n_5 ,\empty_reg_154_reg[4]_i_1_n_6 ,\empty_reg_154_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[4]_i_1_n_8 ,\empty_reg_154_reg[4]_i_1_n_9 ,\empty_reg_154_reg[4]_i_1_n_10 ,\empty_reg_154_reg[4]_i_1_n_11 }),
        .S({\empty_reg_154[4]_i_2_n_4 ,\empty_reg_154[4]_i_3_n_4 ,\empty_reg_154[4]_i_4_n_4 ,\empty_reg_154[4]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1_n_9 ),
        .Q(empty_reg_154_reg[50]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1_n_8 ),
        .Q(empty_reg_154_reg[51]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1_n_11 ),
        .Q(empty_reg_154_reg[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[52]_i_1 
       (.CI(\empty_reg_154_reg[48]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[52]_i_1_n_4 ,\empty_reg_154_reg[52]_i_1_n_5 ,\empty_reg_154_reg[52]_i_1_n_6 ,\empty_reg_154_reg[52]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[52]_i_1_n_8 ,\empty_reg_154_reg[52]_i_1_n_9 ,\empty_reg_154_reg[52]_i_1_n_10 ,\empty_reg_154_reg[52]_i_1_n_11 }),
        .S({\empty_reg_154[52]_i_2_n_4 ,\empty_reg_154[52]_i_3_n_4 ,\empty_reg_154[52]_i_4_n_4 ,\empty_reg_154[52]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1_n_10 ),
        .Q(empty_reg_154_reg[53]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1_n_9 ),
        .Q(empty_reg_154_reg[54]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1_n_8 ),
        .Q(empty_reg_154_reg[55]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1_n_11 ),
        .Q(empty_reg_154_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[56]_i_1 
       (.CI(\empty_reg_154_reg[52]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[56]_i_1_n_4 ,\empty_reg_154_reg[56]_i_1_n_5 ,\empty_reg_154_reg[56]_i_1_n_6 ,\empty_reg_154_reg[56]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[56]_i_1_n_8 ,\empty_reg_154_reg[56]_i_1_n_9 ,\empty_reg_154_reg[56]_i_1_n_10 ,\empty_reg_154_reg[56]_i_1_n_11 }),
        .S({\empty_reg_154[56]_i_2_n_4 ,\empty_reg_154[56]_i_3_n_4 ,\empty_reg_154[56]_i_4_n_4 ,\empty_reg_154[56]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1_n_10 ),
        .Q(empty_reg_154_reg[57]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1_n_9 ),
        .Q(empty_reg_154_reg[58]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1_n_8 ),
        .Q(empty_reg_154_reg[59]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1_n_10 ),
        .Q(empty_reg_154_reg[5]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[60]_i_1_n_11 ),
        .Q(empty_reg_154_reg[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[60]_i_1 
       (.CI(\empty_reg_154_reg[56]_i_1_n_4 ),
        .CO({\NLW_empty_reg_154_reg[60]_i_1_CO_UNCONNECTED [3:1],\empty_reg_154_reg[60]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_empty_reg_154_reg[60]_i_1_O_UNCONNECTED [3:2],\empty_reg_154_reg[60]_i_1_n_10 ,\empty_reg_154_reg[60]_i_1_n_11 }),
        .S({1'b0,1'b0,\empty_reg_154[60]_i_2_n_4 ,\empty_reg_154[60]_i_3_n_4 }));
  FDRE \empty_reg_154_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[60]_i_1_n_10 ),
        .Q(empty_reg_154_reg[61]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1_n_9 ),
        .Q(empty_reg_154_reg[6]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1_n_8 ),
        .Q(empty_reg_154_reg[7]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1_n_11 ),
        .Q(empty_reg_154_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[8]_i_1 
       (.CI(\empty_reg_154_reg[4]_i_1_n_4 ),
        .CO({\empty_reg_154_reg[8]_i_1_n_4 ,\empty_reg_154_reg[8]_i_1_n_5 ,\empty_reg_154_reg[8]_i_1_n_6 ,\empty_reg_154_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[8]_i_1_n_8 ,\empty_reg_154_reg[8]_i_1_n_9 ,\empty_reg_154_reg[8]_i_1_n_10 ,\empty_reg_154_reg[8]_i_1_n_11 }),
        .S({\empty_reg_154[8]_i_2_n_4 ,\empty_reg_154[8]_i_3_n_4 ,\empty_reg_154[8]_i_4_n_4 ,\empty_reg_154[8]_i_5_n_4 }));
  FDRE \empty_reg_154_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1_n_10 ),
        .Q(empty_reg_154_reg[9]),
        .R(1'b0));
  CARRY4 exitcond15_fu_114_p2_carry
       (.CI(1'b0),
        .CO({exitcond15_fu_114_p2_carry_n_4,exitcond15_fu_114_p2_carry_n_5,exitcond15_fu_114_p2_carry_n_6,exitcond15_fu_114_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond15_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond15_fu_114_p2_carry_i_1_n_4,exitcond15_fu_114_p2_carry_i_2_n_4,exitcond15_fu_114_p2_carry_i_3_n_4,exitcond15_fu_114_p2_carry_i_4_n_4}));
  CARRY4 exitcond15_fu_114_p2_carry__0
       (.CI(exitcond15_fu_114_p2_carry_n_4),
        .CO({exitcond15_fu_114_p2_carry__0_n_4,exitcond15_fu_114_p2_carry__0_n_5,exitcond15_fu_114_p2_carry__0_n_6,exitcond15_fu_114_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond15_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond15_fu_114_p2_carry__0_i_1_n_4,exitcond15_fu_114_p2_carry__0_i_2_n_4,exitcond15_fu_114_p2_carry__0_i_3_n_4,exitcond15_fu_114_p2_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry__0_i_1
       (.I0(empty_fu_108_p2[21]),
        .I1(sext_ln23_cast_reg_134[21]),
        .I2(empty_fu_108_p2[22]),
        .I3(sext_ln23_cast_reg_134[22]),
        .I4(sext_ln23_cast_reg_134[23]),
        .I5(empty_fu_108_p2[23]),
        .O(exitcond15_fu_114_p2_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry__0_i_2
       (.I0(empty_fu_108_p2[18]),
        .I1(sext_ln23_cast_reg_134[18]),
        .I2(empty_fu_108_p2[19]),
        .I3(sext_ln23_cast_reg_134[19]),
        .I4(sext_ln23_cast_reg_134[20]),
        .I5(empty_fu_108_p2[20]),
        .O(exitcond15_fu_114_p2_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry__0_i_3
       (.I0(empty_fu_108_p2[17]),
        .I1(sext_ln23_cast_reg_134[17]),
        .I2(empty_fu_108_p2[15]),
        .I3(sext_ln23_cast_reg_134[15]),
        .I4(sext_ln23_cast_reg_134[16]),
        .I5(empty_fu_108_p2[16]),
        .O(exitcond15_fu_114_p2_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry__0_i_4
       (.I0(empty_fu_108_p2[12]),
        .I1(sext_ln23_cast_reg_134[12]),
        .I2(empty_fu_108_p2[13]),
        .I3(sext_ln23_cast_reg_134[13]),
        .I4(sext_ln23_cast_reg_134[14]),
        .I5(empty_fu_108_p2[14]),
        .O(exitcond15_fu_114_p2_carry__0_i_4_n_4));
  CARRY4 exitcond15_fu_114_p2_carry__1
       (.CI(exitcond15_fu_114_p2_carry__0_n_4),
        .CO({exitcond15_fu_114_p2_carry__1_n_4,exitcond15_fu_114_p2_carry__1_n_5,exitcond15_fu_114_p2_carry__1_n_6,exitcond15_fu_114_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond15_fu_114_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({exitcond15_fu_114_p2_carry__1_i_1_n_4,exitcond15_fu_114_p2_carry__1_i_2_n_4,exitcond15_fu_114_p2_carry__1_i_3_n_4,exitcond15_fu_114_p2_carry__1_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__1_i_1
       (.I0(empty_fu_108_p2[34]),
        .I1(empty_fu_108_p2[35]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[33]),
        .O(exitcond15_fu_114_p2_carry__1_i_1_n_4));
  LUT5 #(
    .INIT(32'h81000081)) 
    exitcond15_fu_114_p2_carry__1_i_2
       (.I0(empty_fu_108_p2[31]),
        .I1(sext_ln23_cast_reg_134[32]),
        .I2(empty_fu_108_p2[32]),
        .I3(sext_ln23_cast_reg_134[30]),
        .I4(empty_fu_108_p2[30]),
        .O(exitcond15_fu_114_p2_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry__1_i_3
       (.I0(empty_fu_108_p2[27]),
        .I1(sext_ln23_cast_reg_134[27]),
        .I2(empty_fu_108_p2[28]),
        .I3(sext_ln23_cast_reg_134[28]),
        .I4(sext_ln23_cast_reg_134[29]),
        .I5(empty_fu_108_p2[29]),
        .O(exitcond15_fu_114_p2_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry__1_i_4
       (.I0(empty_fu_108_p2[24]),
        .I1(sext_ln23_cast_reg_134[24]),
        .I2(empty_fu_108_p2[25]),
        .I3(sext_ln23_cast_reg_134[25]),
        .I4(sext_ln23_cast_reg_134[26]),
        .I5(empty_fu_108_p2[26]),
        .O(exitcond15_fu_114_p2_carry__1_i_4_n_4));
  CARRY4 exitcond15_fu_114_p2_carry__2
       (.CI(exitcond15_fu_114_p2_carry__1_n_4),
        .CO({exitcond15_fu_114_p2_carry__2_n_4,exitcond15_fu_114_p2_carry__2_n_5,exitcond15_fu_114_p2_carry__2_n_6,exitcond15_fu_114_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond15_fu_114_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({exitcond15_fu_114_p2_carry__2_i_1_n_4,exitcond15_fu_114_p2_carry__2_i_2_n_4,exitcond15_fu_114_p2_carry__2_i_3_n_4,exitcond15_fu_114_p2_carry__2_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__2_i_1
       (.I0(empty_fu_108_p2[46]),
        .I1(empty_fu_108_p2[47]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[45]),
        .O(exitcond15_fu_114_p2_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__2_i_2
       (.I0(empty_fu_108_p2[43]),
        .I1(empty_fu_108_p2[44]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[42]),
        .O(exitcond15_fu_114_p2_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__2_i_3
       (.I0(empty_fu_108_p2[40]),
        .I1(empty_fu_108_p2[41]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[39]),
        .O(exitcond15_fu_114_p2_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__2_i_4
       (.I0(empty_fu_108_p2[37]),
        .I1(empty_fu_108_p2[38]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[36]),
        .O(exitcond15_fu_114_p2_carry__2_i_4_n_4));
  CARRY4 exitcond15_fu_114_p2_carry__3
       (.CI(exitcond15_fu_114_p2_carry__2_n_4),
        .CO({exitcond15_fu_114_p2_carry__3_n_4,exitcond15_fu_114_p2_carry__3_n_5,exitcond15_fu_114_p2_carry__3_n_6,exitcond15_fu_114_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond15_fu_114_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({exitcond15_fu_114_p2_carry__3_i_1_n_4,exitcond15_fu_114_p2_carry__3_i_2_n_4,exitcond15_fu_114_p2_carry__3_i_3_n_4,exitcond15_fu_114_p2_carry__3_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__3_i_1
       (.I0(empty_fu_108_p2[58]),
        .I1(empty_fu_108_p2[59]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[57]),
        .O(exitcond15_fu_114_p2_carry__3_i_1_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__3_i_2
       (.I0(empty_fu_108_p2[55]),
        .I1(empty_fu_108_p2[56]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[54]),
        .O(exitcond15_fu_114_p2_carry__3_i_2_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__3_i_3
       (.I0(empty_fu_108_p2[52]),
        .I1(empty_fu_108_p2[53]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[51]),
        .O(exitcond15_fu_114_p2_carry__3_i_3_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond15_fu_114_p2_carry__3_i_4
       (.I0(empty_fu_108_p2[49]),
        .I1(empty_fu_108_p2[50]),
        .I2(sext_ln23_cast_reg_134[32]),
        .I3(empty_fu_108_p2[48]),
        .O(exitcond15_fu_114_p2_carry__3_i_4_n_4));
  CARRY4 exitcond15_fu_114_p2_carry__4
       (.CI(exitcond15_fu_114_p2_carry__3_n_4),
        .CO({NLW_exitcond15_fu_114_p2_carry__4_CO_UNCONNECTED[3:1],exitcond15_fu_114_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond15_fu_114_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,exitcond15_fu_114_p2_carry__4_i_1_n_4}));
  LUT3 #(
    .INIT(8'h81)) 
    exitcond15_fu_114_p2_carry__4_i_1
       (.I0(empty_fu_108_p2[61]),
        .I1(sext_ln23_cast_reg_134[32]),
        .I2(empty_fu_108_p2[60]),
        .O(exitcond15_fu_114_p2_carry__4_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry_i_1
       (.I0(empty_fu_108_p2[9]),
        .I1(sext_ln23_cast_reg_134[9]),
        .I2(empty_fu_108_p2[10]),
        .I3(sext_ln23_cast_reg_134[10]),
        .I4(sext_ln23_cast_reg_134[11]),
        .I5(empty_fu_108_p2[11]),
        .O(exitcond15_fu_114_p2_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry_i_2
       (.I0(empty_fu_108_p2[6]),
        .I1(sext_ln23_cast_reg_134[6]),
        .I2(empty_fu_108_p2[7]),
        .I3(sext_ln23_cast_reg_134[7]),
        .I4(sext_ln23_cast_reg_134[8]),
        .I5(empty_fu_108_p2[8]),
        .O(exitcond15_fu_114_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry_i_3
       (.I0(empty_fu_108_p2[3]),
        .I1(sext_ln23_cast_reg_134[3]),
        .I2(empty_fu_108_p2[4]),
        .I3(sext_ln23_cast_reg_134[4]),
        .I4(sext_ln23_cast_reg_134[5]),
        .I5(empty_fu_108_p2[5]),
        .O(exitcond15_fu_114_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond15_fu_114_p2_carry_i_4
       (.I0(empty_fu_108_p2[1]),
        .I1(sext_ln23_cast_reg_134[1]),
        .I2(empty_fu_108_p2[2]),
        .I3(sext_ln23_cast_reg_134[2]),
        .I4(exitcond15_fu_114_p2_carry_i_5_n_4),
        .I5(sext_ln23_cast_reg_134[0]),
        .O(exitcond15_fu_114_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h04F7)) 
    exitcond15_fu_114_p2_carry_i_5
       (.I0(empty_reg_154_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[0] ),
        .O(exitcond15_fu_114_p2_carry_i_5_n_4));
  FDRE \exitcond15_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(exitcond15_fu_114_p2),
        .Q(exitcond15_reg_159),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q({Q[4:2],Q[0]}),
        .SR(loop_index9_fu_52),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (ram_reg_i_13_n_4),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_RVALID(gmem_RVALID),
        .grp_matprod_Pipeline_1_fu_153_ap_start_reg(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .icmp_ln23_fu_206_p2(icmp_ln23_fu_206_p2),
        .\loop_index9_fu_52_reg[0] (ap_enable_reg_pp0_iter1));
  FDRE \gmem_addr_read_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [0]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [10]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [11]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [12]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [13]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [14]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [15]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [16]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [17]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [18]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [19]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [1]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [20]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [21]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [22]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [23]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [24]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [25]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [26]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [27]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [28]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [29]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [2]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [30]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [31]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [3]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [4]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [5]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [6]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [7]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [8]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [9]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    grp_matprod_Pipeline_1_fu_153_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond15_fu_114_p2),
        .I4(grp_matprod_Pipeline_1_fu_153_ap_start_reg),
        .O(\ap_CS_fsm_reg[10] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loop_index9_fu_52[0]_i_1 
       (.I0(\loop_index9_fu_52_reg_n_4_[0] ),
        .I1(exitcond15_reg_159),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(empty_reg_154_reg[0]),
        .O(\loop_index9_fu_52[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[10]_i_1 
       (.I0(empty_reg_154_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[10] ),
        .O(\loop_index9_fu_52[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[11]_i_1 
       (.I0(empty_reg_154_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[11] ),
        .O(\loop_index9_fu_52[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[12]_i_1 
       (.I0(empty_reg_154_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[12] ),
        .O(\loop_index9_fu_52[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[13]_i_1 
       (.I0(empty_reg_154_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[13] ),
        .O(\loop_index9_fu_52[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[14]_i_1 
       (.I0(empty_reg_154_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[14] ),
        .O(\loop_index9_fu_52[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[15]_i_1 
       (.I0(empty_reg_154_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[15] ),
        .O(\loop_index9_fu_52[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[16]_i_1 
       (.I0(empty_reg_154_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[16] ),
        .O(\loop_index9_fu_52[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[17]_i_1 
       (.I0(empty_reg_154_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[17] ),
        .O(\loop_index9_fu_52[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[18]_i_1 
       (.I0(empty_reg_154_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[18] ),
        .O(\loop_index9_fu_52[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[19]_i_1 
       (.I0(empty_reg_154_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[19] ),
        .O(\loop_index9_fu_52[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[1]_i_1 
       (.I0(empty_reg_154_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[1] ),
        .O(\loop_index9_fu_52[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[20]_i_1 
       (.I0(empty_reg_154_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[20] ),
        .O(\loop_index9_fu_52[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[21]_i_1 
       (.I0(empty_reg_154_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[21] ),
        .O(\loop_index9_fu_52[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[22]_i_1 
       (.I0(empty_reg_154_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[22] ),
        .O(\loop_index9_fu_52[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[23]_i_1 
       (.I0(empty_reg_154_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[23] ),
        .O(\loop_index9_fu_52[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[24]_i_1 
       (.I0(empty_reg_154_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[24] ),
        .O(\loop_index9_fu_52[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[25]_i_1 
       (.I0(empty_reg_154_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[25] ),
        .O(\loop_index9_fu_52[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[26]_i_1 
       (.I0(empty_reg_154_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[26] ),
        .O(\loop_index9_fu_52[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[27]_i_1 
       (.I0(empty_reg_154_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[27] ),
        .O(\loop_index9_fu_52[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[28]_i_1 
       (.I0(empty_reg_154_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[28] ),
        .O(\loop_index9_fu_52[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[29]_i_1 
       (.I0(empty_reg_154_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[29] ),
        .O(\loop_index9_fu_52[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[2]_i_1 
       (.I0(empty_reg_154_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[2] ),
        .O(\loop_index9_fu_52[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[30]_i_1 
       (.I0(empty_reg_154_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[30] ),
        .O(\loop_index9_fu_52[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[31]_i_1 
       (.I0(empty_reg_154_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[31] ),
        .O(\loop_index9_fu_52[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[32]_i_1 
       (.I0(empty_reg_154_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[32] ),
        .O(\loop_index9_fu_52[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[33]_i_1 
       (.I0(empty_reg_154_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[33] ),
        .O(\loop_index9_fu_52[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[34]_i_1 
       (.I0(empty_reg_154_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[34] ),
        .O(\loop_index9_fu_52[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[35]_i_1 
       (.I0(empty_reg_154_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[35] ),
        .O(\loop_index9_fu_52[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[36]_i_1 
       (.I0(empty_reg_154_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[36] ),
        .O(\loop_index9_fu_52[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[37]_i_1 
       (.I0(empty_reg_154_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[37] ),
        .O(\loop_index9_fu_52[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[38]_i_1 
       (.I0(empty_reg_154_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[38] ),
        .O(\loop_index9_fu_52[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[39]_i_1 
       (.I0(empty_reg_154_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[39] ),
        .O(\loop_index9_fu_52[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[3]_i_1 
       (.I0(empty_reg_154_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[3] ),
        .O(\loop_index9_fu_52[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[40]_i_1 
       (.I0(empty_reg_154_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[40] ),
        .O(\loop_index9_fu_52[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[41]_i_1 
       (.I0(empty_reg_154_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[41] ),
        .O(\loop_index9_fu_52[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[42]_i_1 
       (.I0(empty_reg_154_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[42] ),
        .O(\loop_index9_fu_52[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[43]_i_1 
       (.I0(empty_reg_154_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[43] ),
        .O(\loop_index9_fu_52[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[44]_i_1 
       (.I0(empty_reg_154_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[44] ),
        .O(\loop_index9_fu_52[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[45]_i_1 
       (.I0(empty_reg_154_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[45] ),
        .O(\loop_index9_fu_52[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[46]_i_1 
       (.I0(empty_reg_154_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[46] ),
        .O(\loop_index9_fu_52[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[47]_i_1 
       (.I0(empty_reg_154_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[47] ),
        .O(\loop_index9_fu_52[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[48]_i_1 
       (.I0(empty_reg_154_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[48] ),
        .O(\loop_index9_fu_52[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[49]_i_1 
       (.I0(empty_reg_154_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[49] ),
        .O(\loop_index9_fu_52[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[4]_i_1 
       (.I0(empty_reg_154_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[4] ),
        .O(\loop_index9_fu_52[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[50]_i_1 
       (.I0(empty_reg_154_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[50] ),
        .O(\loop_index9_fu_52[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[51]_i_1 
       (.I0(empty_reg_154_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[51] ),
        .O(\loop_index9_fu_52[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[52]_i_1 
       (.I0(empty_reg_154_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[52] ),
        .O(\loop_index9_fu_52[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[53]_i_1 
       (.I0(empty_reg_154_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[53] ),
        .O(\loop_index9_fu_52[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[54]_i_1 
       (.I0(empty_reg_154_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[54] ),
        .O(\loop_index9_fu_52[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[55]_i_1 
       (.I0(empty_reg_154_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[55] ),
        .O(\loop_index9_fu_52[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[56]_i_1 
       (.I0(empty_reg_154_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[56] ),
        .O(\loop_index9_fu_52[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[57]_i_1 
       (.I0(empty_reg_154_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[57] ),
        .O(\loop_index9_fu_52[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[58]_i_1 
       (.I0(empty_reg_154_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[58] ),
        .O(\loop_index9_fu_52[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[59]_i_1 
       (.I0(empty_reg_154_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[59] ),
        .O(\loop_index9_fu_52[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[5]_i_1 
       (.I0(empty_reg_154_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[5] ),
        .O(\loop_index9_fu_52[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[60]_i_1 
       (.I0(empty_reg_154_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[60] ),
        .O(\loop_index9_fu_52[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[61]_i_2 
       (.I0(empty_reg_154_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[61] ),
        .O(\loop_index9_fu_52[61]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[6]_i_1 
       (.I0(empty_reg_154_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[6] ),
        .O(\loop_index9_fu_52[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[7]_i_1 
       (.I0(empty_reg_154_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[7] ),
        .O(\loop_index9_fu_52[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[8]_i_1 
       (.I0(empty_reg_154_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[8] ),
        .O(\loop_index9_fu_52[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index9_fu_52[9]_i_1 
       (.I0(empty_reg_154_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond15_reg_159),
        .I3(\loop_index9_fu_52_reg_n_4_[9] ),
        .O(\loop_index9_fu_52[9]_i_1_n_4 ));
  FDRE \loop_index9_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[0]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[0] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[10]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[10] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[11]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[11] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[12]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[12] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[13]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[13] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[14]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[14] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[15]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[15] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[16]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[16] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[17]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[17] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[18]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[18] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[19]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[19] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[1]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[1] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[20]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[20] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[21]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[21] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[22]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[22] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[23]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[23] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[24]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[24] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[25]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[25] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[26]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[26] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[27]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[27] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[28]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[28] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[29]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[29] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[2]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[2] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[30]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[30] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[31]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[31] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[32]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[32] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[33]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[33] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[34]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[34] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[35]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[35] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[36]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[36] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[37]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[37] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[38]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[38] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[39]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[39] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[3]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[3] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[40]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[40] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[41]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[41] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[42]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[42] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[43]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[43] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[44]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[44] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[45]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[45] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[46]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[46] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[47]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[47] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[48]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[48] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[49]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[49] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[4]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[4] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[50]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[50] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[51]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[51] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[52]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[52] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[53]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[53] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[54]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[54] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[55]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[55] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[56]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[56] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[57]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[57] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[58]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[58] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[59]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[59] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[5]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[5] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[60]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[60] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[61]_i_2_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[61] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[6]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[6] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[7]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[7] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[8]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[8] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[9]_i_1_n_4 ),
        .Q(\loop_index9_fu_52_reg_n_4_[9] ),
        .R(loop_index9_fu_52));
  FDRE \loop_index9_load_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[0]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[1]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[2]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[3]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[4]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[5]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[6]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[7]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[8]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \loop_index9_load_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index9_fu_52[9]_i_1_n_4 ),
        .Q(\loop_index9_load_reg_144_reg[9]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    ram_reg_i_1
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .I1(Q[5]),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(Q[3]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_13_n_4),
        .O(m1_buffer_ce0));
  LUT5 #(
    .INIT(32'h40400040)) 
    ram_reg_i_12
       (.I0(\ap_CS_fsm_reg[13] ),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_RVALID),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_RVALID),
        .O(ram_reg_i_13_n_4));
  FDRE \sext_ln23_cast_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [0]),
        .Q(sext_ln23_cast_reg_134[0]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [10]),
        .Q(sext_ln23_cast_reg_134[10]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [11]),
        .Q(sext_ln23_cast_reg_134[11]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [12]),
        .Q(sext_ln23_cast_reg_134[12]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [13]),
        .Q(sext_ln23_cast_reg_134[13]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [14]),
        .Q(sext_ln23_cast_reg_134[14]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [15]),
        .Q(sext_ln23_cast_reg_134[15]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [16]),
        .Q(sext_ln23_cast_reg_134[16]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [17]),
        .Q(sext_ln23_cast_reg_134[17]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [18]),
        .Q(sext_ln23_cast_reg_134[18]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [19]),
        .Q(sext_ln23_cast_reg_134[19]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [1]),
        .Q(sext_ln23_cast_reg_134[1]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [20]),
        .Q(sext_ln23_cast_reg_134[20]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [21]),
        .Q(sext_ln23_cast_reg_134[21]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [22]),
        .Q(sext_ln23_cast_reg_134[22]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [23]),
        .Q(sext_ln23_cast_reg_134[23]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [24]),
        .Q(sext_ln23_cast_reg_134[24]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [25]),
        .Q(sext_ln23_cast_reg_134[25]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [26]),
        .Q(sext_ln23_cast_reg_134[26]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [27]),
        .Q(sext_ln23_cast_reg_134[27]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [28]),
        .Q(sext_ln23_cast_reg_134[28]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [29]),
        .Q(sext_ln23_cast_reg_134[29]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [2]),
        .Q(sext_ln23_cast_reg_134[2]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [30]),
        .Q(sext_ln23_cast_reg_134[30]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [31]),
        .Q(sext_ln23_cast_reg_134[32]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [3]),
        .Q(sext_ln23_cast_reg_134[3]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [4]),
        .Q(sext_ln23_cast_reg_134[4]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [5]),
        .Q(sext_ln23_cast_reg_134[5]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [6]),
        .Q(sext_ln23_cast_reg_134[6]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [7]),
        .Q(sext_ln23_cast_reg_134[7]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [8]),
        .Q(sext_ln23_cast_reg_134[8]),
        .R(1'b0));
  FDRE \sext_ln23_cast_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln23_cast_reg_134_reg[32]_0 [9]),
        .Q(sext_ln23_cast_reg_134[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_product_i_2
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_done_reg1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_2
   (ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_reg_0,
    m2_buffer_ce0,
    WEA,
    E,
    D,
    \ap_CS_fsm_reg[21] ,
    \loop_index3_load_reg_144_reg[9]_0 ,
    \gmem_addr_read_reg_149_reg[31]_0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_rst_n_inv,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    gmem_RVALID,
    ap_enable_reg_pp0_iter1_0,
    Q,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    ap_rst_n,
    grp_matprod_Pipeline_2_fu_162_ap_start_reg,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0,
    \ap_CS_fsm_reg[24] ,
    icmp_ln24_fu_234_p2,
    \sext_ln24_cast_reg_134_reg[32]_0 ,
    \gmem_addr_read_reg_149_reg[31]_1 );
  output ap_enable_reg_pp0_iter1;
  output ap_enable_reg_pp0_iter1_reg_0;
  output m2_buffer_ce0;
  output [0:0]WEA;
  output [0:0]E;
  output [1:0]D;
  output \ap_CS_fsm_reg[21] ;
  output [9:0]\loop_index3_load_reg_144_reg[9]_0 ;
  output [31:0]\gmem_addr_read_reg_149_reg[31]_0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_rst_n_inv;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input gmem_RVALID;
  input ap_enable_reg_pp0_iter1_0;
  input [6:0]Q;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input ap_rst_n;
  input grp_matprod_Pipeline_2_fu_162_ap_start_reg;
  input grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  input \ap_CS_fsm_reg[24] ;
  input icmp_ln24_fu_234_p2;
  input [31:0]\sext_ln24_cast_reg_134_reg[32]_0 ;
  input [31:0]\gmem_addr_read_reg_149_reg[31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[24] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_4;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire [61:1]empty_fu_108_p2;
  wire empty_fu_108_p2_carry__0_i_1__0_n_4;
  wire empty_fu_108_p2_carry__0_i_2__0_n_4;
  wire empty_fu_108_p2_carry__0_i_3__0_n_4;
  wire empty_fu_108_p2_carry__0_i_4__0_n_4;
  wire empty_fu_108_p2_carry__0_n_4;
  wire empty_fu_108_p2_carry__0_n_5;
  wire empty_fu_108_p2_carry__0_n_6;
  wire empty_fu_108_p2_carry__0_n_7;
  wire empty_fu_108_p2_carry__10_i_1__0_n_4;
  wire empty_fu_108_p2_carry__10_i_2__0_n_4;
  wire empty_fu_108_p2_carry__10_i_3__0_n_4;
  wire empty_fu_108_p2_carry__10_i_4__0_n_4;
  wire empty_fu_108_p2_carry__10_n_4;
  wire empty_fu_108_p2_carry__10_n_5;
  wire empty_fu_108_p2_carry__10_n_6;
  wire empty_fu_108_p2_carry__10_n_7;
  wire empty_fu_108_p2_carry__11_i_1__0_n_4;
  wire empty_fu_108_p2_carry__11_i_2__0_n_4;
  wire empty_fu_108_p2_carry__11_i_3__0_n_4;
  wire empty_fu_108_p2_carry__11_i_4__0_n_4;
  wire empty_fu_108_p2_carry__11_n_4;
  wire empty_fu_108_p2_carry__11_n_5;
  wire empty_fu_108_p2_carry__11_n_6;
  wire empty_fu_108_p2_carry__11_n_7;
  wire empty_fu_108_p2_carry__12_i_1__0_n_4;
  wire empty_fu_108_p2_carry__12_i_2__0_n_4;
  wire empty_fu_108_p2_carry__12_i_3__0_n_4;
  wire empty_fu_108_p2_carry__12_i_4__0_n_4;
  wire empty_fu_108_p2_carry__12_n_4;
  wire empty_fu_108_p2_carry__12_n_5;
  wire empty_fu_108_p2_carry__12_n_6;
  wire empty_fu_108_p2_carry__12_n_7;
  wire empty_fu_108_p2_carry__13_i_1__0_n_4;
  wire empty_fu_108_p2_carry__13_i_2__0_n_4;
  wire empty_fu_108_p2_carry__13_i_3__0_n_4;
  wire empty_fu_108_p2_carry__13_i_4__0_n_4;
  wire empty_fu_108_p2_carry__13_n_4;
  wire empty_fu_108_p2_carry__13_n_5;
  wire empty_fu_108_p2_carry__13_n_6;
  wire empty_fu_108_p2_carry__13_n_7;
  wire empty_fu_108_p2_carry__14_i_1__0_n_4;
  wire empty_fu_108_p2_carry__1_i_1__0_n_4;
  wire empty_fu_108_p2_carry__1_i_2__0_n_4;
  wire empty_fu_108_p2_carry__1_i_3__0_n_4;
  wire empty_fu_108_p2_carry__1_i_4__0_n_4;
  wire empty_fu_108_p2_carry__1_n_4;
  wire empty_fu_108_p2_carry__1_n_5;
  wire empty_fu_108_p2_carry__1_n_6;
  wire empty_fu_108_p2_carry__1_n_7;
  wire empty_fu_108_p2_carry__2_i_1__0_n_4;
  wire empty_fu_108_p2_carry__2_i_2__0_n_4;
  wire empty_fu_108_p2_carry__2_i_3__0_n_4;
  wire empty_fu_108_p2_carry__2_i_4__0_n_4;
  wire empty_fu_108_p2_carry__2_n_4;
  wire empty_fu_108_p2_carry__2_n_5;
  wire empty_fu_108_p2_carry__2_n_6;
  wire empty_fu_108_p2_carry__2_n_7;
  wire empty_fu_108_p2_carry__3_i_1__0_n_4;
  wire empty_fu_108_p2_carry__3_i_2__0_n_4;
  wire empty_fu_108_p2_carry__3_i_3__0_n_4;
  wire empty_fu_108_p2_carry__3_i_4__0_n_4;
  wire empty_fu_108_p2_carry__3_n_4;
  wire empty_fu_108_p2_carry__3_n_5;
  wire empty_fu_108_p2_carry__3_n_6;
  wire empty_fu_108_p2_carry__3_n_7;
  wire empty_fu_108_p2_carry__4_i_1__0_n_4;
  wire empty_fu_108_p2_carry__4_i_2__0_n_4;
  wire empty_fu_108_p2_carry__4_i_3__0_n_4;
  wire empty_fu_108_p2_carry__4_i_4__0_n_4;
  wire empty_fu_108_p2_carry__4_n_4;
  wire empty_fu_108_p2_carry__4_n_5;
  wire empty_fu_108_p2_carry__4_n_6;
  wire empty_fu_108_p2_carry__4_n_7;
  wire empty_fu_108_p2_carry__5_i_1__0_n_4;
  wire empty_fu_108_p2_carry__5_i_2__0_n_4;
  wire empty_fu_108_p2_carry__5_i_3__0_n_4;
  wire empty_fu_108_p2_carry__5_i_4__0_n_4;
  wire empty_fu_108_p2_carry__5_n_4;
  wire empty_fu_108_p2_carry__5_n_5;
  wire empty_fu_108_p2_carry__5_n_6;
  wire empty_fu_108_p2_carry__5_n_7;
  wire empty_fu_108_p2_carry__6_i_1__0_n_4;
  wire empty_fu_108_p2_carry__6_i_2__0_n_4;
  wire empty_fu_108_p2_carry__6_i_3__0_n_4;
  wire empty_fu_108_p2_carry__6_i_4__0_n_4;
  wire empty_fu_108_p2_carry__6_n_4;
  wire empty_fu_108_p2_carry__6_n_5;
  wire empty_fu_108_p2_carry__6_n_6;
  wire empty_fu_108_p2_carry__6_n_7;
  wire empty_fu_108_p2_carry__7_i_1__0_n_4;
  wire empty_fu_108_p2_carry__7_i_2__0_n_4;
  wire empty_fu_108_p2_carry__7_i_3__0_n_4;
  wire empty_fu_108_p2_carry__7_i_4__0_n_4;
  wire empty_fu_108_p2_carry__7_n_4;
  wire empty_fu_108_p2_carry__7_n_5;
  wire empty_fu_108_p2_carry__7_n_6;
  wire empty_fu_108_p2_carry__7_n_7;
  wire empty_fu_108_p2_carry__8_i_1__0_n_4;
  wire empty_fu_108_p2_carry__8_i_2__0_n_4;
  wire empty_fu_108_p2_carry__8_i_3__0_n_4;
  wire empty_fu_108_p2_carry__8_i_4__0_n_4;
  wire empty_fu_108_p2_carry__8_n_4;
  wire empty_fu_108_p2_carry__8_n_5;
  wire empty_fu_108_p2_carry__8_n_6;
  wire empty_fu_108_p2_carry__8_n_7;
  wire empty_fu_108_p2_carry__9_i_1__0_n_4;
  wire empty_fu_108_p2_carry__9_i_2__0_n_4;
  wire empty_fu_108_p2_carry__9_i_3__0_n_4;
  wire empty_fu_108_p2_carry__9_i_4__0_n_4;
  wire empty_fu_108_p2_carry__9_n_4;
  wire empty_fu_108_p2_carry__9_n_5;
  wire empty_fu_108_p2_carry__9_n_6;
  wire empty_fu_108_p2_carry__9_n_7;
  wire empty_fu_108_p2_carry_i_1__0_n_4;
  wire empty_fu_108_p2_carry_i_2__0_n_4;
  wire empty_fu_108_p2_carry_i_3__0_n_4;
  wire empty_fu_108_p2_carry_i_4__0_n_4;
  wire empty_fu_108_p2_carry_n_4;
  wire empty_fu_108_p2_carry_n_5;
  wire empty_fu_108_p2_carry_n_6;
  wire empty_fu_108_p2_carry_n_7;
  wire \empty_reg_154[0]_i_2__0_n_4 ;
  wire \empty_reg_154[0]_i_3__0_n_4 ;
  wire \empty_reg_154[0]_i_4__0_n_4 ;
  wire \empty_reg_154[0]_i_5__0_n_4 ;
  wire \empty_reg_154[12]_i_2__0_n_4 ;
  wire \empty_reg_154[12]_i_3__0_n_4 ;
  wire \empty_reg_154[12]_i_4__0_n_4 ;
  wire \empty_reg_154[12]_i_5__0_n_4 ;
  wire \empty_reg_154[16]_i_2__0_n_4 ;
  wire \empty_reg_154[16]_i_3__0_n_4 ;
  wire \empty_reg_154[16]_i_4__0_n_4 ;
  wire \empty_reg_154[16]_i_5__0_n_4 ;
  wire \empty_reg_154[20]_i_2__0_n_4 ;
  wire \empty_reg_154[20]_i_3__0_n_4 ;
  wire \empty_reg_154[20]_i_4__0_n_4 ;
  wire \empty_reg_154[20]_i_5__0_n_4 ;
  wire \empty_reg_154[24]_i_2__0_n_4 ;
  wire \empty_reg_154[24]_i_3__0_n_4 ;
  wire \empty_reg_154[24]_i_4__0_n_4 ;
  wire \empty_reg_154[24]_i_5__0_n_4 ;
  wire \empty_reg_154[28]_i_2__0_n_4 ;
  wire \empty_reg_154[28]_i_3__0_n_4 ;
  wire \empty_reg_154[28]_i_4__0_n_4 ;
  wire \empty_reg_154[28]_i_5__0_n_4 ;
  wire \empty_reg_154[32]_i_2__0_n_4 ;
  wire \empty_reg_154[32]_i_3__0_n_4 ;
  wire \empty_reg_154[32]_i_4__0_n_4 ;
  wire \empty_reg_154[32]_i_5__0_n_4 ;
  wire \empty_reg_154[36]_i_2__0_n_4 ;
  wire \empty_reg_154[36]_i_3__0_n_4 ;
  wire \empty_reg_154[36]_i_4__0_n_4 ;
  wire \empty_reg_154[36]_i_5__0_n_4 ;
  wire \empty_reg_154[40]_i_2__0_n_4 ;
  wire \empty_reg_154[40]_i_3__0_n_4 ;
  wire \empty_reg_154[40]_i_4__0_n_4 ;
  wire \empty_reg_154[40]_i_5__0_n_4 ;
  wire \empty_reg_154[44]_i_2__0_n_4 ;
  wire \empty_reg_154[44]_i_3__0_n_4 ;
  wire \empty_reg_154[44]_i_4__0_n_4 ;
  wire \empty_reg_154[44]_i_5__0_n_4 ;
  wire \empty_reg_154[48]_i_2__0_n_4 ;
  wire \empty_reg_154[48]_i_3__0_n_4 ;
  wire \empty_reg_154[48]_i_4__0_n_4 ;
  wire \empty_reg_154[48]_i_5__0_n_4 ;
  wire \empty_reg_154[4]_i_2__0_n_4 ;
  wire \empty_reg_154[4]_i_3__0_n_4 ;
  wire \empty_reg_154[4]_i_4__0_n_4 ;
  wire \empty_reg_154[4]_i_5__0_n_4 ;
  wire \empty_reg_154[52]_i_2__0_n_4 ;
  wire \empty_reg_154[52]_i_3__0_n_4 ;
  wire \empty_reg_154[52]_i_4__0_n_4 ;
  wire \empty_reg_154[52]_i_5__0_n_4 ;
  wire \empty_reg_154[56]_i_2__0_n_4 ;
  wire \empty_reg_154[56]_i_3__0_n_4 ;
  wire \empty_reg_154[56]_i_4__0_n_4 ;
  wire \empty_reg_154[56]_i_5__0_n_4 ;
  wire \empty_reg_154[60]_i_2__0_n_4 ;
  wire \empty_reg_154[60]_i_3__0_n_4 ;
  wire \empty_reg_154[8]_i_2__0_n_4 ;
  wire \empty_reg_154[8]_i_3__0_n_4 ;
  wire \empty_reg_154[8]_i_4__0_n_4 ;
  wire \empty_reg_154[8]_i_5__0_n_4 ;
  wire [61:0]empty_reg_154_reg;
  wire \empty_reg_154_reg[0]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[0]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[12]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[16]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[20]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[24]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[28]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[32]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[36]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[40]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[44]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[48]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[4]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[52]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[56]_i_1__0_n_9 ;
  wire \empty_reg_154_reg[60]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[60]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[60]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_10 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_11 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_4 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_5 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_6 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_7 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_8 ;
  wire \empty_reg_154_reg[8]_i_1__0_n_9 ;
  wire exitcond14_fu_114_p2;
  wire exitcond14_fu_114_p2_carry__0_i_1_n_4;
  wire exitcond14_fu_114_p2_carry__0_i_2_n_4;
  wire exitcond14_fu_114_p2_carry__0_i_3_n_4;
  wire exitcond14_fu_114_p2_carry__0_i_4_n_4;
  wire exitcond14_fu_114_p2_carry__0_n_4;
  wire exitcond14_fu_114_p2_carry__0_n_5;
  wire exitcond14_fu_114_p2_carry__0_n_6;
  wire exitcond14_fu_114_p2_carry__0_n_7;
  wire exitcond14_fu_114_p2_carry__1_i_1_n_4;
  wire exitcond14_fu_114_p2_carry__1_i_2_n_4;
  wire exitcond14_fu_114_p2_carry__1_i_3_n_4;
  wire exitcond14_fu_114_p2_carry__1_i_4_n_4;
  wire exitcond14_fu_114_p2_carry__1_n_4;
  wire exitcond14_fu_114_p2_carry__1_n_5;
  wire exitcond14_fu_114_p2_carry__1_n_6;
  wire exitcond14_fu_114_p2_carry__1_n_7;
  wire exitcond14_fu_114_p2_carry__2_i_1_n_4;
  wire exitcond14_fu_114_p2_carry__2_i_2_n_4;
  wire exitcond14_fu_114_p2_carry__2_i_3_n_4;
  wire exitcond14_fu_114_p2_carry__2_i_4_n_4;
  wire exitcond14_fu_114_p2_carry__2_n_4;
  wire exitcond14_fu_114_p2_carry__2_n_5;
  wire exitcond14_fu_114_p2_carry__2_n_6;
  wire exitcond14_fu_114_p2_carry__2_n_7;
  wire exitcond14_fu_114_p2_carry__3_i_1_n_4;
  wire exitcond14_fu_114_p2_carry__3_i_2_n_4;
  wire exitcond14_fu_114_p2_carry__3_i_3_n_4;
  wire exitcond14_fu_114_p2_carry__3_i_4_n_4;
  wire exitcond14_fu_114_p2_carry__3_n_4;
  wire exitcond14_fu_114_p2_carry__3_n_5;
  wire exitcond14_fu_114_p2_carry__3_n_6;
  wire exitcond14_fu_114_p2_carry__3_n_7;
  wire exitcond14_fu_114_p2_carry__4_i_1_n_4;
  wire exitcond14_fu_114_p2_carry_i_1_n_4;
  wire exitcond14_fu_114_p2_carry_i_2_n_4;
  wire exitcond14_fu_114_p2_carry_i_3_n_4;
  wire exitcond14_fu_114_p2_carry_i_4_n_4;
  wire exitcond14_fu_114_p2_carry_i_5_n_4;
  wire exitcond14_fu_114_p2_carry_n_4;
  wire exitcond14_fu_114_p2_carry_n_5;
  wire exitcond14_fu_114_p2_carry_n_6;
  wire exitcond14_fu_114_p2_carry_n_7;
  wire exitcond14_reg_159;
  wire gmem_RVALID;
  wire [31:0]\gmem_addr_read_reg_149_reg[31]_0 ;
  wire [31:0]\gmem_addr_read_reg_149_reg[31]_1 ;
  wire grp_matprod_Pipeline_2_fu_162_ap_start_reg;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  wire icmp_ln24_fu_234_p2;
  wire loop_index3_fu_52;
  wire \loop_index3_fu_52[0]_i_1_n_4 ;
  wire \loop_index3_fu_52[10]_i_1_n_4 ;
  wire \loop_index3_fu_52[11]_i_1_n_4 ;
  wire \loop_index3_fu_52[12]_i_1_n_4 ;
  wire \loop_index3_fu_52[13]_i_1_n_4 ;
  wire \loop_index3_fu_52[14]_i_1_n_4 ;
  wire \loop_index3_fu_52[15]_i_1_n_4 ;
  wire \loop_index3_fu_52[16]_i_1_n_4 ;
  wire \loop_index3_fu_52[17]_i_1_n_4 ;
  wire \loop_index3_fu_52[18]_i_1_n_4 ;
  wire \loop_index3_fu_52[19]_i_1_n_4 ;
  wire \loop_index3_fu_52[1]_i_1_n_4 ;
  wire \loop_index3_fu_52[20]_i_1_n_4 ;
  wire \loop_index3_fu_52[21]_i_1_n_4 ;
  wire \loop_index3_fu_52[22]_i_1_n_4 ;
  wire \loop_index3_fu_52[23]_i_1_n_4 ;
  wire \loop_index3_fu_52[24]_i_1_n_4 ;
  wire \loop_index3_fu_52[25]_i_1_n_4 ;
  wire \loop_index3_fu_52[26]_i_1_n_4 ;
  wire \loop_index3_fu_52[27]_i_1_n_4 ;
  wire \loop_index3_fu_52[28]_i_1_n_4 ;
  wire \loop_index3_fu_52[29]_i_1_n_4 ;
  wire \loop_index3_fu_52[2]_i_1_n_4 ;
  wire \loop_index3_fu_52[30]_i_1_n_4 ;
  wire \loop_index3_fu_52[31]_i_1_n_4 ;
  wire \loop_index3_fu_52[32]_i_1_n_4 ;
  wire \loop_index3_fu_52[33]_i_1_n_4 ;
  wire \loop_index3_fu_52[34]_i_1_n_4 ;
  wire \loop_index3_fu_52[35]_i_1_n_4 ;
  wire \loop_index3_fu_52[36]_i_1_n_4 ;
  wire \loop_index3_fu_52[37]_i_1_n_4 ;
  wire \loop_index3_fu_52[38]_i_1_n_4 ;
  wire \loop_index3_fu_52[39]_i_1_n_4 ;
  wire \loop_index3_fu_52[3]_i_1_n_4 ;
  wire \loop_index3_fu_52[40]_i_1_n_4 ;
  wire \loop_index3_fu_52[41]_i_1_n_4 ;
  wire \loop_index3_fu_52[42]_i_1_n_4 ;
  wire \loop_index3_fu_52[43]_i_1_n_4 ;
  wire \loop_index3_fu_52[44]_i_1_n_4 ;
  wire \loop_index3_fu_52[45]_i_1_n_4 ;
  wire \loop_index3_fu_52[46]_i_1_n_4 ;
  wire \loop_index3_fu_52[47]_i_1_n_4 ;
  wire \loop_index3_fu_52[48]_i_1_n_4 ;
  wire \loop_index3_fu_52[49]_i_1_n_4 ;
  wire \loop_index3_fu_52[4]_i_1_n_4 ;
  wire \loop_index3_fu_52[50]_i_1_n_4 ;
  wire \loop_index3_fu_52[51]_i_1_n_4 ;
  wire \loop_index3_fu_52[52]_i_1_n_4 ;
  wire \loop_index3_fu_52[53]_i_1_n_4 ;
  wire \loop_index3_fu_52[54]_i_1_n_4 ;
  wire \loop_index3_fu_52[55]_i_1_n_4 ;
  wire \loop_index3_fu_52[56]_i_1_n_4 ;
  wire \loop_index3_fu_52[57]_i_1_n_4 ;
  wire \loop_index3_fu_52[58]_i_1_n_4 ;
  wire \loop_index3_fu_52[59]_i_1_n_4 ;
  wire \loop_index3_fu_52[5]_i_1_n_4 ;
  wire \loop_index3_fu_52[60]_i_1_n_4 ;
  wire \loop_index3_fu_52[61]_i_2_n_4 ;
  wire \loop_index3_fu_52[6]_i_1_n_4 ;
  wire \loop_index3_fu_52[7]_i_1_n_4 ;
  wire \loop_index3_fu_52[8]_i_1_n_4 ;
  wire \loop_index3_fu_52[9]_i_1_n_4 ;
  wire \loop_index3_fu_52_reg_n_4_[0] ;
  wire \loop_index3_fu_52_reg_n_4_[10] ;
  wire \loop_index3_fu_52_reg_n_4_[11] ;
  wire \loop_index3_fu_52_reg_n_4_[12] ;
  wire \loop_index3_fu_52_reg_n_4_[13] ;
  wire \loop_index3_fu_52_reg_n_4_[14] ;
  wire \loop_index3_fu_52_reg_n_4_[15] ;
  wire \loop_index3_fu_52_reg_n_4_[16] ;
  wire \loop_index3_fu_52_reg_n_4_[17] ;
  wire \loop_index3_fu_52_reg_n_4_[18] ;
  wire \loop_index3_fu_52_reg_n_4_[19] ;
  wire \loop_index3_fu_52_reg_n_4_[1] ;
  wire \loop_index3_fu_52_reg_n_4_[20] ;
  wire \loop_index3_fu_52_reg_n_4_[21] ;
  wire \loop_index3_fu_52_reg_n_4_[22] ;
  wire \loop_index3_fu_52_reg_n_4_[23] ;
  wire \loop_index3_fu_52_reg_n_4_[24] ;
  wire \loop_index3_fu_52_reg_n_4_[25] ;
  wire \loop_index3_fu_52_reg_n_4_[26] ;
  wire \loop_index3_fu_52_reg_n_4_[27] ;
  wire \loop_index3_fu_52_reg_n_4_[28] ;
  wire \loop_index3_fu_52_reg_n_4_[29] ;
  wire \loop_index3_fu_52_reg_n_4_[2] ;
  wire \loop_index3_fu_52_reg_n_4_[30] ;
  wire \loop_index3_fu_52_reg_n_4_[31] ;
  wire \loop_index3_fu_52_reg_n_4_[32] ;
  wire \loop_index3_fu_52_reg_n_4_[33] ;
  wire \loop_index3_fu_52_reg_n_4_[34] ;
  wire \loop_index3_fu_52_reg_n_4_[35] ;
  wire \loop_index3_fu_52_reg_n_4_[36] ;
  wire \loop_index3_fu_52_reg_n_4_[37] ;
  wire \loop_index3_fu_52_reg_n_4_[38] ;
  wire \loop_index3_fu_52_reg_n_4_[39] ;
  wire \loop_index3_fu_52_reg_n_4_[3] ;
  wire \loop_index3_fu_52_reg_n_4_[40] ;
  wire \loop_index3_fu_52_reg_n_4_[41] ;
  wire \loop_index3_fu_52_reg_n_4_[42] ;
  wire \loop_index3_fu_52_reg_n_4_[43] ;
  wire \loop_index3_fu_52_reg_n_4_[44] ;
  wire \loop_index3_fu_52_reg_n_4_[45] ;
  wire \loop_index3_fu_52_reg_n_4_[46] ;
  wire \loop_index3_fu_52_reg_n_4_[47] ;
  wire \loop_index3_fu_52_reg_n_4_[48] ;
  wire \loop_index3_fu_52_reg_n_4_[49] ;
  wire \loop_index3_fu_52_reg_n_4_[4] ;
  wire \loop_index3_fu_52_reg_n_4_[50] ;
  wire \loop_index3_fu_52_reg_n_4_[51] ;
  wire \loop_index3_fu_52_reg_n_4_[52] ;
  wire \loop_index3_fu_52_reg_n_4_[53] ;
  wire \loop_index3_fu_52_reg_n_4_[54] ;
  wire \loop_index3_fu_52_reg_n_4_[55] ;
  wire \loop_index3_fu_52_reg_n_4_[56] ;
  wire \loop_index3_fu_52_reg_n_4_[57] ;
  wire \loop_index3_fu_52_reg_n_4_[58] ;
  wire \loop_index3_fu_52_reg_n_4_[59] ;
  wire \loop_index3_fu_52_reg_n_4_[5] ;
  wire \loop_index3_fu_52_reg_n_4_[60] ;
  wire \loop_index3_fu_52_reg_n_4_[61] ;
  wire \loop_index3_fu_52_reg_n_4_[6] ;
  wire \loop_index3_fu_52_reg_n_4_[7] ;
  wire \loop_index3_fu_52_reg_n_4_[8] ;
  wire \loop_index3_fu_52_reg_n_4_[9] ;
  wire [9:0]\loop_index3_load_reg_144_reg[9]_0 ;
  wire m2_buffer_ce0;
  wire ram_reg_i_13__0_n_4;
  wire [32:0]sext_ln24_cast_reg_134;
  wire [31:0]\sext_ln24_cast_reg_134_reg[32]_0 ;
  wire [3:0]NLW_empty_fu_108_p2_carry__14_CO_UNCONNECTED;
  wire [3:1]NLW_empty_fu_108_p2_carry__14_O_UNCONNECTED;
  wire [3:1]\NLW_empty_reg_154_reg[60]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_reg_154_reg[60]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond14_fu_114_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond14_fu_114_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_exitcond14_fu_114_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond14_fu_114_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_exitcond14_fu_114_p2_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_exitcond14_fu_114_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond14_fu_114_p2_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h0A888A88)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(exitcond14_fu_114_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(gmem_RVALID),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hC0A0)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(exitcond14_fu_114_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(gmem_RVALID),
        .O(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_4));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_4),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2070207020707070)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(gmem_RVALID),
        .I3(ap_enable_reg_pp0_iter1_0),
        .I4(Q[0]),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry
       (.CI(1'b0),
        .CO({empty_fu_108_p2_carry_n_4,empty_fu_108_p2_carry_n_5,empty_fu_108_p2_carry_n_6,empty_fu_108_p2_carry_n_7}),
        .CYINIT(\loop_index3_fu_52[0]_i_1_n_4 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[4:1]),
        .S({empty_fu_108_p2_carry_i_1__0_n_4,empty_fu_108_p2_carry_i_2__0_n_4,empty_fu_108_p2_carry_i_3__0_n_4,empty_fu_108_p2_carry_i_4__0_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__0
       (.CI(empty_fu_108_p2_carry_n_4),
        .CO({empty_fu_108_p2_carry__0_n_4,empty_fu_108_p2_carry__0_n_5,empty_fu_108_p2_carry__0_n_6,empty_fu_108_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[8:5]),
        .S({empty_fu_108_p2_carry__0_i_1__0_n_4,empty_fu_108_p2_carry__0_i_2__0_n_4,empty_fu_108_p2_carry__0_i_3__0_n_4,empty_fu_108_p2_carry__0_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_1__0
       (.I0(empty_reg_154_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[8] ),
        .O(empty_fu_108_p2_carry__0_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_2__0
       (.I0(empty_reg_154_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[7] ),
        .O(empty_fu_108_p2_carry__0_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_3__0
       (.I0(empty_reg_154_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[6] ),
        .O(empty_fu_108_p2_carry__0_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__0_i_4__0
       (.I0(empty_reg_154_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[5] ),
        .O(empty_fu_108_p2_carry__0_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__1
       (.CI(empty_fu_108_p2_carry__0_n_4),
        .CO({empty_fu_108_p2_carry__1_n_4,empty_fu_108_p2_carry__1_n_5,empty_fu_108_p2_carry__1_n_6,empty_fu_108_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[12:9]),
        .S({empty_fu_108_p2_carry__1_i_1__0_n_4,empty_fu_108_p2_carry__1_i_2__0_n_4,empty_fu_108_p2_carry__1_i_3__0_n_4,empty_fu_108_p2_carry__1_i_4__0_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__10
       (.CI(empty_fu_108_p2_carry__9_n_4),
        .CO({empty_fu_108_p2_carry__10_n_4,empty_fu_108_p2_carry__10_n_5,empty_fu_108_p2_carry__10_n_6,empty_fu_108_p2_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[48:45]),
        .S({empty_fu_108_p2_carry__10_i_1__0_n_4,empty_fu_108_p2_carry__10_i_2__0_n_4,empty_fu_108_p2_carry__10_i_3__0_n_4,empty_fu_108_p2_carry__10_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_1__0
       (.I0(empty_reg_154_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[48] ),
        .O(empty_fu_108_p2_carry__10_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_2__0
       (.I0(empty_reg_154_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[47] ),
        .O(empty_fu_108_p2_carry__10_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_3__0
       (.I0(empty_reg_154_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[46] ),
        .O(empty_fu_108_p2_carry__10_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__10_i_4__0
       (.I0(empty_reg_154_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[45] ),
        .O(empty_fu_108_p2_carry__10_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__11
       (.CI(empty_fu_108_p2_carry__10_n_4),
        .CO({empty_fu_108_p2_carry__11_n_4,empty_fu_108_p2_carry__11_n_5,empty_fu_108_p2_carry__11_n_6,empty_fu_108_p2_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[52:49]),
        .S({empty_fu_108_p2_carry__11_i_1__0_n_4,empty_fu_108_p2_carry__11_i_2__0_n_4,empty_fu_108_p2_carry__11_i_3__0_n_4,empty_fu_108_p2_carry__11_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_1__0
       (.I0(empty_reg_154_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[52] ),
        .O(empty_fu_108_p2_carry__11_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_2__0
       (.I0(empty_reg_154_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[51] ),
        .O(empty_fu_108_p2_carry__11_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_3__0
       (.I0(empty_reg_154_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[50] ),
        .O(empty_fu_108_p2_carry__11_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__11_i_4__0
       (.I0(empty_reg_154_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[49] ),
        .O(empty_fu_108_p2_carry__11_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__12
       (.CI(empty_fu_108_p2_carry__11_n_4),
        .CO({empty_fu_108_p2_carry__12_n_4,empty_fu_108_p2_carry__12_n_5,empty_fu_108_p2_carry__12_n_6,empty_fu_108_p2_carry__12_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[56:53]),
        .S({empty_fu_108_p2_carry__12_i_1__0_n_4,empty_fu_108_p2_carry__12_i_2__0_n_4,empty_fu_108_p2_carry__12_i_3__0_n_4,empty_fu_108_p2_carry__12_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_1__0
       (.I0(empty_reg_154_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[56] ),
        .O(empty_fu_108_p2_carry__12_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_2__0
       (.I0(empty_reg_154_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[55] ),
        .O(empty_fu_108_p2_carry__12_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_3__0
       (.I0(empty_reg_154_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[54] ),
        .O(empty_fu_108_p2_carry__12_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__12_i_4__0
       (.I0(empty_reg_154_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[53] ),
        .O(empty_fu_108_p2_carry__12_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__13
       (.CI(empty_fu_108_p2_carry__12_n_4),
        .CO({empty_fu_108_p2_carry__13_n_4,empty_fu_108_p2_carry__13_n_5,empty_fu_108_p2_carry__13_n_6,empty_fu_108_p2_carry__13_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[60:57]),
        .S({empty_fu_108_p2_carry__13_i_1__0_n_4,empty_fu_108_p2_carry__13_i_2__0_n_4,empty_fu_108_p2_carry__13_i_3__0_n_4,empty_fu_108_p2_carry__13_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_1__0
       (.I0(empty_reg_154_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[60] ),
        .O(empty_fu_108_p2_carry__13_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_2__0
       (.I0(empty_reg_154_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[59] ),
        .O(empty_fu_108_p2_carry__13_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_3__0
       (.I0(empty_reg_154_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[58] ),
        .O(empty_fu_108_p2_carry__13_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__13_i_4__0
       (.I0(empty_reg_154_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[57] ),
        .O(empty_fu_108_p2_carry__13_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__14
       (.CI(empty_fu_108_p2_carry__13_n_4),
        .CO(NLW_empty_fu_108_p2_carry__14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_empty_fu_108_p2_carry__14_O_UNCONNECTED[3:1],empty_fu_108_p2[61]}),
        .S({1'b0,1'b0,1'b0,empty_fu_108_p2_carry__14_i_1__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__14_i_1__0
       (.I0(empty_reg_154_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[61] ),
        .O(empty_fu_108_p2_carry__14_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_1__0
       (.I0(empty_reg_154_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[12] ),
        .O(empty_fu_108_p2_carry__1_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_2__0
       (.I0(empty_reg_154_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[11] ),
        .O(empty_fu_108_p2_carry__1_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_3__0
       (.I0(empty_reg_154_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[10] ),
        .O(empty_fu_108_p2_carry__1_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__1_i_4__0
       (.I0(empty_reg_154_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[9] ),
        .O(empty_fu_108_p2_carry__1_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__2
       (.CI(empty_fu_108_p2_carry__1_n_4),
        .CO({empty_fu_108_p2_carry__2_n_4,empty_fu_108_p2_carry__2_n_5,empty_fu_108_p2_carry__2_n_6,empty_fu_108_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[16:13]),
        .S({empty_fu_108_p2_carry__2_i_1__0_n_4,empty_fu_108_p2_carry__2_i_2__0_n_4,empty_fu_108_p2_carry__2_i_3__0_n_4,empty_fu_108_p2_carry__2_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_1__0
       (.I0(empty_reg_154_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[16] ),
        .O(empty_fu_108_p2_carry__2_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_2__0
       (.I0(empty_reg_154_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[15] ),
        .O(empty_fu_108_p2_carry__2_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_3__0
       (.I0(empty_reg_154_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[14] ),
        .O(empty_fu_108_p2_carry__2_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__2_i_4__0
       (.I0(empty_reg_154_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[13] ),
        .O(empty_fu_108_p2_carry__2_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__3
       (.CI(empty_fu_108_p2_carry__2_n_4),
        .CO({empty_fu_108_p2_carry__3_n_4,empty_fu_108_p2_carry__3_n_5,empty_fu_108_p2_carry__3_n_6,empty_fu_108_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[20:17]),
        .S({empty_fu_108_p2_carry__3_i_1__0_n_4,empty_fu_108_p2_carry__3_i_2__0_n_4,empty_fu_108_p2_carry__3_i_3__0_n_4,empty_fu_108_p2_carry__3_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_1__0
       (.I0(empty_reg_154_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[20] ),
        .O(empty_fu_108_p2_carry__3_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_2__0
       (.I0(empty_reg_154_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[19] ),
        .O(empty_fu_108_p2_carry__3_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_3__0
       (.I0(empty_reg_154_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[18] ),
        .O(empty_fu_108_p2_carry__3_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__3_i_4__0
       (.I0(empty_reg_154_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[17] ),
        .O(empty_fu_108_p2_carry__3_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__4
       (.CI(empty_fu_108_p2_carry__3_n_4),
        .CO({empty_fu_108_p2_carry__4_n_4,empty_fu_108_p2_carry__4_n_5,empty_fu_108_p2_carry__4_n_6,empty_fu_108_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[24:21]),
        .S({empty_fu_108_p2_carry__4_i_1__0_n_4,empty_fu_108_p2_carry__4_i_2__0_n_4,empty_fu_108_p2_carry__4_i_3__0_n_4,empty_fu_108_p2_carry__4_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_1__0
       (.I0(empty_reg_154_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[24] ),
        .O(empty_fu_108_p2_carry__4_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_2__0
       (.I0(empty_reg_154_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[23] ),
        .O(empty_fu_108_p2_carry__4_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_3__0
       (.I0(empty_reg_154_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[22] ),
        .O(empty_fu_108_p2_carry__4_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__4_i_4__0
       (.I0(empty_reg_154_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[21] ),
        .O(empty_fu_108_p2_carry__4_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__5
       (.CI(empty_fu_108_p2_carry__4_n_4),
        .CO({empty_fu_108_p2_carry__5_n_4,empty_fu_108_p2_carry__5_n_5,empty_fu_108_p2_carry__5_n_6,empty_fu_108_p2_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[28:25]),
        .S({empty_fu_108_p2_carry__5_i_1__0_n_4,empty_fu_108_p2_carry__5_i_2__0_n_4,empty_fu_108_p2_carry__5_i_3__0_n_4,empty_fu_108_p2_carry__5_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_1__0
       (.I0(empty_reg_154_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[28] ),
        .O(empty_fu_108_p2_carry__5_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_2__0
       (.I0(empty_reg_154_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[27] ),
        .O(empty_fu_108_p2_carry__5_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_3__0
       (.I0(empty_reg_154_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[26] ),
        .O(empty_fu_108_p2_carry__5_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__5_i_4__0
       (.I0(empty_reg_154_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[25] ),
        .O(empty_fu_108_p2_carry__5_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__6
       (.CI(empty_fu_108_p2_carry__5_n_4),
        .CO({empty_fu_108_p2_carry__6_n_4,empty_fu_108_p2_carry__6_n_5,empty_fu_108_p2_carry__6_n_6,empty_fu_108_p2_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[32:29]),
        .S({empty_fu_108_p2_carry__6_i_1__0_n_4,empty_fu_108_p2_carry__6_i_2__0_n_4,empty_fu_108_p2_carry__6_i_3__0_n_4,empty_fu_108_p2_carry__6_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_1__0
       (.I0(empty_reg_154_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[32] ),
        .O(empty_fu_108_p2_carry__6_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_2__0
       (.I0(empty_reg_154_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[31] ),
        .O(empty_fu_108_p2_carry__6_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_3__0
       (.I0(empty_reg_154_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[30] ),
        .O(empty_fu_108_p2_carry__6_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__6_i_4__0
       (.I0(empty_reg_154_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[29] ),
        .O(empty_fu_108_p2_carry__6_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__7
       (.CI(empty_fu_108_p2_carry__6_n_4),
        .CO({empty_fu_108_p2_carry__7_n_4,empty_fu_108_p2_carry__7_n_5,empty_fu_108_p2_carry__7_n_6,empty_fu_108_p2_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[36:33]),
        .S({empty_fu_108_p2_carry__7_i_1__0_n_4,empty_fu_108_p2_carry__7_i_2__0_n_4,empty_fu_108_p2_carry__7_i_3__0_n_4,empty_fu_108_p2_carry__7_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_1__0
       (.I0(empty_reg_154_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[36] ),
        .O(empty_fu_108_p2_carry__7_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_2__0
       (.I0(empty_reg_154_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[35] ),
        .O(empty_fu_108_p2_carry__7_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_3__0
       (.I0(empty_reg_154_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[34] ),
        .O(empty_fu_108_p2_carry__7_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__7_i_4__0
       (.I0(empty_reg_154_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[33] ),
        .O(empty_fu_108_p2_carry__7_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__8
       (.CI(empty_fu_108_p2_carry__7_n_4),
        .CO({empty_fu_108_p2_carry__8_n_4,empty_fu_108_p2_carry__8_n_5,empty_fu_108_p2_carry__8_n_6,empty_fu_108_p2_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[40:37]),
        .S({empty_fu_108_p2_carry__8_i_1__0_n_4,empty_fu_108_p2_carry__8_i_2__0_n_4,empty_fu_108_p2_carry__8_i_3__0_n_4,empty_fu_108_p2_carry__8_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_1__0
       (.I0(empty_reg_154_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[40] ),
        .O(empty_fu_108_p2_carry__8_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_2__0
       (.I0(empty_reg_154_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[39] ),
        .O(empty_fu_108_p2_carry__8_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_3__0
       (.I0(empty_reg_154_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[38] ),
        .O(empty_fu_108_p2_carry__8_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__8_i_4__0
       (.I0(empty_reg_154_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[37] ),
        .O(empty_fu_108_p2_carry__8_i_4__0_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_108_p2_carry__9
       (.CI(empty_fu_108_p2_carry__8_n_4),
        .CO({empty_fu_108_p2_carry__9_n_4,empty_fu_108_p2_carry__9_n_5,empty_fu_108_p2_carry__9_n_6,empty_fu_108_p2_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_108_p2[44:41]),
        .S({empty_fu_108_p2_carry__9_i_1__0_n_4,empty_fu_108_p2_carry__9_i_2__0_n_4,empty_fu_108_p2_carry__9_i_3__0_n_4,empty_fu_108_p2_carry__9_i_4__0_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_1__0
       (.I0(empty_reg_154_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[44] ),
        .O(empty_fu_108_p2_carry__9_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_2__0
       (.I0(empty_reg_154_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[43] ),
        .O(empty_fu_108_p2_carry__9_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_3__0
       (.I0(empty_reg_154_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[42] ),
        .O(empty_fu_108_p2_carry__9_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry__9_i_4__0
       (.I0(empty_reg_154_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[41] ),
        .O(empty_fu_108_p2_carry__9_i_4__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_1__0
       (.I0(empty_reg_154_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[4] ),
        .O(empty_fu_108_p2_carry_i_1__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_2__0
       (.I0(empty_reg_154_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[3] ),
        .O(empty_fu_108_p2_carry_i_2__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_3__0
       (.I0(empty_reg_154_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[2] ),
        .O(empty_fu_108_p2_carry_i_3__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_108_p2_carry_i_4__0
       (.I0(empty_reg_154_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[1] ),
        .O(empty_fu_108_p2_carry_i_4__0_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[0]_i_2__0 
       (.I0(empty_reg_154_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[3] ),
        .O(\empty_reg_154[0]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[0]_i_3__0 
       (.I0(empty_reg_154_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[2] ),
        .O(\empty_reg_154[0]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[0]_i_4__0 
       (.I0(empty_reg_154_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[1] ),
        .O(\empty_reg_154[0]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \empty_reg_154[0]_i_5__0 
       (.I0(empty_reg_154_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[0] ),
        .O(\empty_reg_154[0]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_2__0 
       (.I0(empty_reg_154_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[15] ),
        .O(\empty_reg_154[12]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_3__0 
       (.I0(empty_reg_154_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[14] ),
        .O(\empty_reg_154[12]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_4__0 
       (.I0(empty_reg_154_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[13] ),
        .O(\empty_reg_154[12]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[12]_i_5__0 
       (.I0(empty_reg_154_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[12] ),
        .O(\empty_reg_154[12]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_2__0 
       (.I0(empty_reg_154_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[19] ),
        .O(\empty_reg_154[16]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_3__0 
       (.I0(empty_reg_154_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[18] ),
        .O(\empty_reg_154[16]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_4__0 
       (.I0(empty_reg_154_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[17] ),
        .O(\empty_reg_154[16]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[16]_i_5__0 
       (.I0(empty_reg_154_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[16] ),
        .O(\empty_reg_154[16]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_2__0 
       (.I0(empty_reg_154_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[23] ),
        .O(\empty_reg_154[20]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_3__0 
       (.I0(empty_reg_154_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[22] ),
        .O(\empty_reg_154[20]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_4__0 
       (.I0(empty_reg_154_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[21] ),
        .O(\empty_reg_154[20]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[20]_i_5__0 
       (.I0(empty_reg_154_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[20] ),
        .O(\empty_reg_154[20]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_2__0 
       (.I0(empty_reg_154_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[27] ),
        .O(\empty_reg_154[24]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_3__0 
       (.I0(empty_reg_154_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[26] ),
        .O(\empty_reg_154[24]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_4__0 
       (.I0(empty_reg_154_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[25] ),
        .O(\empty_reg_154[24]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[24]_i_5__0 
       (.I0(empty_reg_154_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[24] ),
        .O(\empty_reg_154[24]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_2__0 
       (.I0(empty_reg_154_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[31] ),
        .O(\empty_reg_154[28]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_3__0 
       (.I0(empty_reg_154_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[30] ),
        .O(\empty_reg_154[28]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_4__0 
       (.I0(empty_reg_154_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[29] ),
        .O(\empty_reg_154[28]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[28]_i_5__0 
       (.I0(empty_reg_154_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[28] ),
        .O(\empty_reg_154[28]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_2__0 
       (.I0(empty_reg_154_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[35] ),
        .O(\empty_reg_154[32]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_3__0 
       (.I0(empty_reg_154_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[34] ),
        .O(\empty_reg_154[32]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_4__0 
       (.I0(empty_reg_154_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[33] ),
        .O(\empty_reg_154[32]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[32]_i_5__0 
       (.I0(empty_reg_154_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[32] ),
        .O(\empty_reg_154[32]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_2__0 
       (.I0(empty_reg_154_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[39] ),
        .O(\empty_reg_154[36]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_3__0 
       (.I0(empty_reg_154_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[38] ),
        .O(\empty_reg_154[36]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_4__0 
       (.I0(empty_reg_154_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[37] ),
        .O(\empty_reg_154[36]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[36]_i_5__0 
       (.I0(empty_reg_154_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[36] ),
        .O(\empty_reg_154[36]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_2__0 
       (.I0(empty_reg_154_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[43] ),
        .O(\empty_reg_154[40]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_3__0 
       (.I0(empty_reg_154_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[42] ),
        .O(\empty_reg_154[40]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_4__0 
       (.I0(empty_reg_154_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[41] ),
        .O(\empty_reg_154[40]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[40]_i_5__0 
       (.I0(empty_reg_154_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[40] ),
        .O(\empty_reg_154[40]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_2__0 
       (.I0(empty_reg_154_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[47] ),
        .O(\empty_reg_154[44]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_3__0 
       (.I0(empty_reg_154_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[46] ),
        .O(\empty_reg_154[44]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_4__0 
       (.I0(empty_reg_154_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[45] ),
        .O(\empty_reg_154[44]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[44]_i_5__0 
       (.I0(empty_reg_154_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[44] ),
        .O(\empty_reg_154[44]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_2__0 
       (.I0(empty_reg_154_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[51] ),
        .O(\empty_reg_154[48]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_3__0 
       (.I0(empty_reg_154_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[50] ),
        .O(\empty_reg_154[48]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_4__0 
       (.I0(empty_reg_154_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[49] ),
        .O(\empty_reg_154[48]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[48]_i_5__0 
       (.I0(empty_reg_154_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[48] ),
        .O(\empty_reg_154[48]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_2__0 
       (.I0(empty_reg_154_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[7] ),
        .O(\empty_reg_154[4]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_3__0 
       (.I0(empty_reg_154_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[6] ),
        .O(\empty_reg_154[4]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_4__0 
       (.I0(empty_reg_154_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[5] ),
        .O(\empty_reg_154[4]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[4]_i_5__0 
       (.I0(empty_reg_154_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[4] ),
        .O(\empty_reg_154[4]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_2__0 
       (.I0(empty_reg_154_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[55] ),
        .O(\empty_reg_154[52]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_3__0 
       (.I0(empty_reg_154_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[54] ),
        .O(\empty_reg_154[52]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_4__0 
       (.I0(empty_reg_154_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[53] ),
        .O(\empty_reg_154[52]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[52]_i_5__0 
       (.I0(empty_reg_154_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[52] ),
        .O(\empty_reg_154[52]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_2__0 
       (.I0(empty_reg_154_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[59] ),
        .O(\empty_reg_154[56]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_3__0 
       (.I0(empty_reg_154_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[58] ),
        .O(\empty_reg_154[56]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_4__0 
       (.I0(empty_reg_154_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[57] ),
        .O(\empty_reg_154[56]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[56]_i_5__0 
       (.I0(empty_reg_154_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[56] ),
        .O(\empty_reg_154[56]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[60]_i_2__0 
       (.I0(empty_reg_154_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[61] ),
        .O(\empty_reg_154[60]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[60]_i_3__0 
       (.I0(empty_reg_154_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[60] ),
        .O(\empty_reg_154[60]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_2__0 
       (.I0(empty_reg_154_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[11] ),
        .O(\empty_reg_154[8]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_3__0 
       (.I0(empty_reg_154_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[10] ),
        .O(\empty_reg_154[8]_i_3__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_4__0 
       (.I0(empty_reg_154_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[9] ),
        .O(\empty_reg_154[8]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_154[8]_i_5__0 
       (.I0(empty_reg_154_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[8] ),
        .O(\empty_reg_154[8]_i_5__0_n_4 ));
  FDRE \empty_reg_154_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\empty_reg_154_reg[0]_i_1__0_n_4 ,\empty_reg_154_reg[0]_i_1__0_n_5 ,\empty_reg_154_reg[0]_i_1__0_n_6 ,\empty_reg_154_reg[0]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\empty_reg_154_reg[0]_i_1__0_n_8 ,\empty_reg_154_reg[0]_i_1__0_n_9 ,\empty_reg_154_reg[0]_i_1__0_n_10 ,\empty_reg_154_reg[0]_i_1__0_n_11 }),
        .S({\empty_reg_154[0]_i_2__0_n_4 ,\empty_reg_154[0]_i_3__0_n_4 ,\empty_reg_154[0]_i_4__0_n_4 ,\empty_reg_154[0]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[10]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[11]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[12]_i_1__0 
       (.CI(\empty_reg_154_reg[8]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[12]_i_1__0_n_4 ,\empty_reg_154_reg[12]_i_1__0_n_5 ,\empty_reg_154_reg[12]_i_1__0_n_6 ,\empty_reg_154_reg[12]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[12]_i_1__0_n_8 ,\empty_reg_154_reg[12]_i_1__0_n_9 ,\empty_reg_154_reg[12]_i_1__0_n_10 ,\empty_reg_154_reg[12]_i_1__0_n_11 }),
        .S({\empty_reg_154[12]_i_2__0_n_4 ,\empty_reg_154[12]_i_3__0_n_4 ,\empty_reg_154[12]_i_4__0_n_4 ,\empty_reg_154[12]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[13]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[14]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[12]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[15]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[16]_i_1__0 
       (.CI(\empty_reg_154_reg[12]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[16]_i_1__0_n_4 ,\empty_reg_154_reg[16]_i_1__0_n_5 ,\empty_reg_154_reg[16]_i_1__0_n_6 ,\empty_reg_154_reg[16]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[16]_i_1__0_n_8 ,\empty_reg_154_reg[16]_i_1__0_n_9 ,\empty_reg_154_reg[16]_i_1__0_n_10 ,\empty_reg_154_reg[16]_i_1__0_n_11 }),
        .S({\empty_reg_154[16]_i_2__0_n_4 ,\empty_reg_154[16]_i_3__0_n_4 ,\empty_reg_154[16]_i_4__0_n_4 ,\empty_reg_154[16]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[17]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[18]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[16]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[19]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[1]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[20]_i_1__0 
       (.CI(\empty_reg_154_reg[16]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[20]_i_1__0_n_4 ,\empty_reg_154_reg[20]_i_1__0_n_5 ,\empty_reg_154_reg[20]_i_1__0_n_6 ,\empty_reg_154_reg[20]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[20]_i_1__0_n_8 ,\empty_reg_154_reg[20]_i_1__0_n_9 ,\empty_reg_154_reg[20]_i_1__0_n_10 ,\empty_reg_154_reg[20]_i_1__0_n_11 }),
        .S({\empty_reg_154[20]_i_2__0_n_4 ,\empty_reg_154[20]_i_3__0_n_4 ,\empty_reg_154[20]_i_4__0_n_4 ,\empty_reg_154[20]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[21]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[22]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[20]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[23]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[24]_i_1__0 
       (.CI(\empty_reg_154_reg[20]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[24]_i_1__0_n_4 ,\empty_reg_154_reg[24]_i_1__0_n_5 ,\empty_reg_154_reg[24]_i_1__0_n_6 ,\empty_reg_154_reg[24]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[24]_i_1__0_n_8 ,\empty_reg_154_reg[24]_i_1__0_n_9 ,\empty_reg_154_reg[24]_i_1__0_n_10 ,\empty_reg_154_reg[24]_i_1__0_n_11 }),
        .S({\empty_reg_154[24]_i_2__0_n_4 ,\empty_reg_154[24]_i_3__0_n_4 ,\empty_reg_154[24]_i_4__0_n_4 ,\empty_reg_154[24]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[25]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[26]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[24]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[27]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[28]_i_1__0 
       (.CI(\empty_reg_154_reg[24]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[28]_i_1__0_n_4 ,\empty_reg_154_reg[28]_i_1__0_n_5 ,\empty_reg_154_reg[28]_i_1__0_n_6 ,\empty_reg_154_reg[28]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[28]_i_1__0_n_8 ,\empty_reg_154_reg[28]_i_1__0_n_9 ,\empty_reg_154_reg[28]_i_1__0_n_10 ,\empty_reg_154_reg[28]_i_1__0_n_11 }),
        .S({\empty_reg_154[28]_i_2__0_n_4 ,\empty_reg_154[28]_i_3__0_n_4 ,\empty_reg_154[28]_i_4__0_n_4 ,\empty_reg_154[28]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[29]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[2]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[30]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[28]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[31]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[32]_i_1__0 
       (.CI(\empty_reg_154_reg[28]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[32]_i_1__0_n_4 ,\empty_reg_154_reg[32]_i_1__0_n_5 ,\empty_reg_154_reg[32]_i_1__0_n_6 ,\empty_reg_154_reg[32]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[32]_i_1__0_n_8 ,\empty_reg_154_reg[32]_i_1__0_n_9 ,\empty_reg_154_reg[32]_i_1__0_n_10 ,\empty_reg_154_reg[32]_i_1__0_n_11 }),
        .S({\empty_reg_154[32]_i_2__0_n_4 ,\empty_reg_154[32]_i_3__0_n_4 ,\empty_reg_154[32]_i_4__0_n_4 ,\empty_reg_154[32]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[33]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[34]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[32]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[35]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[36]_i_1__0 
       (.CI(\empty_reg_154_reg[32]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[36]_i_1__0_n_4 ,\empty_reg_154_reg[36]_i_1__0_n_5 ,\empty_reg_154_reg[36]_i_1__0_n_6 ,\empty_reg_154_reg[36]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[36]_i_1__0_n_8 ,\empty_reg_154_reg[36]_i_1__0_n_9 ,\empty_reg_154_reg[36]_i_1__0_n_10 ,\empty_reg_154_reg[36]_i_1__0_n_11 }),
        .S({\empty_reg_154[36]_i_2__0_n_4 ,\empty_reg_154[36]_i_3__0_n_4 ,\empty_reg_154[36]_i_4__0_n_4 ,\empty_reg_154[36]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[37]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[38]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[36]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[39]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[0]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[3]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[40]_i_1__0 
       (.CI(\empty_reg_154_reg[36]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[40]_i_1__0_n_4 ,\empty_reg_154_reg[40]_i_1__0_n_5 ,\empty_reg_154_reg[40]_i_1__0_n_6 ,\empty_reg_154_reg[40]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[40]_i_1__0_n_8 ,\empty_reg_154_reg[40]_i_1__0_n_9 ,\empty_reg_154_reg[40]_i_1__0_n_10 ,\empty_reg_154_reg[40]_i_1__0_n_11 }),
        .S({\empty_reg_154[40]_i_2__0_n_4 ,\empty_reg_154[40]_i_3__0_n_4 ,\empty_reg_154[40]_i_4__0_n_4 ,\empty_reg_154[40]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[41]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[42]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[40]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[43]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[44]_i_1__0 
       (.CI(\empty_reg_154_reg[40]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[44]_i_1__0_n_4 ,\empty_reg_154_reg[44]_i_1__0_n_5 ,\empty_reg_154_reg[44]_i_1__0_n_6 ,\empty_reg_154_reg[44]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[44]_i_1__0_n_8 ,\empty_reg_154_reg[44]_i_1__0_n_9 ,\empty_reg_154_reg[44]_i_1__0_n_10 ,\empty_reg_154_reg[44]_i_1__0_n_11 }),
        .S({\empty_reg_154[44]_i_2__0_n_4 ,\empty_reg_154[44]_i_3__0_n_4 ,\empty_reg_154[44]_i_4__0_n_4 ,\empty_reg_154[44]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[45]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[46]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[44]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[47]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[48]_i_1__0 
       (.CI(\empty_reg_154_reg[44]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[48]_i_1__0_n_4 ,\empty_reg_154_reg[48]_i_1__0_n_5 ,\empty_reg_154_reg[48]_i_1__0_n_6 ,\empty_reg_154_reg[48]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[48]_i_1__0_n_8 ,\empty_reg_154_reg[48]_i_1__0_n_9 ,\empty_reg_154_reg[48]_i_1__0_n_10 ,\empty_reg_154_reg[48]_i_1__0_n_11 }),
        .S({\empty_reg_154[48]_i_2__0_n_4 ,\empty_reg_154[48]_i_3__0_n_4 ,\empty_reg_154[48]_i_4__0_n_4 ,\empty_reg_154[48]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[49]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[4]_i_1__0 
       (.CI(\empty_reg_154_reg[0]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[4]_i_1__0_n_4 ,\empty_reg_154_reg[4]_i_1__0_n_5 ,\empty_reg_154_reg[4]_i_1__0_n_6 ,\empty_reg_154_reg[4]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[4]_i_1__0_n_8 ,\empty_reg_154_reg[4]_i_1__0_n_9 ,\empty_reg_154_reg[4]_i_1__0_n_10 ,\empty_reg_154_reg[4]_i_1__0_n_11 }),
        .S({\empty_reg_154[4]_i_2__0_n_4 ,\empty_reg_154[4]_i_3__0_n_4 ,\empty_reg_154[4]_i_4__0_n_4 ,\empty_reg_154[4]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[50]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[48]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[51]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[52]_i_1__0 
       (.CI(\empty_reg_154_reg[48]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[52]_i_1__0_n_4 ,\empty_reg_154_reg[52]_i_1__0_n_5 ,\empty_reg_154_reg[52]_i_1__0_n_6 ,\empty_reg_154_reg[52]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[52]_i_1__0_n_8 ,\empty_reg_154_reg[52]_i_1__0_n_9 ,\empty_reg_154_reg[52]_i_1__0_n_10 ,\empty_reg_154_reg[52]_i_1__0_n_11 }),
        .S({\empty_reg_154[52]_i_2__0_n_4 ,\empty_reg_154[52]_i_3__0_n_4 ,\empty_reg_154[52]_i_4__0_n_4 ,\empty_reg_154[52]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[53]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[54]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[52]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[55]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[56]_i_1__0 
       (.CI(\empty_reg_154_reg[52]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[56]_i_1__0_n_4 ,\empty_reg_154_reg[56]_i_1__0_n_5 ,\empty_reg_154_reg[56]_i_1__0_n_6 ,\empty_reg_154_reg[56]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[56]_i_1__0_n_8 ,\empty_reg_154_reg[56]_i_1__0_n_9 ,\empty_reg_154_reg[56]_i_1__0_n_10 ,\empty_reg_154_reg[56]_i_1__0_n_11 }),
        .S({\empty_reg_154[56]_i_2__0_n_4 ,\empty_reg_154[56]_i_3__0_n_4 ,\empty_reg_154[56]_i_4__0_n_4 ,\empty_reg_154[56]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[57]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[58]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[56]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[59]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[5]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[60]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[60]_i_1__0 
       (.CI(\empty_reg_154_reg[56]_i_1__0_n_4 ),
        .CO({\NLW_empty_reg_154_reg[60]_i_1__0_CO_UNCONNECTED [3:1],\empty_reg_154_reg[60]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_empty_reg_154_reg[60]_i_1__0_O_UNCONNECTED [3:2],\empty_reg_154_reg[60]_i_1__0_n_10 ,\empty_reg_154_reg[60]_i_1__0_n_11 }),
        .S({1'b0,1'b0,\empty_reg_154[60]_i_2__0_n_4 ,\empty_reg_154[60]_i_3__0_n_4 }));
  FDRE \empty_reg_154_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[60]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[61]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1__0_n_9 ),
        .Q(empty_reg_154_reg[6]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[4]_i_1__0_n_8 ),
        .Q(empty_reg_154_reg[7]),
        .R(1'b0));
  FDRE \empty_reg_154_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1__0_n_11 ),
        .Q(empty_reg_154_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_154_reg[8]_i_1__0 
       (.CI(\empty_reg_154_reg[4]_i_1__0_n_4 ),
        .CO({\empty_reg_154_reg[8]_i_1__0_n_4 ,\empty_reg_154_reg[8]_i_1__0_n_5 ,\empty_reg_154_reg[8]_i_1__0_n_6 ,\empty_reg_154_reg[8]_i_1__0_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_154_reg[8]_i_1__0_n_8 ,\empty_reg_154_reg[8]_i_1__0_n_9 ,\empty_reg_154_reg[8]_i_1__0_n_10 ,\empty_reg_154_reg[8]_i_1__0_n_11 }),
        .S({\empty_reg_154[8]_i_2__0_n_4 ,\empty_reg_154[8]_i_3__0_n_4 ,\empty_reg_154[8]_i_4__0_n_4 ,\empty_reg_154[8]_i_5__0_n_4 }));
  FDRE \empty_reg_154_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_154_reg[8]_i_1__0_n_10 ),
        .Q(empty_reg_154_reg[9]),
        .R(1'b0));
  CARRY4 exitcond14_fu_114_p2_carry
       (.CI(1'b0),
        .CO({exitcond14_fu_114_p2_carry_n_4,exitcond14_fu_114_p2_carry_n_5,exitcond14_fu_114_p2_carry_n_6,exitcond14_fu_114_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond14_fu_114_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond14_fu_114_p2_carry_i_1_n_4,exitcond14_fu_114_p2_carry_i_2_n_4,exitcond14_fu_114_p2_carry_i_3_n_4,exitcond14_fu_114_p2_carry_i_4_n_4}));
  CARRY4 exitcond14_fu_114_p2_carry__0
       (.CI(exitcond14_fu_114_p2_carry_n_4),
        .CO({exitcond14_fu_114_p2_carry__0_n_4,exitcond14_fu_114_p2_carry__0_n_5,exitcond14_fu_114_p2_carry__0_n_6,exitcond14_fu_114_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond14_fu_114_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond14_fu_114_p2_carry__0_i_1_n_4,exitcond14_fu_114_p2_carry__0_i_2_n_4,exitcond14_fu_114_p2_carry__0_i_3_n_4,exitcond14_fu_114_p2_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry__0_i_1
       (.I0(empty_fu_108_p2[21]),
        .I1(sext_ln24_cast_reg_134[21]),
        .I2(empty_fu_108_p2[22]),
        .I3(sext_ln24_cast_reg_134[22]),
        .I4(sext_ln24_cast_reg_134[23]),
        .I5(empty_fu_108_p2[23]),
        .O(exitcond14_fu_114_p2_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry__0_i_2
       (.I0(empty_fu_108_p2[20]),
        .I1(sext_ln24_cast_reg_134[20]),
        .I2(empty_fu_108_p2[18]),
        .I3(sext_ln24_cast_reg_134[18]),
        .I4(sext_ln24_cast_reg_134[19]),
        .I5(empty_fu_108_p2[19]),
        .O(exitcond14_fu_114_p2_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry__0_i_3
       (.I0(empty_fu_108_p2[17]),
        .I1(sext_ln24_cast_reg_134[17]),
        .I2(empty_fu_108_p2[15]),
        .I3(sext_ln24_cast_reg_134[15]),
        .I4(sext_ln24_cast_reg_134[16]),
        .I5(empty_fu_108_p2[16]),
        .O(exitcond14_fu_114_p2_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry__0_i_4
       (.I0(empty_fu_108_p2[12]),
        .I1(sext_ln24_cast_reg_134[12]),
        .I2(empty_fu_108_p2[13]),
        .I3(sext_ln24_cast_reg_134[13]),
        .I4(sext_ln24_cast_reg_134[14]),
        .I5(empty_fu_108_p2[14]),
        .O(exitcond14_fu_114_p2_carry__0_i_4_n_4));
  CARRY4 exitcond14_fu_114_p2_carry__1
       (.CI(exitcond14_fu_114_p2_carry__0_n_4),
        .CO({exitcond14_fu_114_p2_carry__1_n_4,exitcond14_fu_114_p2_carry__1_n_5,exitcond14_fu_114_p2_carry__1_n_6,exitcond14_fu_114_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond14_fu_114_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({exitcond14_fu_114_p2_carry__1_i_1_n_4,exitcond14_fu_114_p2_carry__1_i_2_n_4,exitcond14_fu_114_p2_carry__1_i_3_n_4,exitcond14_fu_114_p2_carry__1_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__1_i_1
       (.I0(empty_fu_108_p2[34]),
        .I1(empty_fu_108_p2[35]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[33]),
        .O(exitcond14_fu_114_p2_carry__1_i_1_n_4));
  LUT5 #(
    .INIT(32'h81000081)) 
    exitcond14_fu_114_p2_carry__1_i_2
       (.I0(empty_fu_108_p2[31]),
        .I1(sext_ln24_cast_reg_134[32]),
        .I2(empty_fu_108_p2[32]),
        .I3(sext_ln24_cast_reg_134[30]),
        .I4(empty_fu_108_p2[30]),
        .O(exitcond14_fu_114_p2_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry__1_i_3
       (.I0(empty_fu_108_p2[27]),
        .I1(sext_ln24_cast_reg_134[27]),
        .I2(empty_fu_108_p2[28]),
        .I3(sext_ln24_cast_reg_134[28]),
        .I4(sext_ln24_cast_reg_134[29]),
        .I5(empty_fu_108_p2[29]),
        .O(exitcond14_fu_114_p2_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry__1_i_4
       (.I0(empty_fu_108_p2[24]),
        .I1(sext_ln24_cast_reg_134[24]),
        .I2(empty_fu_108_p2[25]),
        .I3(sext_ln24_cast_reg_134[25]),
        .I4(sext_ln24_cast_reg_134[26]),
        .I5(empty_fu_108_p2[26]),
        .O(exitcond14_fu_114_p2_carry__1_i_4_n_4));
  CARRY4 exitcond14_fu_114_p2_carry__2
       (.CI(exitcond14_fu_114_p2_carry__1_n_4),
        .CO({exitcond14_fu_114_p2_carry__2_n_4,exitcond14_fu_114_p2_carry__2_n_5,exitcond14_fu_114_p2_carry__2_n_6,exitcond14_fu_114_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond14_fu_114_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({exitcond14_fu_114_p2_carry__2_i_1_n_4,exitcond14_fu_114_p2_carry__2_i_2_n_4,exitcond14_fu_114_p2_carry__2_i_3_n_4,exitcond14_fu_114_p2_carry__2_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__2_i_1
       (.I0(empty_fu_108_p2[46]),
        .I1(empty_fu_108_p2[47]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[45]),
        .O(exitcond14_fu_114_p2_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__2_i_2
       (.I0(empty_fu_108_p2[43]),
        .I1(empty_fu_108_p2[44]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[42]),
        .O(exitcond14_fu_114_p2_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__2_i_3
       (.I0(empty_fu_108_p2[40]),
        .I1(empty_fu_108_p2[41]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[39]),
        .O(exitcond14_fu_114_p2_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__2_i_4
       (.I0(empty_fu_108_p2[37]),
        .I1(empty_fu_108_p2[38]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[36]),
        .O(exitcond14_fu_114_p2_carry__2_i_4_n_4));
  CARRY4 exitcond14_fu_114_p2_carry__3
       (.CI(exitcond14_fu_114_p2_carry__2_n_4),
        .CO({exitcond14_fu_114_p2_carry__3_n_4,exitcond14_fu_114_p2_carry__3_n_5,exitcond14_fu_114_p2_carry__3_n_6,exitcond14_fu_114_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond14_fu_114_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({exitcond14_fu_114_p2_carry__3_i_1_n_4,exitcond14_fu_114_p2_carry__3_i_2_n_4,exitcond14_fu_114_p2_carry__3_i_3_n_4,exitcond14_fu_114_p2_carry__3_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__3_i_1
       (.I0(empty_fu_108_p2[58]),
        .I1(empty_fu_108_p2[59]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[57]),
        .O(exitcond14_fu_114_p2_carry__3_i_1_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__3_i_2
       (.I0(empty_fu_108_p2[55]),
        .I1(empty_fu_108_p2[56]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[54]),
        .O(exitcond14_fu_114_p2_carry__3_i_2_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__3_i_3
       (.I0(empty_fu_108_p2[52]),
        .I1(empty_fu_108_p2[53]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[51]),
        .O(exitcond14_fu_114_p2_carry__3_i_3_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond14_fu_114_p2_carry__3_i_4
       (.I0(empty_fu_108_p2[49]),
        .I1(empty_fu_108_p2[50]),
        .I2(sext_ln24_cast_reg_134[32]),
        .I3(empty_fu_108_p2[48]),
        .O(exitcond14_fu_114_p2_carry__3_i_4_n_4));
  CARRY4 exitcond14_fu_114_p2_carry__4
       (.CI(exitcond14_fu_114_p2_carry__3_n_4),
        .CO({NLW_exitcond14_fu_114_p2_carry__4_CO_UNCONNECTED[3:1],exitcond14_fu_114_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond14_fu_114_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,exitcond14_fu_114_p2_carry__4_i_1_n_4}));
  LUT3 #(
    .INIT(8'h81)) 
    exitcond14_fu_114_p2_carry__4_i_1
       (.I0(empty_fu_108_p2[61]),
        .I1(sext_ln24_cast_reg_134[32]),
        .I2(empty_fu_108_p2[60]),
        .O(exitcond14_fu_114_p2_carry__4_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry_i_1
       (.I0(empty_fu_108_p2[9]),
        .I1(sext_ln24_cast_reg_134[9]),
        .I2(empty_fu_108_p2[10]),
        .I3(sext_ln24_cast_reg_134[10]),
        .I4(sext_ln24_cast_reg_134[11]),
        .I5(empty_fu_108_p2[11]),
        .O(exitcond14_fu_114_p2_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry_i_2
       (.I0(empty_fu_108_p2[7]),
        .I1(sext_ln24_cast_reg_134[7]),
        .I2(empty_fu_108_p2[6]),
        .I3(sext_ln24_cast_reg_134[6]),
        .I4(sext_ln24_cast_reg_134[8]),
        .I5(empty_fu_108_p2[8]),
        .O(exitcond14_fu_114_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry_i_3
       (.I0(empty_fu_108_p2[4]),
        .I1(sext_ln24_cast_reg_134[4]),
        .I2(empty_fu_108_p2[3]),
        .I3(sext_ln24_cast_reg_134[3]),
        .I4(sext_ln24_cast_reg_134[5]),
        .I5(empty_fu_108_p2[5]),
        .O(exitcond14_fu_114_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond14_fu_114_p2_carry_i_4
       (.I0(empty_fu_108_p2[1]),
        .I1(sext_ln24_cast_reg_134[1]),
        .I2(empty_fu_108_p2[2]),
        .I3(sext_ln24_cast_reg_134[2]),
        .I4(exitcond14_fu_114_p2_carry_i_5_n_4),
        .I5(sext_ln24_cast_reg_134[0]),
        .O(exitcond14_fu_114_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h04F7)) 
    exitcond14_fu_114_p2_carry_i_5
       (.I0(empty_reg_154_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[0] ),
        .O(exitcond14_fu_114_p2_carry_i_5_n_4));
  FDRE \exitcond14_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(exitcond14_fu_114_p2),
        .Q(exitcond14_reg_159),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q({Q[5:3],Q[1]}),
        .SR(loop_index3_fu_52),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[24]_0 (ram_reg_i_13__0_n_4),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_RVALID(gmem_RVALID),
        .grp_matprod_Pipeline_2_fu_162_ap_start_reg(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .icmp_ln24_fu_234_p2(icmp_ln24_fu_234_p2),
        .\loop_index3_fu_52_reg[0] (ap_enable_reg_pp0_iter1));
  FDRE \gmem_addr_read_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [0]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [10]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [11]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [12]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [13]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [14]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [15]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [16]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [17]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [18]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [19]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [1]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [20]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [21]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [22]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [23]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [24]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [25]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [26]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [27]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [28]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [29]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [2]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [30]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [31]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [3]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [4]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [5]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [6]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [7]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [8]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem_addr_read_reg_149_reg[31]_1 [9]),
        .Q(\gmem_addr_read_reg_149_reg[31]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    grp_matprod_Pipeline_2_fu_162_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond14_fu_114_p2),
        .I4(grp_matprod_Pipeline_2_fu_162_ap_start_reg),
        .O(\ap_CS_fsm_reg[21] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loop_index3_fu_52[0]_i_1 
       (.I0(\loop_index3_fu_52_reg_n_4_[0] ),
        .I1(exitcond14_reg_159),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(empty_reg_154_reg[0]),
        .O(\loop_index3_fu_52[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[10]_i_1 
       (.I0(empty_reg_154_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[10] ),
        .O(\loop_index3_fu_52[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[11]_i_1 
       (.I0(empty_reg_154_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[11] ),
        .O(\loop_index3_fu_52[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[12]_i_1 
       (.I0(empty_reg_154_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[12] ),
        .O(\loop_index3_fu_52[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[13]_i_1 
       (.I0(empty_reg_154_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[13] ),
        .O(\loop_index3_fu_52[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[14]_i_1 
       (.I0(empty_reg_154_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[14] ),
        .O(\loop_index3_fu_52[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[15]_i_1 
       (.I0(empty_reg_154_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[15] ),
        .O(\loop_index3_fu_52[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[16]_i_1 
       (.I0(empty_reg_154_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[16] ),
        .O(\loop_index3_fu_52[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[17]_i_1 
       (.I0(empty_reg_154_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[17] ),
        .O(\loop_index3_fu_52[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[18]_i_1 
       (.I0(empty_reg_154_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[18] ),
        .O(\loop_index3_fu_52[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[19]_i_1 
       (.I0(empty_reg_154_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[19] ),
        .O(\loop_index3_fu_52[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[1]_i_1 
       (.I0(empty_reg_154_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[1] ),
        .O(\loop_index3_fu_52[1]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[20]_i_1 
       (.I0(empty_reg_154_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[20] ),
        .O(\loop_index3_fu_52[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[21]_i_1 
       (.I0(empty_reg_154_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[21] ),
        .O(\loop_index3_fu_52[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[22]_i_1 
       (.I0(empty_reg_154_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[22] ),
        .O(\loop_index3_fu_52[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[23]_i_1 
       (.I0(empty_reg_154_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[23] ),
        .O(\loop_index3_fu_52[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[24]_i_1 
       (.I0(empty_reg_154_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[24] ),
        .O(\loop_index3_fu_52[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[25]_i_1 
       (.I0(empty_reg_154_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[25] ),
        .O(\loop_index3_fu_52[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[26]_i_1 
       (.I0(empty_reg_154_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[26] ),
        .O(\loop_index3_fu_52[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[27]_i_1 
       (.I0(empty_reg_154_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[27] ),
        .O(\loop_index3_fu_52[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[28]_i_1 
       (.I0(empty_reg_154_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[28] ),
        .O(\loop_index3_fu_52[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[29]_i_1 
       (.I0(empty_reg_154_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[29] ),
        .O(\loop_index3_fu_52[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[2]_i_1 
       (.I0(empty_reg_154_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[2] ),
        .O(\loop_index3_fu_52[2]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[30]_i_1 
       (.I0(empty_reg_154_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[30] ),
        .O(\loop_index3_fu_52[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[31]_i_1 
       (.I0(empty_reg_154_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[31] ),
        .O(\loop_index3_fu_52[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[32]_i_1 
       (.I0(empty_reg_154_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[32] ),
        .O(\loop_index3_fu_52[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[33]_i_1 
       (.I0(empty_reg_154_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[33] ),
        .O(\loop_index3_fu_52[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[34]_i_1 
       (.I0(empty_reg_154_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[34] ),
        .O(\loop_index3_fu_52[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[35]_i_1 
       (.I0(empty_reg_154_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[35] ),
        .O(\loop_index3_fu_52[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[36]_i_1 
       (.I0(empty_reg_154_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[36] ),
        .O(\loop_index3_fu_52[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[37]_i_1 
       (.I0(empty_reg_154_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[37] ),
        .O(\loop_index3_fu_52[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[38]_i_1 
       (.I0(empty_reg_154_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[38] ),
        .O(\loop_index3_fu_52[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[39]_i_1 
       (.I0(empty_reg_154_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[39] ),
        .O(\loop_index3_fu_52[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[3]_i_1 
       (.I0(empty_reg_154_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[3] ),
        .O(\loop_index3_fu_52[3]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[40]_i_1 
       (.I0(empty_reg_154_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[40] ),
        .O(\loop_index3_fu_52[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[41]_i_1 
       (.I0(empty_reg_154_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[41] ),
        .O(\loop_index3_fu_52[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[42]_i_1 
       (.I0(empty_reg_154_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[42] ),
        .O(\loop_index3_fu_52[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[43]_i_1 
       (.I0(empty_reg_154_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[43] ),
        .O(\loop_index3_fu_52[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[44]_i_1 
       (.I0(empty_reg_154_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[44] ),
        .O(\loop_index3_fu_52[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[45]_i_1 
       (.I0(empty_reg_154_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[45] ),
        .O(\loop_index3_fu_52[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[46]_i_1 
       (.I0(empty_reg_154_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[46] ),
        .O(\loop_index3_fu_52[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[47]_i_1 
       (.I0(empty_reg_154_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[47] ),
        .O(\loop_index3_fu_52[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[48]_i_1 
       (.I0(empty_reg_154_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[48] ),
        .O(\loop_index3_fu_52[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[49]_i_1 
       (.I0(empty_reg_154_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[49] ),
        .O(\loop_index3_fu_52[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[4]_i_1 
       (.I0(empty_reg_154_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[4] ),
        .O(\loop_index3_fu_52[4]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[50]_i_1 
       (.I0(empty_reg_154_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[50] ),
        .O(\loop_index3_fu_52[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[51]_i_1 
       (.I0(empty_reg_154_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[51] ),
        .O(\loop_index3_fu_52[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[52]_i_1 
       (.I0(empty_reg_154_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[52] ),
        .O(\loop_index3_fu_52[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[53]_i_1 
       (.I0(empty_reg_154_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[53] ),
        .O(\loop_index3_fu_52[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[54]_i_1 
       (.I0(empty_reg_154_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[54] ),
        .O(\loop_index3_fu_52[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[55]_i_1 
       (.I0(empty_reg_154_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[55] ),
        .O(\loop_index3_fu_52[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[56]_i_1 
       (.I0(empty_reg_154_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[56] ),
        .O(\loop_index3_fu_52[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[57]_i_1 
       (.I0(empty_reg_154_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[57] ),
        .O(\loop_index3_fu_52[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[58]_i_1 
       (.I0(empty_reg_154_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[58] ),
        .O(\loop_index3_fu_52[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[59]_i_1 
       (.I0(empty_reg_154_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[59] ),
        .O(\loop_index3_fu_52[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[5]_i_1 
       (.I0(empty_reg_154_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[5] ),
        .O(\loop_index3_fu_52[5]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[60]_i_1 
       (.I0(empty_reg_154_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[60] ),
        .O(\loop_index3_fu_52[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[61]_i_2 
       (.I0(empty_reg_154_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[61] ),
        .O(\loop_index3_fu_52[61]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[6]_i_1 
       (.I0(empty_reg_154_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[6] ),
        .O(\loop_index3_fu_52[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[7]_i_1 
       (.I0(empty_reg_154_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[7] ),
        .O(\loop_index3_fu_52[7]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[8]_i_1 
       (.I0(empty_reg_154_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[8] ),
        .O(\loop_index3_fu_52[8]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index3_fu_52[9]_i_1 
       (.I0(empty_reg_154_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond14_reg_159),
        .I3(\loop_index3_fu_52_reg_n_4_[9] ),
        .O(\loop_index3_fu_52[9]_i_1_n_4 ));
  FDRE \loop_index3_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[0]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[0] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[10]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[10] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[11]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[11] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[12]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[12] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[13]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[13] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[14]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[14] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[15]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[15] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[16]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[16] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[17]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[17] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[18]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[18] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[19]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[19] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[1]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[1] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[20]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[20] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[21]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[21] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[22]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[22] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[23]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[23] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[24]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[24] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[25]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[25] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[26]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[26] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[27]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[27] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[28]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[28] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[29]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[29] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[2]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[2] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[30]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[30] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[31]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[31] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[32]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[32] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[33]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[33] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[34]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[34] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[35]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[35] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[36]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[36] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[37]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[37] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[38]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[38] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[39]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[39] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[3]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[3] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[40]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[40] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[41]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[41] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[42]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[42] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[43]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[43] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[44]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[44] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[45]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[45] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[46]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[46] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[47]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[47] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[48]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[48] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[49]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[49] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[4]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[4] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[50]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[50] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[51]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[51] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[52]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[52] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[53]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[53] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[54]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[54] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[55]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[55] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[56]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[56] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[57]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[57] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[58]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[58] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[59]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[59] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[5]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[5] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[60]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[60] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[61]_i_2_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[61] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[6]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[6] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[7]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[7] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[8]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[8] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[9]_i_1_n_4 ),
        .Q(\loop_index3_fu_52_reg_n_4_[9] ),
        .R(loop_index3_fu_52));
  FDRE \loop_index3_load_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[0]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [0]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[1]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [1]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[2]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [2]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[3]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [3]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[4]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [4]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[5]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [5]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[6]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [6]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[7]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [7]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[8]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [8]),
        .R(1'b0));
  FDRE \loop_index3_load_reg_144_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index3_fu_52[9]_i_1_n_4 ),
        .Q(\loop_index3_load_reg_144_reg[9]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40400040)) 
    ram_reg_i_12__0
       (.I0(\ap_CS_fsm_reg[24] ),
        .I1(Q[4]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(gmem_RVALID),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_13__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(gmem_RVALID),
        .O(ram_reg_i_13__0_n_4));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    ram_reg_i_1__0
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .I1(Q[6]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ram_reg_i_13__0_n_4),
        .O(m2_buffer_ce0));
  FDRE \sext_ln24_cast_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [0]),
        .Q(sext_ln24_cast_reg_134[0]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [10]),
        .Q(sext_ln24_cast_reg_134[10]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [11]),
        .Q(sext_ln24_cast_reg_134[11]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [12]),
        .Q(sext_ln24_cast_reg_134[12]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [13]),
        .Q(sext_ln24_cast_reg_134[13]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [14]),
        .Q(sext_ln24_cast_reg_134[14]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [15]),
        .Q(sext_ln24_cast_reg_134[15]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [16]),
        .Q(sext_ln24_cast_reg_134[16]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [17]),
        .Q(sext_ln24_cast_reg_134[17]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [18]),
        .Q(sext_ln24_cast_reg_134[18]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [19]),
        .Q(sext_ln24_cast_reg_134[19]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [1]),
        .Q(sext_ln24_cast_reg_134[1]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [20]),
        .Q(sext_ln24_cast_reg_134[20]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [21]),
        .Q(sext_ln24_cast_reg_134[21]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [22]),
        .Q(sext_ln24_cast_reg_134[22]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [23]),
        .Q(sext_ln24_cast_reg_134[23]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [24]),
        .Q(sext_ln24_cast_reg_134[24]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [25]),
        .Q(sext_ln24_cast_reg_134[25]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [26]),
        .Q(sext_ln24_cast_reg_134[26]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [27]),
        .Q(sext_ln24_cast_reg_134[27]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [28]),
        .Q(sext_ln24_cast_reg_134[28]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [29]),
        .Q(sext_ln24_cast_reg_134[29]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [2]),
        .Q(sext_ln24_cast_reg_134[2]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [30]),
        .Q(sext_ln24_cast_reg_134[30]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [31]),
        .Q(sext_ln24_cast_reg_134[32]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [3]),
        .Q(sext_ln24_cast_reg_134[3]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [4]),
        .Q(sext_ln24_cast_reg_134[4]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [5]),
        .Q(sext_ln24_cast_reg_134[5]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [6]),
        .Q(sext_ln24_cast_reg_134[6]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [7]),
        .Q(sext_ln24_cast_reg_134[7]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [8]),
        .Q(sext_ln24_cast_reg_134[8]),
        .R(1'b0));
  FDRE \sext_ln24_cast_reg_134_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln24_cast_reg_134_reg[32]_0 [9]),
        .Q(sext_ln24_cast_reg_134[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    tmp_product_i_2__0
       (.I0(ap_loop_exit_ready_pp0_iter2_reg),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_done_reg1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_4
   (ap_enable_reg_pp0_iter3,
    WEBWE,
    m3_buffer_ce0,
    D,
    ADDRARDADDR,
    full_n_reg,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    ap_rst_n_inv,
    Q,
    gmem_WREADY,
    ap_rst_n,
    grp_matprod_Pipeline_4_fu_185_ap_start_reg,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0,
    grp_matprod_Pipeline_4_fu_185_ap_start_reg_reg,
    \sext_ln42_cast_reg_140_reg[32]_0 );
  output ap_enable_reg_pp0_iter3;
  output [0:0]WEBWE;
  output m3_buffer_ce0;
  output [1:0]D;
  output [9:0]ADDRARDADDR;
  output full_n_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input gmem_WREADY;
  input ap_rst_n;
  input grp_matprod_Pipeline_4_fu_185_ap_start_reg;
  input grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0;
  input [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0;
  input [0:0]grp_matprod_Pipeline_4_fu_185_ap_start_reg_reg;
  input [31:0]\sext_ln42_cast_reg_140_reg[32]_0 ;

  wire [9:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[28]_i_2_n_4 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter2_reg_rep_n_4;
  wire ap_enable_reg_pp0_iter2_rep_i_1_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg_i_1_n_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [61:1]empty_fu_112_p2;
  wire empty_fu_112_p2_carry__0_i_1_n_4;
  wire empty_fu_112_p2_carry__0_i_2_n_4;
  wire empty_fu_112_p2_carry__0_i_3_n_4;
  wire empty_fu_112_p2_carry__0_i_4_n_4;
  wire empty_fu_112_p2_carry__0_n_4;
  wire empty_fu_112_p2_carry__0_n_5;
  wire empty_fu_112_p2_carry__0_n_6;
  wire empty_fu_112_p2_carry__0_n_7;
  wire empty_fu_112_p2_carry__10_i_1_n_4;
  wire empty_fu_112_p2_carry__10_i_2_n_4;
  wire empty_fu_112_p2_carry__10_i_3_n_4;
  wire empty_fu_112_p2_carry__10_i_4_n_4;
  wire empty_fu_112_p2_carry__10_n_4;
  wire empty_fu_112_p2_carry__10_n_5;
  wire empty_fu_112_p2_carry__10_n_6;
  wire empty_fu_112_p2_carry__10_n_7;
  wire empty_fu_112_p2_carry__11_i_1_n_4;
  wire empty_fu_112_p2_carry__11_i_2_n_4;
  wire empty_fu_112_p2_carry__11_i_3_n_4;
  wire empty_fu_112_p2_carry__11_i_4_n_4;
  wire empty_fu_112_p2_carry__11_n_4;
  wire empty_fu_112_p2_carry__11_n_5;
  wire empty_fu_112_p2_carry__11_n_6;
  wire empty_fu_112_p2_carry__11_n_7;
  wire empty_fu_112_p2_carry__12_i_1_n_4;
  wire empty_fu_112_p2_carry__12_i_2_n_4;
  wire empty_fu_112_p2_carry__12_i_3_n_4;
  wire empty_fu_112_p2_carry__12_i_4_n_4;
  wire empty_fu_112_p2_carry__12_n_4;
  wire empty_fu_112_p2_carry__12_n_5;
  wire empty_fu_112_p2_carry__12_n_6;
  wire empty_fu_112_p2_carry__12_n_7;
  wire empty_fu_112_p2_carry__13_i_1_n_4;
  wire empty_fu_112_p2_carry__13_i_2_n_4;
  wire empty_fu_112_p2_carry__13_i_3_n_4;
  wire empty_fu_112_p2_carry__13_i_4_n_4;
  wire empty_fu_112_p2_carry__13_n_4;
  wire empty_fu_112_p2_carry__13_n_5;
  wire empty_fu_112_p2_carry__13_n_6;
  wire empty_fu_112_p2_carry__13_n_7;
  wire empty_fu_112_p2_carry__14_i_1_n_4;
  wire empty_fu_112_p2_carry__1_i_1_n_4;
  wire empty_fu_112_p2_carry__1_i_2_n_4;
  wire empty_fu_112_p2_carry__1_i_3_n_4;
  wire empty_fu_112_p2_carry__1_i_4_n_4;
  wire empty_fu_112_p2_carry__1_n_4;
  wire empty_fu_112_p2_carry__1_n_5;
  wire empty_fu_112_p2_carry__1_n_6;
  wire empty_fu_112_p2_carry__1_n_7;
  wire empty_fu_112_p2_carry__2_i_1_n_4;
  wire empty_fu_112_p2_carry__2_i_2_n_4;
  wire empty_fu_112_p2_carry__2_i_3_n_4;
  wire empty_fu_112_p2_carry__2_i_4_n_4;
  wire empty_fu_112_p2_carry__2_n_4;
  wire empty_fu_112_p2_carry__2_n_5;
  wire empty_fu_112_p2_carry__2_n_6;
  wire empty_fu_112_p2_carry__2_n_7;
  wire empty_fu_112_p2_carry__3_i_1_n_4;
  wire empty_fu_112_p2_carry__3_i_2_n_4;
  wire empty_fu_112_p2_carry__3_i_3_n_4;
  wire empty_fu_112_p2_carry__3_i_4_n_4;
  wire empty_fu_112_p2_carry__3_n_4;
  wire empty_fu_112_p2_carry__3_n_5;
  wire empty_fu_112_p2_carry__3_n_6;
  wire empty_fu_112_p2_carry__3_n_7;
  wire empty_fu_112_p2_carry__4_i_1_n_4;
  wire empty_fu_112_p2_carry__4_i_2_n_4;
  wire empty_fu_112_p2_carry__4_i_3_n_4;
  wire empty_fu_112_p2_carry__4_i_4_n_4;
  wire empty_fu_112_p2_carry__4_n_4;
  wire empty_fu_112_p2_carry__4_n_5;
  wire empty_fu_112_p2_carry__4_n_6;
  wire empty_fu_112_p2_carry__4_n_7;
  wire empty_fu_112_p2_carry__5_i_1_n_4;
  wire empty_fu_112_p2_carry__5_i_2_n_4;
  wire empty_fu_112_p2_carry__5_i_3_n_4;
  wire empty_fu_112_p2_carry__5_i_4_n_4;
  wire empty_fu_112_p2_carry__5_n_4;
  wire empty_fu_112_p2_carry__5_n_5;
  wire empty_fu_112_p2_carry__5_n_6;
  wire empty_fu_112_p2_carry__5_n_7;
  wire empty_fu_112_p2_carry__6_i_1_n_4;
  wire empty_fu_112_p2_carry__6_i_2_n_4;
  wire empty_fu_112_p2_carry__6_i_3_n_4;
  wire empty_fu_112_p2_carry__6_i_4_n_4;
  wire empty_fu_112_p2_carry__6_n_4;
  wire empty_fu_112_p2_carry__6_n_5;
  wire empty_fu_112_p2_carry__6_n_6;
  wire empty_fu_112_p2_carry__6_n_7;
  wire empty_fu_112_p2_carry__7_i_1_n_4;
  wire empty_fu_112_p2_carry__7_i_2_n_4;
  wire empty_fu_112_p2_carry__7_i_3_n_4;
  wire empty_fu_112_p2_carry__7_i_4_n_4;
  wire empty_fu_112_p2_carry__7_n_4;
  wire empty_fu_112_p2_carry__7_n_5;
  wire empty_fu_112_p2_carry__7_n_6;
  wire empty_fu_112_p2_carry__7_n_7;
  wire empty_fu_112_p2_carry__8_i_1_n_4;
  wire empty_fu_112_p2_carry__8_i_2_n_4;
  wire empty_fu_112_p2_carry__8_i_3_n_4;
  wire empty_fu_112_p2_carry__8_i_4_n_4;
  wire empty_fu_112_p2_carry__8_n_4;
  wire empty_fu_112_p2_carry__8_n_5;
  wire empty_fu_112_p2_carry__8_n_6;
  wire empty_fu_112_p2_carry__8_n_7;
  wire empty_fu_112_p2_carry__9_i_1_n_4;
  wire empty_fu_112_p2_carry__9_i_2_n_4;
  wire empty_fu_112_p2_carry__9_i_3_n_4;
  wire empty_fu_112_p2_carry__9_i_4_n_4;
  wire empty_fu_112_p2_carry__9_n_4;
  wire empty_fu_112_p2_carry__9_n_5;
  wire empty_fu_112_p2_carry__9_n_6;
  wire empty_fu_112_p2_carry__9_n_7;
  wire empty_fu_112_p2_carry_i_1_n_4;
  wire empty_fu_112_p2_carry_i_2_n_4;
  wire empty_fu_112_p2_carry_i_3_n_4;
  wire empty_fu_112_p2_carry_i_4_n_4;
  wire empty_fu_112_p2_carry_n_4;
  wire empty_fu_112_p2_carry_n_5;
  wire empty_fu_112_p2_carry_n_6;
  wire empty_fu_112_p2_carry_n_7;
  wire \empty_reg_155[0]_i_2_n_4 ;
  wire \empty_reg_155[0]_i_3_n_4 ;
  wire \empty_reg_155[0]_i_4_n_4 ;
  wire \empty_reg_155[0]_i_5_n_4 ;
  wire \empty_reg_155[12]_i_2_n_4 ;
  wire \empty_reg_155[12]_i_3_n_4 ;
  wire \empty_reg_155[12]_i_4_n_4 ;
  wire \empty_reg_155[12]_i_5_n_4 ;
  wire \empty_reg_155[16]_i_2_n_4 ;
  wire \empty_reg_155[16]_i_3_n_4 ;
  wire \empty_reg_155[16]_i_4_n_4 ;
  wire \empty_reg_155[16]_i_5_n_4 ;
  wire \empty_reg_155[20]_i_2_n_4 ;
  wire \empty_reg_155[20]_i_3_n_4 ;
  wire \empty_reg_155[20]_i_4_n_4 ;
  wire \empty_reg_155[20]_i_5_n_4 ;
  wire \empty_reg_155[24]_i_2_n_4 ;
  wire \empty_reg_155[24]_i_3_n_4 ;
  wire \empty_reg_155[24]_i_4_n_4 ;
  wire \empty_reg_155[24]_i_5_n_4 ;
  wire \empty_reg_155[28]_i_2_n_4 ;
  wire \empty_reg_155[28]_i_3_n_4 ;
  wire \empty_reg_155[28]_i_4_n_4 ;
  wire \empty_reg_155[28]_i_5_n_4 ;
  wire \empty_reg_155[32]_i_2_n_4 ;
  wire \empty_reg_155[32]_i_3_n_4 ;
  wire \empty_reg_155[32]_i_4_n_4 ;
  wire \empty_reg_155[32]_i_5_n_4 ;
  wire \empty_reg_155[36]_i_2_n_4 ;
  wire \empty_reg_155[36]_i_3_n_4 ;
  wire \empty_reg_155[36]_i_4_n_4 ;
  wire \empty_reg_155[36]_i_5_n_4 ;
  wire \empty_reg_155[40]_i_2_n_4 ;
  wire \empty_reg_155[40]_i_3_n_4 ;
  wire \empty_reg_155[40]_i_4_n_4 ;
  wire \empty_reg_155[40]_i_5_n_4 ;
  wire \empty_reg_155[44]_i_2_n_4 ;
  wire \empty_reg_155[44]_i_3_n_4 ;
  wire \empty_reg_155[44]_i_4_n_4 ;
  wire \empty_reg_155[44]_i_5_n_4 ;
  wire \empty_reg_155[48]_i_2_n_4 ;
  wire \empty_reg_155[48]_i_3_n_4 ;
  wire \empty_reg_155[48]_i_4_n_4 ;
  wire \empty_reg_155[48]_i_5_n_4 ;
  wire \empty_reg_155[4]_i_2_n_4 ;
  wire \empty_reg_155[4]_i_3_n_4 ;
  wire \empty_reg_155[4]_i_4_n_4 ;
  wire \empty_reg_155[4]_i_5_n_4 ;
  wire \empty_reg_155[52]_i_2_n_4 ;
  wire \empty_reg_155[52]_i_3_n_4 ;
  wire \empty_reg_155[52]_i_4_n_4 ;
  wire \empty_reg_155[52]_i_5_n_4 ;
  wire \empty_reg_155[56]_i_2_n_4 ;
  wire \empty_reg_155[56]_i_3_n_4 ;
  wire \empty_reg_155[56]_i_4_n_4 ;
  wire \empty_reg_155[56]_i_5_n_4 ;
  wire \empty_reg_155[60]_i_2_n_4 ;
  wire \empty_reg_155[60]_i_3_n_4 ;
  wire \empty_reg_155[8]_i_2_n_4 ;
  wire \empty_reg_155[8]_i_3_n_4 ;
  wire \empty_reg_155[8]_i_4_n_4 ;
  wire \empty_reg_155[8]_i_5_n_4 ;
  wire [61:0]empty_reg_155_reg;
  wire \empty_reg_155_reg[0]_i_1_n_10 ;
  wire \empty_reg_155_reg[0]_i_1_n_11 ;
  wire \empty_reg_155_reg[0]_i_1_n_4 ;
  wire \empty_reg_155_reg[0]_i_1_n_5 ;
  wire \empty_reg_155_reg[0]_i_1_n_6 ;
  wire \empty_reg_155_reg[0]_i_1_n_7 ;
  wire \empty_reg_155_reg[0]_i_1_n_8 ;
  wire \empty_reg_155_reg[0]_i_1_n_9 ;
  wire \empty_reg_155_reg[12]_i_1_n_10 ;
  wire \empty_reg_155_reg[12]_i_1_n_11 ;
  wire \empty_reg_155_reg[12]_i_1_n_4 ;
  wire \empty_reg_155_reg[12]_i_1_n_5 ;
  wire \empty_reg_155_reg[12]_i_1_n_6 ;
  wire \empty_reg_155_reg[12]_i_1_n_7 ;
  wire \empty_reg_155_reg[12]_i_1_n_8 ;
  wire \empty_reg_155_reg[12]_i_1_n_9 ;
  wire \empty_reg_155_reg[16]_i_1_n_10 ;
  wire \empty_reg_155_reg[16]_i_1_n_11 ;
  wire \empty_reg_155_reg[16]_i_1_n_4 ;
  wire \empty_reg_155_reg[16]_i_1_n_5 ;
  wire \empty_reg_155_reg[16]_i_1_n_6 ;
  wire \empty_reg_155_reg[16]_i_1_n_7 ;
  wire \empty_reg_155_reg[16]_i_1_n_8 ;
  wire \empty_reg_155_reg[16]_i_1_n_9 ;
  wire \empty_reg_155_reg[20]_i_1_n_10 ;
  wire \empty_reg_155_reg[20]_i_1_n_11 ;
  wire \empty_reg_155_reg[20]_i_1_n_4 ;
  wire \empty_reg_155_reg[20]_i_1_n_5 ;
  wire \empty_reg_155_reg[20]_i_1_n_6 ;
  wire \empty_reg_155_reg[20]_i_1_n_7 ;
  wire \empty_reg_155_reg[20]_i_1_n_8 ;
  wire \empty_reg_155_reg[20]_i_1_n_9 ;
  wire \empty_reg_155_reg[24]_i_1_n_10 ;
  wire \empty_reg_155_reg[24]_i_1_n_11 ;
  wire \empty_reg_155_reg[24]_i_1_n_4 ;
  wire \empty_reg_155_reg[24]_i_1_n_5 ;
  wire \empty_reg_155_reg[24]_i_1_n_6 ;
  wire \empty_reg_155_reg[24]_i_1_n_7 ;
  wire \empty_reg_155_reg[24]_i_1_n_8 ;
  wire \empty_reg_155_reg[24]_i_1_n_9 ;
  wire \empty_reg_155_reg[28]_i_1_n_10 ;
  wire \empty_reg_155_reg[28]_i_1_n_11 ;
  wire \empty_reg_155_reg[28]_i_1_n_4 ;
  wire \empty_reg_155_reg[28]_i_1_n_5 ;
  wire \empty_reg_155_reg[28]_i_1_n_6 ;
  wire \empty_reg_155_reg[28]_i_1_n_7 ;
  wire \empty_reg_155_reg[28]_i_1_n_8 ;
  wire \empty_reg_155_reg[28]_i_1_n_9 ;
  wire \empty_reg_155_reg[32]_i_1_n_10 ;
  wire \empty_reg_155_reg[32]_i_1_n_11 ;
  wire \empty_reg_155_reg[32]_i_1_n_4 ;
  wire \empty_reg_155_reg[32]_i_1_n_5 ;
  wire \empty_reg_155_reg[32]_i_1_n_6 ;
  wire \empty_reg_155_reg[32]_i_1_n_7 ;
  wire \empty_reg_155_reg[32]_i_1_n_8 ;
  wire \empty_reg_155_reg[32]_i_1_n_9 ;
  wire \empty_reg_155_reg[36]_i_1_n_10 ;
  wire \empty_reg_155_reg[36]_i_1_n_11 ;
  wire \empty_reg_155_reg[36]_i_1_n_4 ;
  wire \empty_reg_155_reg[36]_i_1_n_5 ;
  wire \empty_reg_155_reg[36]_i_1_n_6 ;
  wire \empty_reg_155_reg[36]_i_1_n_7 ;
  wire \empty_reg_155_reg[36]_i_1_n_8 ;
  wire \empty_reg_155_reg[36]_i_1_n_9 ;
  wire \empty_reg_155_reg[40]_i_1_n_10 ;
  wire \empty_reg_155_reg[40]_i_1_n_11 ;
  wire \empty_reg_155_reg[40]_i_1_n_4 ;
  wire \empty_reg_155_reg[40]_i_1_n_5 ;
  wire \empty_reg_155_reg[40]_i_1_n_6 ;
  wire \empty_reg_155_reg[40]_i_1_n_7 ;
  wire \empty_reg_155_reg[40]_i_1_n_8 ;
  wire \empty_reg_155_reg[40]_i_1_n_9 ;
  wire \empty_reg_155_reg[44]_i_1_n_10 ;
  wire \empty_reg_155_reg[44]_i_1_n_11 ;
  wire \empty_reg_155_reg[44]_i_1_n_4 ;
  wire \empty_reg_155_reg[44]_i_1_n_5 ;
  wire \empty_reg_155_reg[44]_i_1_n_6 ;
  wire \empty_reg_155_reg[44]_i_1_n_7 ;
  wire \empty_reg_155_reg[44]_i_1_n_8 ;
  wire \empty_reg_155_reg[44]_i_1_n_9 ;
  wire \empty_reg_155_reg[48]_i_1_n_10 ;
  wire \empty_reg_155_reg[48]_i_1_n_11 ;
  wire \empty_reg_155_reg[48]_i_1_n_4 ;
  wire \empty_reg_155_reg[48]_i_1_n_5 ;
  wire \empty_reg_155_reg[48]_i_1_n_6 ;
  wire \empty_reg_155_reg[48]_i_1_n_7 ;
  wire \empty_reg_155_reg[48]_i_1_n_8 ;
  wire \empty_reg_155_reg[48]_i_1_n_9 ;
  wire \empty_reg_155_reg[4]_i_1_n_10 ;
  wire \empty_reg_155_reg[4]_i_1_n_11 ;
  wire \empty_reg_155_reg[4]_i_1_n_4 ;
  wire \empty_reg_155_reg[4]_i_1_n_5 ;
  wire \empty_reg_155_reg[4]_i_1_n_6 ;
  wire \empty_reg_155_reg[4]_i_1_n_7 ;
  wire \empty_reg_155_reg[4]_i_1_n_8 ;
  wire \empty_reg_155_reg[4]_i_1_n_9 ;
  wire \empty_reg_155_reg[52]_i_1_n_10 ;
  wire \empty_reg_155_reg[52]_i_1_n_11 ;
  wire \empty_reg_155_reg[52]_i_1_n_4 ;
  wire \empty_reg_155_reg[52]_i_1_n_5 ;
  wire \empty_reg_155_reg[52]_i_1_n_6 ;
  wire \empty_reg_155_reg[52]_i_1_n_7 ;
  wire \empty_reg_155_reg[52]_i_1_n_8 ;
  wire \empty_reg_155_reg[52]_i_1_n_9 ;
  wire \empty_reg_155_reg[56]_i_1_n_10 ;
  wire \empty_reg_155_reg[56]_i_1_n_11 ;
  wire \empty_reg_155_reg[56]_i_1_n_4 ;
  wire \empty_reg_155_reg[56]_i_1_n_5 ;
  wire \empty_reg_155_reg[56]_i_1_n_6 ;
  wire \empty_reg_155_reg[56]_i_1_n_7 ;
  wire \empty_reg_155_reg[56]_i_1_n_8 ;
  wire \empty_reg_155_reg[56]_i_1_n_9 ;
  wire \empty_reg_155_reg[60]_i_1_n_10 ;
  wire \empty_reg_155_reg[60]_i_1_n_11 ;
  wire \empty_reg_155_reg[60]_i_1_n_7 ;
  wire \empty_reg_155_reg[8]_i_1_n_10 ;
  wire \empty_reg_155_reg[8]_i_1_n_11 ;
  wire \empty_reg_155_reg[8]_i_1_n_4 ;
  wire \empty_reg_155_reg[8]_i_1_n_5 ;
  wire \empty_reg_155_reg[8]_i_1_n_6 ;
  wire \empty_reg_155_reg[8]_i_1_n_7 ;
  wire \empty_reg_155_reg[8]_i_1_n_8 ;
  wire \empty_reg_155_reg[8]_i_1_n_9 ;
  wire exitcond_fu_118_p2;
  wire exitcond_fu_118_p2_carry__0_i_1_n_4;
  wire exitcond_fu_118_p2_carry__0_i_2_n_4;
  wire exitcond_fu_118_p2_carry__0_i_3_n_4;
  wire exitcond_fu_118_p2_carry__0_i_4_n_4;
  wire exitcond_fu_118_p2_carry__0_n_4;
  wire exitcond_fu_118_p2_carry__0_n_5;
  wire exitcond_fu_118_p2_carry__0_n_6;
  wire exitcond_fu_118_p2_carry__0_n_7;
  wire exitcond_fu_118_p2_carry__1_i_1_n_4;
  wire exitcond_fu_118_p2_carry__1_i_2_n_4;
  wire exitcond_fu_118_p2_carry__1_i_3_n_4;
  wire exitcond_fu_118_p2_carry__1_i_4_n_4;
  wire exitcond_fu_118_p2_carry__1_n_4;
  wire exitcond_fu_118_p2_carry__1_n_5;
  wire exitcond_fu_118_p2_carry__1_n_6;
  wire exitcond_fu_118_p2_carry__1_n_7;
  wire exitcond_fu_118_p2_carry__2_i_1_n_4;
  wire exitcond_fu_118_p2_carry__2_i_2_n_4;
  wire exitcond_fu_118_p2_carry__2_i_3_n_4;
  wire exitcond_fu_118_p2_carry__2_i_4_n_4;
  wire exitcond_fu_118_p2_carry__2_n_4;
  wire exitcond_fu_118_p2_carry__2_n_5;
  wire exitcond_fu_118_p2_carry__2_n_6;
  wire exitcond_fu_118_p2_carry__2_n_7;
  wire exitcond_fu_118_p2_carry__3_i_1_n_4;
  wire exitcond_fu_118_p2_carry__3_i_2_n_4;
  wire exitcond_fu_118_p2_carry__3_i_3_n_4;
  wire exitcond_fu_118_p2_carry__3_i_4_n_4;
  wire exitcond_fu_118_p2_carry__3_n_4;
  wire exitcond_fu_118_p2_carry__3_n_5;
  wire exitcond_fu_118_p2_carry__3_n_6;
  wire exitcond_fu_118_p2_carry__3_n_7;
  wire exitcond_fu_118_p2_carry__4_i_1_n_4;
  wire exitcond_fu_118_p2_carry_i_1_n_4;
  wire exitcond_fu_118_p2_carry_i_2_n_4;
  wire exitcond_fu_118_p2_carry_i_3_n_4;
  wire exitcond_fu_118_p2_carry_i_4_n_4;
  wire exitcond_fu_118_p2_carry_i_5_n_4;
  wire exitcond_fu_118_p2_carry_n_4;
  wire exitcond_fu_118_p2_carry_n_5;
  wire exitcond_fu_118_p2_carry_n_6;
  wire exitcond_fu_118_p2_carry_n_7;
  wire exitcond_reg_160;
  wire \exitcond_reg_160_reg[0]_rep_n_4 ;
  wire full_n_reg;
  wire gmem_WREADY;
  wire grp_matprod_Pipeline_4_fu_185_ap_ready;
  wire grp_matprod_Pipeline_4_fu_185_ap_start_reg;
  wire [0:0]grp_matprod_Pipeline_4_fu_185_ap_start_reg_reg;
  wire [9:0]grp_matprod_Pipeline_4_fu_185_m3_buffer_address0;
  wire [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0;
  wire loop_index_fu_54;
  wire \loop_index_fu_54[10]_i_1_n_4 ;
  wire \loop_index_fu_54[11]_i_1_n_4 ;
  wire \loop_index_fu_54[12]_i_1_n_4 ;
  wire \loop_index_fu_54[13]_i_1_n_4 ;
  wire \loop_index_fu_54[14]_i_1_n_4 ;
  wire \loop_index_fu_54[15]_i_1_n_4 ;
  wire \loop_index_fu_54[16]_i_1_n_4 ;
  wire \loop_index_fu_54[17]_i_1_n_4 ;
  wire \loop_index_fu_54[18]_i_1_n_4 ;
  wire \loop_index_fu_54[19]_i_1_n_4 ;
  wire \loop_index_fu_54[20]_i_1_n_4 ;
  wire \loop_index_fu_54[21]_i_1_n_4 ;
  wire \loop_index_fu_54[22]_i_1_n_4 ;
  wire \loop_index_fu_54[23]_i_1_n_4 ;
  wire \loop_index_fu_54[24]_i_1_n_4 ;
  wire \loop_index_fu_54[25]_i_1_n_4 ;
  wire \loop_index_fu_54[26]_i_1_n_4 ;
  wire \loop_index_fu_54[27]_i_1_n_4 ;
  wire \loop_index_fu_54[28]_i_1_n_4 ;
  wire \loop_index_fu_54[29]_i_1_n_4 ;
  wire \loop_index_fu_54[30]_i_1_n_4 ;
  wire \loop_index_fu_54[31]_i_1_n_4 ;
  wire \loop_index_fu_54[32]_i_1_n_4 ;
  wire \loop_index_fu_54[33]_i_1_n_4 ;
  wire \loop_index_fu_54[34]_i_1_n_4 ;
  wire \loop_index_fu_54[35]_i_1_n_4 ;
  wire \loop_index_fu_54[36]_i_1_n_4 ;
  wire \loop_index_fu_54[37]_i_1_n_4 ;
  wire \loop_index_fu_54[38]_i_1_n_4 ;
  wire \loop_index_fu_54[39]_i_1_n_4 ;
  wire \loop_index_fu_54[40]_i_1_n_4 ;
  wire \loop_index_fu_54[41]_i_1_n_4 ;
  wire \loop_index_fu_54[42]_i_1_n_4 ;
  wire \loop_index_fu_54[43]_i_1_n_4 ;
  wire \loop_index_fu_54[44]_i_1_n_4 ;
  wire \loop_index_fu_54[45]_i_1_n_4 ;
  wire \loop_index_fu_54[46]_i_1_n_4 ;
  wire \loop_index_fu_54[47]_i_1_n_4 ;
  wire \loop_index_fu_54[48]_i_1_n_4 ;
  wire \loop_index_fu_54[49]_i_1_n_4 ;
  wire \loop_index_fu_54[50]_i_1_n_4 ;
  wire \loop_index_fu_54[51]_i_1_n_4 ;
  wire \loop_index_fu_54[52]_i_1_n_4 ;
  wire \loop_index_fu_54[53]_i_1_n_4 ;
  wire \loop_index_fu_54[54]_i_1_n_4 ;
  wire \loop_index_fu_54[55]_i_1_n_4 ;
  wire \loop_index_fu_54[56]_i_1_n_4 ;
  wire \loop_index_fu_54[57]_i_1_n_4 ;
  wire \loop_index_fu_54[58]_i_1_n_4 ;
  wire \loop_index_fu_54[59]_i_1_n_4 ;
  wire \loop_index_fu_54[60]_i_1_n_4 ;
  wire \loop_index_fu_54[61]_i_2_n_4 ;
  wire \loop_index_fu_54_reg_n_4_[0] ;
  wire \loop_index_fu_54_reg_n_4_[10] ;
  wire \loop_index_fu_54_reg_n_4_[11] ;
  wire \loop_index_fu_54_reg_n_4_[12] ;
  wire \loop_index_fu_54_reg_n_4_[13] ;
  wire \loop_index_fu_54_reg_n_4_[14] ;
  wire \loop_index_fu_54_reg_n_4_[15] ;
  wire \loop_index_fu_54_reg_n_4_[16] ;
  wire \loop_index_fu_54_reg_n_4_[17] ;
  wire \loop_index_fu_54_reg_n_4_[18] ;
  wire \loop_index_fu_54_reg_n_4_[19] ;
  wire \loop_index_fu_54_reg_n_4_[1] ;
  wire \loop_index_fu_54_reg_n_4_[20] ;
  wire \loop_index_fu_54_reg_n_4_[21] ;
  wire \loop_index_fu_54_reg_n_4_[22] ;
  wire \loop_index_fu_54_reg_n_4_[23] ;
  wire \loop_index_fu_54_reg_n_4_[24] ;
  wire \loop_index_fu_54_reg_n_4_[25] ;
  wire \loop_index_fu_54_reg_n_4_[26] ;
  wire \loop_index_fu_54_reg_n_4_[27] ;
  wire \loop_index_fu_54_reg_n_4_[28] ;
  wire \loop_index_fu_54_reg_n_4_[29] ;
  wire \loop_index_fu_54_reg_n_4_[2] ;
  wire \loop_index_fu_54_reg_n_4_[30] ;
  wire \loop_index_fu_54_reg_n_4_[31] ;
  wire \loop_index_fu_54_reg_n_4_[32] ;
  wire \loop_index_fu_54_reg_n_4_[33] ;
  wire \loop_index_fu_54_reg_n_4_[34] ;
  wire \loop_index_fu_54_reg_n_4_[35] ;
  wire \loop_index_fu_54_reg_n_4_[36] ;
  wire \loop_index_fu_54_reg_n_4_[37] ;
  wire \loop_index_fu_54_reg_n_4_[38] ;
  wire \loop_index_fu_54_reg_n_4_[39] ;
  wire \loop_index_fu_54_reg_n_4_[3] ;
  wire \loop_index_fu_54_reg_n_4_[40] ;
  wire \loop_index_fu_54_reg_n_4_[41] ;
  wire \loop_index_fu_54_reg_n_4_[42] ;
  wire \loop_index_fu_54_reg_n_4_[43] ;
  wire \loop_index_fu_54_reg_n_4_[44] ;
  wire \loop_index_fu_54_reg_n_4_[45] ;
  wire \loop_index_fu_54_reg_n_4_[46] ;
  wire \loop_index_fu_54_reg_n_4_[47] ;
  wire \loop_index_fu_54_reg_n_4_[48] ;
  wire \loop_index_fu_54_reg_n_4_[49] ;
  wire \loop_index_fu_54_reg_n_4_[4] ;
  wire \loop_index_fu_54_reg_n_4_[50] ;
  wire \loop_index_fu_54_reg_n_4_[51] ;
  wire \loop_index_fu_54_reg_n_4_[52] ;
  wire \loop_index_fu_54_reg_n_4_[53] ;
  wire \loop_index_fu_54_reg_n_4_[54] ;
  wire \loop_index_fu_54_reg_n_4_[55] ;
  wire \loop_index_fu_54_reg_n_4_[56] ;
  wire \loop_index_fu_54_reg_n_4_[57] ;
  wire \loop_index_fu_54_reg_n_4_[58] ;
  wire \loop_index_fu_54_reg_n_4_[59] ;
  wire \loop_index_fu_54_reg_n_4_[5] ;
  wire \loop_index_fu_54_reg_n_4_[60] ;
  wire \loop_index_fu_54_reg_n_4_[61] ;
  wire \loop_index_fu_54_reg_n_4_[6] ;
  wire \loop_index_fu_54_reg_n_4_[7] ;
  wire \loop_index_fu_54_reg_n_4_[8] ;
  wire \loop_index_fu_54_reg_n_4_[9] ;
  wire m3_buffer_ce0;
  wire [32:0]sext_ln42_cast_reg_140;
  wire [31:0]\sext_ln42_cast_reg_140_reg[32]_0 ;
  wire [3:0]NLW_empty_fu_112_p2_carry__14_CO_UNCONNECTED;
  wire [3:1]NLW_empty_fu_112_p2_carry__14_O_UNCONNECTED;
  wire [3:1]\NLW_empty_reg_155_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_reg_155_reg[60]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_fu_118_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_118_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_118_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_118_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_118_p2_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_exitcond_fu_118_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_exitcond_fu_118_p2_carry__4_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[28]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(gmem_WREADY),
        .O(\ap_CS_fsm[28]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h4C4CC04C0000C000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(exitcond_fu_118_p2),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(gmem_WREADY),
        .I5(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'hF4B0)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_4));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_rep_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF4B0)) 
    ap_enable_reg_pp0_iter2_rep_i_1
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_rep_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    ap_loop_exit_ready_pp0_iter2_reg_i_1__1
       (.I0(exitcond_fu_118_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_WREADY),
        .O(grp_matprod_Pipeline_4_fu_185_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    ap_loop_exit_ready_pp0_iter3_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter3_reg),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(gmem_WREADY),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_4));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_4),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry
       (.CI(1'b0),
        .CO({empty_fu_112_p2_carry_n_4,empty_fu_112_p2_carry_n_5,empty_fu_112_p2_carry_n_6,empty_fu_112_p2_carry_n_7}),
        .CYINIT(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[4:1]),
        .S({empty_fu_112_p2_carry_i_1_n_4,empty_fu_112_p2_carry_i_2_n_4,empty_fu_112_p2_carry_i_3_n_4,empty_fu_112_p2_carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__0
       (.CI(empty_fu_112_p2_carry_n_4),
        .CO({empty_fu_112_p2_carry__0_n_4,empty_fu_112_p2_carry__0_n_5,empty_fu_112_p2_carry__0_n_6,empty_fu_112_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[8:5]),
        .S({empty_fu_112_p2_carry__0_i_1_n_4,empty_fu_112_p2_carry__0_i_2_n_4,empty_fu_112_p2_carry__0_i_3_n_4,empty_fu_112_p2_carry__0_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__0_i_1
       (.I0(empty_reg_155_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[8] ),
        .O(empty_fu_112_p2_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__0_i_2
       (.I0(empty_reg_155_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[7] ),
        .O(empty_fu_112_p2_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__0_i_3
       (.I0(empty_reg_155_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[6] ),
        .O(empty_fu_112_p2_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__0_i_4
       (.I0(empty_reg_155_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[5] ),
        .O(empty_fu_112_p2_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__1
       (.CI(empty_fu_112_p2_carry__0_n_4),
        .CO({empty_fu_112_p2_carry__1_n_4,empty_fu_112_p2_carry__1_n_5,empty_fu_112_p2_carry__1_n_6,empty_fu_112_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[12:9]),
        .S({empty_fu_112_p2_carry__1_i_1_n_4,empty_fu_112_p2_carry__1_i_2_n_4,empty_fu_112_p2_carry__1_i_3_n_4,empty_fu_112_p2_carry__1_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__10
       (.CI(empty_fu_112_p2_carry__9_n_4),
        .CO({empty_fu_112_p2_carry__10_n_4,empty_fu_112_p2_carry__10_n_5,empty_fu_112_p2_carry__10_n_6,empty_fu_112_p2_carry__10_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[48:45]),
        .S({empty_fu_112_p2_carry__10_i_1_n_4,empty_fu_112_p2_carry__10_i_2_n_4,empty_fu_112_p2_carry__10_i_3_n_4,empty_fu_112_p2_carry__10_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__10_i_1
       (.I0(empty_reg_155_reg[48]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[48] ),
        .O(empty_fu_112_p2_carry__10_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__10_i_2
       (.I0(empty_reg_155_reg[47]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[47] ),
        .O(empty_fu_112_p2_carry__10_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__10_i_3
       (.I0(empty_reg_155_reg[46]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[46] ),
        .O(empty_fu_112_p2_carry__10_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__10_i_4
       (.I0(empty_reg_155_reg[45]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[45] ),
        .O(empty_fu_112_p2_carry__10_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__11
       (.CI(empty_fu_112_p2_carry__10_n_4),
        .CO({empty_fu_112_p2_carry__11_n_4,empty_fu_112_p2_carry__11_n_5,empty_fu_112_p2_carry__11_n_6,empty_fu_112_p2_carry__11_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[52:49]),
        .S({empty_fu_112_p2_carry__11_i_1_n_4,empty_fu_112_p2_carry__11_i_2_n_4,empty_fu_112_p2_carry__11_i_3_n_4,empty_fu_112_p2_carry__11_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__11_i_1
       (.I0(empty_reg_155_reg[52]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[52] ),
        .O(empty_fu_112_p2_carry__11_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__11_i_2
       (.I0(empty_reg_155_reg[51]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[51] ),
        .O(empty_fu_112_p2_carry__11_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__11_i_3
       (.I0(empty_reg_155_reg[50]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[50] ),
        .O(empty_fu_112_p2_carry__11_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__11_i_4
       (.I0(empty_reg_155_reg[49]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[49] ),
        .O(empty_fu_112_p2_carry__11_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__12
       (.CI(empty_fu_112_p2_carry__11_n_4),
        .CO({empty_fu_112_p2_carry__12_n_4,empty_fu_112_p2_carry__12_n_5,empty_fu_112_p2_carry__12_n_6,empty_fu_112_p2_carry__12_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[56:53]),
        .S({empty_fu_112_p2_carry__12_i_1_n_4,empty_fu_112_p2_carry__12_i_2_n_4,empty_fu_112_p2_carry__12_i_3_n_4,empty_fu_112_p2_carry__12_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__12_i_1
       (.I0(empty_reg_155_reg[56]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[56] ),
        .O(empty_fu_112_p2_carry__12_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__12_i_2
       (.I0(empty_reg_155_reg[55]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[55] ),
        .O(empty_fu_112_p2_carry__12_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__12_i_3
       (.I0(empty_reg_155_reg[54]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[54] ),
        .O(empty_fu_112_p2_carry__12_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__12_i_4
       (.I0(empty_reg_155_reg[53]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[53] ),
        .O(empty_fu_112_p2_carry__12_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__13
       (.CI(empty_fu_112_p2_carry__12_n_4),
        .CO({empty_fu_112_p2_carry__13_n_4,empty_fu_112_p2_carry__13_n_5,empty_fu_112_p2_carry__13_n_6,empty_fu_112_p2_carry__13_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[60:57]),
        .S({empty_fu_112_p2_carry__13_i_1_n_4,empty_fu_112_p2_carry__13_i_2_n_4,empty_fu_112_p2_carry__13_i_3_n_4,empty_fu_112_p2_carry__13_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__13_i_1
       (.I0(empty_reg_155_reg[60]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[60] ),
        .O(empty_fu_112_p2_carry__13_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__13_i_2
       (.I0(empty_reg_155_reg[59]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[59] ),
        .O(empty_fu_112_p2_carry__13_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__13_i_3
       (.I0(empty_reg_155_reg[58]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[58] ),
        .O(empty_fu_112_p2_carry__13_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__13_i_4
       (.I0(empty_reg_155_reg[57]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[57] ),
        .O(empty_fu_112_p2_carry__13_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__14
       (.CI(empty_fu_112_p2_carry__13_n_4),
        .CO(NLW_empty_fu_112_p2_carry__14_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_empty_fu_112_p2_carry__14_O_UNCONNECTED[3:1],empty_fu_112_p2[61]}),
        .S({1'b0,1'b0,1'b0,empty_fu_112_p2_carry__14_i_1_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__14_i_1
       (.I0(empty_reg_155_reg[61]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[61] ),
        .O(empty_fu_112_p2_carry__14_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__1_i_1
       (.I0(empty_reg_155_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[12] ),
        .O(empty_fu_112_p2_carry__1_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__1_i_2
       (.I0(empty_reg_155_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[11] ),
        .O(empty_fu_112_p2_carry__1_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__1_i_3
       (.I0(empty_reg_155_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[10] ),
        .O(empty_fu_112_p2_carry__1_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__1_i_4
       (.I0(empty_reg_155_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[9] ),
        .O(empty_fu_112_p2_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__2
       (.CI(empty_fu_112_p2_carry__1_n_4),
        .CO({empty_fu_112_p2_carry__2_n_4,empty_fu_112_p2_carry__2_n_5,empty_fu_112_p2_carry__2_n_6,empty_fu_112_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[16:13]),
        .S({empty_fu_112_p2_carry__2_i_1_n_4,empty_fu_112_p2_carry__2_i_2_n_4,empty_fu_112_p2_carry__2_i_3_n_4,empty_fu_112_p2_carry__2_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__2_i_1
       (.I0(empty_reg_155_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[16] ),
        .O(empty_fu_112_p2_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__2_i_2
       (.I0(empty_reg_155_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[15] ),
        .O(empty_fu_112_p2_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__2_i_3
       (.I0(empty_reg_155_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[14] ),
        .O(empty_fu_112_p2_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__2_i_4
       (.I0(empty_reg_155_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[13] ),
        .O(empty_fu_112_p2_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__3
       (.CI(empty_fu_112_p2_carry__2_n_4),
        .CO({empty_fu_112_p2_carry__3_n_4,empty_fu_112_p2_carry__3_n_5,empty_fu_112_p2_carry__3_n_6,empty_fu_112_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[20:17]),
        .S({empty_fu_112_p2_carry__3_i_1_n_4,empty_fu_112_p2_carry__3_i_2_n_4,empty_fu_112_p2_carry__3_i_3_n_4,empty_fu_112_p2_carry__3_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__3_i_1
       (.I0(empty_reg_155_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[20] ),
        .O(empty_fu_112_p2_carry__3_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__3_i_2
       (.I0(empty_reg_155_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[19] ),
        .O(empty_fu_112_p2_carry__3_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__3_i_3
       (.I0(empty_reg_155_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[18] ),
        .O(empty_fu_112_p2_carry__3_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__3_i_4
       (.I0(empty_reg_155_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[17] ),
        .O(empty_fu_112_p2_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__4
       (.CI(empty_fu_112_p2_carry__3_n_4),
        .CO({empty_fu_112_p2_carry__4_n_4,empty_fu_112_p2_carry__4_n_5,empty_fu_112_p2_carry__4_n_6,empty_fu_112_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[24:21]),
        .S({empty_fu_112_p2_carry__4_i_1_n_4,empty_fu_112_p2_carry__4_i_2_n_4,empty_fu_112_p2_carry__4_i_3_n_4,empty_fu_112_p2_carry__4_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__4_i_1
       (.I0(empty_reg_155_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[24] ),
        .O(empty_fu_112_p2_carry__4_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__4_i_2
       (.I0(empty_reg_155_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[23] ),
        .O(empty_fu_112_p2_carry__4_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__4_i_3
       (.I0(empty_reg_155_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[22] ),
        .O(empty_fu_112_p2_carry__4_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__4_i_4
       (.I0(empty_reg_155_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[21] ),
        .O(empty_fu_112_p2_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__5
       (.CI(empty_fu_112_p2_carry__4_n_4),
        .CO({empty_fu_112_p2_carry__5_n_4,empty_fu_112_p2_carry__5_n_5,empty_fu_112_p2_carry__5_n_6,empty_fu_112_p2_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[28:25]),
        .S({empty_fu_112_p2_carry__5_i_1_n_4,empty_fu_112_p2_carry__5_i_2_n_4,empty_fu_112_p2_carry__5_i_3_n_4,empty_fu_112_p2_carry__5_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__5_i_1
       (.I0(empty_reg_155_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[28] ),
        .O(empty_fu_112_p2_carry__5_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__5_i_2
       (.I0(empty_reg_155_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[27] ),
        .O(empty_fu_112_p2_carry__5_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__5_i_3
       (.I0(empty_reg_155_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[26] ),
        .O(empty_fu_112_p2_carry__5_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__5_i_4
       (.I0(empty_reg_155_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[25] ),
        .O(empty_fu_112_p2_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__6
       (.CI(empty_fu_112_p2_carry__5_n_4),
        .CO({empty_fu_112_p2_carry__6_n_4,empty_fu_112_p2_carry__6_n_5,empty_fu_112_p2_carry__6_n_6,empty_fu_112_p2_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[32:29]),
        .S({empty_fu_112_p2_carry__6_i_1_n_4,empty_fu_112_p2_carry__6_i_2_n_4,empty_fu_112_p2_carry__6_i_3_n_4,empty_fu_112_p2_carry__6_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__6_i_1
       (.I0(empty_reg_155_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[32] ),
        .O(empty_fu_112_p2_carry__6_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__6_i_2
       (.I0(empty_reg_155_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[31] ),
        .O(empty_fu_112_p2_carry__6_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__6_i_3
       (.I0(empty_reg_155_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[30] ),
        .O(empty_fu_112_p2_carry__6_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__6_i_4
       (.I0(empty_reg_155_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[29] ),
        .O(empty_fu_112_p2_carry__6_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__7
       (.CI(empty_fu_112_p2_carry__6_n_4),
        .CO({empty_fu_112_p2_carry__7_n_4,empty_fu_112_p2_carry__7_n_5,empty_fu_112_p2_carry__7_n_6,empty_fu_112_p2_carry__7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[36:33]),
        .S({empty_fu_112_p2_carry__7_i_1_n_4,empty_fu_112_p2_carry__7_i_2_n_4,empty_fu_112_p2_carry__7_i_3_n_4,empty_fu_112_p2_carry__7_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__7_i_1
       (.I0(empty_reg_155_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[36] ),
        .O(empty_fu_112_p2_carry__7_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__7_i_2
       (.I0(empty_reg_155_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[35] ),
        .O(empty_fu_112_p2_carry__7_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__7_i_3
       (.I0(empty_reg_155_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[34] ),
        .O(empty_fu_112_p2_carry__7_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__7_i_4
       (.I0(empty_reg_155_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[33] ),
        .O(empty_fu_112_p2_carry__7_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__8
       (.CI(empty_fu_112_p2_carry__7_n_4),
        .CO({empty_fu_112_p2_carry__8_n_4,empty_fu_112_p2_carry__8_n_5,empty_fu_112_p2_carry__8_n_6,empty_fu_112_p2_carry__8_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[40:37]),
        .S({empty_fu_112_p2_carry__8_i_1_n_4,empty_fu_112_p2_carry__8_i_2_n_4,empty_fu_112_p2_carry__8_i_3_n_4,empty_fu_112_p2_carry__8_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__8_i_1
       (.I0(empty_reg_155_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[40] ),
        .O(empty_fu_112_p2_carry__8_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__8_i_2
       (.I0(empty_reg_155_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[39] ),
        .O(empty_fu_112_p2_carry__8_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__8_i_3
       (.I0(empty_reg_155_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[38] ),
        .O(empty_fu_112_p2_carry__8_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__8_i_4
       (.I0(empty_reg_155_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[37] ),
        .O(empty_fu_112_p2_carry__8_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 empty_fu_112_p2_carry__9
       (.CI(empty_fu_112_p2_carry__8_n_4),
        .CO({empty_fu_112_p2_carry__9_n_4,empty_fu_112_p2_carry__9_n_5,empty_fu_112_p2_carry__9_n_6,empty_fu_112_p2_carry__9_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_fu_112_p2[44:41]),
        .S({empty_fu_112_p2_carry__9_i_1_n_4,empty_fu_112_p2_carry__9_i_2_n_4,empty_fu_112_p2_carry__9_i_3_n_4,empty_fu_112_p2_carry__9_i_4_n_4}));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__9_i_1
       (.I0(empty_reg_155_reg[44]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[44] ),
        .O(empty_fu_112_p2_carry__9_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__9_i_2
       (.I0(empty_reg_155_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[43] ),
        .O(empty_fu_112_p2_carry__9_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__9_i_3
       (.I0(empty_reg_155_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[42] ),
        .O(empty_fu_112_p2_carry__9_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry__9_i_4
       (.I0(empty_reg_155_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[41] ),
        .O(empty_fu_112_p2_carry__9_i_4_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry_i_1
       (.I0(empty_reg_155_reg[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[4] ),
        .O(empty_fu_112_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry_i_2
       (.I0(empty_reg_155_reg[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[3] ),
        .O(empty_fu_112_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry_i_3
       (.I0(empty_reg_155_reg[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[2] ),
        .O(empty_fu_112_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    empty_fu_112_p2_carry_i_4
       (.I0(empty_reg_155_reg[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[1] ),
        .O(empty_fu_112_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[0]_i_2 
       (.I0(empty_reg_155_reg[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[3] ),
        .O(\empty_reg_155[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[0]_i_3 
       (.I0(empty_reg_155_reg[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[2] ),
        .O(\empty_reg_155[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[0]_i_4 
       (.I0(empty_reg_155_reg[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[1] ),
        .O(\empty_reg_155[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h04F7)) 
    \empty_reg_155[0]_i_5 
       (.I0(empty_reg_155_reg[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[0] ),
        .O(\empty_reg_155[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[12]_i_2 
       (.I0(empty_reg_155_reg[15]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[15] ),
        .O(\empty_reg_155[12]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[12]_i_3 
       (.I0(empty_reg_155_reg[14]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[14] ),
        .O(\empty_reg_155[12]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[12]_i_4 
       (.I0(empty_reg_155_reg[13]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[13] ),
        .O(\empty_reg_155[12]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[12]_i_5 
       (.I0(empty_reg_155_reg[12]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[12] ),
        .O(\empty_reg_155[12]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[16]_i_2 
       (.I0(empty_reg_155_reg[19]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[19] ),
        .O(\empty_reg_155[16]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[16]_i_3 
       (.I0(empty_reg_155_reg[18]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[18] ),
        .O(\empty_reg_155[16]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[16]_i_4 
       (.I0(empty_reg_155_reg[17]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[17] ),
        .O(\empty_reg_155[16]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[16]_i_5 
       (.I0(empty_reg_155_reg[16]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[16] ),
        .O(\empty_reg_155[16]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[20]_i_2 
       (.I0(empty_reg_155_reg[23]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[23] ),
        .O(\empty_reg_155[20]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[20]_i_3 
       (.I0(empty_reg_155_reg[22]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[22] ),
        .O(\empty_reg_155[20]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[20]_i_4 
       (.I0(empty_reg_155_reg[21]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[21] ),
        .O(\empty_reg_155[20]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[20]_i_5 
       (.I0(empty_reg_155_reg[20]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[20] ),
        .O(\empty_reg_155[20]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[24]_i_2 
       (.I0(empty_reg_155_reg[27]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[27] ),
        .O(\empty_reg_155[24]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[24]_i_3 
       (.I0(empty_reg_155_reg[26]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[26] ),
        .O(\empty_reg_155[24]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[24]_i_4 
       (.I0(empty_reg_155_reg[25]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[25] ),
        .O(\empty_reg_155[24]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[24]_i_5 
       (.I0(empty_reg_155_reg[24]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[24] ),
        .O(\empty_reg_155[24]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[28]_i_2 
       (.I0(empty_reg_155_reg[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[31] ),
        .O(\empty_reg_155[28]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[28]_i_3 
       (.I0(empty_reg_155_reg[30]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[30] ),
        .O(\empty_reg_155[28]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[28]_i_4 
       (.I0(empty_reg_155_reg[29]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[29] ),
        .O(\empty_reg_155[28]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[28]_i_5 
       (.I0(empty_reg_155_reg[28]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[28] ),
        .O(\empty_reg_155[28]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[32]_i_2 
       (.I0(empty_reg_155_reg[35]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[35] ),
        .O(\empty_reg_155[32]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[32]_i_3 
       (.I0(empty_reg_155_reg[34]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[34] ),
        .O(\empty_reg_155[32]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[32]_i_4 
       (.I0(empty_reg_155_reg[33]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[33] ),
        .O(\empty_reg_155[32]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[32]_i_5 
       (.I0(empty_reg_155_reg[32]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[32] ),
        .O(\empty_reg_155[32]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[36]_i_2 
       (.I0(empty_reg_155_reg[39]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[39] ),
        .O(\empty_reg_155[36]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[36]_i_3 
       (.I0(empty_reg_155_reg[38]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[38] ),
        .O(\empty_reg_155[36]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[36]_i_4 
       (.I0(empty_reg_155_reg[37]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[37] ),
        .O(\empty_reg_155[36]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[36]_i_5 
       (.I0(empty_reg_155_reg[36]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[36] ),
        .O(\empty_reg_155[36]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[40]_i_2 
       (.I0(empty_reg_155_reg[43]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[43] ),
        .O(\empty_reg_155[40]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[40]_i_3 
       (.I0(empty_reg_155_reg[42]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[42] ),
        .O(\empty_reg_155[40]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[40]_i_4 
       (.I0(empty_reg_155_reg[41]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[41] ),
        .O(\empty_reg_155[40]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[40]_i_5 
       (.I0(empty_reg_155_reg[40]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[40] ),
        .O(\empty_reg_155[40]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[44]_i_2 
       (.I0(empty_reg_155_reg[47]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[47] ),
        .O(\empty_reg_155[44]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[44]_i_3 
       (.I0(empty_reg_155_reg[46]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[46] ),
        .O(\empty_reg_155[44]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[44]_i_4 
       (.I0(empty_reg_155_reg[45]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[45] ),
        .O(\empty_reg_155[44]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[44]_i_5 
       (.I0(empty_reg_155_reg[44]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[44] ),
        .O(\empty_reg_155[44]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[48]_i_2 
       (.I0(empty_reg_155_reg[51]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[51] ),
        .O(\empty_reg_155[48]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[48]_i_3 
       (.I0(empty_reg_155_reg[50]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[50] ),
        .O(\empty_reg_155[48]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[48]_i_4 
       (.I0(empty_reg_155_reg[49]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[49] ),
        .O(\empty_reg_155[48]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[48]_i_5 
       (.I0(empty_reg_155_reg[48]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[48] ),
        .O(\empty_reg_155[48]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[4]_i_2 
       (.I0(empty_reg_155_reg[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[7] ),
        .O(\empty_reg_155[4]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[4]_i_3 
       (.I0(empty_reg_155_reg[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[6] ),
        .O(\empty_reg_155[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[4]_i_4 
       (.I0(empty_reg_155_reg[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[5] ),
        .O(\empty_reg_155[4]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[4]_i_5 
       (.I0(empty_reg_155_reg[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[4] ),
        .O(\empty_reg_155[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[52]_i_2 
       (.I0(empty_reg_155_reg[55]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[55] ),
        .O(\empty_reg_155[52]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[52]_i_3 
       (.I0(empty_reg_155_reg[54]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[54] ),
        .O(\empty_reg_155[52]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[52]_i_4 
       (.I0(empty_reg_155_reg[53]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[53] ),
        .O(\empty_reg_155[52]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[52]_i_5 
       (.I0(empty_reg_155_reg[52]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[52] ),
        .O(\empty_reg_155[52]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[56]_i_2 
       (.I0(empty_reg_155_reg[59]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[59] ),
        .O(\empty_reg_155[56]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[56]_i_3 
       (.I0(empty_reg_155_reg[58]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[58] ),
        .O(\empty_reg_155[56]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[56]_i_4 
       (.I0(empty_reg_155_reg[57]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[57] ),
        .O(\empty_reg_155[56]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[56]_i_5 
       (.I0(empty_reg_155_reg[56]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[56] ),
        .O(\empty_reg_155[56]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[60]_i_2 
       (.I0(empty_reg_155_reg[61]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[61] ),
        .O(\empty_reg_155[60]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[60]_i_3 
       (.I0(empty_reg_155_reg[60]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[60] ),
        .O(\empty_reg_155[60]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[8]_i_2 
       (.I0(empty_reg_155_reg[11]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[11] ),
        .O(\empty_reg_155[8]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[8]_i_3 
       (.I0(empty_reg_155_reg[10]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[10] ),
        .O(\empty_reg_155[8]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[8]_i_4 
       (.I0(empty_reg_155_reg[9]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[9] ),
        .O(\empty_reg_155[8]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_reg_155[8]_i_5 
       (.I0(empty_reg_155_reg[8]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[8] ),
        .O(\empty_reg_155[8]_i_5_n_4 ));
  FDRE \empty_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[0]_i_1_n_11 ),
        .Q(empty_reg_155_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\empty_reg_155_reg[0]_i_1_n_4 ,\empty_reg_155_reg[0]_i_1_n_5 ,\empty_reg_155_reg[0]_i_1_n_6 ,\empty_reg_155_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\empty_reg_155_reg[0]_i_1_n_8 ,\empty_reg_155_reg[0]_i_1_n_9 ,\empty_reg_155_reg[0]_i_1_n_10 ,\empty_reg_155_reg[0]_i_1_n_11 }),
        .S({\empty_reg_155[0]_i_2_n_4 ,\empty_reg_155[0]_i_3_n_4 ,\empty_reg_155[0]_i_4_n_4 ,\empty_reg_155[0]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[8]_i_1_n_9 ),
        .Q(empty_reg_155_reg[10]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[8]_i_1_n_8 ),
        .Q(empty_reg_155_reg[11]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[12]_i_1_n_11 ),
        .Q(empty_reg_155_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[12]_i_1 
       (.CI(\empty_reg_155_reg[8]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[12]_i_1_n_4 ,\empty_reg_155_reg[12]_i_1_n_5 ,\empty_reg_155_reg[12]_i_1_n_6 ,\empty_reg_155_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[12]_i_1_n_8 ,\empty_reg_155_reg[12]_i_1_n_9 ,\empty_reg_155_reg[12]_i_1_n_10 ,\empty_reg_155_reg[12]_i_1_n_11 }),
        .S({\empty_reg_155[12]_i_2_n_4 ,\empty_reg_155[12]_i_3_n_4 ,\empty_reg_155[12]_i_4_n_4 ,\empty_reg_155[12]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[12]_i_1_n_10 ),
        .Q(empty_reg_155_reg[13]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[12]_i_1_n_9 ),
        .Q(empty_reg_155_reg[14]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[12]_i_1_n_8 ),
        .Q(empty_reg_155_reg[15]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[16]_i_1_n_11 ),
        .Q(empty_reg_155_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[16]_i_1 
       (.CI(\empty_reg_155_reg[12]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[16]_i_1_n_4 ,\empty_reg_155_reg[16]_i_1_n_5 ,\empty_reg_155_reg[16]_i_1_n_6 ,\empty_reg_155_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[16]_i_1_n_8 ,\empty_reg_155_reg[16]_i_1_n_9 ,\empty_reg_155_reg[16]_i_1_n_10 ,\empty_reg_155_reg[16]_i_1_n_11 }),
        .S({\empty_reg_155[16]_i_2_n_4 ,\empty_reg_155[16]_i_3_n_4 ,\empty_reg_155[16]_i_4_n_4 ,\empty_reg_155[16]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[16]_i_1_n_10 ),
        .Q(empty_reg_155_reg[17]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[16]_i_1_n_9 ),
        .Q(empty_reg_155_reg[18]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[16]_i_1_n_8 ),
        .Q(empty_reg_155_reg[19]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[0]_i_1_n_10 ),
        .Q(empty_reg_155_reg[1]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[20]_i_1_n_11 ),
        .Q(empty_reg_155_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[20]_i_1 
       (.CI(\empty_reg_155_reg[16]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[20]_i_1_n_4 ,\empty_reg_155_reg[20]_i_1_n_5 ,\empty_reg_155_reg[20]_i_1_n_6 ,\empty_reg_155_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[20]_i_1_n_8 ,\empty_reg_155_reg[20]_i_1_n_9 ,\empty_reg_155_reg[20]_i_1_n_10 ,\empty_reg_155_reg[20]_i_1_n_11 }),
        .S({\empty_reg_155[20]_i_2_n_4 ,\empty_reg_155[20]_i_3_n_4 ,\empty_reg_155[20]_i_4_n_4 ,\empty_reg_155[20]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[20]_i_1_n_10 ),
        .Q(empty_reg_155_reg[21]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[20]_i_1_n_9 ),
        .Q(empty_reg_155_reg[22]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[20]_i_1_n_8 ),
        .Q(empty_reg_155_reg[23]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[24]_i_1_n_11 ),
        .Q(empty_reg_155_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[24]_i_1 
       (.CI(\empty_reg_155_reg[20]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[24]_i_1_n_4 ,\empty_reg_155_reg[24]_i_1_n_5 ,\empty_reg_155_reg[24]_i_1_n_6 ,\empty_reg_155_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[24]_i_1_n_8 ,\empty_reg_155_reg[24]_i_1_n_9 ,\empty_reg_155_reg[24]_i_1_n_10 ,\empty_reg_155_reg[24]_i_1_n_11 }),
        .S({\empty_reg_155[24]_i_2_n_4 ,\empty_reg_155[24]_i_3_n_4 ,\empty_reg_155[24]_i_4_n_4 ,\empty_reg_155[24]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[24]_i_1_n_10 ),
        .Q(empty_reg_155_reg[25]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[24]_i_1_n_9 ),
        .Q(empty_reg_155_reg[26]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[24]_i_1_n_8 ),
        .Q(empty_reg_155_reg[27]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[28]_i_1_n_11 ),
        .Q(empty_reg_155_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[28]_i_1 
       (.CI(\empty_reg_155_reg[24]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[28]_i_1_n_4 ,\empty_reg_155_reg[28]_i_1_n_5 ,\empty_reg_155_reg[28]_i_1_n_6 ,\empty_reg_155_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[28]_i_1_n_8 ,\empty_reg_155_reg[28]_i_1_n_9 ,\empty_reg_155_reg[28]_i_1_n_10 ,\empty_reg_155_reg[28]_i_1_n_11 }),
        .S({\empty_reg_155[28]_i_2_n_4 ,\empty_reg_155[28]_i_3_n_4 ,\empty_reg_155[28]_i_4_n_4 ,\empty_reg_155[28]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[28]_i_1_n_10 ),
        .Q(empty_reg_155_reg[29]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[0]_i_1_n_9 ),
        .Q(empty_reg_155_reg[2]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[28]_i_1_n_9 ),
        .Q(empty_reg_155_reg[30]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[28]_i_1_n_8 ),
        .Q(empty_reg_155_reg[31]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[32]_i_1_n_11 ),
        .Q(empty_reg_155_reg[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[32]_i_1 
       (.CI(\empty_reg_155_reg[28]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[32]_i_1_n_4 ,\empty_reg_155_reg[32]_i_1_n_5 ,\empty_reg_155_reg[32]_i_1_n_6 ,\empty_reg_155_reg[32]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[32]_i_1_n_8 ,\empty_reg_155_reg[32]_i_1_n_9 ,\empty_reg_155_reg[32]_i_1_n_10 ,\empty_reg_155_reg[32]_i_1_n_11 }),
        .S({\empty_reg_155[32]_i_2_n_4 ,\empty_reg_155[32]_i_3_n_4 ,\empty_reg_155[32]_i_4_n_4 ,\empty_reg_155[32]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[32]_i_1_n_10 ),
        .Q(empty_reg_155_reg[33]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[32]_i_1_n_9 ),
        .Q(empty_reg_155_reg[34]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[32]_i_1_n_8 ),
        .Q(empty_reg_155_reg[35]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[36]_i_1_n_11 ),
        .Q(empty_reg_155_reg[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[36]_i_1 
       (.CI(\empty_reg_155_reg[32]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[36]_i_1_n_4 ,\empty_reg_155_reg[36]_i_1_n_5 ,\empty_reg_155_reg[36]_i_1_n_6 ,\empty_reg_155_reg[36]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[36]_i_1_n_8 ,\empty_reg_155_reg[36]_i_1_n_9 ,\empty_reg_155_reg[36]_i_1_n_10 ,\empty_reg_155_reg[36]_i_1_n_11 }),
        .S({\empty_reg_155[36]_i_2_n_4 ,\empty_reg_155[36]_i_3_n_4 ,\empty_reg_155[36]_i_4_n_4 ,\empty_reg_155[36]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[36]_i_1_n_10 ),
        .Q(empty_reg_155_reg[37]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[36]_i_1_n_9 ),
        .Q(empty_reg_155_reg[38]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[36]_i_1_n_8 ),
        .Q(empty_reg_155_reg[39]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[0]_i_1_n_8 ),
        .Q(empty_reg_155_reg[3]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[40]_i_1_n_11 ),
        .Q(empty_reg_155_reg[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[40]_i_1 
       (.CI(\empty_reg_155_reg[36]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[40]_i_1_n_4 ,\empty_reg_155_reg[40]_i_1_n_5 ,\empty_reg_155_reg[40]_i_1_n_6 ,\empty_reg_155_reg[40]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[40]_i_1_n_8 ,\empty_reg_155_reg[40]_i_1_n_9 ,\empty_reg_155_reg[40]_i_1_n_10 ,\empty_reg_155_reg[40]_i_1_n_11 }),
        .S({\empty_reg_155[40]_i_2_n_4 ,\empty_reg_155[40]_i_3_n_4 ,\empty_reg_155[40]_i_4_n_4 ,\empty_reg_155[40]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[40]_i_1_n_10 ),
        .Q(empty_reg_155_reg[41]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[40]_i_1_n_9 ),
        .Q(empty_reg_155_reg[42]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[40]_i_1_n_8 ),
        .Q(empty_reg_155_reg[43]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[44]_i_1_n_11 ),
        .Q(empty_reg_155_reg[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[44]_i_1 
       (.CI(\empty_reg_155_reg[40]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[44]_i_1_n_4 ,\empty_reg_155_reg[44]_i_1_n_5 ,\empty_reg_155_reg[44]_i_1_n_6 ,\empty_reg_155_reg[44]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[44]_i_1_n_8 ,\empty_reg_155_reg[44]_i_1_n_9 ,\empty_reg_155_reg[44]_i_1_n_10 ,\empty_reg_155_reg[44]_i_1_n_11 }),
        .S({\empty_reg_155[44]_i_2_n_4 ,\empty_reg_155[44]_i_3_n_4 ,\empty_reg_155[44]_i_4_n_4 ,\empty_reg_155[44]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[44]_i_1_n_10 ),
        .Q(empty_reg_155_reg[45]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[44]_i_1_n_9 ),
        .Q(empty_reg_155_reg[46]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[44]_i_1_n_8 ),
        .Q(empty_reg_155_reg[47]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[48]_i_1_n_11 ),
        .Q(empty_reg_155_reg[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[48]_i_1 
       (.CI(\empty_reg_155_reg[44]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[48]_i_1_n_4 ,\empty_reg_155_reg[48]_i_1_n_5 ,\empty_reg_155_reg[48]_i_1_n_6 ,\empty_reg_155_reg[48]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[48]_i_1_n_8 ,\empty_reg_155_reg[48]_i_1_n_9 ,\empty_reg_155_reg[48]_i_1_n_10 ,\empty_reg_155_reg[48]_i_1_n_11 }),
        .S({\empty_reg_155[48]_i_2_n_4 ,\empty_reg_155[48]_i_3_n_4 ,\empty_reg_155[48]_i_4_n_4 ,\empty_reg_155[48]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[48]_i_1_n_10 ),
        .Q(empty_reg_155_reg[49]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[4]_i_1_n_11 ),
        .Q(empty_reg_155_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[4]_i_1 
       (.CI(\empty_reg_155_reg[0]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[4]_i_1_n_4 ,\empty_reg_155_reg[4]_i_1_n_5 ,\empty_reg_155_reg[4]_i_1_n_6 ,\empty_reg_155_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[4]_i_1_n_8 ,\empty_reg_155_reg[4]_i_1_n_9 ,\empty_reg_155_reg[4]_i_1_n_10 ,\empty_reg_155_reg[4]_i_1_n_11 }),
        .S({\empty_reg_155[4]_i_2_n_4 ,\empty_reg_155[4]_i_3_n_4 ,\empty_reg_155[4]_i_4_n_4 ,\empty_reg_155[4]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[48]_i_1_n_9 ),
        .Q(empty_reg_155_reg[50]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[48]_i_1_n_8 ),
        .Q(empty_reg_155_reg[51]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[52]_i_1_n_11 ),
        .Q(empty_reg_155_reg[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[52]_i_1 
       (.CI(\empty_reg_155_reg[48]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[52]_i_1_n_4 ,\empty_reg_155_reg[52]_i_1_n_5 ,\empty_reg_155_reg[52]_i_1_n_6 ,\empty_reg_155_reg[52]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[52]_i_1_n_8 ,\empty_reg_155_reg[52]_i_1_n_9 ,\empty_reg_155_reg[52]_i_1_n_10 ,\empty_reg_155_reg[52]_i_1_n_11 }),
        .S({\empty_reg_155[52]_i_2_n_4 ,\empty_reg_155[52]_i_3_n_4 ,\empty_reg_155[52]_i_4_n_4 ,\empty_reg_155[52]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[52]_i_1_n_10 ),
        .Q(empty_reg_155_reg[53]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[52]_i_1_n_9 ),
        .Q(empty_reg_155_reg[54]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[52]_i_1_n_8 ),
        .Q(empty_reg_155_reg[55]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[56]_i_1_n_11 ),
        .Q(empty_reg_155_reg[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[56]_i_1 
       (.CI(\empty_reg_155_reg[52]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[56]_i_1_n_4 ,\empty_reg_155_reg[56]_i_1_n_5 ,\empty_reg_155_reg[56]_i_1_n_6 ,\empty_reg_155_reg[56]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[56]_i_1_n_8 ,\empty_reg_155_reg[56]_i_1_n_9 ,\empty_reg_155_reg[56]_i_1_n_10 ,\empty_reg_155_reg[56]_i_1_n_11 }),
        .S({\empty_reg_155[56]_i_2_n_4 ,\empty_reg_155[56]_i_3_n_4 ,\empty_reg_155[56]_i_4_n_4 ,\empty_reg_155[56]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[56]_i_1_n_10 ),
        .Q(empty_reg_155_reg[57]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[56]_i_1_n_9 ),
        .Q(empty_reg_155_reg[58]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[56]_i_1_n_8 ),
        .Q(empty_reg_155_reg[59]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[4]_i_1_n_10 ),
        .Q(empty_reg_155_reg[5]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[60]_i_1_n_11 ),
        .Q(empty_reg_155_reg[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[60]_i_1 
       (.CI(\empty_reg_155_reg[56]_i_1_n_4 ),
        .CO({\NLW_empty_reg_155_reg[60]_i_1_CO_UNCONNECTED [3:1],\empty_reg_155_reg[60]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_empty_reg_155_reg[60]_i_1_O_UNCONNECTED [3:2],\empty_reg_155_reg[60]_i_1_n_10 ,\empty_reg_155_reg[60]_i_1_n_11 }),
        .S({1'b0,1'b0,\empty_reg_155[60]_i_2_n_4 ,\empty_reg_155[60]_i_3_n_4 }));
  FDRE \empty_reg_155_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[60]_i_1_n_10 ),
        .Q(empty_reg_155_reg[61]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[4]_i_1_n_9 ),
        .Q(empty_reg_155_reg[6]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[4]_i_1_n_8 ),
        .Q(empty_reg_155_reg[7]),
        .R(1'b0));
  FDRE \empty_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[8]_i_1_n_11 ),
        .Q(empty_reg_155_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \empty_reg_155_reg[8]_i_1 
       (.CI(\empty_reg_155_reg[4]_i_1_n_4 ),
        .CO({\empty_reg_155_reg[8]_i_1_n_4 ,\empty_reg_155_reg[8]_i_1_n_5 ,\empty_reg_155_reg[8]_i_1_n_6 ,\empty_reg_155_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\empty_reg_155_reg[8]_i_1_n_8 ,\empty_reg_155_reg[8]_i_1_n_9 ,\empty_reg_155_reg[8]_i_1_n_10 ,\empty_reg_155_reg[8]_i_1_n_11 }),
        .S({\empty_reg_155[8]_i_2_n_4 ,\empty_reg_155[8]_i_3_n_4 ,\empty_reg_155[8]_i_4_n_4 ,\empty_reg_155[8]_i_5_n_4 }));
  FDRE \empty_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\empty_reg_155_reg[8]_i_1_n_10 ),
        .Q(empty_reg_155_reg[9]),
        .R(1'b0));
  CARRY4 exitcond_fu_118_p2_carry
       (.CI(1'b0),
        .CO({exitcond_fu_118_p2_carry_n_4,exitcond_fu_118_p2_carry_n_5,exitcond_fu_118_p2_carry_n_6,exitcond_fu_118_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_118_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_118_p2_carry_i_1_n_4,exitcond_fu_118_p2_carry_i_2_n_4,exitcond_fu_118_p2_carry_i_3_n_4,exitcond_fu_118_p2_carry_i_4_n_4}));
  CARRY4 exitcond_fu_118_p2_carry__0
       (.CI(exitcond_fu_118_p2_carry_n_4),
        .CO({exitcond_fu_118_p2_carry__0_n_4,exitcond_fu_118_p2_carry__0_n_5,exitcond_fu_118_p2_carry__0_n_6,exitcond_fu_118_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_118_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_118_p2_carry__0_i_1_n_4,exitcond_fu_118_p2_carry__0_i_2_n_4,exitcond_fu_118_p2_carry__0_i_3_n_4,exitcond_fu_118_p2_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry__0_i_1
       (.I0(empty_fu_112_p2[23]),
        .I1(sext_ln42_cast_reg_140[23]),
        .I2(empty_fu_112_p2[21]),
        .I3(sext_ln42_cast_reg_140[21]),
        .I4(sext_ln42_cast_reg_140[22]),
        .I5(empty_fu_112_p2[22]),
        .O(exitcond_fu_118_p2_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry__0_i_2
       (.I0(empty_fu_112_p2[18]),
        .I1(sext_ln42_cast_reg_140[18]),
        .I2(empty_fu_112_p2[19]),
        .I3(sext_ln42_cast_reg_140[19]),
        .I4(sext_ln42_cast_reg_140[20]),
        .I5(empty_fu_112_p2[20]),
        .O(exitcond_fu_118_p2_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry__0_i_3
       (.I0(empty_fu_112_p2[15]),
        .I1(sext_ln42_cast_reg_140[15]),
        .I2(empty_fu_112_p2[16]),
        .I3(sext_ln42_cast_reg_140[16]),
        .I4(sext_ln42_cast_reg_140[17]),
        .I5(empty_fu_112_p2[17]),
        .O(exitcond_fu_118_p2_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry__0_i_4
       (.I0(empty_fu_112_p2[12]),
        .I1(sext_ln42_cast_reg_140[12]),
        .I2(empty_fu_112_p2[13]),
        .I3(sext_ln42_cast_reg_140[13]),
        .I4(sext_ln42_cast_reg_140[14]),
        .I5(empty_fu_112_p2[14]),
        .O(exitcond_fu_118_p2_carry__0_i_4_n_4));
  CARRY4 exitcond_fu_118_p2_carry__1
       (.CI(exitcond_fu_118_p2_carry__0_n_4),
        .CO({exitcond_fu_118_p2_carry__1_n_4,exitcond_fu_118_p2_carry__1_n_5,exitcond_fu_118_p2_carry__1_n_6,exitcond_fu_118_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_118_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_118_p2_carry__1_i_1_n_4,exitcond_fu_118_p2_carry__1_i_2_n_4,exitcond_fu_118_p2_carry__1_i_3_n_4,exitcond_fu_118_p2_carry__1_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__1_i_1
       (.I0(empty_fu_112_p2[34]),
        .I1(empty_fu_112_p2[35]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[33]),
        .O(exitcond_fu_118_p2_carry__1_i_1_n_4));
  LUT5 #(
    .INIT(32'h81000081)) 
    exitcond_fu_118_p2_carry__1_i_2
       (.I0(empty_fu_112_p2[31]),
        .I1(sext_ln42_cast_reg_140[32]),
        .I2(empty_fu_112_p2[32]),
        .I3(sext_ln42_cast_reg_140[30]),
        .I4(empty_fu_112_p2[30]),
        .O(exitcond_fu_118_p2_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry__1_i_3
       (.I0(empty_fu_112_p2[27]),
        .I1(sext_ln42_cast_reg_140[27]),
        .I2(empty_fu_112_p2[28]),
        .I3(sext_ln42_cast_reg_140[28]),
        .I4(sext_ln42_cast_reg_140[29]),
        .I5(empty_fu_112_p2[29]),
        .O(exitcond_fu_118_p2_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry__1_i_4
       (.I0(empty_fu_112_p2[24]),
        .I1(sext_ln42_cast_reg_140[24]),
        .I2(empty_fu_112_p2[25]),
        .I3(sext_ln42_cast_reg_140[25]),
        .I4(sext_ln42_cast_reg_140[26]),
        .I5(empty_fu_112_p2[26]),
        .O(exitcond_fu_118_p2_carry__1_i_4_n_4));
  CARRY4 exitcond_fu_118_p2_carry__2
       (.CI(exitcond_fu_118_p2_carry__1_n_4),
        .CO({exitcond_fu_118_p2_carry__2_n_4,exitcond_fu_118_p2_carry__2_n_5,exitcond_fu_118_p2_carry__2_n_6,exitcond_fu_118_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_118_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_118_p2_carry__2_i_1_n_4,exitcond_fu_118_p2_carry__2_i_2_n_4,exitcond_fu_118_p2_carry__2_i_3_n_4,exitcond_fu_118_p2_carry__2_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__2_i_1
       (.I0(empty_fu_112_p2[46]),
        .I1(empty_fu_112_p2[47]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[45]),
        .O(exitcond_fu_118_p2_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__2_i_2
       (.I0(empty_fu_112_p2[43]),
        .I1(empty_fu_112_p2[44]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[42]),
        .O(exitcond_fu_118_p2_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__2_i_3
       (.I0(empty_fu_112_p2[40]),
        .I1(empty_fu_112_p2[41]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[39]),
        .O(exitcond_fu_118_p2_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__2_i_4
       (.I0(empty_fu_112_p2[37]),
        .I1(empty_fu_112_p2[38]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[36]),
        .O(exitcond_fu_118_p2_carry__2_i_4_n_4));
  CARRY4 exitcond_fu_118_p2_carry__3
       (.CI(exitcond_fu_118_p2_carry__2_n_4),
        .CO({exitcond_fu_118_p2_carry__3_n_4,exitcond_fu_118_p2_carry__3_n_5,exitcond_fu_118_p2_carry__3_n_6,exitcond_fu_118_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_118_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({exitcond_fu_118_p2_carry__3_i_1_n_4,exitcond_fu_118_p2_carry__3_i_2_n_4,exitcond_fu_118_p2_carry__3_i_3_n_4,exitcond_fu_118_p2_carry__3_i_4_n_4}));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__3_i_1
       (.I0(empty_fu_112_p2[58]),
        .I1(empty_fu_112_p2[59]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[57]),
        .O(exitcond_fu_118_p2_carry__3_i_1_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__3_i_2
       (.I0(empty_fu_112_p2[55]),
        .I1(empty_fu_112_p2[56]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[54]),
        .O(exitcond_fu_118_p2_carry__3_i_2_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__3_i_3
       (.I0(empty_fu_112_p2[52]),
        .I1(empty_fu_112_p2[53]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[51]),
        .O(exitcond_fu_118_p2_carry__3_i_3_n_4));
  LUT4 #(
    .INIT(16'h8001)) 
    exitcond_fu_118_p2_carry__3_i_4
       (.I0(empty_fu_112_p2[49]),
        .I1(empty_fu_112_p2[50]),
        .I2(sext_ln42_cast_reg_140[32]),
        .I3(empty_fu_112_p2[48]),
        .O(exitcond_fu_118_p2_carry__3_i_4_n_4));
  CARRY4 exitcond_fu_118_p2_carry__4
       (.CI(exitcond_fu_118_p2_carry__3_n_4),
        .CO({NLW_exitcond_fu_118_p2_carry__4_CO_UNCONNECTED[3:1],exitcond_fu_118_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_fu_118_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,exitcond_fu_118_p2_carry__4_i_1_n_4}));
  LUT3 #(
    .INIT(8'h81)) 
    exitcond_fu_118_p2_carry__4_i_1
       (.I0(empty_fu_112_p2[61]),
        .I1(sext_ln42_cast_reg_140[32]),
        .I2(empty_fu_112_p2[60]),
        .O(exitcond_fu_118_p2_carry__4_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry_i_1
       (.I0(empty_fu_112_p2[9]),
        .I1(sext_ln42_cast_reg_140[9]),
        .I2(empty_fu_112_p2[10]),
        .I3(sext_ln42_cast_reg_140[10]),
        .I4(sext_ln42_cast_reg_140[11]),
        .I5(empty_fu_112_p2[11]),
        .O(exitcond_fu_118_p2_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry_i_2
       (.I0(empty_fu_112_p2[7]),
        .I1(sext_ln42_cast_reg_140[7]),
        .I2(empty_fu_112_p2[6]),
        .I3(sext_ln42_cast_reg_140[6]),
        .I4(sext_ln42_cast_reg_140[8]),
        .I5(empty_fu_112_p2[8]),
        .O(exitcond_fu_118_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry_i_3
       (.I0(empty_fu_112_p2[3]),
        .I1(sext_ln42_cast_reg_140[3]),
        .I2(empty_fu_112_p2[4]),
        .I3(sext_ln42_cast_reg_140[4]),
        .I4(sext_ln42_cast_reg_140[5]),
        .I5(empty_fu_112_p2[5]),
        .O(exitcond_fu_118_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_fu_118_p2_carry_i_4
       (.I0(empty_fu_112_p2[1]),
        .I1(sext_ln42_cast_reg_140[1]),
        .I2(empty_fu_112_p2[2]),
        .I3(sext_ln42_cast_reg_140[2]),
        .I4(exitcond_fu_118_p2_carry_i_5_n_4),
        .I5(sext_ln42_cast_reg_140[0]),
        .O(exitcond_fu_118_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h04F7)) 
    exitcond_fu_118_p2_carry_i_5
       (.I0(empty_reg_155_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[0] ),
        .O(exitcond_fu_118_p2_carry_i_5_n_4));
  (* ORIG_CELL_NAME = "exitcond_reg_160_reg[0]" *) 
  FDRE \exitcond_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(exitcond_fu_118_p2),
        .Q(exitcond_reg_160),
        .R(1'b0));
  (* ORIG_CELL_NAME = "exitcond_reg_160_reg[0]" *) 
  FDRE \exitcond_reg_160_reg[0]_rep 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(exitcond_fu_118_p2),
        .Q(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:1]),
        .SR(loop_index_fu_54),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm[28]_i_2_n_4 ),
        .\ap_CS_fsm_reg[29] (ap_enable_reg_pp0_iter3),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem_WREADY(gmem_WREADY),
        .grp_matprod_Pipeline_4_fu_185_ap_start_reg(grp_matprod_Pipeline_4_fu_185_ap_start_reg));
  LUT6 #(
    .INIT(64'hFFFF4FFFFFFF0000)) 
    grp_matprod_Pipeline_4_fu_185_ap_start_reg_i_1
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(exitcond_fu_118_p2),
        .I4(grp_matprod_Pipeline_4_fu_185_ap_start_reg_reg),
        .I5(grp_matprod_Pipeline_4_fu_185_ap_start_reg),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loop_index_fu_54[0]_i_1 
       (.I0(\loop_index_fu_54_reg_n_4_[0] ),
        .I1(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I3(empty_reg_155_reg[0]),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[10]_i_1 
       (.I0(empty_reg_155_reg[10]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[10] ),
        .O(\loop_index_fu_54[10]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[11]_i_1 
       (.I0(empty_reg_155_reg[11]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[11] ),
        .O(\loop_index_fu_54[11]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[12]_i_1 
       (.I0(empty_reg_155_reg[12]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[12] ),
        .O(\loop_index_fu_54[12]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[13]_i_1 
       (.I0(empty_reg_155_reg[13]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[13] ),
        .O(\loop_index_fu_54[13]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[14]_i_1 
       (.I0(empty_reg_155_reg[14]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[14] ),
        .O(\loop_index_fu_54[14]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[15]_i_1 
       (.I0(empty_reg_155_reg[15]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[15] ),
        .O(\loop_index_fu_54[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[16]_i_1 
       (.I0(empty_reg_155_reg[16]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[16] ),
        .O(\loop_index_fu_54[16]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[17]_i_1 
       (.I0(empty_reg_155_reg[17]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[17] ),
        .O(\loop_index_fu_54[17]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[18]_i_1 
       (.I0(empty_reg_155_reg[18]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[18] ),
        .O(\loop_index_fu_54[18]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[19]_i_1 
       (.I0(empty_reg_155_reg[19]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[19] ),
        .O(\loop_index_fu_54[19]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[1]_i_1 
       (.I0(empty_reg_155_reg[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[1] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[20]_i_1 
       (.I0(empty_reg_155_reg[20]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[20] ),
        .O(\loop_index_fu_54[20]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[21]_i_1 
       (.I0(empty_reg_155_reg[21]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[21] ),
        .O(\loop_index_fu_54[21]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[22]_i_1 
       (.I0(empty_reg_155_reg[22]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[22] ),
        .O(\loop_index_fu_54[22]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[23]_i_1 
       (.I0(empty_reg_155_reg[23]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[23] ),
        .O(\loop_index_fu_54[23]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[24]_i_1 
       (.I0(empty_reg_155_reg[24]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[24] ),
        .O(\loop_index_fu_54[24]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[25]_i_1 
       (.I0(empty_reg_155_reg[25]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[25] ),
        .O(\loop_index_fu_54[25]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[26]_i_1 
       (.I0(empty_reg_155_reg[26]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[26] ),
        .O(\loop_index_fu_54[26]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[27]_i_1 
       (.I0(empty_reg_155_reg[27]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[27] ),
        .O(\loop_index_fu_54[27]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[28]_i_1 
       (.I0(empty_reg_155_reg[28]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[28] ),
        .O(\loop_index_fu_54[28]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[29]_i_1 
       (.I0(empty_reg_155_reg[29]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[29] ),
        .O(\loop_index_fu_54[29]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[2]_i_1 
       (.I0(empty_reg_155_reg[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[2] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[30]_i_1 
       (.I0(empty_reg_155_reg[30]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[30] ),
        .O(\loop_index_fu_54[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[31]_i_1 
       (.I0(empty_reg_155_reg[31]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[31] ),
        .O(\loop_index_fu_54[31]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[32]_i_1 
       (.I0(empty_reg_155_reg[32]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[32] ),
        .O(\loop_index_fu_54[32]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[33]_i_1 
       (.I0(empty_reg_155_reg[33]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[33] ),
        .O(\loop_index_fu_54[33]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[34]_i_1 
       (.I0(empty_reg_155_reg[34]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[34] ),
        .O(\loop_index_fu_54[34]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[35]_i_1 
       (.I0(empty_reg_155_reg[35]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[35] ),
        .O(\loop_index_fu_54[35]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[36]_i_1 
       (.I0(empty_reg_155_reg[36]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[36] ),
        .O(\loop_index_fu_54[36]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[37]_i_1 
       (.I0(empty_reg_155_reg[37]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[37] ),
        .O(\loop_index_fu_54[37]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[38]_i_1 
       (.I0(empty_reg_155_reg[38]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[38] ),
        .O(\loop_index_fu_54[38]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[39]_i_1 
       (.I0(empty_reg_155_reg[39]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[39] ),
        .O(\loop_index_fu_54[39]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[3]_i_1 
       (.I0(empty_reg_155_reg[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[3] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[40]_i_1 
       (.I0(empty_reg_155_reg[40]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[40] ),
        .O(\loop_index_fu_54[40]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[41]_i_1 
       (.I0(empty_reg_155_reg[41]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[41] ),
        .O(\loop_index_fu_54[41]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[42]_i_1 
       (.I0(empty_reg_155_reg[42]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[42] ),
        .O(\loop_index_fu_54[42]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[43]_i_1 
       (.I0(empty_reg_155_reg[43]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[43] ),
        .O(\loop_index_fu_54[43]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[44]_i_1 
       (.I0(empty_reg_155_reg[44]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[44] ),
        .O(\loop_index_fu_54[44]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[45]_i_1 
       (.I0(empty_reg_155_reg[45]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[45] ),
        .O(\loop_index_fu_54[45]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[46]_i_1 
       (.I0(empty_reg_155_reg[46]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[46] ),
        .O(\loop_index_fu_54[46]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[47]_i_1 
       (.I0(empty_reg_155_reg[47]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[47] ),
        .O(\loop_index_fu_54[47]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[48]_i_1 
       (.I0(empty_reg_155_reg[48]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[48] ),
        .O(\loop_index_fu_54[48]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[49]_i_1 
       (.I0(empty_reg_155_reg[49]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[49] ),
        .O(\loop_index_fu_54[49]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[4]_i_1 
       (.I0(empty_reg_155_reg[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[4] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[50]_i_1 
       (.I0(empty_reg_155_reg[50]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[50] ),
        .O(\loop_index_fu_54[50]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[51]_i_1 
       (.I0(empty_reg_155_reg[51]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[51] ),
        .O(\loop_index_fu_54[51]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[52]_i_1 
       (.I0(empty_reg_155_reg[52]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[52] ),
        .O(\loop_index_fu_54[52]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[53]_i_1 
       (.I0(empty_reg_155_reg[53]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[53] ),
        .O(\loop_index_fu_54[53]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[54]_i_1 
       (.I0(empty_reg_155_reg[54]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[54] ),
        .O(\loop_index_fu_54[54]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[55]_i_1 
       (.I0(empty_reg_155_reg[55]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[55] ),
        .O(\loop_index_fu_54[55]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[56]_i_1 
       (.I0(empty_reg_155_reg[56]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[56] ),
        .O(\loop_index_fu_54[56]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[57]_i_1 
       (.I0(empty_reg_155_reg[57]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[57] ),
        .O(\loop_index_fu_54[57]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[58]_i_1 
       (.I0(empty_reg_155_reg[58]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[58] ),
        .O(\loop_index_fu_54[58]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[59]_i_1 
       (.I0(empty_reg_155_reg[59]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[59] ),
        .O(\loop_index_fu_54[59]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[5]_i_1 
       (.I0(empty_reg_155_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[5] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[60]_i_1 
       (.I0(empty_reg_155_reg[60]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[60] ),
        .O(\loop_index_fu_54[60]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[61]_i_2 
       (.I0(empty_reg_155_reg[61]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[61] ),
        .O(\loop_index_fu_54[61]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[6]_i_1 
       (.I0(empty_reg_155_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[6] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[7]_i_1 
       (.I0(empty_reg_155_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[7] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[8]_i_1 
       (.I0(empty_reg_155_reg[8]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[8] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \loop_index_fu_54[9]_i_1 
       (.I0(empty_reg_155_reg[9]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[9] ),
        .O(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[9]));
  FDRE \loop_index_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[0]),
        .Q(\loop_index_fu_54_reg_n_4_[0] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[10]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[10] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[11]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[11] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[12]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[12] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[13]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[13] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[14]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[14] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[15]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[15] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[16]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[16] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[17]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[17] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[18]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[18] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[19]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[19] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[1]),
        .Q(\loop_index_fu_54_reg_n_4_[1] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[20]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[20] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[21]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[21] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[22]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[22] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[23]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[23] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[24]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[24] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[25]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[25] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[26]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[26] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[27]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[27] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[28]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[28] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[29]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[29] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[2]),
        .Q(\loop_index_fu_54_reg_n_4_[2] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[30]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[30] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[31]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[31] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[32]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[32] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[33]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[33] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[34]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[34] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[35]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[35] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[36]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[36] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[37]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[37] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[38]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[38] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[39]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[39] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[3]),
        .Q(\loop_index_fu_54_reg_n_4_[3] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[40]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[40] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[41]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[41] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[42]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[42] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[43]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[43] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[44]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[44] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[45]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[45] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[46]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[46] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[47]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[47] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[48]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[48] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[49]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[49] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[4]),
        .Q(\loop_index_fu_54_reg_n_4_[4] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[50]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[50] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[51]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[51] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[52]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[52] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[53]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[53] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[54]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[54] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[55]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[55] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[56]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[56] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[57]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[57] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[58]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[58] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[59]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[59] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[5]),
        .Q(\loop_index_fu_54_reg_n_4_[5] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[60]_i_1_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[60] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\loop_index_fu_54[61]_i_2_n_4 ),
        .Q(\loop_index_fu_54_reg_n_4_[61] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[6]),
        .Q(\loop_index_fu_54_reg_n_4_[6] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[7]),
        .Q(\loop_index_fu_54_reg_n_4_[7] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[8]),
        .Q(\loop_index_fu_54_reg_n_4_[8] ),
        .R(loop_index_fu_54));
  FDRE \loop_index_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_matprod_Pipeline_4_fu_185_m3_buffer_address0[9]),
        .Q(\loop_index_fu_54_reg_n_4_[9] ),
        .R(loop_index_fu_54));
  LUT4 #(
    .INIT(16'hE000)) 
    mem_reg_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(gmem_WREADY),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_10
       (.I0(empty_reg_155_reg[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[2] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_11
       (.I0(empty_reg_155_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(exitcond_reg_160),
        .I3(\loop_index_fu_54_reg_n_4_[1] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    ram_reg_i_12__1
       (.I0(\loop_index_fu_54_reg_n_4_[0] ),
        .I1(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I2(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I3(empty_reg_155_reg[0]),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hB0FFB000B000B000)) 
    ram_reg_i_1__1
       (.I0(gmem_WREADY),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .I4(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .I5(Q[0]),
        .O(m3_buffer_ce0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_3
       (.I0(empty_reg_155_reg[9]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[9] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_4
       (.I0(empty_reg_155_reg[8]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[8] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_5
       (.I0(empty_reg_155_reg[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[7] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_6
       (.I0(empty_reg_155_reg[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[6] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_7
       (.I0(empty_reg_155_reg[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[5] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_8
       (.I0(empty_reg_155_reg[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[4] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    ram_reg_i_9
       (.I0(empty_reg_155_reg[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_rep_n_4),
        .I2(\exitcond_reg_160_reg[0]_rep_n_4 ),
        .I3(\loop_index_fu_54_reg_n_4_[3] ),
        .I4(Q[2]),
        .I5(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[3]),
        .O(ADDRARDADDR[3]));
  FDRE \sext_ln42_cast_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [0]),
        .Q(sext_ln42_cast_reg_140[0]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [10]),
        .Q(sext_ln42_cast_reg_140[10]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [11]),
        .Q(sext_ln42_cast_reg_140[11]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [12]),
        .Q(sext_ln42_cast_reg_140[12]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [13]),
        .Q(sext_ln42_cast_reg_140[13]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [14]),
        .Q(sext_ln42_cast_reg_140[14]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [15]),
        .Q(sext_ln42_cast_reg_140[15]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [16]),
        .Q(sext_ln42_cast_reg_140[16]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [17]),
        .Q(sext_ln42_cast_reg_140[17]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [18]),
        .Q(sext_ln42_cast_reg_140[18]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [19]),
        .Q(sext_ln42_cast_reg_140[19]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [1]),
        .Q(sext_ln42_cast_reg_140[1]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [20]),
        .Q(sext_ln42_cast_reg_140[20]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [21]),
        .Q(sext_ln42_cast_reg_140[21]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [22]),
        .Q(sext_ln42_cast_reg_140[22]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [23]),
        .Q(sext_ln42_cast_reg_140[23]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [24]),
        .Q(sext_ln42_cast_reg_140[24]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [25]),
        .Q(sext_ln42_cast_reg_140[25]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [26]),
        .Q(sext_ln42_cast_reg_140[26]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [27]),
        .Q(sext_ln42_cast_reg_140[27]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [28]),
        .Q(sext_ln42_cast_reg_140[28]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [29]),
        .Q(sext_ln42_cast_reg_140[29]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [2]),
        .Q(sext_ln42_cast_reg_140[2]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [30]),
        .Q(sext_ln42_cast_reg_140[30]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [31]),
        .Q(sext_ln42_cast_reg_140[32]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [3]),
        .Q(sext_ln42_cast_reg_140[3]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [4]),
        .Q(sext_ln42_cast_reg_140[4]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [5]),
        .Q(sext_ln42_cast_reg_140[5]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [6]),
        .Q(sext_ln42_cast_reg_140[6]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [7]),
        .Q(sext_ln42_cast_reg_140[7]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [8]),
        .Q(sext_ln42_cast_reg_140[8]),
        .R(1'b0));
  FDRE \sext_ln42_cast_reg_140_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln42_cast_reg_140_reg[32]_0 [9]),
        .Q(sext_ln42_cast_reg_140[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_matprod_Pipeline_VITIS_LOOP_26_1
   (grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0,
    DIADI,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0,
    D,
    ap_loop_exit_ready_pp0_iter7_reg_reg__0_0,
    WEA,
    ADDRARDADDR,
    p_reg_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1,
    ap_rst_n_inv,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg,
    \trunc_ln17_1_reg_352_reg[9]_0 ,
    N3_read_reg_286,
    ap_rst_n,
    N2_read_reg_293,
    icmp_ln42_fu_262_p2,
    \ap_CS_fsm_reg[33] ,
    gmem_BVALID,
    ram_reg,
    ram_reg_0,
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_reg,
    \mul_reg_414_reg[31]_0 );
  output grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  output grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0;
  output [31:0]DIADI;
  output [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0;
  output [1:0]D;
  output ap_loop_exit_ready_pp0_iter7_reg_reg__0_0;
  output [0:0]WEA;
  output [9:0]ADDRARDADDR;
  output [9:0]p_reg_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input [4:0]Q;
  input [9:0]p_reg_reg_0;
  input [9:0]p_reg_reg_1;
  input ap_rst_n_inv;
  input grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg;
  input [31:0]\trunc_ln17_1_reg_352_reg[9]_0 ;
  input [31:0]N3_read_reg_286;
  input ap_rst_n;
  input [31:0]N2_read_reg_293;
  input icmp_ln42_fu_262_p2;
  input \ap_CS_fsm_reg[33] ;
  input gmem_BVALID;
  input [9:0]ram_reg;
  input [9:0]ram_reg_0;
  input [0:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_reg;
  input [31:0]\mul_reg_414_reg[31]_0 ;

  wire [9:0]ADDRARDADDR;
  wire [1:0]D;
  wire [31:0]DIADI;
  wire [31:0]N2_read_reg_293;
  wire [31:0]N3_read_reg_286;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire add_ln31_fu_247_p2_carry__0_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__0_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__0_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__0_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__0_n_4;
  wire add_ln31_fu_247_p2_carry__0_n_5;
  wire add_ln31_fu_247_p2_carry__0_n_6;
  wire add_ln31_fu_247_p2_carry__0_n_7;
  wire add_ln31_fu_247_p2_carry__1_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__1_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__1_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__1_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__1_n_4;
  wire add_ln31_fu_247_p2_carry__1_n_5;
  wire add_ln31_fu_247_p2_carry__1_n_6;
  wire add_ln31_fu_247_p2_carry__1_n_7;
  wire add_ln31_fu_247_p2_carry__2_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__2_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__2_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__2_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__2_n_4;
  wire add_ln31_fu_247_p2_carry__2_n_5;
  wire add_ln31_fu_247_p2_carry__2_n_6;
  wire add_ln31_fu_247_p2_carry__2_n_7;
  wire add_ln31_fu_247_p2_carry__3_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__3_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__3_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__3_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__3_n_4;
  wire add_ln31_fu_247_p2_carry__3_n_5;
  wire add_ln31_fu_247_p2_carry__3_n_6;
  wire add_ln31_fu_247_p2_carry__3_n_7;
  wire add_ln31_fu_247_p2_carry__4_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__4_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__4_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__4_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__4_n_4;
  wire add_ln31_fu_247_p2_carry__4_n_5;
  wire add_ln31_fu_247_p2_carry__4_n_6;
  wire add_ln31_fu_247_p2_carry__4_n_7;
  wire add_ln31_fu_247_p2_carry__5_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__5_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__5_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__5_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__5_n_4;
  wire add_ln31_fu_247_p2_carry__5_n_5;
  wire add_ln31_fu_247_p2_carry__5_n_6;
  wire add_ln31_fu_247_p2_carry__5_n_7;
  wire add_ln31_fu_247_p2_carry__6_i_1_n_4;
  wire add_ln31_fu_247_p2_carry__6_i_2_n_4;
  wire add_ln31_fu_247_p2_carry__6_i_3_n_4;
  wire add_ln31_fu_247_p2_carry__6_i_4_n_4;
  wire add_ln31_fu_247_p2_carry__6_n_5;
  wire add_ln31_fu_247_p2_carry__6_n_6;
  wire add_ln31_fu_247_p2_carry__6_n_7;
  wire add_ln31_fu_247_p2_carry_i_1_n_4;
  wire add_ln31_fu_247_p2_carry_i_2_n_4;
  wire add_ln31_fu_247_p2_carry_i_3_n_4;
  wire add_ln31_fu_247_p2_carry_i_4_n_4;
  wire add_ln31_fu_247_p2_carry_n_4;
  wire add_ln31_fu_247_p2_carry_n_5;
  wire add_ln31_fu_247_p2_carry_n_6;
  wire add_ln31_fu_247_p2_carry_n_7;
  wire [9:0]add_ln35_reg_399;
  wire add_ln35_reg_3990;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[0]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[1]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[2]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[3]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[4]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[5]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[6]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[7]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[8]_srl2_n_4 ;
  wire \add_ln35_reg_399_pp0_iter6_reg_reg[9]_srl2_n_4 ;
  wire [31:0]add_ln37_fu_199_p2;
  wire [31:0]add_ln37_reg_384;
  wire add_ln37_reg_3840;
  wire \add_ln37_reg_384[12]_i_2_n_4 ;
  wire \add_ln37_reg_384[12]_i_3_n_4 ;
  wire \add_ln37_reg_384[12]_i_4_n_4 ;
  wire \add_ln37_reg_384[12]_i_5_n_4 ;
  wire \add_ln37_reg_384[16]_i_2_n_4 ;
  wire \add_ln37_reg_384[16]_i_3_n_4 ;
  wire \add_ln37_reg_384[16]_i_4_n_4 ;
  wire \add_ln37_reg_384[16]_i_5_n_4 ;
  wire \add_ln37_reg_384[20]_i_2_n_4 ;
  wire \add_ln37_reg_384[20]_i_3_n_4 ;
  wire \add_ln37_reg_384[20]_i_4_n_4 ;
  wire \add_ln37_reg_384[20]_i_5_n_4 ;
  wire \add_ln37_reg_384[24]_i_2_n_4 ;
  wire \add_ln37_reg_384[24]_i_3_n_4 ;
  wire \add_ln37_reg_384[24]_i_4_n_4 ;
  wire \add_ln37_reg_384[24]_i_5_n_4 ;
  wire \add_ln37_reg_384[28]_i_2_n_4 ;
  wire \add_ln37_reg_384[28]_i_3_n_4 ;
  wire \add_ln37_reg_384[28]_i_4_n_4 ;
  wire \add_ln37_reg_384[28]_i_5_n_4 ;
  wire \add_ln37_reg_384[31]_i_2_n_4 ;
  wire \add_ln37_reg_384[31]_i_3_n_4 ;
  wire \add_ln37_reg_384[31]_i_4_n_4 ;
  wire \add_ln37_reg_384[4]_i_2_n_4 ;
  wire \add_ln37_reg_384[4]_i_3_n_4 ;
  wire \add_ln37_reg_384[4]_i_4_n_4 ;
  wire \add_ln37_reg_384[4]_i_5_n_4 ;
  wire \add_ln37_reg_384[8]_i_2_n_4 ;
  wire \add_ln37_reg_384[8]_i_3_n_4 ;
  wire \add_ln37_reg_384[8]_i_4_n_4 ;
  wire \add_ln37_reg_384[8]_i_5_n_4 ;
  wire \add_ln37_reg_384_reg[12]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[12]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[12]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[12]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[16]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[16]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[16]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[16]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[20]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[20]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[20]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[20]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[24]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[24]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[24]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[24]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[28]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[28]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[28]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[28]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[31]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[31]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[4]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[4]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[4]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[4]_i_1_n_7 ;
  wire \add_ln37_reg_384_reg[8]_i_1_n_4 ;
  wire \add_ln37_reg_384_reg[8]_i_1_n_5 ;
  wire \add_ln37_reg_384_reg[8]_i_1_n_6 ;
  wire \add_ln37_reg_384_reg[8]_i_1_n_7 ;
  wire \ap_CS_fsm_reg[33] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_4;
  wire ap_loop_exit_ready_pp0_iter7_reg;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg__0_0;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]ap_sig_allocacmp_i_2;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire gmem_BVALID;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_ready;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg;
  wire [0:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_reg;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0;
  wire [9:0]grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0;
  wire grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0;
  wire [31:0]i_2_reg_337;
  wire [31:0]i_fu_52;
  wire icmp_ln26_fu_143_p2;
  wire icmp_ln26_fu_143_p2_carry__0_i_1_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_2_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_3_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_4_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_5_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_6_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_7_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_i_8_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_n_4;
  wire icmp_ln26_fu_143_p2_carry__0_n_5;
  wire icmp_ln26_fu_143_p2_carry__0_n_6;
  wire icmp_ln26_fu_143_p2_carry__0_n_7;
  wire icmp_ln26_fu_143_p2_carry__1_i_1_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_2_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_3_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_4_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_5_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_6_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_7_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_i_8_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_n_4;
  wire icmp_ln26_fu_143_p2_carry__1_n_5;
  wire icmp_ln26_fu_143_p2_carry__1_n_6;
  wire icmp_ln26_fu_143_p2_carry__1_n_7;
  wire icmp_ln26_fu_143_p2_carry__2_i_1_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_2_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_3_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_4_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_5_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_6_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_7_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_i_8_n_4;
  wire icmp_ln26_fu_143_p2_carry__2_n_5;
  wire icmp_ln26_fu_143_p2_carry__2_n_6;
  wire icmp_ln26_fu_143_p2_carry__2_n_7;
  wire icmp_ln26_fu_143_p2_carry_i_1_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_2_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_3_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_4_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_5_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_6_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_7_n_4;
  wire icmp_ln26_fu_143_p2_carry_i_8_n_4;
  wire icmp_ln26_fu_143_p2_carry_n_4;
  wire icmp_ln26_fu_143_p2_carry_n_5;
  wire icmp_ln26_fu_143_p2_carry_n_6;
  wire icmp_ln26_fu_143_p2_carry_n_7;
  wire \icmp_ln30_reg_364[0]_i_1_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_2_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_3_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_4_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_5_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_6_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_7_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_8_n_4 ;
  wire \icmp_ln30_reg_364[0]_i_9_n_4 ;
  wire \icmp_ln30_reg_364_pp0_iter6_reg_reg[0]_srl5_n_4 ;
  wire icmp_ln30_reg_364_pp0_iter7_reg;
  wire \icmp_ln30_reg_364_reg_n_4_[0] ;
  wire icmp_ln33_fu_178_p2;
  wire icmp_ln33_fu_178_p2_carry__0_i_1_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_2_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_3_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_4_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_5_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_5_n_5;
  wire icmp_ln33_fu_178_p2_carry__0_i_5_n_6;
  wire icmp_ln33_fu_178_p2_carry__0_i_5_n_7;
  wire icmp_ln33_fu_178_p2_carry__0_i_6_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_6_n_5;
  wire icmp_ln33_fu_178_p2_carry__0_i_6_n_6;
  wire icmp_ln33_fu_178_p2_carry__0_i_6_n_7;
  wire icmp_ln33_fu_178_p2_carry__0_i_7_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_i_7_n_5;
  wire icmp_ln33_fu_178_p2_carry__0_i_7_n_6;
  wire icmp_ln33_fu_178_p2_carry__0_i_7_n_7;
  wire icmp_ln33_fu_178_p2_carry__0_n_4;
  wire icmp_ln33_fu_178_p2_carry__0_n_5;
  wire icmp_ln33_fu_178_p2_carry__0_n_6;
  wire icmp_ln33_fu_178_p2_carry__0_n_7;
  wire icmp_ln33_fu_178_p2_carry__1_i_1_n_4;
  wire icmp_ln33_fu_178_p2_carry__1_i_2_n_4;
  wire icmp_ln33_fu_178_p2_carry__1_i_3_n_4;
  wire icmp_ln33_fu_178_p2_carry__1_i_4_n_6;
  wire icmp_ln33_fu_178_p2_carry__1_i_4_n_7;
  wire icmp_ln33_fu_178_p2_carry__1_i_5_n_4;
  wire icmp_ln33_fu_178_p2_carry__1_i_5_n_5;
  wire icmp_ln33_fu_178_p2_carry__1_i_5_n_6;
  wire icmp_ln33_fu_178_p2_carry__1_i_5_n_7;
  wire icmp_ln33_fu_178_p2_carry__1_n_6;
  wire icmp_ln33_fu_178_p2_carry__1_n_7;
  wire icmp_ln33_fu_178_p2_carry_i_1_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_2_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_3_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_4_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_5_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_5_n_5;
  wire icmp_ln33_fu_178_p2_carry_i_5_n_6;
  wire icmp_ln33_fu_178_p2_carry_i_5_n_7;
  wire icmp_ln33_fu_178_p2_carry_i_6_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_6_n_5;
  wire icmp_ln33_fu_178_p2_carry_i_6_n_6;
  wire icmp_ln33_fu_178_p2_carry_i_6_n_7;
  wire icmp_ln33_fu_178_p2_carry_i_7_n_4;
  wire icmp_ln33_fu_178_p2_carry_i_7_n_5;
  wire icmp_ln33_fu_178_p2_carry_i_7_n_6;
  wire icmp_ln33_fu_178_p2_carry_i_7_n_7;
  wire icmp_ln33_fu_178_p2_carry_n_4;
  wire icmp_ln33_fu_178_p2_carry_n_5;
  wire icmp_ln33_fu_178_p2_carry_n_6;
  wire icmp_ln33_fu_178_p2_carry_n_7;
  wire icmp_ln33_reg_369;
  wire icmp_ln33_reg_369_pp0_iter2_reg;
  wire icmp_ln33_reg_369_pp0_iter3_reg;
  wire \icmp_ln33_reg_369_pp0_iter6_reg_reg[0]_srl3_n_4 ;
  wire icmp_ln33_reg_369_pp0_iter7_reg;
  wire icmp_ln37_fu_194_p2;
  wire icmp_ln37_fu_194_p2_carry__0_i_1_n_4;
  wire icmp_ln37_fu_194_p2_carry__0_i_2_n_4;
  wire icmp_ln37_fu_194_p2_carry__0_i_3_n_4;
  wire icmp_ln37_fu_194_p2_carry__0_i_4_n_4;
  wire icmp_ln37_fu_194_p2_carry__0_n_4;
  wire icmp_ln37_fu_194_p2_carry__0_n_5;
  wire icmp_ln37_fu_194_p2_carry__0_n_6;
  wire icmp_ln37_fu_194_p2_carry__0_n_7;
  wire icmp_ln37_fu_194_p2_carry__1_i_1_n_4;
  wire icmp_ln37_fu_194_p2_carry__1_i_2_n_4;
  wire icmp_ln37_fu_194_p2_carry__1_i_3_n_4;
  wire icmp_ln37_fu_194_p2_carry__1_n_6;
  wire icmp_ln37_fu_194_p2_carry__1_n_7;
  wire icmp_ln37_fu_194_p2_carry_i_1_n_4;
  wire icmp_ln37_fu_194_p2_carry_i_2_n_4;
  wire icmp_ln37_fu_194_p2_carry_i_3_n_4;
  wire icmp_ln37_fu_194_p2_carry_i_4_n_4;
  wire icmp_ln37_fu_194_p2_carry_n_4;
  wire icmp_ln37_fu_194_p2_carry_n_5;
  wire icmp_ln37_fu_194_p2_carry_n_6;
  wire icmp_ln37_fu_194_p2_carry_n_7;
  wire icmp_ln37_reg_378;
  wire icmp_ln42_fu_262_p2;
  wire [31:0]j_1_fu_188_p2;
  wire j_1_fu_188_p2_carry__0_i_1_n_4;
  wire j_1_fu_188_p2_carry__0_i_2_n_4;
  wire j_1_fu_188_p2_carry__0_i_3_n_4;
  wire j_1_fu_188_p2_carry__0_i_4_n_4;
  wire j_1_fu_188_p2_carry__0_n_4;
  wire j_1_fu_188_p2_carry__0_n_5;
  wire j_1_fu_188_p2_carry__0_n_6;
  wire j_1_fu_188_p2_carry__0_n_7;
  wire j_1_fu_188_p2_carry__1_i_1_n_4;
  wire j_1_fu_188_p2_carry__1_i_2_n_4;
  wire j_1_fu_188_p2_carry__1_i_3_n_4;
  wire j_1_fu_188_p2_carry__1_i_4_n_4;
  wire j_1_fu_188_p2_carry__1_n_4;
  wire j_1_fu_188_p2_carry__1_n_5;
  wire j_1_fu_188_p2_carry__1_n_6;
  wire j_1_fu_188_p2_carry__1_n_7;
  wire j_1_fu_188_p2_carry__2_i_1_n_4;
  wire j_1_fu_188_p2_carry__2_i_2_n_4;
  wire j_1_fu_188_p2_carry__2_i_3_n_4;
  wire j_1_fu_188_p2_carry__2_i_4_n_4;
  wire j_1_fu_188_p2_carry__2_n_4;
  wire j_1_fu_188_p2_carry__2_n_5;
  wire j_1_fu_188_p2_carry__2_n_6;
  wire j_1_fu_188_p2_carry__2_n_7;
  wire j_1_fu_188_p2_carry__3_i_1_n_4;
  wire j_1_fu_188_p2_carry__3_i_2_n_4;
  wire j_1_fu_188_p2_carry__3_i_3_n_4;
  wire j_1_fu_188_p2_carry__3_i_4_n_4;
  wire j_1_fu_188_p2_carry__3_n_4;
  wire j_1_fu_188_p2_carry__3_n_5;
  wire j_1_fu_188_p2_carry__3_n_6;
  wire j_1_fu_188_p2_carry__3_n_7;
  wire j_1_fu_188_p2_carry__4_i_1_n_4;
  wire j_1_fu_188_p2_carry__4_i_2_n_4;
  wire j_1_fu_188_p2_carry__4_i_3_n_4;
  wire j_1_fu_188_p2_carry__4_i_4_n_4;
  wire j_1_fu_188_p2_carry__4_n_4;
  wire j_1_fu_188_p2_carry__4_n_5;
  wire j_1_fu_188_p2_carry__4_n_6;
  wire j_1_fu_188_p2_carry__4_n_7;
  wire j_1_fu_188_p2_carry__5_i_1_n_4;
  wire j_1_fu_188_p2_carry__5_i_2_n_4;
  wire j_1_fu_188_p2_carry__5_i_3_n_4;
  wire j_1_fu_188_p2_carry__5_i_4_n_4;
  wire j_1_fu_188_p2_carry__5_n_4;
  wire j_1_fu_188_p2_carry__5_n_5;
  wire j_1_fu_188_p2_carry__5_n_6;
  wire j_1_fu_188_p2_carry__5_n_7;
  wire j_1_fu_188_p2_carry__6_i_1_n_4;
  wire j_1_fu_188_p2_carry__6_i_2_n_4;
  wire j_1_fu_188_p2_carry__6_i_3_n_4;
  wire j_1_fu_188_p2_carry__6_n_6;
  wire j_1_fu_188_p2_carry__6_n_7;
  wire j_1_fu_188_p2_carry_i_1_n_4;
  wire j_1_fu_188_p2_carry_i_2_n_4;
  wire j_1_fu_188_p2_carry_i_3_n_4;
  wire j_1_fu_188_p2_carry_i_4_n_4;
  wire j_1_fu_188_p2_carry_n_4;
  wire j_1_fu_188_p2_carry_n_5;
  wire j_1_fu_188_p2_carry_n_6;
  wire j_1_fu_188_p2_carry_n_7;
  wire [31:0]j_1_reg_373;
  wire [31:0]j_fu_48;
  wire \j_fu_48[0]_i_2_n_4 ;
  wire \j_fu_48[10]_i_1_n_4 ;
  wire \j_fu_48[11]_i_1_n_4 ;
  wire \j_fu_48[12]_i_1_n_4 ;
  wire \j_fu_48[13]_i_1_n_4 ;
  wire \j_fu_48[14]_i_1_n_4 ;
  wire \j_fu_48[15]_i_1_n_4 ;
  wire \j_fu_48[16]_i_1_n_4 ;
  wire \j_fu_48[17]_i_1_n_4 ;
  wire \j_fu_48[18]_i_1_n_4 ;
  wire \j_fu_48[19]_i_1_n_4 ;
  wire \j_fu_48[1]_i_1_n_4 ;
  wire \j_fu_48[20]_i_1_n_4 ;
  wire \j_fu_48[21]_i_1_n_4 ;
  wire \j_fu_48[22]_i_1_n_4 ;
  wire \j_fu_48[23]_i_1_n_4 ;
  wire \j_fu_48[24]_i_1_n_4 ;
  wire \j_fu_48[25]_i_1_n_4 ;
  wire \j_fu_48[26]_i_1_n_4 ;
  wire \j_fu_48[27]_i_1_n_4 ;
  wire \j_fu_48[28]_i_1_n_4 ;
  wire \j_fu_48[29]_i_1_n_4 ;
  wire \j_fu_48[2]_i_1_n_4 ;
  wire \j_fu_48[30]_i_1_n_4 ;
  wire \j_fu_48[31]_i_1_n_4 ;
  wire \j_fu_48[31]_i_2_n_4 ;
  wire \j_fu_48[3]_i_1_n_4 ;
  wire \j_fu_48[4]_i_1_n_4 ;
  wire \j_fu_48[5]_i_1_n_4 ;
  wire \j_fu_48[6]_i_1_n_4 ;
  wire \j_fu_48[7]_i_1_n_4 ;
  wire \j_fu_48[8]_i_1_n_4 ;
  wire \j_fu_48[9]_i_1_n_4 ;
  wire [31:0]k_1_fu_172_p2;
  wire k_fu_440;
  wire [9:0]k_fu_44_reg;
  wire \k_fu_44_reg[0]_i_3_n_10 ;
  wire \k_fu_44_reg[0]_i_3_n_11 ;
  wire \k_fu_44_reg[0]_i_3_n_4 ;
  wire \k_fu_44_reg[0]_i_3_n_5 ;
  wire \k_fu_44_reg[0]_i_3_n_6 ;
  wire \k_fu_44_reg[0]_i_3_n_7 ;
  wire \k_fu_44_reg[0]_i_3_n_8 ;
  wire \k_fu_44_reg[0]_i_3_n_9 ;
  wire \k_fu_44_reg[12]_i_1_n_10 ;
  wire \k_fu_44_reg[12]_i_1_n_11 ;
  wire \k_fu_44_reg[12]_i_1_n_4 ;
  wire \k_fu_44_reg[12]_i_1_n_5 ;
  wire \k_fu_44_reg[12]_i_1_n_6 ;
  wire \k_fu_44_reg[12]_i_1_n_7 ;
  wire \k_fu_44_reg[12]_i_1_n_8 ;
  wire \k_fu_44_reg[12]_i_1_n_9 ;
  wire \k_fu_44_reg[16]_i_1_n_10 ;
  wire \k_fu_44_reg[16]_i_1_n_11 ;
  wire \k_fu_44_reg[16]_i_1_n_4 ;
  wire \k_fu_44_reg[16]_i_1_n_5 ;
  wire \k_fu_44_reg[16]_i_1_n_6 ;
  wire \k_fu_44_reg[16]_i_1_n_7 ;
  wire \k_fu_44_reg[16]_i_1_n_8 ;
  wire \k_fu_44_reg[16]_i_1_n_9 ;
  wire \k_fu_44_reg[20]_i_1_n_10 ;
  wire \k_fu_44_reg[20]_i_1_n_11 ;
  wire \k_fu_44_reg[20]_i_1_n_4 ;
  wire \k_fu_44_reg[20]_i_1_n_5 ;
  wire \k_fu_44_reg[20]_i_1_n_6 ;
  wire \k_fu_44_reg[20]_i_1_n_7 ;
  wire \k_fu_44_reg[20]_i_1_n_8 ;
  wire \k_fu_44_reg[20]_i_1_n_9 ;
  wire \k_fu_44_reg[24]_i_1_n_10 ;
  wire \k_fu_44_reg[24]_i_1_n_11 ;
  wire \k_fu_44_reg[24]_i_1_n_4 ;
  wire \k_fu_44_reg[24]_i_1_n_5 ;
  wire \k_fu_44_reg[24]_i_1_n_6 ;
  wire \k_fu_44_reg[24]_i_1_n_7 ;
  wire \k_fu_44_reg[24]_i_1_n_8 ;
  wire \k_fu_44_reg[24]_i_1_n_9 ;
  wire \k_fu_44_reg[28]_i_1_n_10 ;
  wire \k_fu_44_reg[28]_i_1_n_11 ;
  wire \k_fu_44_reg[28]_i_1_n_5 ;
  wire \k_fu_44_reg[28]_i_1_n_6 ;
  wire \k_fu_44_reg[28]_i_1_n_7 ;
  wire \k_fu_44_reg[28]_i_1_n_8 ;
  wire \k_fu_44_reg[28]_i_1_n_9 ;
  wire \k_fu_44_reg[4]_i_1_n_10 ;
  wire \k_fu_44_reg[4]_i_1_n_11 ;
  wire \k_fu_44_reg[4]_i_1_n_4 ;
  wire \k_fu_44_reg[4]_i_1_n_5 ;
  wire \k_fu_44_reg[4]_i_1_n_6 ;
  wire \k_fu_44_reg[4]_i_1_n_7 ;
  wire \k_fu_44_reg[4]_i_1_n_8 ;
  wire \k_fu_44_reg[4]_i_1_n_9 ;
  wire \k_fu_44_reg[8]_i_1_n_10 ;
  wire \k_fu_44_reg[8]_i_1_n_11 ;
  wire \k_fu_44_reg[8]_i_1_n_4 ;
  wire \k_fu_44_reg[8]_i_1_n_5 ;
  wire \k_fu_44_reg[8]_i_1_n_6 ;
  wire \k_fu_44_reg[8]_i_1_n_7 ;
  wire \k_fu_44_reg[8]_i_1_n_8 ;
  wire \k_fu_44_reg[8]_i_1_n_9 ;
  wire [31:10]k_fu_44_reg__0;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_10;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_11;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_12;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_13;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_4;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_5;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_6;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_7;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_8;
  wire mac_muladd_10s_10s_10ns_10_4_1_U12_n_9;
  wire [31:0]mul_reg_414;
  wire [31:0]\mul_reg_414_reg[31]_0 ;
  wire [9:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]ram_reg;
  wire [9:0]ram_reg_0;
  wire \regc[0]_i_2_n_4 ;
  wire \regc[0]_i_3_n_4 ;
  wire \regc[0]_i_4_n_4 ;
  wire \regc[0]_i_5_n_4 ;
  wire \regc[12]_i_2_n_4 ;
  wire \regc[12]_i_3_n_4 ;
  wire \regc[12]_i_4_n_4 ;
  wire \regc[12]_i_5_n_4 ;
  wire \regc[16]_i_2_n_4 ;
  wire \regc[16]_i_3_n_4 ;
  wire \regc[16]_i_4_n_4 ;
  wire \regc[16]_i_5_n_4 ;
  wire \regc[20]_i_2_n_4 ;
  wire \regc[20]_i_3_n_4 ;
  wire \regc[20]_i_4_n_4 ;
  wire \regc[20]_i_5_n_4 ;
  wire \regc[24]_i_2_n_4 ;
  wire \regc[24]_i_3_n_4 ;
  wire \regc[24]_i_4_n_4 ;
  wire \regc[24]_i_5_n_4 ;
  wire \regc[28]_i_2_n_4 ;
  wire \regc[28]_i_3_n_4 ;
  wire \regc[28]_i_4_n_4 ;
  wire \regc[28]_i_5_n_4 ;
  wire \regc[4]_i_2_n_4 ;
  wire \regc[4]_i_3_n_4 ;
  wire \regc[4]_i_4_n_4 ;
  wire \regc[4]_i_5_n_4 ;
  wire \regc[8]_i_2_n_4 ;
  wire \regc[8]_i_3_n_4 ;
  wire \regc[8]_i_4_n_4 ;
  wire \regc[8]_i_5_n_4 ;
  wire [31:0]regc_reg;
  wire \regc_reg[0]_i_1_n_10 ;
  wire \regc_reg[0]_i_1_n_11 ;
  wire \regc_reg[0]_i_1_n_4 ;
  wire \regc_reg[0]_i_1_n_5 ;
  wire \regc_reg[0]_i_1_n_6 ;
  wire \regc_reg[0]_i_1_n_7 ;
  wire \regc_reg[0]_i_1_n_8 ;
  wire \regc_reg[0]_i_1_n_9 ;
  wire \regc_reg[12]_i_1_n_10 ;
  wire \regc_reg[12]_i_1_n_11 ;
  wire \regc_reg[12]_i_1_n_4 ;
  wire \regc_reg[12]_i_1_n_5 ;
  wire \regc_reg[12]_i_1_n_6 ;
  wire \regc_reg[12]_i_1_n_7 ;
  wire \regc_reg[12]_i_1_n_8 ;
  wire \regc_reg[12]_i_1_n_9 ;
  wire \regc_reg[16]_i_1_n_10 ;
  wire \regc_reg[16]_i_1_n_11 ;
  wire \regc_reg[16]_i_1_n_4 ;
  wire \regc_reg[16]_i_1_n_5 ;
  wire \regc_reg[16]_i_1_n_6 ;
  wire \regc_reg[16]_i_1_n_7 ;
  wire \regc_reg[16]_i_1_n_8 ;
  wire \regc_reg[16]_i_1_n_9 ;
  wire \regc_reg[20]_i_1_n_10 ;
  wire \regc_reg[20]_i_1_n_11 ;
  wire \regc_reg[20]_i_1_n_4 ;
  wire \regc_reg[20]_i_1_n_5 ;
  wire \regc_reg[20]_i_1_n_6 ;
  wire \regc_reg[20]_i_1_n_7 ;
  wire \regc_reg[20]_i_1_n_8 ;
  wire \regc_reg[20]_i_1_n_9 ;
  wire \regc_reg[24]_i_1_n_10 ;
  wire \regc_reg[24]_i_1_n_11 ;
  wire \regc_reg[24]_i_1_n_4 ;
  wire \regc_reg[24]_i_1_n_5 ;
  wire \regc_reg[24]_i_1_n_6 ;
  wire \regc_reg[24]_i_1_n_7 ;
  wire \regc_reg[24]_i_1_n_8 ;
  wire \regc_reg[24]_i_1_n_9 ;
  wire \regc_reg[28]_i_1_n_10 ;
  wire \regc_reg[28]_i_1_n_11 ;
  wire \regc_reg[28]_i_1_n_5 ;
  wire \regc_reg[28]_i_1_n_6 ;
  wire \regc_reg[28]_i_1_n_7 ;
  wire \regc_reg[28]_i_1_n_8 ;
  wire \regc_reg[28]_i_1_n_9 ;
  wire \regc_reg[4]_i_1_n_10 ;
  wire \regc_reg[4]_i_1_n_11 ;
  wire \regc_reg[4]_i_1_n_4 ;
  wire \regc_reg[4]_i_1_n_5 ;
  wire \regc_reg[4]_i_1_n_6 ;
  wire \regc_reg[4]_i_1_n_7 ;
  wire \regc_reg[4]_i_1_n_8 ;
  wire \regc_reg[4]_i_1_n_9 ;
  wire \regc_reg[8]_i_1_n_10 ;
  wire \regc_reg[8]_i_1_n_11 ;
  wire \regc_reg[8]_i_1_n_4 ;
  wire \regc_reg[8]_i_1_n_5 ;
  wire \regc_reg[8]_i_1_n_6 ;
  wire \regc_reg[8]_i_1_n_7 ;
  wire \regc_reg[8]_i_1_n_8 ;
  wire \regc_reg[8]_i_1_n_9 ;
  wire [9:0]trunc_ln17_1_reg_352;
  wire [31:0]\trunc_ln17_1_reg_352_reg[9]_0 ;
  wire [9:0]trunc_ln17_reg_346;
  wire \trunc_ln17_reg_346[1]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[2]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[3]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[4]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[5]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[6]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[7]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[8]_i_1_n_4 ;
  wire \trunc_ln17_reg_346[9]_i_1_n_4 ;
  wire [3:3]NLW_add_ln31_fu_247_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]\NLW_add_ln37_reg_384_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln37_reg_384_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln26_fu_143_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln26_fu_143_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln26_fu_143_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln26_fu_143_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln33_fu_178_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln33_fu_178_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln33_fu_178_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln33_fu_178_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln33_fu_178_p2_carry__1_i_4_CO_UNCONNECTED;
  wire [3:3]NLW_icmp_ln33_fu_178_p2_carry__1_i_4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln37_fu_194_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln37_fu_194_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln37_fu_194_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln37_fu_194_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_j_1_fu_188_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_j_1_fu_188_p2_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_k_fu_44_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_regc_reg[28]_i_1_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry
       (.CI(1'b0),
        .CO({add_ln31_fu_247_p2_carry_n_4,add_ln31_fu_247_p2_carry_n_5,add_ln31_fu_247_p2_carry_n_6,add_ln31_fu_247_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[3:0]),
        .O(DIADI[3:0]),
        .S({add_ln31_fu_247_p2_carry_i_1_n_4,add_ln31_fu_247_p2_carry_i_2_n_4,add_ln31_fu_247_p2_carry_i_3_n_4,add_ln31_fu_247_p2_carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__0
       (.CI(add_ln31_fu_247_p2_carry_n_4),
        .CO({add_ln31_fu_247_p2_carry__0_n_4,add_ln31_fu_247_p2_carry__0_n_5,add_ln31_fu_247_p2_carry__0_n_6,add_ln31_fu_247_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[7:4]),
        .O(DIADI[7:4]),
        .S({add_ln31_fu_247_p2_carry__0_i_1_n_4,add_ln31_fu_247_p2_carry__0_i_2_n_4,add_ln31_fu_247_p2_carry__0_i_3_n_4,add_ln31_fu_247_p2_carry__0_i_4_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__0_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[7]),
        .I2(mul_reg_414[7]),
        .O(add_ln31_fu_247_p2_carry__0_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__0_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[6]),
        .I2(mul_reg_414[6]),
        .O(add_ln31_fu_247_p2_carry__0_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__0_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[5]),
        .I2(mul_reg_414[5]),
        .O(add_ln31_fu_247_p2_carry__0_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__0_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[4]),
        .I2(mul_reg_414[4]),
        .O(add_ln31_fu_247_p2_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__1
       (.CI(add_ln31_fu_247_p2_carry__0_n_4),
        .CO({add_ln31_fu_247_p2_carry__1_n_4,add_ln31_fu_247_p2_carry__1_n_5,add_ln31_fu_247_p2_carry__1_n_6,add_ln31_fu_247_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[11:8]),
        .O(DIADI[11:8]),
        .S({add_ln31_fu_247_p2_carry__1_i_1_n_4,add_ln31_fu_247_p2_carry__1_i_2_n_4,add_ln31_fu_247_p2_carry__1_i_3_n_4,add_ln31_fu_247_p2_carry__1_i_4_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__1_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[11]),
        .I2(mul_reg_414[11]),
        .O(add_ln31_fu_247_p2_carry__1_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__1_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[10]),
        .I2(mul_reg_414[10]),
        .O(add_ln31_fu_247_p2_carry__1_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__1_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[9]),
        .I2(mul_reg_414[9]),
        .O(add_ln31_fu_247_p2_carry__1_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__1_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[8]),
        .I2(mul_reg_414[8]),
        .O(add_ln31_fu_247_p2_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__2
       (.CI(add_ln31_fu_247_p2_carry__1_n_4),
        .CO({add_ln31_fu_247_p2_carry__2_n_4,add_ln31_fu_247_p2_carry__2_n_5,add_ln31_fu_247_p2_carry__2_n_6,add_ln31_fu_247_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[15:12]),
        .O(DIADI[15:12]),
        .S({add_ln31_fu_247_p2_carry__2_i_1_n_4,add_ln31_fu_247_p2_carry__2_i_2_n_4,add_ln31_fu_247_p2_carry__2_i_3_n_4,add_ln31_fu_247_p2_carry__2_i_4_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__2_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[15]),
        .I2(mul_reg_414[15]),
        .O(add_ln31_fu_247_p2_carry__2_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__2_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[14]),
        .I2(mul_reg_414[14]),
        .O(add_ln31_fu_247_p2_carry__2_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__2_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[13]),
        .I2(mul_reg_414[13]),
        .O(add_ln31_fu_247_p2_carry__2_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__2_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[12]),
        .I2(mul_reg_414[12]),
        .O(add_ln31_fu_247_p2_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__3
       (.CI(add_ln31_fu_247_p2_carry__2_n_4),
        .CO({add_ln31_fu_247_p2_carry__3_n_4,add_ln31_fu_247_p2_carry__3_n_5,add_ln31_fu_247_p2_carry__3_n_6,add_ln31_fu_247_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[19:16]),
        .O(DIADI[19:16]),
        .S({add_ln31_fu_247_p2_carry__3_i_1_n_4,add_ln31_fu_247_p2_carry__3_i_2_n_4,add_ln31_fu_247_p2_carry__3_i_3_n_4,add_ln31_fu_247_p2_carry__3_i_4_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__3_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[19]),
        .I2(mul_reg_414[19]),
        .O(add_ln31_fu_247_p2_carry__3_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__3_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[18]),
        .I2(mul_reg_414[18]),
        .O(add_ln31_fu_247_p2_carry__3_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__3_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[17]),
        .I2(mul_reg_414[17]),
        .O(add_ln31_fu_247_p2_carry__3_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__3_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[16]),
        .I2(mul_reg_414[16]),
        .O(add_ln31_fu_247_p2_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__4
       (.CI(add_ln31_fu_247_p2_carry__3_n_4),
        .CO({add_ln31_fu_247_p2_carry__4_n_4,add_ln31_fu_247_p2_carry__4_n_5,add_ln31_fu_247_p2_carry__4_n_6,add_ln31_fu_247_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[23:20]),
        .O(DIADI[23:20]),
        .S({add_ln31_fu_247_p2_carry__4_i_1_n_4,add_ln31_fu_247_p2_carry__4_i_2_n_4,add_ln31_fu_247_p2_carry__4_i_3_n_4,add_ln31_fu_247_p2_carry__4_i_4_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__4_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[23]),
        .I2(mul_reg_414[23]),
        .O(add_ln31_fu_247_p2_carry__4_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__4_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[22]),
        .I2(mul_reg_414[22]),
        .O(add_ln31_fu_247_p2_carry__4_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__4_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[21]),
        .I2(mul_reg_414[21]),
        .O(add_ln31_fu_247_p2_carry__4_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__4_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[20]),
        .I2(mul_reg_414[20]),
        .O(add_ln31_fu_247_p2_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__5
       (.CI(add_ln31_fu_247_p2_carry__4_n_4),
        .CO({add_ln31_fu_247_p2_carry__5_n_4,add_ln31_fu_247_p2_carry__5_n_5,add_ln31_fu_247_p2_carry__5_n_6,add_ln31_fu_247_p2_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI(mul_reg_414[27:24]),
        .O(DIADI[27:24]),
        .S({add_ln31_fu_247_p2_carry__5_i_1_n_4,add_ln31_fu_247_p2_carry__5_i_2_n_4,add_ln31_fu_247_p2_carry__5_i_3_n_4,add_ln31_fu_247_p2_carry__5_i_4_n_4}));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__5_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[27]),
        .I2(mul_reg_414[27]),
        .O(add_ln31_fu_247_p2_carry__5_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__5_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[26]),
        .I2(mul_reg_414[26]),
        .O(add_ln31_fu_247_p2_carry__5_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__5_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[25]),
        .I2(mul_reg_414[25]),
        .O(add_ln31_fu_247_p2_carry__5_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__5_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[24]),
        .I2(mul_reg_414[24]),
        .O(add_ln31_fu_247_p2_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln31_fu_247_p2_carry__6
       (.CI(add_ln31_fu_247_p2_carry__5_n_4),
        .CO({NLW_add_ln31_fu_247_p2_carry__6_CO_UNCONNECTED[3],add_ln31_fu_247_p2_carry__6_n_5,add_ln31_fu_247_p2_carry__6_n_6,add_ln31_fu_247_p2_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,mul_reg_414[30:28]}),
        .O(DIADI[31:28]),
        .S({add_ln31_fu_247_p2_carry__6_i_1_n_4,add_ln31_fu_247_p2_carry__6_i_2_n_4,add_ln31_fu_247_p2_carry__6_i_3_n_4,add_ln31_fu_247_p2_carry__6_i_4_n_4}));
  LUT3 #(
    .INIT(8'h9A)) 
    add_ln31_fu_247_p2_carry__6_i_1
       (.I0(mul_reg_414[31]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[31]),
        .O(add_ln31_fu_247_p2_carry__6_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__6_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[30]),
        .I2(mul_reg_414[30]),
        .O(add_ln31_fu_247_p2_carry__6_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__6_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[29]),
        .I2(mul_reg_414[29]),
        .O(add_ln31_fu_247_p2_carry__6_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry__6_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[28]),
        .I2(mul_reg_414[28]),
        .O(add_ln31_fu_247_p2_carry__6_i_4_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry_i_1
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[3]),
        .I2(mul_reg_414[3]),
        .O(add_ln31_fu_247_p2_carry_i_1_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry_i_2
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[2]),
        .I2(mul_reg_414[2]),
        .O(add_ln31_fu_247_p2_carry_i_2_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry_i_3
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[1]),
        .I2(mul_reg_414[1]),
        .O(add_ln31_fu_247_p2_carry_i_3_n_4));
  LUT3 #(
    .INIT(8'hB4)) 
    add_ln31_fu_247_p2_carry_i_4
       (.I0(icmp_ln30_reg_364_pp0_iter7_reg),
        .I1(regc_reg[0]),
        .I2(mul_reg_414[0]),
        .O(add_ln31_fu_247_p2_carry_i_4_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln35_reg_399[9]_i_1 
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .I1(icmp_ln33_reg_369_pp0_iter3_reg),
        .O(add_ln35_reg_3990));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[0]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[0]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[1]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[1]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[2]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[2]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[3]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[3]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[4]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[4]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[5]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[5]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[6]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[7]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[7]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[7]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[8]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[8]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[8]_srl2_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/add_ln35_reg_399_pp0_iter6_reg_reg[9]_srl2 " *) 
  SRL16E \add_ln35_reg_399_pp0_iter6_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(add_ln35_reg_399[9]),
        .Q(\add_ln35_reg_399_pp0_iter6_reg_reg[9]_srl2_n_4 ));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[0]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[0]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[1]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[1]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[2]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[2]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[3]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[3]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[4]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[4]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[5]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[5]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[6]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[6]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[7]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[7]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[8]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[8]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_pp0_iter7_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\add_ln35_reg_399_pp0_iter6_reg_reg[9]_srl2_n_4 ),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_address0[9]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[0] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_13),
        .Q(add_ln35_reg_399[0]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[1] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_12),
        .Q(add_ln35_reg_399[1]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[2] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_11),
        .Q(add_ln35_reg_399[2]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_10),
        .Q(add_ln35_reg_399[3]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_9),
        .Q(add_ln35_reg_399[4]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_8),
        .Q(add_ln35_reg_399[5]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_7),
        .Q(add_ln35_reg_399[6]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_6),
        .Q(add_ln35_reg_399[7]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_5),
        .Q(add_ln35_reg_399[8]),
        .R(1'b0));
  FDRE \add_ln35_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(add_ln35_reg_3990),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U12_n_4),
        .Q(add_ln35_reg_399[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h151515D5D5D515D5)) 
    \add_ln37_reg_384[0]_i_1 
       (.I0(i_fu_52[0]),
        .I1(icmp_ln33_reg_369),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(i_2_reg_337[0]),
        .I4(icmp_ln37_reg_378),
        .I5(add_ln37_reg_384[0]),
        .O(add_ln37_fu_199_p2[0]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[12]_i_2 
       (.I0(i_fu_52[12]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[12]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[12]),
        .O(\add_ln37_reg_384[12]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[12]_i_3 
       (.I0(i_fu_52[11]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[11]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[11]),
        .O(\add_ln37_reg_384[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[12]_i_4 
       (.I0(i_fu_52[10]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[10]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[10]),
        .O(\add_ln37_reg_384[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[12]_i_5 
       (.I0(i_fu_52[9]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[9]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[9]),
        .O(\add_ln37_reg_384[12]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[16]_i_2 
       (.I0(i_fu_52[16]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[16]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[16]),
        .O(\add_ln37_reg_384[16]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[16]_i_3 
       (.I0(i_fu_52[15]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[15]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[15]),
        .O(\add_ln37_reg_384[16]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[16]_i_4 
       (.I0(i_fu_52[14]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[14]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[14]),
        .O(\add_ln37_reg_384[16]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[16]_i_5 
       (.I0(i_fu_52[13]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[13]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[13]),
        .O(\add_ln37_reg_384[16]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[20]_i_2 
       (.I0(i_fu_52[20]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[20]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[20]),
        .O(\add_ln37_reg_384[20]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[20]_i_3 
       (.I0(i_fu_52[19]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[19]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[19]),
        .O(\add_ln37_reg_384[20]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[20]_i_4 
       (.I0(i_fu_52[18]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[18]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[18]),
        .O(\add_ln37_reg_384[20]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[20]_i_5 
       (.I0(i_fu_52[17]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[17]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[17]),
        .O(\add_ln37_reg_384[20]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[24]_i_2 
       (.I0(i_fu_52[24]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[24]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[24]),
        .O(\add_ln37_reg_384[24]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[24]_i_3 
       (.I0(i_fu_52[23]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[23]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[23]),
        .O(\add_ln37_reg_384[24]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[24]_i_4 
       (.I0(i_fu_52[22]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[22]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[22]),
        .O(\add_ln37_reg_384[24]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[24]_i_5 
       (.I0(i_fu_52[21]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[21]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[21]),
        .O(\add_ln37_reg_384[24]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[28]_i_2 
       (.I0(i_fu_52[28]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[28]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[28]),
        .O(\add_ln37_reg_384[28]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[28]_i_3 
       (.I0(i_fu_52[27]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[27]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[27]),
        .O(\add_ln37_reg_384[28]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[28]_i_4 
       (.I0(i_fu_52[26]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[26]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[26]),
        .O(\add_ln37_reg_384[28]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[28]_i_5 
       (.I0(i_fu_52[25]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[25]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[25]),
        .O(\add_ln37_reg_384[28]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[31]_i_2 
       (.I0(i_fu_52[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[31]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[31]),
        .O(\add_ln37_reg_384[31]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[31]_i_3 
       (.I0(i_fu_52[30]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[30]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[30]),
        .O(\add_ln37_reg_384[31]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[31]_i_4 
       (.I0(i_fu_52[29]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[29]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[29]),
        .O(\add_ln37_reg_384[31]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[4]_i_2 
       (.I0(i_fu_52[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[4]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[4]),
        .O(\add_ln37_reg_384[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[4]_i_3 
       (.I0(i_fu_52[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[3]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[3]),
        .O(\add_ln37_reg_384[4]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[4]_i_4 
       (.I0(i_fu_52[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[2]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[2]),
        .O(\add_ln37_reg_384[4]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[4]_i_5 
       (.I0(i_fu_52[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[1]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[1]),
        .O(\add_ln37_reg_384[4]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[8]_i_2 
       (.I0(i_fu_52[8]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[8]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[8]),
        .O(\add_ln37_reg_384[8]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[8]_i_3 
       (.I0(i_fu_52[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[7]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[7]),
        .O(\add_ln37_reg_384[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[8]_i_4 
       (.I0(i_fu_52[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[6]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[6]),
        .O(\add_ln37_reg_384[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \add_ln37_reg_384[8]_i_5 
       (.I0(i_fu_52[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[5]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[5]),
        .O(\add_ln37_reg_384[8]_i_5_n_4 ));
  FDRE \add_ln37_reg_384_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[0]),
        .Q(add_ln37_reg_384[0]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[10]),
        .Q(add_ln37_reg_384[10]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[11]),
        .Q(add_ln37_reg_384[11]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[12]),
        .Q(add_ln37_reg_384[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[12]_i_1 
       (.CI(\add_ln37_reg_384_reg[8]_i_1_n_4 ),
        .CO({\add_ln37_reg_384_reg[12]_i_1_n_4 ,\add_ln37_reg_384_reg[12]_i_1_n_5 ,\add_ln37_reg_384_reg[12]_i_1_n_6 ,\add_ln37_reg_384_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[12:9]),
        .S({\add_ln37_reg_384[12]_i_2_n_4 ,\add_ln37_reg_384[12]_i_3_n_4 ,\add_ln37_reg_384[12]_i_4_n_4 ,\add_ln37_reg_384[12]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[13]),
        .Q(add_ln37_reg_384[13]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[14]),
        .Q(add_ln37_reg_384[14]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[15]),
        .Q(add_ln37_reg_384[15]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[16] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[16]),
        .Q(add_ln37_reg_384[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[16]_i_1 
       (.CI(\add_ln37_reg_384_reg[12]_i_1_n_4 ),
        .CO({\add_ln37_reg_384_reg[16]_i_1_n_4 ,\add_ln37_reg_384_reg[16]_i_1_n_5 ,\add_ln37_reg_384_reg[16]_i_1_n_6 ,\add_ln37_reg_384_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[16:13]),
        .S({\add_ln37_reg_384[16]_i_2_n_4 ,\add_ln37_reg_384[16]_i_3_n_4 ,\add_ln37_reg_384[16]_i_4_n_4 ,\add_ln37_reg_384[16]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[17] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[17]),
        .Q(add_ln37_reg_384[17]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[18] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[18]),
        .Q(add_ln37_reg_384[18]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[19] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[19]),
        .Q(add_ln37_reg_384[19]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[1]),
        .Q(add_ln37_reg_384[1]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[20] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[20]),
        .Q(add_ln37_reg_384[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[20]_i_1 
       (.CI(\add_ln37_reg_384_reg[16]_i_1_n_4 ),
        .CO({\add_ln37_reg_384_reg[20]_i_1_n_4 ,\add_ln37_reg_384_reg[20]_i_1_n_5 ,\add_ln37_reg_384_reg[20]_i_1_n_6 ,\add_ln37_reg_384_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[20:17]),
        .S({\add_ln37_reg_384[20]_i_2_n_4 ,\add_ln37_reg_384[20]_i_3_n_4 ,\add_ln37_reg_384[20]_i_4_n_4 ,\add_ln37_reg_384[20]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[21] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[21]),
        .Q(add_ln37_reg_384[21]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[22] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[22]),
        .Q(add_ln37_reg_384[22]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[23] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[23]),
        .Q(add_ln37_reg_384[23]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[24] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[24]),
        .Q(add_ln37_reg_384[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[24]_i_1 
       (.CI(\add_ln37_reg_384_reg[20]_i_1_n_4 ),
        .CO({\add_ln37_reg_384_reg[24]_i_1_n_4 ,\add_ln37_reg_384_reg[24]_i_1_n_5 ,\add_ln37_reg_384_reg[24]_i_1_n_6 ,\add_ln37_reg_384_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[24:21]),
        .S({\add_ln37_reg_384[24]_i_2_n_4 ,\add_ln37_reg_384[24]_i_3_n_4 ,\add_ln37_reg_384[24]_i_4_n_4 ,\add_ln37_reg_384[24]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[25] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[25]),
        .Q(add_ln37_reg_384[25]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[26] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[26]),
        .Q(add_ln37_reg_384[26]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[27] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[27]),
        .Q(add_ln37_reg_384[27]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[28] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[28]),
        .Q(add_ln37_reg_384[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[28]_i_1 
       (.CI(\add_ln37_reg_384_reg[24]_i_1_n_4 ),
        .CO({\add_ln37_reg_384_reg[28]_i_1_n_4 ,\add_ln37_reg_384_reg[28]_i_1_n_5 ,\add_ln37_reg_384_reg[28]_i_1_n_6 ,\add_ln37_reg_384_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[28:25]),
        .S({\add_ln37_reg_384[28]_i_2_n_4 ,\add_ln37_reg_384[28]_i_3_n_4 ,\add_ln37_reg_384[28]_i_4_n_4 ,\add_ln37_reg_384[28]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[29] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[29]),
        .Q(add_ln37_reg_384[29]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[2]),
        .Q(add_ln37_reg_384[2]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[30] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[30]),
        .Q(add_ln37_reg_384[30]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[31] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[31]),
        .Q(add_ln37_reg_384[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[31]_i_1 
       (.CI(\add_ln37_reg_384_reg[28]_i_1_n_4 ),
        .CO({\NLW_add_ln37_reg_384_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln37_reg_384_reg[31]_i_1_n_6 ,\add_ln37_reg_384_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_reg_384_reg[31]_i_1_O_UNCONNECTED [3],add_ln37_fu_199_p2[31:29]}),
        .S({1'b0,\add_ln37_reg_384[31]_i_2_n_4 ,\add_ln37_reg_384[31]_i_3_n_4 ,\add_ln37_reg_384[31]_i_4_n_4 }));
  FDRE \add_ln37_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[3]),
        .Q(add_ln37_reg_384[3]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[4]),
        .Q(add_ln37_reg_384[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_reg_384_reg[4]_i_1_n_4 ,\add_ln37_reg_384_reg[4]_i_1_n_5 ,\add_ln37_reg_384_reg[4]_i_1_n_6 ,\add_ln37_reg_384_reg[4]_i_1_n_7 }),
        .CYINIT(ap_sig_allocacmp_i_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[4:1]),
        .S({\add_ln37_reg_384[4]_i_2_n_4 ,\add_ln37_reg_384[4]_i_3_n_4 ,\add_ln37_reg_384[4]_i_4_n_4 ,\add_ln37_reg_384[4]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[5]),
        .Q(add_ln37_reg_384[5]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[6]),
        .Q(add_ln37_reg_384[6]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[7]),
        .Q(add_ln37_reg_384[7]),
        .R(1'b0));
  FDRE \add_ln37_reg_384_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[8]),
        .Q(add_ln37_reg_384[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln37_reg_384_reg[8]_i_1 
       (.CI(\add_ln37_reg_384_reg[4]_i_1_n_4 ),
        .CO({\add_ln37_reg_384_reg[8]_i_1_n_4 ,\add_ln37_reg_384_reg[8]_i_1_n_5 ,\add_ln37_reg_384_reg[8]_i_1_n_6 ,\add_ln37_reg_384_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln37_fu_199_p2[8:5]),
        .S({\add_ln37_reg_384[8]_i_2_n_4 ,\add_ln37_reg_384[8]_i_3_n_4 ,\add_ln37_reg_384[8]_i_4_n_4 ,\add_ln37_reg_384[8]_i_5_n_4 }));
  FDRE \add_ln37_reg_384_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(add_ln37_fu_199_p2[9]),
        .Q(add_ln37_reg_384[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln26_fu_143_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln26_fu_143_p2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_reg_n_4),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m2_buffer_ce0),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/ap_loop_exit_ready_pp0_iter6_reg_reg_srl5 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter6_reg_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln26_fu_143_p2),
        .O(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter7_reg_reg__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter6_reg_reg_srl5_n_4),
        .Q(ap_loop_exit_ready_pp0_iter7_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln26_fu_143_p2),
        .D(D),
        .Q(Q[4:1]),
        .\ap_CS_fsm_reg[33] (\ap_CS_fsm_reg[33] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter7_reg(ap_loop_exit_ready_pp0_iter7_reg),
        .ap_loop_exit_ready_pp0_iter7_reg_reg__0(ap_loop_exit_ready_pp0_iter7_reg_reg__0_0),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(flow_control_loop_pipe_sequential_init_U_n_4),
        .gmem_BVALID(gmem_BVALID),
        .grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .icmp_ln42_fu_262_p2(icmp_ln42_fu_262_p2),
        .\k_fu_44_reg[31] (icmp_ln33_fu_178_p2));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_i_1
       (.I0(icmp_ln26_fu_143_p2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg_reg),
        .I3(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[10]_i_1 
       (.I0(i_fu_52[10]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[10]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[10]),
        .O(ap_sig_allocacmp_i_2[10]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[11]_i_1 
       (.I0(i_fu_52[11]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[11]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[11]),
        .O(ap_sig_allocacmp_i_2[11]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[12]_i_1 
       (.I0(i_fu_52[12]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[12]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[12]),
        .O(ap_sig_allocacmp_i_2[12]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[13]_i_1 
       (.I0(i_fu_52[13]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[13]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[13]),
        .O(ap_sig_allocacmp_i_2[13]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[14]_i_1 
       (.I0(i_fu_52[14]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[14]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[14]),
        .O(ap_sig_allocacmp_i_2[14]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[15]_i_1 
       (.I0(i_fu_52[15]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[15]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[15]),
        .O(ap_sig_allocacmp_i_2[15]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[16]_i_1 
       (.I0(i_fu_52[16]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[16]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[16]),
        .O(ap_sig_allocacmp_i_2[16]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[17]_i_1 
       (.I0(i_fu_52[17]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[17]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[17]),
        .O(ap_sig_allocacmp_i_2[17]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[18]_i_1 
       (.I0(i_fu_52[18]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[18]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[18]),
        .O(ap_sig_allocacmp_i_2[18]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[19]_i_1 
       (.I0(i_fu_52[19]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[19]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[19]),
        .O(ap_sig_allocacmp_i_2[19]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[20]_i_1 
       (.I0(i_fu_52[20]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[20]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[20]),
        .O(ap_sig_allocacmp_i_2[20]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[21]_i_1 
       (.I0(i_fu_52[21]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[21]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[21]),
        .O(ap_sig_allocacmp_i_2[21]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[22]_i_1 
       (.I0(i_fu_52[22]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[22]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[22]),
        .O(ap_sig_allocacmp_i_2[22]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[23]_i_1 
       (.I0(i_fu_52[23]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[23]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[23]),
        .O(ap_sig_allocacmp_i_2[23]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[24]_i_1 
       (.I0(i_fu_52[24]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[24]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[24]),
        .O(ap_sig_allocacmp_i_2[24]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[25]_i_1 
       (.I0(i_fu_52[25]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[25]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[25]),
        .O(ap_sig_allocacmp_i_2[25]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[26]_i_1 
       (.I0(i_fu_52[26]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[26]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[26]),
        .O(ap_sig_allocacmp_i_2[26]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[27]_i_1 
       (.I0(i_fu_52[27]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[27]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[27]),
        .O(ap_sig_allocacmp_i_2[27]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[28]_i_1 
       (.I0(i_fu_52[28]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[28]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[28]),
        .O(ap_sig_allocacmp_i_2[28]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[29]_i_1 
       (.I0(i_fu_52[29]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[29]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[29]),
        .O(ap_sig_allocacmp_i_2[29]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[30]_i_1 
       (.I0(i_fu_52[30]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[30]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[30]),
        .O(ap_sig_allocacmp_i_2[30]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \i_2_reg_337[31]_i_1 
       (.I0(i_fu_52[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(add_ln37_reg_384[31]),
        .I4(icmp_ln37_reg_378),
        .I5(i_2_reg_337[31]),
        .O(ap_sig_allocacmp_i_2[31]));
  FDRE \i_2_reg_337_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[0]),
        .Q(i_2_reg_337[0]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[10]),
        .Q(i_2_reg_337[10]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[11]),
        .Q(i_2_reg_337[11]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[12]),
        .Q(i_2_reg_337[12]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[13]),
        .Q(i_2_reg_337[13]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[14]),
        .Q(i_2_reg_337[14]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[15]),
        .Q(i_2_reg_337[15]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[16]),
        .Q(i_2_reg_337[16]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[17]),
        .Q(i_2_reg_337[17]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[18]),
        .Q(i_2_reg_337[18]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[19]),
        .Q(i_2_reg_337[19]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[1]),
        .Q(i_2_reg_337[1]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[20]),
        .Q(i_2_reg_337[20]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[21]),
        .Q(i_2_reg_337[21]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[22]),
        .Q(i_2_reg_337[22]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[23]),
        .Q(i_2_reg_337[23]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[24]),
        .Q(i_2_reg_337[24]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[25]),
        .Q(i_2_reg_337[25]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[26]),
        .Q(i_2_reg_337[26]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[27]),
        .Q(i_2_reg_337[27]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[28]),
        .Q(i_2_reg_337[28]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[29]),
        .Q(i_2_reg_337[29]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[2]),
        .Q(i_2_reg_337[2]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[30]),
        .Q(i_2_reg_337[30]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[31]),
        .Q(i_2_reg_337[31]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[3]),
        .Q(i_2_reg_337[3]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[4]),
        .Q(i_2_reg_337[4]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[5]),
        .Q(i_2_reg_337[5]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[6]),
        .Q(i_2_reg_337[6]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[7]),
        .Q(i_2_reg_337[7]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[8]),
        .Q(i_2_reg_337[8]),
        .R(1'b0));
  FDRE \i_2_reg_337_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[9]),
        .Q(i_2_reg_337[9]),
        .R(1'b0));
  FDRE \i_fu_52_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[0]),
        .Q(i_fu_52[0]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[10]),
        .Q(i_fu_52[10]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[11]),
        .Q(i_fu_52[11]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[12]),
        .Q(i_fu_52[12]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[13]),
        .Q(i_fu_52[13]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[14]),
        .Q(i_fu_52[14]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[15]),
        .Q(i_fu_52[15]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[16]),
        .Q(i_fu_52[16]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[17]),
        .Q(i_fu_52[17]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[18]),
        .Q(i_fu_52[18]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[19]),
        .Q(i_fu_52[19]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[1]),
        .Q(i_fu_52[1]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[20]),
        .Q(i_fu_52[20]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[21]),
        .Q(i_fu_52[21]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[22]),
        .Q(i_fu_52[22]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[23]),
        .Q(i_fu_52[23]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[24]),
        .Q(i_fu_52[24]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[25]),
        .Q(i_fu_52[25]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[26]),
        .Q(i_fu_52[26]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[27]),
        .Q(i_fu_52[27]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[28]),
        .Q(i_fu_52[28]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[29]),
        .Q(i_fu_52[29]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[2]),
        .Q(i_fu_52[2]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[30]),
        .Q(i_fu_52[30]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[31]),
        .Q(i_fu_52[31]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[3]),
        .Q(i_fu_52[3]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[4]),
        .Q(i_fu_52[4]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[5]),
        .Q(i_fu_52[5]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[6]),
        .Q(i_fu_52[6]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[7]),
        .Q(i_fu_52[7]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[8]),
        .Q(i_fu_52[8]),
        .R(ap_loop_init));
  FDRE \i_fu_52_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sig_allocacmp_i_2[9]),
        .Q(i_fu_52[9]),
        .R(ap_loop_init));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln26_fu_143_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln26_fu_143_p2_carry_n_4,icmp_ln26_fu_143_p2_carry_n_5,icmp_ln26_fu_143_p2_carry_n_6,icmp_ln26_fu_143_p2_carry_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln26_fu_143_p2_carry_i_1_n_4,icmp_ln26_fu_143_p2_carry_i_2_n_4,icmp_ln26_fu_143_p2_carry_i_3_n_4,icmp_ln26_fu_143_p2_carry_i_4_n_4}),
        .O(NLW_icmp_ln26_fu_143_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln26_fu_143_p2_carry_i_5_n_4,icmp_ln26_fu_143_p2_carry_i_6_n_4,icmp_ln26_fu_143_p2_carry_i_7_n_4,icmp_ln26_fu_143_p2_carry_i_8_n_4}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln26_fu_143_p2_carry__0
       (.CI(icmp_ln26_fu_143_p2_carry_n_4),
        .CO({icmp_ln26_fu_143_p2_carry__0_n_4,icmp_ln26_fu_143_p2_carry__0_n_5,icmp_ln26_fu_143_p2_carry__0_n_6,icmp_ln26_fu_143_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln26_fu_143_p2_carry__0_i_1_n_4,icmp_ln26_fu_143_p2_carry__0_i_2_n_4,icmp_ln26_fu_143_p2_carry__0_i_3_n_4,icmp_ln26_fu_143_p2_carry__0_i_4_n_4}),
        .O(NLW_icmp_ln26_fu_143_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln26_fu_143_p2_carry__0_i_5_n_4,icmp_ln26_fu_143_p2_carry__0_i_6_n_4,icmp_ln26_fu_143_p2_carry__0_i_7_n_4,icmp_ln26_fu_143_p2_carry__0_i_8_n_4}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__0_i_1
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [15]),
        .I1(ap_sig_allocacmp_i_2[15]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [14]),
        .I3(ap_sig_allocacmp_i_2[14]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_1_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__0_i_2
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [13]),
        .I1(ap_sig_allocacmp_i_2[13]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [12]),
        .I3(ap_sig_allocacmp_i_2[12]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_2_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__0_i_3
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [11]),
        .I1(ap_sig_allocacmp_i_2[11]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [10]),
        .I3(ap_sig_allocacmp_i_2[10]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__0_i_4
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [9]),
        .I1(ap_sig_allocacmp_i_2[9]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [8]),
        .I3(ap_sig_allocacmp_i_2[8]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__0_i_5
       (.I0(ap_sig_allocacmp_i_2[15]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [15]),
        .I2(ap_sig_allocacmp_i_2[14]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [14]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__0_i_6
       (.I0(ap_sig_allocacmp_i_2[13]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [13]),
        .I2(ap_sig_allocacmp_i_2[12]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [12]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__0_i_7
       (.I0(ap_sig_allocacmp_i_2[11]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [11]),
        .I2(ap_sig_allocacmp_i_2[10]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [10]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__0_i_8
       (.I0(ap_sig_allocacmp_i_2[9]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [9]),
        .I2(ap_sig_allocacmp_i_2[8]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [8]),
        .O(icmp_ln26_fu_143_p2_carry__0_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln26_fu_143_p2_carry__1
       (.CI(icmp_ln26_fu_143_p2_carry__0_n_4),
        .CO({icmp_ln26_fu_143_p2_carry__1_n_4,icmp_ln26_fu_143_p2_carry__1_n_5,icmp_ln26_fu_143_p2_carry__1_n_6,icmp_ln26_fu_143_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln26_fu_143_p2_carry__1_i_1_n_4,icmp_ln26_fu_143_p2_carry__1_i_2_n_4,icmp_ln26_fu_143_p2_carry__1_i_3_n_4,icmp_ln26_fu_143_p2_carry__1_i_4_n_4}),
        .O(NLW_icmp_ln26_fu_143_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln26_fu_143_p2_carry__1_i_5_n_4,icmp_ln26_fu_143_p2_carry__1_i_6_n_4,icmp_ln26_fu_143_p2_carry__1_i_7_n_4,icmp_ln26_fu_143_p2_carry__1_i_8_n_4}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__1_i_1
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [23]),
        .I1(ap_sig_allocacmp_i_2[23]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [22]),
        .I3(ap_sig_allocacmp_i_2[22]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_1_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__1_i_2
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [21]),
        .I1(ap_sig_allocacmp_i_2[21]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [20]),
        .I3(ap_sig_allocacmp_i_2[20]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_2_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__1_i_3
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [19]),
        .I1(ap_sig_allocacmp_i_2[19]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [18]),
        .I3(ap_sig_allocacmp_i_2[18]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__1_i_4
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [17]),
        .I1(ap_sig_allocacmp_i_2[17]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [16]),
        .I3(ap_sig_allocacmp_i_2[16]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__1_i_5
       (.I0(ap_sig_allocacmp_i_2[23]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [23]),
        .I2(ap_sig_allocacmp_i_2[22]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [22]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__1_i_6
       (.I0(ap_sig_allocacmp_i_2[21]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [21]),
        .I2(ap_sig_allocacmp_i_2[20]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [20]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__1_i_7
       (.I0(ap_sig_allocacmp_i_2[19]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [19]),
        .I2(ap_sig_allocacmp_i_2[18]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [18]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__1_i_8
       (.I0(ap_sig_allocacmp_i_2[17]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [17]),
        .I2(ap_sig_allocacmp_i_2[16]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [16]),
        .O(icmp_ln26_fu_143_p2_carry__1_i_8_n_4));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln26_fu_143_p2_carry__2
       (.CI(icmp_ln26_fu_143_p2_carry__1_n_4),
        .CO({icmp_ln26_fu_143_p2,icmp_ln26_fu_143_p2_carry__2_n_5,icmp_ln26_fu_143_p2_carry__2_n_6,icmp_ln26_fu_143_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({icmp_ln26_fu_143_p2_carry__2_i_1_n_4,icmp_ln26_fu_143_p2_carry__2_i_2_n_4,icmp_ln26_fu_143_p2_carry__2_i_3_n_4,icmp_ln26_fu_143_p2_carry__2_i_4_n_4}),
        .O(NLW_icmp_ln26_fu_143_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln26_fu_143_p2_carry__2_i_5_n_4,icmp_ln26_fu_143_p2_carry__2_i_6_n_4,icmp_ln26_fu_143_p2_carry__2_i_7_n_4,icmp_ln26_fu_143_p2_carry__2_i_8_n_4}));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln26_fu_143_p2_carry__2_i_1
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [31]),
        .I1(ap_sig_allocacmp_i_2[31]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [30]),
        .I3(ap_sig_allocacmp_i_2[30]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_1_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__2_i_2
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [29]),
        .I1(ap_sig_allocacmp_i_2[29]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [28]),
        .I3(ap_sig_allocacmp_i_2[28]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_2_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__2_i_3
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [27]),
        .I1(ap_sig_allocacmp_i_2[27]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [26]),
        .I3(ap_sig_allocacmp_i_2[26]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry__2_i_4
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [25]),
        .I1(ap_sig_allocacmp_i_2[25]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [24]),
        .I3(ap_sig_allocacmp_i_2[24]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__2_i_5
       (.I0(ap_sig_allocacmp_i_2[31]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [31]),
        .I2(ap_sig_allocacmp_i_2[30]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [30]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__2_i_6
       (.I0(ap_sig_allocacmp_i_2[29]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [29]),
        .I2(ap_sig_allocacmp_i_2[28]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [28]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__2_i_7
       (.I0(ap_sig_allocacmp_i_2[27]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [27]),
        .I2(ap_sig_allocacmp_i_2[26]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [26]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry__2_i_8
       (.I0(ap_sig_allocacmp_i_2[25]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [25]),
        .I2(ap_sig_allocacmp_i_2[24]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [24]),
        .O(icmp_ln26_fu_143_p2_carry__2_i_8_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry_i_1
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [7]),
        .I1(ap_sig_allocacmp_i_2[7]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [6]),
        .I3(ap_sig_allocacmp_i_2[6]),
        .O(icmp_ln26_fu_143_p2_carry_i_1_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry_i_2
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [5]),
        .I1(ap_sig_allocacmp_i_2[5]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [4]),
        .I3(ap_sig_allocacmp_i_2[4]),
        .O(icmp_ln26_fu_143_p2_carry_i_2_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry_i_3
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [3]),
        .I1(ap_sig_allocacmp_i_2[3]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [2]),
        .I3(ap_sig_allocacmp_i_2[2]),
        .O(icmp_ln26_fu_143_p2_carry_i_3_n_4));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln26_fu_143_p2_carry_i_4
       (.I0(\trunc_ln17_1_reg_352_reg[9]_0 [1]),
        .I1(ap_sig_allocacmp_i_2[1]),
        .I2(\trunc_ln17_1_reg_352_reg[9]_0 [0]),
        .I3(ap_sig_allocacmp_i_2[0]),
        .O(icmp_ln26_fu_143_p2_carry_i_4_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry_i_5
       (.I0(ap_sig_allocacmp_i_2[7]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [7]),
        .I2(ap_sig_allocacmp_i_2[6]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [6]),
        .O(icmp_ln26_fu_143_p2_carry_i_5_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry_i_6
       (.I0(ap_sig_allocacmp_i_2[5]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [5]),
        .I2(ap_sig_allocacmp_i_2[4]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [4]),
        .O(icmp_ln26_fu_143_p2_carry_i_6_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry_i_7
       (.I0(ap_sig_allocacmp_i_2[3]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [3]),
        .I2(ap_sig_allocacmp_i_2[2]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [2]),
        .O(icmp_ln26_fu_143_p2_carry_i_7_n_4));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln26_fu_143_p2_carry_i_8
       (.I0(ap_sig_allocacmp_i_2[1]),
        .I1(\trunc_ln17_1_reg_352_reg[9]_0 [1]),
        .I2(ap_sig_allocacmp_i_2[0]),
        .I3(\trunc_ln17_1_reg_352_reg[9]_0 [0]),
        .O(icmp_ln26_fu_143_p2_carry_i_8_n_4));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \icmp_ln30_reg_364[0]_i_1 
       (.I0(icmp_ln26_fu_143_p2),
        .I1(\icmp_ln30_reg_364_reg_n_4_[0] ),
        .I2(\icmp_ln30_reg_364[0]_i_2_n_4 ),
        .I3(\icmp_ln30_reg_364[0]_i_3_n_4 ),
        .I4(\icmp_ln30_reg_364[0]_i_4_n_4 ),
        .O(\icmp_ln30_reg_364[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln30_reg_364[0]_i_2 
       (.I0(k_fu_44_reg__0[30]),
        .I1(k_fu_44_reg__0[16]),
        .I2(k_fu_44_reg[6]),
        .I3(k_fu_44_reg__0[14]),
        .I4(k_fu_44_reg[8]),
        .I5(k_fu_44_reg__0[12]),
        .O(\icmp_ln30_reg_364[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \icmp_ln30_reg_364[0]_i_3 
       (.I0(\icmp_ln30_reg_364[0]_i_5_n_4 ),
        .I1(\icmp_ln30_reg_364[0]_i_6_n_4 ),
        .I2(k_fu_44_reg__0[18]),
        .I3(k_fu_44_reg[9]),
        .I4(icmp_ln26_fu_143_p2),
        .I5(k_fu_44_reg__0[13]),
        .O(\icmp_ln30_reg_364[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln30_reg_364[0]_i_4 
       (.I0(k_fu_44_reg__0[20]),
        .I1(k_fu_44_reg[4]),
        .I2(k_fu_44_reg__0[25]),
        .I3(\icmp_ln30_reg_364[0]_i_7_n_4 ),
        .I4(\icmp_ln30_reg_364[0]_i_8_n_4 ),
        .O(\icmp_ln30_reg_364[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln30_reg_364[0]_i_5 
       (.I0(k_fu_44_reg[7]),
        .I1(k_fu_44_reg__0[10]),
        .I2(k_fu_44_reg__0[29]),
        .I3(k_fu_44_reg__0[27]),
        .I4(\icmp_ln30_reg_364[0]_i_9_n_4 ),
        .O(\icmp_ln30_reg_364[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln30_reg_364[0]_i_6 
       (.I0(k_fu_44_reg__0[15]),
        .I1(k_fu_44_reg[2]),
        .I2(k_fu_44_reg__0[22]),
        .I3(k_fu_44_reg__0[17]),
        .O(\icmp_ln30_reg_364[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln30_reg_364[0]_i_7 
       (.I0(k_fu_44_reg__0[31]),
        .I1(k_fu_44_reg__0[21]),
        .I2(k_fu_44_reg__0[26]),
        .I3(k_fu_44_reg__0[11]),
        .O(\icmp_ln30_reg_364[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln30_reg_364[0]_i_8 
       (.I0(k_fu_44_reg__0[28]),
        .I1(k_fu_44_reg__0[23]),
        .I2(k_fu_44_reg__0[19]),
        .I3(k_fu_44_reg[1]),
        .O(\icmp_ln30_reg_364[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln30_reg_364[0]_i_9 
       (.I0(k_fu_44_reg[3]),
        .I1(k_fu_44_reg[0]),
        .I2(k_fu_44_reg__0[24]),
        .I3(k_fu_44_reg[5]),
        .O(\icmp_ln30_reg_364[0]_i_9_n_4 ));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/icmp_ln30_reg_364_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/icmp_ln30_reg_364_pp0_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \icmp_ln30_reg_364_pp0_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\icmp_ln30_reg_364_reg_n_4_[0] ),
        .Q(\icmp_ln30_reg_364_pp0_iter6_reg_reg[0]_srl5_n_4 ));
  FDRE \icmp_ln30_reg_364_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln30_reg_364_pp0_iter6_reg_reg[0]_srl5_n_4 ),
        .Q(icmp_ln30_reg_364_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln30_reg_364_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln30_reg_364[0]_i_1_n_4 ),
        .Q(\icmp_ln30_reg_364_reg_n_4_[0] ),
        .R(1'b0));
  CARRY4 icmp_ln33_fu_178_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln33_fu_178_p2_carry_n_4,icmp_ln33_fu_178_p2_carry_n_5,icmp_ln33_fu_178_p2_carry_n_6,icmp_ln33_fu_178_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln33_fu_178_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln33_fu_178_p2_carry_i_1_n_4,icmp_ln33_fu_178_p2_carry_i_2_n_4,icmp_ln33_fu_178_p2_carry_i_3_n_4,icmp_ln33_fu_178_p2_carry_i_4_n_4}));
  CARRY4 icmp_ln33_fu_178_p2_carry__0
       (.CI(icmp_ln33_fu_178_p2_carry_n_4),
        .CO({icmp_ln33_fu_178_p2_carry__0_n_4,icmp_ln33_fu_178_p2_carry__0_n_5,icmp_ln33_fu_178_p2_carry__0_n_6,icmp_ln33_fu_178_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln33_fu_178_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln33_fu_178_p2_carry__0_i_1_n_4,icmp_ln33_fu_178_p2_carry__0_i_2_n_4,icmp_ln33_fu_178_p2_carry__0_i_3_n_4,icmp_ln33_fu_178_p2_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry__0_i_1
       (.I0(k_1_fu_172_p2[21]),
        .I1(N2_read_reg_293[21]),
        .I2(k_1_fu_172_p2[22]),
        .I3(N2_read_reg_293[22]),
        .I4(N2_read_reg_293[23]),
        .I5(k_1_fu_172_p2[23]),
        .O(icmp_ln33_fu_178_p2_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry__0_i_2
       (.I0(k_1_fu_172_p2[20]),
        .I1(N2_read_reg_293[20]),
        .I2(k_1_fu_172_p2[18]),
        .I3(N2_read_reg_293[18]),
        .I4(N2_read_reg_293[19]),
        .I5(k_1_fu_172_p2[19]),
        .O(icmp_ln33_fu_178_p2_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry__0_i_3
       (.I0(k_1_fu_172_p2[17]),
        .I1(N2_read_reg_293[17]),
        .I2(k_1_fu_172_p2[15]),
        .I3(N2_read_reg_293[15]),
        .I4(N2_read_reg_293[16]),
        .I5(k_1_fu_172_p2[16]),
        .O(icmp_ln33_fu_178_p2_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry__0_i_4
       (.I0(k_1_fu_172_p2[12]),
        .I1(N2_read_reg_293[12]),
        .I2(k_1_fu_172_p2[13]),
        .I3(N2_read_reg_293[13]),
        .I4(N2_read_reg_293[14]),
        .I5(k_1_fu_172_p2[14]),
        .O(icmp_ln33_fu_178_p2_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry__0_i_5
       (.CI(icmp_ln33_fu_178_p2_carry__0_i_6_n_4),
        .CO({icmp_ln33_fu_178_p2_carry__0_i_5_n_4,icmp_ln33_fu_178_p2_carry__0_i_5_n_5,icmp_ln33_fu_178_p2_carry__0_i_5_n_6,icmp_ln33_fu_178_p2_carry__0_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[24:21]),
        .S(k_fu_44_reg__0[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry__0_i_6
       (.CI(icmp_ln33_fu_178_p2_carry__0_i_7_n_4),
        .CO({icmp_ln33_fu_178_p2_carry__0_i_6_n_4,icmp_ln33_fu_178_p2_carry__0_i_6_n_5,icmp_ln33_fu_178_p2_carry__0_i_6_n_6,icmp_ln33_fu_178_p2_carry__0_i_6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[20:17]),
        .S(k_fu_44_reg__0[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry__0_i_7
       (.CI(icmp_ln33_fu_178_p2_carry_i_5_n_4),
        .CO({icmp_ln33_fu_178_p2_carry__0_i_7_n_4,icmp_ln33_fu_178_p2_carry__0_i_7_n_5,icmp_ln33_fu_178_p2_carry__0_i_7_n_6,icmp_ln33_fu_178_p2_carry__0_i_7_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[16:13]),
        .S(k_fu_44_reg__0[16:13]));
  CARRY4 icmp_ln33_fu_178_p2_carry__1
       (.CI(icmp_ln33_fu_178_p2_carry__0_n_4),
        .CO({NLW_icmp_ln33_fu_178_p2_carry__1_CO_UNCONNECTED[3],icmp_ln33_fu_178_p2,icmp_ln33_fu_178_p2_carry__1_n_6,icmp_ln33_fu_178_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln33_fu_178_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln33_fu_178_p2_carry__1_i_1_n_4,icmp_ln33_fu_178_p2_carry__1_i_2_n_4,icmp_ln33_fu_178_p2_carry__1_i_3_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln33_fu_178_p2_carry__1_i_1
       (.I0(N2_read_reg_293[31]),
        .I1(k_1_fu_172_p2[31]),
        .I2(N2_read_reg_293[30]),
        .I3(k_1_fu_172_p2[30]),
        .O(icmp_ln33_fu_178_p2_carry__1_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry__1_i_2
       (.I0(k_1_fu_172_p2[27]),
        .I1(N2_read_reg_293[27]),
        .I2(k_1_fu_172_p2[28]),
        .I3(N2_read_reg_293[28]),
        .I4(N2_read_reg_293[29]),
        .I5(k_1_fu_172_p2[29]),
        .O(icmp_ln33_fu_178_p2_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry__1_i_3
       (.I0(k_1_fu_172_p2[24]),
        .I1(N2_read_reg_293[24]),
        .I2(k_1_fu_172_p2[25]),
        .I3(N2_read_reg_293[25]),
        .I4(N2_read_reg_293[26]),
        .I5(k_1_fu_172_p2[26]),
        .O(icmp_ln33_fu_178_p2_carry__1_i_3_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry__1_i_4
       (.CI(icmp_ln33_fu_178_p2_carry__1_i_5_n_4),
        .CO({NLW_icmp_ln33_fu_178_p2_carry__1_i_4_CO_UNCONNECTED[3:2],icmp_ln33_fu_178_p2_carry__1_i_4_n_6,icmp_ln33_fu_178_p2_carry__1_i_4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln33_fu_178_p2_carry__1_i_4_O_UNCONNECTED[3],k_1_fu_172_p2[31:29]}),
        .S({1'b0,k_fu_44_reg__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry__1_i_5
       (.CI(icmp_ln33_fu_178_p2_carry__0_i_5_n_4),
        .CO({icmp_ln33_fu_178_p2_carry__1_i_5_n_4,icmp_ln33_fu_178_p2_carry__1_i_5_n_5,icmp_ln33_fu_178_p2_carry__1_i_5_n_6,icmp_ln33_fu_178_p2_carry__1_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[28:25]),
        .S(k_fu_44_reg__0[28:25]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry_i_1
       (.I0(k_1_fu_172_p2[9]),
        .I1(N2_read_reg_293[9]),
        .I2(k_1_fu_172_p2[10]),
        .I3(N2_read_reg_293[10]),
        .I4(N2_read_reg_293[11]),
        .I5(k_1_fu_172_p2[11]),
        .O(icmp_ln33_fu_178_p2_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry_i_2
       (.I0(k_1_fu_172_p2[6]),
        .I1(N2_read_reg_293[6]),
        .I2(k_1_fu_172_p2[7]),
        .I3(N2_read_reg_293[7]),
        .I4(N2_read_reg_293[8]),
        .I5(k_1_fu_172_p2[8]),
        .O(icmp_ln33_fu_178_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln33_fu_178_p2_carry_i_3
       (.I0(k_1_fu_172_p2[3]),
        .I1(N2_read_reg_293[3]),
        .I2(k_1_fu_172_p2[4]),
        .I3(N2_read_reg_293[4]),
        .I4(N2_read_reg_293[5]),
        .I5(k_1_fu_172_p2[5]),
        .O(icmp_ln33_fu_178_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln33_fu_178_p2_carry_i_4
       (.I0(k_fu_44_reg[0]),
        .I1(N2_read_reg_293[0]),
        .I2(k_1_fu_172_p2[2]),
        .I3(N2_read_reg_293[2]),
        .I4(k_1_fu_172_p2[1]),
        .I5(N2_read_reg_293[1]),
        .O(icmp_ln33_fu_178_p2_carry_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry_i_5
       (.CI(icmp_ln33_fu_178_p2_carry_i_6_n_4),
        .CO({icmp_ln33_fu_178_p2_carry_i_5_n_4,icmp_ln33_fu_178_p2_carry_i_5_n_5,icmp_ln33_fu_178_p2_carry_i_5_n_6,icmp_ln33_fu_178_p2_carry_i_5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[12:9]),
        .S({k_fu_44_reg__0[12:10],k_fu_44_reg[9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry_i_6
       (.CI(icmp_ln33_fu_178_p2_carry_i_7_n_4),
        .CO({icmp_ln33_fu_178_p2_carry_i_6_n_4,icmp_ln33_fu_178_p2_carry_i_6_n_5,icmp_ln33_fu_178_p2_carry_i_6_n_6,icmp_ln33_fu_178_p2_carry_i_6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[8:5]),
        .S(k_fu_44_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln33_fu_178_p2_carry_i_7
       (.CI(1'b0),
        .CO({icmp_ln33_fu_178_p2_carry_i_7_n_4,icmp_ln33_fu_178_p2_carry_i_7_n_5,icmp_ln33_fu_178_p2_carry_i_7_n_6,icmp_ln33_fu_178_p2_carry_i_7_n_7}),
        .CYINIT(k_fu_44_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(k_1_fu_172_p2[4:1]),
        .S(k_fu_44_reg[4:1]));
  FDRE \icmp_ln33_reg_369_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_369),
        .Q(icmp_ln33_reg_369_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_369_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln33_reg_369_pp0_iter2_reg),
        .Q(icmp_ln33_reg_369_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/icmp_ln33_reg_369_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171/icmp_ln33_reg_369_pp0_iter6_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln33_reg_369_pp0_iter6_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(icmp_ln33_reg_369_pp0_iter3_reg),
        .Q(\icmp_ln33_reg_369_pp0_iter6_reg_reg[0]_srl3_n_4 ));
  FDRE \icmp_ln33_reg_369_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln33_reg_369_pp0_iter6_reg_reg[0]_srl3_n_4 ),
        .Q(icmp_ln33_reg_369_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln33_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(icmp_ln33_fu_178_p2),
        .Q(icmp_ln33_reg_369),
        .R(1'b0));
  CARRY4 icmp_ln37_fu_194_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln37_fu_194_p2_carry_n_4,icmp_ln37_fu_194_p2_carry_n_5,icmp_ln37_fu_194_p2_carry_n_6,icmp_ln37_fu_194_p2_carry_n_7}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln37_fu_194_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln37_fu_194_p2_carry_i_1_n_4,icmp_ln37_fu_194_p2_carry_i_2_n_4,icmp_ln37_fu_194_p2_carry_i_3_n_4,icmp_ln37_fu_194_p2_carry_i_4_n_4}));
  CARRY4 icmp_ln37_fu_194_p2_carry__0
       (.CI(icmp_ln37_fu_194_p2_carry_n_4),
        .CO({icmp_ln37_fu_194_p2_carry__0_n_4,icmp_ln37_fu_194_p2_carry__0_n_5,icmp_ln37_fu_194_p2_carry__0_n_6,icmp_ln37_fu_194_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln37_fu_194_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln37_fu_194_p2_carry__0_i_1_n_4,icmp_ln37_fu_194_p2_carry__0_i_2_n_4,icmp_ln37_fu_194_p2_carry__0_i_3_n_4,icmp_ln37_fu_194_p2_carry__0_i_4_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry__0_i_1
       (.I0(j_1_fu_188_p2[21]),
        .I1(N3_read_reg_286[21]),
        .I2(j_1_fu_188_p2[22]),
        .I3(N3_read_reg_286[22]),
        .I4(N3_read_reg_286[23]),
        .I5(j_1_fu_188_p2[23]),
        .O(icmp_ln37_fu_194_p2_carry__0_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry__0_i_2
       (.I0(j_1_fu_188_p2[20]),
        .I1(N3_read_reg_286[20]),
        .I2(j_1_fu_188_p2[18]),
        .I3(N3_read_reg_286[18]),
        .I4(N3_read_reg_286[19]),
        .I5(j_1_fu_188_p2[19]),
        .O(icmp_ln37_fu_194_p2_carry__0_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry__0_i_3
       (.I0(j_1_fu_188_p2[15]),
        .I1(N3_read_reg_286[15]),
        .I2(j_1_fu_188_p2[16]),
        .I3(N3_read_reg_286[16]),
        .I4(N3_read_reg_286[17]),
        .I5(j_1_fu_188_p2[17]),
        .O(icmp_ln37_fu_194_p2_carry__0_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry__0_i_4
       (.I0(j_1_fu_188_p2[12]),
        .I1(N3_read_reg_286[12]),
        .I2(j_1_fu_188_p2[13]),
        .I3(N3_read_reg_286[13]),
        .I4(N3_read_reg_286[14]),
        .I5(j_1_fu_188_p2[14]),
        .O(icmp_ln37_fu_194_p2_carry__0_i_4_n_4));
  CARRY4 icmp_ln37_fu_194_p2_carry__1
       (.CI(icmp_ln37_fu_194_p2_carry__0_n_4),
        .CO({NLW_icmp_ln37_fu_194_p2_carry__1_CO_UNCONNECTED[3],icmp_ln37_fu_194_p2,icmp_ln37_fu_194_p2_carry__1_n_6,icmp_ln37_fu_194_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln37_fu_194_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln37_fu_194_p2_carry__1_i_1_n_4,icmp_ln37_fu_194_p2_carry__1_i_2_n_4,icmp_ln37_fu_194_p2_carry__1_i_3_n_4}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln37_fu_194_p2_carry__1_i_1
       (.I0(N3_read_reg_286[31]),
        .I1(j_1_fu_188_p2[31]),
        .I2(N3_read_reg_286[30]),
        .I3(j_1_fu_188_p2[30]),
        .O(icmp_ln37_fu_194_p2_carry__1_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry__1_i_2
       (.I0(j_1_fu_188_p2[27]),
        .I1(N3_read_reg_286[27]),
        .I2(j_1_fu_188_p2[28]),
        .I3(N3_read_reg_286[28]),
        .I4(N3_read_reg_286[29]),
        .I5(j_1_fu_188_p2[29]),
        .O(icmp_ln37_fu_194_p2_carry__1_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry__1_i_3
       (.I0(j_1_fu_188_p2[24]),
        .I1(N3_read_reg_286[24]),
        .I2(j_1_fu_188_p2[25]),
        .I3(N3_read_reg_286[25]),
        .I4(N3_read_reg_286[26]),
        .I5(j_1_fu_188_p2[26]),
        .O(icmp_ln37_fu_194_p2_carry__1_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry_i_1
       (.I0(j_1_fu_188_p2[9]),
        .I1(N3_read_reg_286[9]),
        .I2(j_1_fu_188_p2[10]),
        .I3(N3_read_reg_286[10]),
        .I4(N3_read_reg_286[11]),
        .I5(j_1_fu_188_p2[11]),
        .O(icmp_ln37_fu_194_p2_carry_i_1_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry_i_2
       (.I0(j_1_fu_188_p2[6]),
        .I1(N3_read_reg_286[6]),
        .I2(j_1_fu_188_p2[7]),
        .I3(N3_read_reg_286[7]),
        .I4(N3_read_reg_286[8]),
        .I5(j_1_fu_188_p2[8]),
        .O(icmp_ln37_fu_194_p2_carry_i_2_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry_i_3
       (.I0(j_1_fu_188_p2[5]),
        .I1(N3_read_reg_286[5]),
        .I2(j_1_fu_188_p2[3]),
        .I3(N3_read_reg_286[3]),
        .I4(N3_read_reg_286[4]),
        .I5(j_1_fu_188_p2[4]),
        .O(icmp_ln37_fu_194_p2_carry_i_3_n_4));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln37_fu_194_p2_carry_i_4
       (.I0(j_1_fu_188_p2[1]),
        .I1(N3_read_reg_286[1]),
        .I2(j_1_fu_188_p2[2]),
        .I3(N3_read_reg_286[2]),
        .I4(j_1_fu_188_p2[0]),
        .I5(N3_read_reg_286[0]),
        .O(icmp_ln37_fu_194_p2_carry_i_4_n_4));
  FDRE \icmp_ln37_reg_378_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(icmp_ln37_fu_194_p2),
        .Q(icmp_ln37_reg_378),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry
       (.CI(1'b0),
        .CO({j_1_fu_188_p2_carry_n_4,j_1_fu_188_p2_carry_n_5,j_1_fu_188_p2_carry_n_6,j_1_fu_188_p2_carry_n_7}),
        .CYINIT(\j_fu_48[0]_i_2_n_4 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[4:1]),
        .S({j_1_fu_188_p2_carry_i_1_n_4,j_1_fu_188_p2_carry_i_2_n_4,j_1_fu_188_p2_carry_i_3_n_4,j_1_fu_188_p2_carry_i_4_n_4}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__0
       (.CI(j_1_fu_188_p2_carry_n_4),
        .CO({j_1_fu_188_p2_carry__0_n_4,j_1_fu_188_p2_carry__0_n_5,j_1_fu_188_p2_carry__0_n_6,j_1_fu_188_p2_carry__0_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[8:5]),
        .S({j_1_fu_188_p2_carry__0_i_1_n_4,j_1_fu_188_p2_carry__0_i_2_n_4,j_1_fu_188_p2_carry__0_i_3_n_4,j_1_fu_188_p2_carry__0_i_4_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__0_i_1
       (.I0(j_fu_48[8]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[8]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__0_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__0_i_2
       (.I0(j_fu_48[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[7]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__0_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__0_i_3
       (.I0(j_fu_48[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[6]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__0_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__0_i_4
       (.I0(j_fu_48[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[5]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__0_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__1
       (.CI(j_1_fu_188_p2_carry__0_n_4),
        .CO({j_1_fu_188_p2_carry__1_n_4,j_1_fu_188_p2_carry__1_n_5,j_1_fu_188_p2_carry__1_n_6,j_1_fu_188_p2_carry__1_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[12:9]),
        .S({j_1_fu_188_p2_carry__1_i_1_n_4,j_1_fu_188_p2_carry__1_i_2_n_4,j_1_fu_188_p2_carry__1_i_3_n_4,j_1_fu_188_p2_carry__1_i_4_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__1_i_1
       (.I0(j_fu_48[12]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[12]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__1_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__1_i_2
       (.I0(j_fu_48[11]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[11]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__1_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__1_i_3
       (.I0(j_fu_48[10]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[10]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__1_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__1_i_4
       (.I0(j_fu_48[9]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[9]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__1_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__2
       (.CI(j_1_fu_188_p2_carry__1_n_4),
        .CO({j_1_fu_188_p2_carry__2_n_4,j_1_fu_188_p2_carry__2_n_5,j_1_fu_188_p2_carry__2_n_6,j_1_fu_188_p2_carry__2_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[16:13]),
        .S({j_1_fu_188_p2_carry__2_i_1_n_4,j_1_fu_188_p2_carry__2_i_2_n_4,j_1_fu_188_p2_carry__2_i_3_n_4,j_1_fu_188_p2_carry__2_i_4_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__2_i_1
       (.I0(j_fu_48[16]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[16]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__2_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__2_i_2
       (.I0(j_fu_48[15]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[15]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__2_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__2_i_3
       (.I0(j_fu_48[14]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[14]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__2_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__2_i_4
       (.I0(j_fu_48[13]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[13]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__2_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__3
       (.CI(j_1_fu_188_p2_carry__2_n_4),
        .CO({j_1_fu_188_p2_carry__3_n_4,j_1_fu_188_p2_carry__3_n_5,j_1_fu_188_p2_carry__3_n_6,j_1_fu_188_p2_carry__3_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[20:17]),
        .S({j_1_fu_188_p2_carry__3_i_1_n_4,j_1_fu_188_p2_carry__3_i_2_n_4,j_1_fu_188_p2_carry__3_i_3_n_4,j_1_fu_188_p2_carry__3_i_4_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__3_i_1
       (.I0(j_fu_48[20]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[20]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__3_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__3_i_2
       (.I0(j_fu_48[19]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[19]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__3_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__3_i_3
       (.I0(j_fu_48[18]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[18]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__3_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__3_i_4
       (.I0(j_fu_48[17]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[17]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__3_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__4
       (.CI(j_1_fu_188_p2_carry__3_n_4),
        .CO({j_1_fu_188_p2_carry__4_n_4,j_1_fu_188_p2_carry__4_n_5,j_1_fu_188_p2_carry__4_n_6,j_1_fu_188_p2_carry__4_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[24:21]),
        .S({j_1_fu_188_p2_carry__4_i_1_n_4,j_1_fu_188_p2_carry__4_i_2_n_4,j_1_fu_188_p2_carry__4_i_3_n_4,j_1_fu_188_p2_carry__4_i_4_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__4_i_1
       (.I0(j_fu_48[24]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[24]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__4_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__4_i_2
       (.I0(j_fu_48[23]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[23]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__4_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__4_i_3
       (.I0(j_fu_48[22]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[22]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__4_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__4_i_4
       (.I0(j_fu_48[21]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[21]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__4_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__5
       (.CI(j_1_fu_188_p2_carry__4_n_4),
        .CO({j_1_fu_188_p2_carry__5_n_4,j_1_fu_188_p2_carry__5_n_5,j_1_fu_188_p2_carry__5_n_6,j_1_fu_188_p2_carry__5_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(j_1_fu_188_p2[28:25]),
        .S({j_1_fu_188_p2_carry__5_i_1_n_4,j_1_fu_188_p2_carry__5_i_2_n_4,j_1_fu_188_p2_carry__5_i_3_n_4,j_1_fu_188_p2_carry__5_i_4_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__5_i_1
       (.I0(j_fu_48[28]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[28]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__5_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__5_i_2
       (.I0(j_fu_48[27]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[27]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__5_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__5_i_3
       (.I0(j_fu_48[26]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[26]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__5_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__5_i_4
       (.I0(j_fu_48[25]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[25]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__5_i_4_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 j_1_fu_188_p2_carry__6
       (.CI(j_1_fu_188_p2_carry__5_n_4),
        .CO({NLW_j_1_fu_188_p2_carry__6_CO_UNCONNECTED[3:2],j_1_fu_188_p2_carry__6_n_6,j_1_fu_188_p2_carry__6_n_7}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_1_fu_188_p2_carry__6_O_UNCONNECTED[3],j_1_fu_188_p2[31:29]}),
        .S({1'b0,j_1_fu_188_p2_carry__6_i_1_n_4,j_1_fu_188_p2_carry__6_i_2_n_4,j_1_fu_188_p2_carry__6_i_3_n_4}));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__6_i_1
       (.I0(j_fu_48[31]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[31]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__6_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__6_i_2
       (.I0(j_fu_48[30]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[30]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__6_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry__6_i_3
       (.I0(j_fu_48[29]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[29]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry__6_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry_i_1
       (.I0(j_fu_48[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[4]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry_i_1_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry_i_2
       (.I0(j_fu_48[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[3]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry_i_2_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry_i_3
       (.I0(j_fu_48[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[2]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry_i_3_n_4));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    j_1_fu_188_p2_carry_i_4
       (.I0(j_fu_48[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[1]),
        .I4(icmp_ln37_reg_378),
        .O(j_1_fu_188_p2_carry_i_4_n_4));
  LUT5 #(
    .INIT(32'hB000BFFF)) 
    \j_1_reg_373[0]_i_1 
       (.I0(icmp_ln37_reg_378),
        .I1(j_1_reg_373[0]),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(icmp_ln33_reg_369),
        .I4(j_fu_48[0]),
        .O(j_1_fu_188_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_1_reg_373[31]_i_1 
       (.I0(icmp_ln26_fu_143_p2),
        .I1(icmp_ln33_fu_178_p2),
        .O(add_ln37_reg_3840));
  FDRE \j_1_reg_373_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[0]),
        .Q(j_1_reg_373[0]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[10]),
        .Q(j_1_reg_373[10]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[11]),
        .Q(j_1_reg_373[11]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[12]),
        .Q(j_1_reg_373[12]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[13]),
        .Q(j_1_reg_373[13]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[14] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[14]),
        .Q(j_1_reg_373[14]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[15] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[15]),
        .Q(j_1_reg_373[15]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[16] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[16]),
        .Q(j_1_reg_373[16]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[17] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[17]),
        .Q(j_1_reg_373[17]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[18] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[18]),
        .Q(j_1_reg_373[18]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[19] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[19]),
        .Q(j_1_reg_373[19]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[1]),
        .Q(j_1_reg_373[1]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[20] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[20]),
        .Q(j_1_reg_373[20]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[21] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[21]),
        .Q(j_1_reg_373[21]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[22] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[22]),
        .Q(j_1_reg_373[22]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[23] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[23]),
        .Q(j_1_reg_373[23]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[24] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[24]),
        .Q(j_1_reg_373[24]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[25] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[25]),
        .Q(j_1_reg_373[25]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[26] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[26]),
        .Q(j_1_reg_373[26]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[27] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[27]),
        .Q(j_1_reg_373[27]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[28] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[28]),
        .Q(j_1_reg_373[28]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[29] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[29]),
        .Q(j_1_reg_373[29]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[2]),
        .Q(j_1_reg_373[2]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[30] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[30]),
        .Q(j_1_reg_373[30]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[31] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[31]),
        .Q(j_1_reg_373[31]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[3]),
        .Q(j_1_reg_373[3]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[4]),
        .Q(j_1_reg_373[4]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[5]),
        .Q(j_1_reg_373[5]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[6]),
        .Q(j_1_reg_373[6]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[7]),
        .Q(j_1_reg_373[7]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[8]),
        .Q(j_1_reg_373[8]),
        .R(1'b0));
  FDRE \j_1_reg_373_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_reg_3840),
        .D(j_1_fu_188_p2[9]),
        .Q(j_1_reg_373[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \j_fu_48[0]_i_2 
       (.I0(j_fu_48[0]),
        .I1(icmp_ln33_reg_369),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(j_1_reg_373[0]),
        .I4(icmp_ln37_reg_378),
        .O(\j_fu_48[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[10]_i_1 
       (.I0(j_1_reg_373[10]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[11]_i_1 
       (.I0(j_1_reg_373[11]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[12]_i_1 
       (.I0(j_1_reg_373[12]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[13]_i_1 
       (.I0(j_1_reg_373[13]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[14]_i_1 
       (.I0(j_1_reg_373[14]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[15]_i_1 
       (.I0(j_1_reg_373[15]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[16]_i_1 
       (.I0(j_1_reg_373[16]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[17]_i_1 
       (.I0(j_1_reg_373[17]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[18]_i_1 
       (.I0(j_1_reg_373[18]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[19]_i_1 
       (.I0(j_1_reg_373[19]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[19]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[1]_i_1 
       (.I0(j_1_reg_373[1]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[20]_i_1 
       (.I0(j_1_reg_373[20]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[21]_i_1 
       (.I0(j_1_reg_373[21]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[22]_i_1 
       (.I0(j_1_reg_373[22]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[23]_i_1 
       (.I0(j_1_reg_373[23]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[24]_i_1 
       (.I0(j_1_reg_373[24]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[25]_i_1 
       (.I0(j_1_reg_373[25]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[26]_i_1 
       (.I0(j_1_reg_373[26]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[27]_i_1 
       (.I0(j_1_reg_373[27]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[28]_i_1 
       (.I0(j_1_reg_373[28]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[29]_i_1 
       (.I0(j_1_reg_373[29]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[2]_i_1 
       (.I0(j_1_reg_373[2]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[30]_i_1 
       (.I0(j_1_reg_373[30]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[30]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_48[31]_i_1 
       (.I0(icmp_ln33_reg_369),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .O(\j_fu_48[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[31]_i_2 
       (.I0(j_1_reg_373[31]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[31]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[3]_i_1 
       (.I0(j_1_reg_373[3]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[4]_i_1 
       (.I0(j_1_reg_373[4]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[5]_i_1 
       (.I0(j_1_reg_373[5]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[6]_i_1 
       (.I0(j_1_reg_373[6]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[7]_i_1 
       (.I0(j_1_reg_373[7]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[8]_i_1 
       (.I0(j_1_reg_373[8]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_48[9]_i_1 
       (.I0(j_1_reg_373[9]),
        .I1(icmp_ln37_reg_378),
        .O(\j_fu_48[9]_i_1_n_4 ));
  FDRE \j_fu_48_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_fu_48[0]_i_2_n_4 ),
        .Q(j_fu_48[0]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[10] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[10]_i_1_n_4 ),
        .Q(j_fu_48[10]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[11] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[11]_i_1_n_4 ),
        .Q(j_fu_48[11]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[12] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[12]_i_1_n_4 ),
        .Q(j_fu_48[12]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[13] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[13]_i_1_n_4 ),
        .Q(j_fu_48[13]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[14] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[14]_i_1_n_4 ),
        .Q(j_fu_48[14]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[15] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[15]_i_1_n_4 ),
        .Q(j_fu_48[15]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[16] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[16]_i_1_n_4 ),
        .Q(j_fu_48[16]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[17] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[17]_i_1_n_4 ),
        .Q(j_fu_48[17]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[18] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[18]_i_1_n_4 ),
        .Q(j_fu_48[18]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[19] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[19]_i_1_n_4 ),
        .Q(j_fu_48[19]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[1]_i_1_n_4 ),
        .Q(j_fu_48[1]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[20] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[20]_i_1_n_4 ),
        .Q(j_fu_48[20]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[21] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[21]_i_1_n_4 ),
        .Q(j_fu_48[21]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[22] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[22]_i_1_n_4 ),
        .Q(j_fu_48[22]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[23] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[23]_i_1_n_4 ),
        .Q(j_fu_48[23]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[24] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[24]_i_1_n_4 ),
        .Q(j_fu_48[24]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[25] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[25]_i_1_n_4 ),
        .Q(j_fu_48[25]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[26] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[26]_i_1_n_4 ),
        .Q(j_fu_48[26]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[27] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[27]_i_1_n_4 ),
        .Q(j_fu_48[27]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[28] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[28]_i_1_n_4 ),
        .Q(j_fu_48[28]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[29] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[29]_i_1_n_4 ),
        .Q(j_fu_48[29]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[2]_i_1_n_4 ),
        .Q(j_fu_48[2]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[30] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[30]_i_1_n_4 ),
        .Q(j_fu_48[30]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[31] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[31]_i_2_n_4 ),
        .Q(j_fu_48[31]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[3]_i_1_n_4 ),
        .Q(j_fu_48[3]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[4] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[4]_i_1_n_4 ),
        .Q(j_fu_48[4]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[5] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[5]_i_1_n_4 ),
        .Q(j_fu_48[5]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[6] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[6]_i_1_n_4 ),
        .Q(j_fu_48[6]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[7] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[7]_i_1_n_4 ),
        .Q(j_fu_48[7]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[8] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[8]_i_1_n_4 ),
        .Q(j_fu_48[8]),
        .R(ap_loop_init));
  FDRE \j_fu_48_reg[9] 
       (.C(ap_clk),
        .CE(\j_fu_48[31]_i_1_n_4 ),
        .D(\j_fu_48[9]_i_1_n_4 ),
        .Q(j_fu_48[9]),
        .R(ap_loop_init));
  LUT3 #(
    .INIT(8'h40)) 
    \k_fu_44[0]_i_2 
       (.I0(icmp_ln33_fu_178_p2),
        .I1(icmp_ln26_fu_143_p2),
        .I2(ap_enable_reg_pp0_iter1),
        .O(k_fu_440));
  LUT1 #(
    .INIT(2'h1)) 
    \k_fu_44[0]_i_4 
       (.I0(k_fu_44_reg[0]),
        .O(k_1_fu_172_p2[0]));
  FDRE \k_fu_44_reg[0] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[0]_i_3_n_11 ),
        .Q(k_fu_44_reg[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\k_fu_44_reg[0]_i_3_n_4 ,\k_fu_44_reg[0]_i_3_n_5 ,\k_fu_44_reg[0]_i_3_n_6 ,\k_fu_44_reg[0]_i_3_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\k_fu_44_reg[0]_i_3_n_8 ,\k_fu_44_reg[0]_i_3_n_9 ,\k_fu_44_reg[0]_i_3_n_10 ,\k_fu_44_reg[0]_i_3_n_11 }),
        .S({k_fu_44_reg[3:1],k_1_fu_172_p2[0]}));
  FDRE \k_fu_44_reg[10] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[8]_i_1_n_9 ),
        .Q(k_fu_44_reg__0[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[11] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[8]_i_1_n_8 ),
        .Q(k_fu_44_reg__0[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[12] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[12]_i_1_n_11 ),
        .Q(k_fu_44_reg__0[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[12]_i_1 
       (.CI(\k_fu_44_reg[8]_i_1_n_4 ),
        .CO({\k_fu_44_reg[12]_i_1_n_4 ,\k_fu_44_reg[12]_i_1_n_5 ,\k_fu_44_reg[12]_i_1_n_6 ,\k_fu_44_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[12]_i_1_n_8 ,\k_fu_44_reg[12]_i_1_n_9 ,\k_fu_44_reg[12]_i_1_n_10 ,\k_fu_44_reg[12]_i_1_n_11 }),
        .S(k_fu_44_reg__0[15:12]));
  FDRE \k_fu_44_reg[13] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[12]_i_1_n_10 ),
        .Q(k_fu_44_reg__0[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[14] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[12]_i_1_n_9 ),
        .Q(k_fu_44_reg__0[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[15] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[12]_i_1_n_8 ),
        .Q(k_fu_44_reg__0[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[16] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[16]_i_1_n_11 ),
        .Q(k_fu_44_reg__0[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[16]_i_1 
       (.CI(\k_fu_44_reg[12]_i_1_n_4 ),
        .CO({\k_fu_44_reg[16]_i_1_n_4 ,\k_fu_44_reg[16]_i_1_n_5 ,\k_fu_44_reg[16]_i_1_n_6 ,\k_fu_44_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[16]_i_1_n_8 ,\k_fu_44_reg[16]_i_1_n_9 ,\k_fu_44_reg[16]_i_1_n_10 ,\k_fu_44_reg[16]_i_1_n_11 }),
        .S(k_fu_44_reg__0[19:16]));
  FDRE \k_fu_44_reg[17] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[16]_i_1_n_10 ),
        .Q(k_fu_44_reg__0[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[18] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[16]_i_1_n_9 ),
        .Q(k_fu_44_reg__0[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[19] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[16]_i_1_n_8 ),
        .Q(k_fu_44_reg__0[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[1] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[0]_i_3_n_10 ),
        .Q(k_fu_44_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[20] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[20]_i_1_n_11 ),
        .Q(k_fu_44_reg__0[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[20]_i_1 
       (.CI(\k_fu_44_reg[16]_i_1_n_4 ),
        .CO({\k_fu_44_reg[20]_i_1_n_4 ,\k_fu_44_reg[20]_i_1_n_5 ,\k_fu_44_reg[20]_i_1_n_6 ,\k_fu_44_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[20]_i_1_n_8 ,\k_fu_44_reg[20]_i_1_n_9 ,\k_fu_44_reg[20]_i_1_n_10 ,\k_fu_44_reg[20]_i_1_n_11 }),
        .S(k_fu_44_reg__0[23:20]));
  FDRE \k_fu_44_reg[21] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[20]_i_1_n_10 ),
        .Q(k_fu_44_reg__0[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[22] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[20]_i_1_n_9 ),
        .Q(k_fu_44_reg__0[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[23] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[20]_i_1_n_8 ),
        .Q(k_fu_44_reg__0[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[24] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[24]_i_1_n_11 ),
        .Q(k_fu_44_reg__0[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[24]_i_1 
       (.CI(\k_fu_44_reg[20]_i_1_n_4 ),
        .CO({\k_fu_44_reg[24]_i_1_n_4 ,\k_fu_44_reg[24]_i_1_n_5 ,\k_fu_44_reg[24]_i_1_n_6 ,\k_fu_44_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[24]_i_1_n_8 ,\k_fu_44_reg[24]_i_1_n_9 ,\k_fu_44_reg[24]_i_1_n_10 ,\k_fu_44_reg[24]_i_1_n_11 }),
        .S(k_fu_44_reg__0[27:24]));
  FDRE \k_fu_44_reg[25] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[24]_i_1_n_10 ),
        .Q(k_fu_44_reg__0[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[26] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[24]_i_1_n_9 ),
        .Q(k_fu_44_reg__0[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[27] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[24]_i_1_n_8 ),
        .Q(k_fu_44_reg__0[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[28] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[28]_i_1_n_11 ),
        .Q(k_fu_44_reg__0[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[28]_i_1 
       (.CI(\k_fu_44_reg[24]_i_1_n_4 ),
        .CO({\NLW_k_fu_44_reg[28]_i_1_CO_UNCONNECTED [3],\k_fu_44_reg[28]_i_1_n_5 ,\k_fu_44_reg[28]_i_1_n_6 ,\k_fu_44_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[28]_i_1_n_8 ,\k_fu_44_reg[28]_i_1_n_9 ,\k_fu_44_reg[28]_i_1_n_10 ,\k_fu_44_reg[28]_i_1_n_11 }),
        .S(k_fu_44_reg__0[31:28]));
  FDRE \k_fu_44_reg[29] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[28]_i_1_n_10 ),
        .Q(k_fu_44_reg__0[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[2] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[0]_i_3_n_9 ),
        .Q(k_fu_44_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[30] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[28]_i_1_n_9 ),
        .Q(k_fu_44_reg__0[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[31] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[28]_i_1_n_8 ),
        .Q(k_fu_44_reg__0[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[3] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[0]_i_3_n_8 ),
        .Q(k_fu_44_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[4] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[4]_i_1_n_11 ),
        .Q(k_fu_44_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[4]_i_1 
       (.CI(\k_fu_44_reg[0]_i_3_n_4 ),
        .CO({\k_fu_44_reg[4]_i_1_n_4 ,\k_fu_44_reg[4]_i_1_n_5 ,\k_fu_44_reg[4]_i_1_n_6 ,\k_fu_44_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[4]_i_1_n_8 ,\k_fu_44_reg[4]_i_1_n_9 ,\k_fu_44_reg[4]_i_1_n_10 ,\k_fu_44_reg[4]_i_1_n_11 }),
        .S(k_fu_44_reg[7:4]));
  FDRE \k_fu_44_reg[5] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[4]_i_1_n_10 ),
        .Q(k_fu_44_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[6] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[4]_i_1_n_9 ),
        .Q(k_fu_44_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[7] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[4]_i_1_n_8 ),
        .Q(k_fu_44_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  FDRE \k_fu_44_reg[8] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[8]_i_1_n_11 ),
        .Q(k_fu_44_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \k_fu_44_reg[8]_i_1 
       (.CI(\k_fu_44_reg[4]_i_1_n_4 ),
        .CO({\k_fu_44_reg[8]_i_1_n_4 ,\k_fu_44_reg[8]_i_1_n_5 ,\k_fu_44_reg[8]_i_1_n_6 ,\k_fu_44_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_fu_44_reg[8]_i_1_n_8 ,\k_fu_44_reg[8]_i_1_n_9 ,\k_fu_44_reg[8]_i_1_n_10 ,\k_fu_44_reg[8]_i_1_n_11 }),
        .S({k_fu_44_reg__0[11:10],k_fu_44_reg[9:8]}));
  FDRE \k_fu_44_reg[9] 
       (.C(ap_clk),
        .CE(k_fu_440),
        .D(\k_fu_44_reg[8]_i_1_n_10 ),
        .Q(k_fu_44_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1 mac_muladd_10s_10s_10ns_10_4_1_U11
       (.Q({Q[2],Q[0]}),
        .ap_clk(ap_clk),
        .out(k_fu_44_reg),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1(trunc_ln17_reg_346),
        .ram_reg(ram_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10ns_10_4_1_4 mac_muladd_10s_10s_10ns_10_4_1_U12
       (.A(ap_sig_allocacmp_i_2[9:0]),
        .D({mac_muladd_10s_10s_10ns_10_4_1_U12_n_4,mac_muladd_10s_10s_10ns_10_4_1_U12_n_5,mac_muladd_10s_10s_10ns_10_4_1_U12_n_6,mac_muladd_10s_10s_10ns_10_4_1_U12_n_7,mac_muladd_10s_10s_10ns_10_4_1_U12_n_8,mac_muladd_10s_10s_10ns_10_4_1_U12_n_9,mac_muladd_10s_10s_10ns_10_4_1_U12_n_10,mac_muladd_10s_10s_10ns_10_4_1_U12_n_11,mac_muladd_10s_10s_10ns_10_4_1_U12_n_12,mac_muladd_10s_10s_10ns_10_4_1_U12_n_13}),
        .Q(Q[0]),
        .ap_clk(ap_clk),
        .i_2_reg_337(i_2_reg_337[9:0]),
        .icmp_ln33_reg_369(icmp_ln33_reg_369),
        .icmp_ln37_reg_378(icmp_ln37_reg_378),
        .p_reg_reg(p_reg_reg_1),
        .p_reg_reg_0(trunc_ln17_reg_346),
        .p_reg_reg_1(i_fu_52[9:0]),
        .p_reg_reg_2(ap_enable_reg_pp0_iter2_reg_n_4),
        .p_reg_reg_3(add_ln37_reg_384[9:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mac_muladd_10s_10s_10s_10_4_1 mac_muladd_10s_10s_10s_10_4_1_U10
       (.A(ap_sig_allocacmp_i_2[9:0]),
        .ADDRARDADDR(ADDRARDADDR),
        .Q({Q[2],Q[0]}),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_0),
        .p_reg_reg_0(trunc_ln17_1_reg_352),
        .ram_reg(ram_reg));
  FDRE \mul_reg_414_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [0]),
        .Q(mul_reg_414[0]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [10]),
        .Q(mul_reg_414[10]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [11]),
        .Q(mul_reg_414[11]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [12]),
        .Q(mul_reg_414[12]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [13]),
        .Q(mul_reg_414[13]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [14]),
        .Q(mul_reg_414[14]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [15]),
        .Q(mul_reg_414[15]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [16]),
        .Q(mul_reg_414[16]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [17]),
        .Q(mul_reg_414[17]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [18]),
        .Q(mul_reg_414[18]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [19]),
        .Q(mul_reg_414[19]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [1]),
        .Q(mul_reg_414[1]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [20]),
        .Q(mul_reg_414[20]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [21]),
        .Q(mul_reg_414[21]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [22]),
        .Q(mul_reg_414[22]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [23]),
        .Q(mul_reg_414[23]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [24]),
        .Q(mul_reg_414[24]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [25]),
        .Q(mul_reg_414[25]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [26]),
        .Q(mul_reg_414[26]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [27]),
        .Q(mul_reg_414[27]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [28]),
        .Q(mul_reg_414[28]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [29]),
        .Q(mul_reg_414[29]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [2]),
        .Q(mul_reg_414[2]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [30]),
        .Q(mul_reg_414[30]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [31]),
        .Q(mul_reg_414[31]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [3]),
        .Q(mul_reg_414[3]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [4]),
        .Q(mul_reg_414[4]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [5]),
        .Q(mul_reg_414[5]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [6]),
        .Q(mul_reg_414[6]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [7]),
        .Q(mul_reg_414[7]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [8]),
        .Q(mul_reg_414[8]),
        .R(1'b0));
  FDRE \mul_reg_414_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mul_reg_414_reg[31]_0 [9]),
        .Q(mul_reg_414[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_13__1
       (.I0(icmp_ln33_reg_369_pp0_iter7_reg),
        .I1(Q[2]),
        .I2(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .O(WEA));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[0]_i_2 
       (.I0(mul_reg_414[3]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[3]),
        .O(\regc[0]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[0]_i_3 
       (.I0(mul_reg_414[2]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[2]),
        .O(\regc[0]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[0]_i_4 
       (.I0(mul_reg_414[1]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[1]),
        .O(\regc[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[0]_i_5 
       (.I0(mul_reg_414[0]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[0]),
        .O(\regc[0]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[12]_i_2 
       (.I0(mul_reg_414[15]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[15]),
        .O(\regc[12]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[12]_i_3 
       (.I0(mul_reg_414[14]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[14]),
        .O(\regc[12]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[12]_i_4 
       (.I0(mul_reg_414[13]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[13]),
        .O(\regc[12]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[12]_i_5 
       (.I0(mul_reg_414[12]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[12]),
        .O(\regc[12]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[16]_i_2 
       (.I0(mul_reg_414[19]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[19]),
        .O(\regc[16]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[16]_i_3 
       (.I0(mul_reg_414[18]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[18]),
        .O(\regc[16]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[16]_i_4 
       (.I0(mul_reg_414[17]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[17]),
        .O(\regc[16]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[16]_i_5 
       (.I0(mul_reg_414[16]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[16]),
        .O(\regc[16]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[20]_i_2 
       (.I0(mul_reg_414[23]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[23]),
        .O(\regc[20]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[20]_i_3 
       (.I0(mul_reg_414[22]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[22]),
        .O(\regc[20]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[20]_i_4 
       (.I0(mul_reg_414[21]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[21]),
        .O(\regc[20]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[20]_i_5 
       (.I0(mul_reg_414[20]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[20]),
        .O(\regc[20]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[24]_i_2 
       (.I0(mul_reg_414[27]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[27]),
        .O(\regc[24]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[24]_i_3 
       (.I0(mul_reg_414[26]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[26]),
        .O(\regc[24]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[24]_i_4 
       (.I0(mul_reg_414[25]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[25]),
        .O(\regc[24]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[24]_i_5 
       (.I0(mul_reg_414[24]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[24]),
        .O(\regc[24]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[28]_i_2 
       (.I0(mul_reg_414[31]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[31]),
        .O(\regc[28]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[28]_i_3 
       (.I0(mul_reg_414[30]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[30]),
        .O(\regc[28]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[28]_i_4 
       (.I0(mul_reg_414[29]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[29]),
        .O(\regc[28]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[28]_i_5 
       (.I0(mul_reg_414[28]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[28]),
        .O(\regc[28]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[4]_i_2 
       (.I0(mul_reg_414[7]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[7]),
        .O(\regc[4]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[4]_i_3 
       (.I0(mul_reg_414[6]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[6]),
        .O(\regc[4]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[4]_i_4 
       (.I0(mul_reg_414[5]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[5]),
        .O(\regc[4]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[4]_i_5 
       (.I0(mul_reg_414[4]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[4]),
        .O(\regc[4]_i_5_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[8]_i_2 
       (.I0(mul_reg_414[11]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[11]),
        .O(\regc[8]_i_2_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[8]_i_3 
       (.I0(mul_reg_414[10]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[10]),
        .O(\regc[8]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[8]_i_4 
       (.I0(mul_reg_414[9]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[9]),
        .O(\regc[8]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \regc[8]_i_5 
       (.I0(mul_reg_414[8]),
        .I1(icmp_ln30_reg_364_pp0_iter7_reg),
        .I2(regc_reg[8]),
        .O(\regc[8]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[0] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[0]_i_1_n_11 ),
        .Q(regc_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\regc_reg[0]_i_1_n_4 ,\regc_reg[0]_i_1_n_5 ,\regc_reg[0]_i_1_n_6 ,\regc_reg[0]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[3:0]),
        .O({\regc_reg[0]_i_1_n_8 ,\regc_reg[0]_i_1_n_9 ,\regc_reg[0]_i_1_n_10 ,\regc_reg[0]_i_1_n_11 }),
        .S({\regc[0]_i_2_n_4 ,\regc[0]_i_3_n_4 ,\regc[0]_i_4_n_4 ,\regc[0]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[10] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[8]_i_1_n_9 ),
        .Q(regc_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[11] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[8]_i_1_n_8 ),
        .Q(regc_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[12] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[12]_i_1_n_11 ),
        .Q(regc_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[12]_i_1 
       (.CI(\regc_reg[8]_i_1_n_4 ),
        .CO({\regc_reg[12]_i_1_n_4 ,\regc_reg[12]_i_1_n_5 ,\regc_reg[12]_i_1_n_6 ,\regc_reg[12]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[15:12]),
        .O({\regc_reg[12]_i_1_n_8 ,\regc_reg[12]_i_1_n_9 ,\regc_reg[12]_i_1_n_10 ,\regc_reg[12]_i_1_n_11 }),
        .S({\regc[12]_i_2_n_4 ,\regc[12]_i_3_n_4 ,\regc[12]_i_4_n_4 ,\regc[12]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[13] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[12]_i_1_n_10 ),
        .Q(regc_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[14] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[12]_i_1_n_9 ),
        .Q(regc_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[15] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[12]_i_1_n_8 ),
        .Q(regc_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[16] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[16]_i_1_n_11 ),
        .Q(regc_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[16]_i_1 
       (.CI(\regc_reg[12]_i_1_n_4 ),
        .CO({\regc_reg[16]_i_1_n_4 ,\regc_reg[16]_i_1_n_5 ,\regc_reg[16]_i_1_n_6 ,\regc_reg[16]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[19:16]),
        .O({\regc_reg[16]_i_1_n_8 ,\regc_reg[16]_i_1_n_9 ,\regc_reg[16]_i_1_n_10 ,\regc_reg[16]_i_1_n_11 }),
        .S({\regc[16]_i_2_n_4 ,\regc[16]_i_3_n_4 ,\regc[16]_i_4_n_4 ,\regc[16]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[17] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[16]_i_1_n_10 ),
        .Q(regc_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[18] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[16]_i_1_n_9 ),
        .Q(regc_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[19] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[16]_i_1_n_8 ),
        .Q(regc_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[1] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[0]_i_1_n_10 ),
        .Q(regc_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[20] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[20]_i_1_n_11 ),
        .Q(regc_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[20]_i_1 
       (.CI(\regc_reg[16]_i_1_n_4 ),
        .CO({\regc_reg[20]_i_1_n_4 ,\regc_reg[20]_i_1_n_5 ,\regc_reg[20]_i_1_n_6 ,\regc_reg[20]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[23:20]),
        .O({\regc_reg[20]_i_1_n_8 ,\regc_reg[20]_i_1_n_9 ,\regc_reg[20]_i_1_n_10 ,\regc_reg[20]_i_1_n_11 }),
        .S({\regc[20]_i_2_n_4 ,\regc[20]_i_3_n_4 ,\regc[20]_i_4_n_4 ,\regc[20]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[21] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[20]_i_1_n_10 ),
        .Q(regc_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[22] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[20]_i_1_n_9 ),
        .Q(regc_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[23] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[20]_i_1_n_8 ),
        .Q(regc_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[24] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[24]_i_1_n_11 ),
        .Q(regc_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[24]_i_1 
       (.CI(\regc_reg[20]_i_1_n_4 ),
        .CO({\regc_reg[24]_i_1_n_4 ,\regc_reg[24]_i_1_n_5 ,\regc_reg[24]_i_1_n_6 ,\regc_reg[24]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[27:24]),
        .O({\regc_reg[24]_i_1_n_8 ,\regc_reg[24]_i_1_n_9 ,\regc_reg[24]_i_1_n_10 ,\regc_reg[24]_i_1_n_11 }),
        .S({\regc[24]_i_2_n_4 ,\regc[24]_i_3_n_4 ,\regc[24]_i_4_n_4 ,\regc[24]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[25] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[24]_i_1_n_10 ),
        .Q(regc_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[26] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[24]_i_1_n_9 ),
        .Q(regc_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[27] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[24]_i_1_n_8 ),
        .Q(regc_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[28] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[28]_i_1_n_11 ),
        .Q(regc_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[28]_i_1 
       (.CI(\regc_reg[24]_i_1_n_4 ),
        .CO({\NLW_regc_reg[28]_i_1_CO_UNCONNECTED [3],\regc_reg[28]_i_1_n_5 ,\regc_reg[28]_i_1_n_6 ,\regc_reg[28]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_reg_414[30:28]}),
        .O({\regc_reg[28]_i_1_n_8 ,\regc_reg[28]_i_1_n_9 ,\regc_reg[28]_i_1_n_10 ,\regc_reg[28]_i_1_n_11 }),
        .S({\regc[28]_i_2_n_4 ,\regc[28]_i_3_n_4 ,\regc[28]_i_4_n_4 ,\regc[28]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[29] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[28]_i_1_n_10 ),
        .Q(regc_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[2] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[0]_i_1_n_9 ),
        .Q(regc_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[30] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[28]_i_1_n_9 ),
        .Q(regc_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[31] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[28]_i_1_n_8 ),
        .Q(regc_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[3] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[0]_i_1_n_8 ),
        .Q(regc_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[4] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[4]_i_1_n_11 ),
        .Q(regc_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[4]_i_1 
       (.CI(\regc_reg[0]_i_1_n_4 ),
        .CO({\regc_reg[4]_i_1_n_4 ,\regc_reg[4]_i_1_n_5 ,\regc_reg[4]_i_1_n_6 ,\regc_reg[4]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[7:4]),
        .O({\regc_reg[4]_i_1_n_8 ,\regc_reg[4]_i_1_n_9 ,\regc_reg[4]_i_1_n_10 ,\regc_reg[4]_i_1_n_11 }),
        .S({\regc[4]_i_2_n_4 ,\regc[4]_i_3_n_4 ,\regc[4]_i_4_n_4 ,\regc[4]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[5] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[4]_i_1_n_10 ),
        .Q(regc_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[6] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[4]_i_1_n_9 ),
        .Q(regc_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[7] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[4]_i_1_n_8 ),
        .Q(regc_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[8] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[8]_i_1_n_11 ),
        .Q(regc_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \regc_reg[8]_i_1 
       (.CI(\regc_reg[4]_i_1_n_4 ),
        .CO({\regc_reg[8]_i_1_n_4 ,\regc_reg[8]_i_1_n_5 ,\regc_reg[8]_i_1_n_6 ,\regc_reg[8]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI(mul_reg_414[11:8]),
        .O({\regc_reg[8]_i_1_n_8 ,\regc_reg[8]_i_1_n_9 ,\regc_reg[8]_i_1_n_10 ,\regc_reg[8]_i_1_n_11 }),
        .S({\regc[8]_i_2_n_4 ,\regc[8]_i_3_n_4 ,\regc[8]_i_4_n_4 ,\regc[8]_i_5_n_4 }));
  FDRE #(
    .INIT(1'b0)) 
    \regc_reg[9] 
       (.C(ap_clk),
        .CE(grp_matprod_Pipeline_VITIS_LOOP_26_1_fu_171_m3_buffer_ce0),
        .D(\regc_reg[8]_i_1_n_10 ),
        .Q(regc_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[0]),
        .Q(trunc_ln17_1_reg_352[0]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[1]),
        .Q(trunc_ln17_1_reg_352[1]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[2]),
        .Q(trunc_ln17_1_reg_352[2]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[3]),
        .Q(trunc_ln17_1_reg_352[3]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[4]),
        .Q(trunc_ln17_1_reg_352[4]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[5]),
        .Q(trunc_ln17_1_reg_352[5]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[6]),
        .Q(trunc_ln17_1_reg_352[6]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[7]),
        .Q(trunc_ln17_1_reg_352[7]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[8]),
        .Q(trunc_ln17_1_reg_352[8]),
        .R(1'b0));
  FDRE \trunc_ln17_1_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(k_fu_44_reg[9]),
        .Q(trunc_ln17_1_reg_352[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[1]_i_1 
       (.I0(j_fu_48[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[1]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[1]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[2]_i_1 
       (.I0(j_fu_48[2]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[2]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[2]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[3]_i_1 
       (.I0(j_fu_48[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[3]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[3]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[4]_i_1 
       (.I0(j_fu_48[4]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[4]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[4]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[5]_i_1 
       (.I0(j_fu_48[5]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[5]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[5]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[6]_i_1 
       (.I0(j_fu_48[6]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[6]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[6]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[7]_i_1 
       (.I0(j_fu_48[7]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[7]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[7]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[8]_i_1 
       (.I0(j_fu_48[8]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[8]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[8]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h2A2AEA2A)) 
    \trunc_ln17_reg_346[9]_i_1 
       (.I0(j_fu_48[9]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(icmp_ln33_reg_369),
        .I3(j_1_reg_373[9]),
        .I4(icmp_ln37_reg_378),
        .O(\trunc_ln17_reg_346[9]_i_1_n_4 ));
  FDRE \trunc_ln17_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\j_fu_48[0]_i_2_n_4 ),
        .Q(trunc_ln17_reg_346[0]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[1]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[1]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[2]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[2]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[3]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[3]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[4]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[4]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[5]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[5]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[6]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[6]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[7]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[7]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[8]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[8]),
        .R(1'b0));
  FDRE \trunc_ln17_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln26_fu_143_p2),
        .D(\trunc_ln17_reg_346[9]_i_1_n_4 ),
        .Q(trunc_ln17_reg_346[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mul_32s_32s_32_2_1
   (D,
    ap_clk,
    grp_fu_202_p0,
    grp_fu_202_p1);
  output [31:0]D;
  input ap_clk;
  input [31:0]grp_fu_202_p0;
  input [31:0]grp_fu_202_p1;

  wire [31:0]D;
  wire ap_clk;
  wire \dout_reg[16]__0_n_4 ;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_109;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire [31:0]grp_fu_202_p0;
  wire [31:0]grp_fu_202_p1;
  wire \mul_reg_414[19]_i_2_n_4 ;
  wire \mul_reg_414[19]_i_3_n_4 ;
  wire \mul_reg_414[19]_i_4_n_4 ;
  wire \mul_reg_414[23]_i_2_n_4 ;
  wire \mul_reg_414[23]_i_3_n_4 ;
  wire \mul_reg_414[23]_i_4_n_4 ;
  wire \mul_reg_414[23]_i_5_n_4 ;
  wire \mul_reg_414[27]_i_2_n_4 ;
  wire \mul_reg_414[27]_i_3_n_4 ;
  wire \mul_reg_414[27]_i_4_n_4 ;
  wire \mul_reg_414[27]_i_5_n_4 ;
  wire \mul_reg_414[31]_i_2_n_4 ;
  wire \mul_reg_414[31]_i_3_n_4 ;
  wire \mul_reg_414[31]_i_4_n_4 ;
  wire \mul_reg_414[31]_i_5_n_4 ;
  wire \mul_reg_414_reg[19]_i_1_n_4 ;
  wire \mul_reg_414_reg[19]_i_1_n_5 ;
  wire \mul_reg_414_reg[19]_i_1_n_6 ;
  wire \mul_reg_414_reg[19]_i_1_n_7 ;
  wire \mul_reg_414_reg[23]_i_1_n_4 ;
  wire \mul_reg_414_reg[23]_i_1_n_5 ;
  wire \mul_reg_414_reg[23]_i_1_n_6 ;
  wire \mul_reg_414_reg[23]_i_1_n_7 ;
  wire \mul_reg_414_reg[27]_i_1_n_4 ;
  wire \mul_reg_414_reg[27]_i_1_n_5 ;
  wire \mul_reg_414_reg[27]_i_1_n_6 ;
  wire \mul_reg_414_reg[27]_i_1_n_7 ;
  wire \mul_reg_414_reg[31]_i_1_n_5 ;
  wire \mul_reg_414_reg[31]_i_1_n_6 ;
  wire \mul_reg_414_reg[31]_i_1_n_7 ;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_56;
  wire tmp_product__0_n_57;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_reg_414_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56,tmp_product__0_n_57}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_202_p1[31],grp_fu_202_p1[31],grp_fu_202_p1[31],grp_fu_202_p1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,dout_reg_n_109}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(\dout_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[19]_i_2 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_reg_414[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[19]_i_3 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_reg_414[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[19]_i_4 
       (.I0(dout_reg_n_109),
        .I1(tmp_product_n_109),
        .O(\mul_reg_414[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[23]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_reg_414[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[23]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_reg_414[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[23]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_reg_414[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[23]_i_5 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_reg_414[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[27]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_reg_414[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[27]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_reg_414[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[27]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_reg_414[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[27]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_reg_414[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[31]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_reg_414[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[31]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_reg_414[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[31]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_reg_414[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_reg_414[31]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_reg_414[31]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_reg_414_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_reg_414_reg[19]_i_1_n_4 ,\mul_reg_414_reg[19]_i_1_n_5 ,\mul_reg_414_reg[19]_i_1_n_6 ,\mul_reg_414_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_107,dout_reg_n_108,dout_reg_n_109,1'b0}),
        .O(D[19:16]),
        .S({\mul_reg_414[19]_i_2_n_4 ,\mul_reg_414[19]_i_3_n_4 ,\mul_reg_414[19]_i_4_n_4 ,\dout_reg[16]__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_reg_414_reg[23]_i_1 
       (.CI(\mul_reg_414_reg[19]_i_1_n_4 ),
        .CO({\mul_reg_414_reg[23]_i_1_n_4 ,\mul_reg_414_reg[23]_i_1_n_5 ,\mul_reg_414_reg[23]_i_1_n_6 ,\mul_reg_414_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106}),
        .O(D[23:20]),
        .S({\mul_reg_414[23]_i_2_n_4 ,\mul_reg_414[23]_i_3_n_4 ,\mul_reg_414[23]_i_4_n_4 ,\mul_reg_414[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_reg_414_reg[27]_i_1 
       (.CI(\mul_reg_414_reg[23]_i_1_n_4 ),
        .CO({\mul_reg_414_reg[27]_i_1_n_4 ,\mul_reg_414_reg[27]_i_1_n_5 ,\mul_reg_414_reg[27]_i_1_n_6 ,\mul_reg_414_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[27:24]),
        .S({\mul_reg_414[27]_i_2_n_4 ,\mul_reg_414[27]_i_3_n_4 ,\mul_reg_414[27]_i_4_n_4 ,\mul_reg_414[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_reg_414_reg[31]_i_1 
       (.CI(\mul_reg_414_reg[27]_i_1_n_4 ),
        .CO({\NLW_mul_reg_414_reg[31]_i_1_CO_UNCONNECTED [3],\mul_reg_414_reg[31]_i_1_n_5 ,\mul_reg_414_reg[31]_i_1_n_6 ,\mul_reg_414_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[31:28]),
        .S({\mul_reg_414[31]_i_2_n_4 ,\mul_reg_414[31]_i_3_n_4 ,\mul_reg_414[31]_i_4_n_4 ,\mul_reg_414[31]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_202_p1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_202_p0[31],grp_fu_202_p0[31],grp_fu_202_p0[31],grp_fu_202_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_202_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55,tmp_product__0_n_56,tmp_product__0_n_57}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_202_p1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matprod_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mul_32s_32s_32_2_1_2
   (D,
    Q,
    E,
    ap_clk,
    tmp_product_0,
    dout_reg_0);
  output [31:0]D;
  input [0:0]Q;
  input [0:0]E;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]dout_reg_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_4 ;
  wire [31:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_109;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln24_reg_354[19]_i_2_n_4 ;
  wire \mul_ln24_reg_354[19]_i_3_n_4 ;
  wire \mul_ln24_reg_354[19]_i_4_n_4 ;
  wire \mul_ln24_reg_354[23]_i_2_n_4 ;
  wire \mul_ln24_reg_354[23]_i_3_n_4 ;
  wire \mul_ln24_reg_354[23]_i_4_n_4 ;
  wire \mul_ln24_reg_354[23]_i_5_n_4 ;
  wire \mul_ln24_reg_354[27]_i_2_n_4 ;
  wire \mul_ln24_reg_354[27]_i_3_n_4 ;
  wire \mul_ln24_reg_354[27]_i_4_n_4 ;
  wire \mul_ln24_reg_354[27]_i_5_n_4 ;
  wire \mul_ln24_reg_354[31]_i_2_n_4 ;
  wire \mul_ln24_reg_354[31]_i_3_n_4 ;
  wire \mul_ln24_reg_354[31]_i_4_n_4 ;
  wire \mul_ln24_reg_354[31]_i_5_n_4 ;
  wire \mul_ln24_reg_354_reg[19]_i_1_n_4 ;
  wire \mul_ln24_reg_354_reg[19]_i_1_n_5 ;
  wire \mul_ln24_reg_354_reg[19]_i_1_n_6 ;
  wire \mul_ln24_reg_354_reg[19]_i_1_n_7 ;
  wire \mul_ln24_reg_354_reg[23]_i_1_n_4 ;
  wire \mul_ln24_reg_354_reg[23]_i_1_n_5 ;
  wire \mul_ln24_reg_354_reg[23]_i_1_n_6 ;
  wire \mul_ln24_reg_354_reg[23]_i_1_n_7 ;
  wire \mul_ln24_reg_354_reg[27]_i_1_n_4 ;
  wire \mul_ln24_reg_354_reg[27]_i_1_n_5 ;
  wire \mul_ln24_reg_354_reg[27]_i_1_n_6 ;
  wire \mul_ln24_reg_354_reg[27]_i_1_n_7 ;
  wire \mul_ln24_reg_354_reg[31]_i_1_n_5 ;
  wire \mul_ln24_reg_354_reg[31]_i_1_n_6 ;
  wire \mul_ln24_reg_354_reg[31]_i_1_n_7 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln24_reg_354_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dout_reg_0[31],dout_reg_0[31],dout_reg_0[31],dout_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,dout_reg_n_109}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_109),
        .Q(D[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(D[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(D[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(D[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(D[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(D[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(D[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(\dout_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_108),
        .Q(D[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_107),
        .Q(D[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_106),
        .Q(D[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(D[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(D[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(D[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(D[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(D[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[19]_i_2 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln24_reg_354[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[19]_i_3 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln24_reg_354[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[19]_i_4 
       (.I0(dout_reg_n_109),
        .I1(tmp_product_n_109),
        .O(\mul_ln24_reg_354[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[23]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln24_reg_354[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[23]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln24_reg_354[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[23]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln24_reg_354[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[23]_i_5 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln24_reg_354[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[27]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln24_reg_354[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[27]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln24_reg_354[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[27]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln24_reg_354[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[27]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln24_reg_354[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[31]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln24_reg_354[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[31]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln24_reg_354[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[31]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln24_reg_354[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln24_reg_354[31]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln24_reg_354[31]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln24_reg_354_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln24_reg_354_reg[19]_i_1_n_4 ,\mul_ln24_reg_354_reg[19]_i_1_n_5 ,\mul_ln24_reg_354_reg[19]_i_1_n_6 ,\mul_ln24_reg_354_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_107,dout_reg_n_108,dout_reg_n_109,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln24_reg_354[19]_i_2_n_4 ,\mul_ln24_reg_354[19]_i_3_n_4 ,\mul_ln24_reg_354[19]_i_4_n_4 ,\dout_reg[16]__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln24_reg_354_reg[23]_i_1 
       (.CI(\mul_ln24_reg_354_reg[19]_i_1_n_4 ),
        .CO({\mul_ln24_reg_354_reg[23]_i_1_n_4 ,\mul_ln24_reg_354_reg[23]_i_1_n_5 ,\mul_ln24_reg_354_reg[23]_i_1_n_6 ,\mul_ln24_reg_354_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106}),
        .O(D[23:20]),
        .S({\mul_ln24_reg_354[23]_i_2_n_4 ,\mul_ln24_reg_354[23]_i_3_n_4 ,\mul_ln24_reg_354[23]_i_4_n_4 ,\mul_ln24_reg_354[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln24_reg_354_reg[27]_i_1 
       (.CI(\mul_ln24_reg_354_reg[23]_i_1_n_4 ),
        .CO({\mul_ln24_reg_354_reg[27]_i_1_n_4 ,\mul_ln24_reg_354_reg[27]_i_1_n_5 ,\mul_ln24_reg_354_reg[27]_i_1_n_6 ,\mul_ln24_reg_354_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(D[27:24]),
        .S({\mul_ln24_reg_354[27]_i_2_n_4 ,\mul_ln24_reg_354[27]_i_3_n_4 ,\mul_ln24_reg_354[27]_i_4_n_4 ,\mul_ln24_reg_354[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln24_reg_354_reg[31]_i_1 
       (.CI(\mul_ln24_reg_354_reg[27]_i_1_n_4 ),
        .CO({\NLW_mul_ln24_reg_354_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln24_reg_354_reg[31]_i_1_n_5 ,\mul_ln24_reg_354_reg[31]_i_1_n_6 ,\mul_ln24_reg_354_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(D[31:28]),
        .S({\mul_ln24_reg_354[31]_i_2_n_4 ,\mul_ln24_reg_354[31]_i_3_n_4 ,\mul_ln24_reg_354[31]_i_4_n_4 ,\mul_ln24_reg_354[31]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dout_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matprod_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matprod_mul_32s_32s_32_2_1_3
   (dout_reg_0,
    Q,
    E,
    ap_clk,
    tmp_product_0,
    D);
  output [31:0]dout_reg_0;
  input [0:0]Q;
  input [0:0]E;
  input ap_clk;
  input [31:0]tmp_product_0;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire \dout_reg[16]__0_n_4 ;
  wire [31:0]dout_reg_0;
  wire dout_reg_n_100;
  wire dout_reg_n_101;
  wire dout_reg_n_102;
  wire dout_reg_n_103;
  wire dout_reg_n_104;
  wire dout_reg_n_105;
  wire dout_reg_n_106;
  wire dout_reg_n_107;
  wire dout_reg_n_108;
  wire dout_reg_n_109;
  wire dout_reg_n_62;
  wire dout_reg_n_63;
  wire dout_reg_n_64;
  wire dout_reg_n_65;
  wire dout_reg_n_66;
  wire dout_reg_n_67;
  wire dout_reg_n_68;
  wire dout_reg_n_69;
  wire dout_reg_n_70;
  wire dout_reg_n_71;
  wire dout_reg_n_72;
  wire dout_reg_n_73;
  wire dout_reg_n_74;
  wire dout_reg_n_75;
  wire dout_reg_n_76;
  wire dout_reg_n_77;
  wire dout_reg_n_78;
  wire dout_reg_n_79;
  wire dout_reg_n_80;
  wire dout_reg_n_81;
  wire dout_reg_n_82;
  wire dout_reg_n_83;
  wire dout_reg_n_84;
  wire dout_reg_n_85;
  wire dout_reg_n_86;
  wire dout_reg_n_87;
  wire dout_reg_n_88;
  wire dout_reg_n_89;
  wire dout_reg_n_90;
  wire dout_reg_n_91;
  wire dout_reg_n_92;
  wire dout_reg_n_93;
  wire dout_reg_n_94;
  wire dout_reg_n_95;
  wire dout_reg_n_96;
  wire dout_reg_n_97;
  wire dout_reg_n_98;
  wire dout_reg_n_99;
  wire \mul_ln42_reg_376[19]_i_2_n_4 ;
  wire \mul_ln42_reg_376[19]_i_3_n_4 ;
  wire \mul_ln42_reg_376[19]_i_4_n_4 ;
  wire \mul_ln42_reg_376[23]_i_2_n_4 ;
  wire \mul_ln42_reg_376[23]_i_3_n_4 ;
  wire \mul_ln42_reg_376[23]_i_4_n_4 ;
  wire \mul_ln42_reg_376[23]_i_5_n_4 ;
  wire \mul_ln42_reg_376[27]_i_2_n_4 ;
  wire \mul_ln42_reg_376[27]_i_3_n_4 ;
  wire \mul_ln42_reg_376[27]_i_4_n_4 ;
  wire \mul_ln42_reg_376[27]_i_5_n_4 ;
  wire \mul_ln42_reg_376[31]_i_2_n_4 ;
  wire \mul_ln42_reg_376[31]_i_3_n_4 ;
  wire \mul_ln42_reg_376[31]_i_4_n_4 ;
  wire \mul_ln42_reg_376[31]_i_5_n_4 ;
  wire \mul_ln42_reg_376_reg[19]_i_1_n_4 ;
  wire \mul_ln42_reg_376_reg[19]_i_1_n_5 ;
  wire \mul_ln42_reg_376_reg[19]_i_1_n_6 ;
  wire \mul_ln42_reg_376_reg[19]_i_1_n_7 ;
  wire \mul_ln42_reg_376_reg[23]_i_1_n_4 ;
  wire \mul_ln42_reg_376_reg[23]_i_1_n_5 ;
  wire \mul_ln42_reg_376_reg[23]_i_1_n_6 ;
  wire \mul_ln42_reg_376_reg[23]_i_1_n_7 ;
  wire \mul_ln42_reg_376_reg[27]_i_1_n_4 ;
  wire \mul_ln42_reg_376_reg[27]_i_1_n_5 ;
  wire \mul_ln42_reg_376_reg[27]_i_1_n_6 ;
  wire \mul_ln42_reg_376_reg[27]_i_1_n_7 ;
  wire \mul_ln42_reg_376_reg[31]_i_1_n_5 ;
  wire \mul_ln42_reg_376_reg[31]_i_1_n_6 ;
  wire \mul_ln42_reg_376_reg[31]_i_1_n_7 ;
  wire [31:0]tmp_product_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_156;
  wire tmp_product__0_n_157;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_156;
  wire tmp_product_n_157;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dout_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln42_reg_376_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dout_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({D[31],D[31],D[31],D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dout_reg_OVERFLOW_UNCONNECTED),
        .P({dout_reg_n_62,dout_reg_n_63,dout_reg_n_64,dout_reg_n_65,dout_reg_n_66,dout_reg_n_67,dout_reg_n_68,dout_reg_n_69,dout_reg_n_70,dout_reg_n_71,dout_reg_n_72,dout_reg_n_73,dout_reg_n_74,dout_reg_n_75,dout_reg_n_76,dout_reg_n_77,dout_reg_n_78,dout_reg_n_79,dout_reg_n_80,dout_reg_n_81,dout_reg_n_82,dout_reg_n_83,dout_reg_n_84,dout_reg_n_85,dout_reg_n_86,dout_reg_n_87,dout_reg_n_88,dout_reg_n_89,dout_reg_n_90,dout_reg_n_91,dout_reg_n_92,dout_reg_n_93,dout_reg_n_94,dout_reg_n_95,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98,dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102,dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106,dout_reg_n_107,dout_reg_n_108,dout_reg_n_109}),
        .PATTERNBDETECT(NLW_dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .PCOUT(NLW_dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dout_reg_UNDERFLOW_UNCONNECTED));
  FDRE \dout_reg[0]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_109),
        .Q(dout_reg_0[0]),
        .R(1'b0));
  FDRE \dout_reg[10]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_99),
        .Q(dout_reg_0[10]),
        .R(1'b0));
  FDRE \dout_reg[11]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_98),
        .Q(dout_reg_0[11]),
        .R(1'b0));
  FDRE \dout_reg[12]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_97),
        .Q(dout_reg_0[12]),
        .R(1'b0));
  FDRE \dout_reg[13]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_96),
        .Q(dout_reg_0[13]),
        .R(1'b0));
  FDRE \dout_reg[14]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_95),
        .Q(dout_reg_0[14]),
        .R(1'b0));
  FDRE \dout_reg[15]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_94),
        .Q(dout_reg_0[15]),
        .R(1'b0));
  FDRE \dout_reg[16]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_93),
        .Q(\dout_reg[16]__0_n_4 ),
        .R(1'b0));
  FDRE \dout_reg[1]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_108),
        .Q(dout_reg_0[1]),
        .R(1'b0));
  FDRE \dout_reg[2]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_107),
        .Q(dout_reg_0[2]),
        .R(1'b0));
  FDRE \dout_reg[3]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_106),
        .Q(dout_reg_0[3]),
        .R(1'b0));
  FDRE \dout_reg[4]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_105),
        .Q(dout_reg_0[4]),
        .R(1'b0));
  FDRE \dout_reg[5]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_104),
        .Q(dout_reg_0[5]),
        .R(1'b0));
  FDRE \dout_reg[6]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_103),
        .Q(dout_reg_0[6]),
        .R(1'b0));
  FDRE \dout_reg[7]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_102),
        .Q(dout_reg_0[7]),
        .R(1'b0));
  FDRE \dout_reg[8]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_101),
        .Q(dout_reg_0[8]),
        .R(1'b0));
  FDRE \dout_reg[9]__0 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product__0_n_100),
        .Q(dout_reg_0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[19]_i_2 
       (.I0(dout_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln42_reg_376[19]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[19]_i_3 
       (.I0(dout_reg_n_108),
        .I1(tmp_product_n_108),
        .O(\mul_ln42_reg_376[19]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[19]_i_4 
       (.I0(dout_reg_n_109),
        .I1(tmp_product_n_109),
        .O(\mul_ln42_reg_376[19]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[23]_i_2 
       (.I0(dout_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln42_reg_376[23]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[23]_i_3 
       (.I0(dout_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln42_reg_376[23]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[23]_i_4 
       (.I0(dout_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln42_reg_376[23]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[23]_i_5 
       (.I0(dout_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln42_reg_376[23]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[27]_i_2 
       (.I0(dout_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln42_reg_376[27]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[27]_i_3 
       (.I0(dout_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln42_reg_376[27]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[27]_i_4 
       (.I0(dout_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln42_reg_376[27]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[27]_i_5 
       (.I0(dout_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln42_reg_376[27]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[31]_i_2 
       (.I0(dout_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln42_reg_376[31]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[31]_i_3 
       (.I0(dout_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln42_reg_376[31]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[31]_i_4 
       (.I0(dout_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln42_reg_376[31]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln42_reg_376[31]_i_5 
       (.I0(dout_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln42_reg_376[31]_i_5_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln42_reg_376_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln42_reg_376_reg[19]_i_1_n_4 ,\mul_ln42_reg_376_reg[19]_i_1_n_5 ,\mul_ln42_reg_376_reg[19]_i_1_n_6 ,\mul_ln42_reg_376_reg[19]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_107,dout_reg_n_108,dout_reg_n_109,1'b0}),
        .O(dout_reg_0[19:16]),
        .S({\mul_ln42_reg_376[19]_i_2_n_4 ,\mul_ln42_reg_376[19]_i_3_n_4 ,\mul_ln42_reg_376[19]_i_4_n_4 ,\dout_reg[16]__0_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln42_reg_376_reg[23]_i_1 
       (.CI(\mul_ln42_reg_376_reg[19]_i_1_n_4 ),
        .CO({\mul_ln42_reg_376_reg[23]_i_1_n_4 ,\mul_ln42_reg_376_reg[23]_i_1_n_5 ,\mul_ln42_reg_376_reg[23]_i_1_n_6 ,\mul_ln42_reg_376_reg[23]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_103,dout_reg_n_104,dout_reg_n_105,dout_reg_n_106}),
        .O(dout_reg_0[23:20]),
        .S({\mul_ln42_reg_376[23]_i_2_n_4 ,\mul_ln42_reg_376[23]_i_3_n_4 ,\mul_ln42_reg_376[23]_i_4_n_4 ,\mul_ln42_reg_376[23]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln42_reg_376_reg[27]_i_1 
       (.CI(\mul_ln42_reg_376_reg[23]_i_1_n_4 ),
        .CO({\mul_ln42_reg_376_reg[27]_i_1_n_4 ,\mul_ln42_reg_376_reg[27]_i_1_n_5 ,\mul_ln42_reg_376_reg[27]_i_1_n_6 ,\mul_ln42_reg_376_reg[27]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({dout_reg_n_99,dout_reg_n_100,dout_reg_n_101,dout_reg_n_102}),
        .O(dout_reg_0[27:24]),
        .S({\mul_ln42_reg_376[27]_i_2_n_4 ,\mul_ln42_reg_376[27]_i_3_n_4 ,\mul_ln42_reg_376[27]_i_4_n_4 ,\mul_ln42_reg_376[27]_i_5_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln42_reg_376_reg[31]_i_1 
       (.CI(\mul_ln42_reg_376_reg[27]_i_1_n_4 ),
        .CO({\NLW_mul_ln42_reg_376_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln42_reg_376_reg[31]_i_1_n_5 ,\mul_ln42_reg_376_reg[31]_i_1_n_6 ,\mul_ln42_reg_376_reg[31]_i_1_n_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,dout_reg_n_96,dout_reg_n_97,dout_reg_n_98}),
        .O(dout_reg_0[31:28]),
        .S({\mul_ln42_reg_376[31]_i_2_n_4 ,\mul_ln42_reg_376[31]_i_3_n_4 ,\mul_ln42_reg_376[31]_i_4_n_4 ,\mul_ln42_reg_376[31]_i_5_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({tmp_product_0[31],tmp_product_0[31],tmp_product_0[31],tmp_product_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155,tmp_product_n_156,tmp_product_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155,tmp_product__0_n_156,tmp_product__0_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
