Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul 22 14:02:10 2022
| Host         : eceTesla1 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file mm_drc_routed.rpt -pb mm_drc_routed.pb -rpx mm_drc_routed.rpx
| Design       : mm
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------+------------+
| Rule      | Severity | Description        | Violations |
+-----------+----------+--------------------+------------+
| RTSTAT-10 | Warning  | No routable loads  | 1          |
| ZPS7-1    | Warning  | PS7 block required | 1          |
+-----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
18 net(s) have no routable loads. The problem bus(es) and/or net(s) are mm2s_inst/m_axis_mm2s_tdata[15:0], mm2s_inst/m_axis_mm2s_tvalid, s2mm_inst/s_axis_s2mm_tready.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


