
---------- Begin Simulation Statistics ----------
final_tick                                12571711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724092                       # Number of bytes of host memory used
host_op_rate                                   133478                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   351.05                       # Real time elapsed on the host
host_tick_rate                               35811631                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012572                       # Number of seconds simulated
sim_ticks                                 12571711000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  26470819                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25645602                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.838114                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.838114                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2448753                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1694835                       # number of floating regfile writes
system.cpu.idleCycles                          133370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               242157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3715642                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.125053                       # Inst execution rate
system.cpu.iew.exec_refs                     13762736                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4290322                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2083612                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10646061                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2463                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4380359                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            58834269                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9472414                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            505822                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53431096                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10933                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2353292                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 214606                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2369091                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            667                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       114856                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         127301                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  70391028                       # num instructions consuming a value
system.cpu.iew.wb_count                      53036409                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.564744                       # average fanout of values written-back
system.cpu.iew.wb_producers                  39752892                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.109355                       # insts written-back per cycle
system.cpu.iew.wb_sent                       53211845                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 88387555                       # number of integer regfile reads
system.cpu.int_regfile_writes                42952167                       # number of integer regfile writes
system.cpu.ipc                               1.193155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.193155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            664168      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              37823382     70.13%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   64      0.00%     71.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43782      0.08%     71.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              476390      0.88%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1427      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9122      0.02%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                51648      0.10%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20164      0.04%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              948805      1.76%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5687      0.01%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           19751      0.04%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           9602      0.02%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9493991     17.60%     91.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3780810      7.01%     98.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           59334      0.11%     99.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         528786      0.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53936919                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2368872                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4620565                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2221575                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2445896                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      804313                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014912                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  318786     39.63%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    194      0.02%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1051      0.13%     39.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114881     14.28%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.01%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 359431     44.69%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8449      1.05%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               607      0.08%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              837      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               51708192                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          129101318                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     50814834                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          68365670                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   58832928                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53936919                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1341                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11976649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             33680                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            138                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22588103                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      25010053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.156610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.215623                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8805494     35.21%     35.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3222730     12.89%     48.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3345723     13.38%     61.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3254966     13.01%     74.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1883459      7.53%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1769078      7.07%     89.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1727349      6.91%     96.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              495507      1.98%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              505747      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25010053                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.145170                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            846635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           291849                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10646061                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4380359                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21984878                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         25143423                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86729                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            891                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6163058                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4596796                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            214157                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3175523                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3163146                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.610237                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  682904                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           20396                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11085                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9311                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1728                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        11970565                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            213180                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     23418228                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.000900                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.420871                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8557162     36.54%     36.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4502544     19.23%     55.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3724336     15.90%     71.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2258931      9.65%     81.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          487204      2.08%     83.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1281152      5.47%     88.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          405118      1.73%     90.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          270003      1.15%     91.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1931778      8.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     23418228                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1931778                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10431340                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10431340                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10431340                       # number of overall hits
system.cpu.dcache.overall_hits::total        10431340                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118747                       # number of overall misses
system.cpu.dcache.overall_misses::total        118747                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5955380493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5955380493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5955380493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5955380493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10550087                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10550087                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10550087                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10550087                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50151.839566                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50151.839566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50151.839566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50151.839566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28748                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               806                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.667494                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.642857                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50454                       # number of writebacks
system.cpu.dcache.writebacks::total             50454                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51652                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        67095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67095                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3612509993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3612509993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3612509993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3612509993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006360                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006360                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006360                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006360                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53841.716864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53841.716864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53841.716864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53841.716864                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6368605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6368605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        81057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81057                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3242934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3242934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6449662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6449662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40008.074565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40008.074565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        29417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29417                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    938224000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    938224000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31893.938879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31893.938879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062735                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2712445993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2712445993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009192                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71967.259034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71967.259034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37678                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37678                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2674285993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2674285993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70977.387149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70977.387149                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.605350                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10498435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67095                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.471198                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.605350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997276                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21167269                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21167269                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3304410                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12929164                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   6258178                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2303695                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 214606                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2962917                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1859                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               62209240                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9623                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9470799                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4290336                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3661                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16748                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3523195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       39582074                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6163058                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3857135                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      21263314                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  432834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  913                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6138                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3361278                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 33211                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           25010053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.583041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.385924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14456533     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   424780      1.70%     59.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   949230      3.80%     63.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   766087      3.06%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   579276      2.32%     68.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   768401      3.07%     71.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1181437      4.72%     76.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   341707      1.37%     77.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5542602     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             25010053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.245116                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.574252                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3357868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3357868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3357868                       # number of overall hits
system.cpu.icache.overall_hits::total         3357868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3409                       # number of overall misses
system.cpu.icache.overall_misses::total          3409                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205029000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205029000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205029000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205029000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3361277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3361277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3361277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3361277                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60143.443825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60143.443825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60143.443825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60143.443825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          490                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.545455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2033                       # number of writebacks
system.cpu.icache.writebacks::total              2033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          866                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          866                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          866                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          866                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157631000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157631000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157631000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000757                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000757                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000757                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000757                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61986.236728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61986.236728                       # average overall mshr miss latency
system.cpu.icache.replacements                   2033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3357868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3357868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3409                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205029000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3361277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3361277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60143.443825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60143.443825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157631000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157631000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000757                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61986.236728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61986.236728                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.454481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3360411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1321.435706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.454481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6725097                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6725097                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3362235                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1282                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3018858                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2012565                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                31789                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 667                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 279936                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  12571711000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 214606                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4275959                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4733649                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12977                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   7512582                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8260280                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               60960064                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2284237                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2793682                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3244175                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              41                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            79850627                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   166532822                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                101887431                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2578548                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16219018                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     756                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 718                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11604491                       # count of insts added to the skid buffer
system.cpu.rob.reads                         80302021                       # The number of ROB reads
system.cpu.rob.writes                       119250259                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21503                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21953                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 450                       # number of overall hits
system.l2.overall_hits::.cpu.data               21503                       # number of overall hits
system.l2.overall_hits::total                   21953                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45592                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47682                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2090                       # number of overall misses
system.l2.overall_misses::.cpu.data             45592                       # number of overall misses
system.l2.overall_misses::total                 47682                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3281349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3430224500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148875000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3281349500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3430224500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67095                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69635                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67095                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69635                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.822835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.679514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.822835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.679514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71232.057416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71972.045534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71939.610335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71232.057416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71972.045534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71939.610335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28927                       # number of writebacks
system.l2.writebacks::total                     28927                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47682                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47682                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127522250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2815102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2942624250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127522250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2815102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2942624250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.679514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.684742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.679514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.684742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61745.525531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61713.523971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61745.525531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61713.523971                       # average overall mshr miss latency
system.l2.replacements                          39937                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50454                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2027                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2027                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2027                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1209                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36470                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2604444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2604444500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.967913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.967913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71413.339731                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71413.339731                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2231242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2231242500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.967913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.967913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61180.216616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61180.216616                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148875000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.822835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.822835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71232.057416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71232.057416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127522250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.822835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61015.430622                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61015.430622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    676905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    676905000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        29416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         29416                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.310103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.310103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74205.766279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74205.766279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9122                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.310103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.310103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64005.645692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64005.645692                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7963.025733                       # Cycle average of tags in use
system.l2.tags.total_refs                      138226                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.871990                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.706621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       171.449603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7729.869509                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.943588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972049                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8088                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1153945                       # Number of tag accesses
system.l2.tags.data_accesses                  1153945                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001635996500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1791                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1791                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125435                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47682                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28927                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47682                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28927                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47682                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.618649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.162858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.096574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1780     99.39%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           10      0.56%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1791                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.132386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.541332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1670     93.24%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     93.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              109      6.09%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.45%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1791                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3051648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    242.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12560158000                       # Total gap between requests
system.mem_ctrls.avgGap                     163951.47                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2917632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1850112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10639760.968097342178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 232079149.767283082008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 147164693.811367452145                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2090                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45592                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28927                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58549750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1310603750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 280068102000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28014.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28746.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9681892.42                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2917888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3051648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2090                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45592                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47682                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28927                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28927                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     10639761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    232099513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        242739274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     10639761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10639761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    147261419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       147261419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    147261419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     10639761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    232099513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       390000693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47678                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28908                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               475191000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238390000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1369153500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9966.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28716.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40073                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26212                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   475.827978                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   268.986292                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.029196                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3279     31.83%     31.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1490     14.46%     46.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          661      6.42%     52.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          524      5.09%     57.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          352      3.42%     61.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          363      3.52%     64.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          308      2.99%     67.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          252      2.45%     70.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3072     29.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3051392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1850112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              242.718911                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              147.164694                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40590900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21574575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178714200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77517000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 992028960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2276089230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2910830400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6497345265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.822672                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7528440750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    419640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4623630250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32958240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17517720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161706720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73382760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 992028960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1687071180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3406845600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6371511180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   506.813367                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8828204000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    419640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3323867000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28927                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10120                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36470                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4902976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4902976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4902976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47682                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47682    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47682                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50609250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59602500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             31959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27139                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37679                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37679                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        29416                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       200773                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                207889                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       292672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7523136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7815808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39940                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109575                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008378                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 108657     99.16%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    918      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109575                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12571711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          121614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3815498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         100642500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
