
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.507870                       # Number of seconds simulated
sim_ticks                                507870039500                       # Number of ticks simulated
final_tick                               1275702000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189978                       # Simulator instruction rate (inst/s)
host_op_rate                                   227980                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48242125                       # Simulator tick rate (ticks/s)
host_mem_usage                                2246308                       # Number of bytes of host memory used
host_seconds                                 10527.52                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2400069066                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    881901696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst       431168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    127450624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1009783488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       431168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        431168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    351798592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       351798592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher     13779714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst         6737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1991416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15777867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5496853                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5496853                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher    1736471198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       848973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    250951255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1988271427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       848973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           848973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       692694124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            692694124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       692694124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher   1736471198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       848973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    250951255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2680965550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    15777867                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5496853                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15777867                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5496853                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1008796032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  987456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351779776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1009783488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            351798592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  15429                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   278                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            975984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            962536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            980632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            983109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            990482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            987785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            987700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            991168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            991339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            993197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           988043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           983839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           972338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           991146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           997574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           985566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            337750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            336005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            340824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            342475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            342850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            352228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            352858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            347360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            345495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           344836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           339397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           344881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           345737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           341190                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  507869631507                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15777867                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5496853                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3339648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2981987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1697161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1295282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1114784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1059690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  976158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  768690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  960279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  746808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 307111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 209866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 157111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 123809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  49253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  53642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 195979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 248128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 297166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 310965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 321595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 331338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 339677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 349568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 358730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 366693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 374997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 375655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 367771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 357061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  54714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  39492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  32018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  26936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  23060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  19977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  17515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  13945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  12024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7690160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.924078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.546007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.929615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4559667     59.29%     59.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1603905     20.86%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       514463      6.69%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       261811      3.40%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       211097      2.75%     92.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       129603      1.69%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       156741      2.04%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        68605      0.89%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       184268      2.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7690160                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       330253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.728354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.012969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.550576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          81872     24.79%     24.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        177927     53.88%     78.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         53618     16.24%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        14036      4.25%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2344      0.71%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          332      0.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           56      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           13      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           16      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           13      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        330253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       330253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.643479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.570316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.758969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           269669     81.66%     81.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4586      1.39%     83.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22326      6.76%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13198      4.00%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             7828      2.37%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             4603      1.39%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2733      0.83%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1588      0.48%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1013      0.31%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              641      0.19%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              516      0.16%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              388      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              244      0.07%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              154      0.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              153      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              117      0.04%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               94      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               91      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               69      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               44      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               51      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               31      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               20      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39               18      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               24      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42               13      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        330253                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 781222781607                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1076768494107                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                78812190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     49562.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68312.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1986.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       692.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1988.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    692.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 11430001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2138827                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23871.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              27303238620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              14512004100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             56116087440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            14344873200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         40174714320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         111398676750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1387614720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    107996379240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      8230060320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        617204115                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           382082616075                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            752.323595                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         259942130307                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    582993400                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16997002000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1690559500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  21431608331                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  230347686050                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 236820190219                       # Time in different power states
system.mem_ctrls_1.actEnergy              27604568040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              14672153100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             56427719880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            14347164780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         40177787520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         111959592660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1379148960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    106988171790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8628522240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        609512670                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           382796356500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            753.728957                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         258736915393                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    565714672                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16998266000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1655326250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  22468404231                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  231568660192                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 234613668155                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          29806766                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           418704597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          29807790                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.046818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.076896                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.923104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999925                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          773                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1013064464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1013064464                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    277714144                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       277714144                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    140899217                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140899217                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data           30                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            30                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2915                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2915                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2986                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    418613361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        418613361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    418613391                       # number of overall hits
system.cpu.dcache.overall_hits::total       418613391                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     45505706                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      45505706                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     27503780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27503780                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           71                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     73009486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       73009486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     73009486                       # number of overall misses
system.cpu.dcache.overall_misses::total      73009486                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 612100703500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 612100703500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 541792073602                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 541792073602                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      5226500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5226500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1153892777102                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1153892777102                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1153892777102                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1153892777102                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    323219850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    323219850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168402997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168402997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    491622847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    491622847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    491622877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    491622877                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.140789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.140789                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.163321                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.163321                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.023778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.148507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.148507                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.148507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.148507                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13451.075861                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13451.075861                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 19698.822257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19698.822257                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 73612.676056                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73612.676056                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 15804.696627                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15804.696627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 15804.696627                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15804.696627                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13400153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     46887314                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1926658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          878999                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.955128                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.341715                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     29806766                       # number of writebacks
system.cpu.dcache.writebacks::total          29806766                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     24189669                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24189669                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     19013100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     19013100                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     43202769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     43202769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     43202769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     43202769                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     21316037                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21316037                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      8490680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8490680                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     29806717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     29806717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     29806717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     29806717                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 315247236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 315247236500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 149814446775                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 149814446775                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5155500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 465061683275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 465061683275                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 465061683275                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 465061683275                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.065949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.050419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.023778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023778                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.060629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.060629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060629                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14789.204790                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14789.204790                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 17644.575791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17644.575791                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 72612.676056                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72612.676056                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 15602.579891                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15602.579891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 15602.579891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15602.579891                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              7328                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           528670730                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67432.491071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   119.180124                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   392.819876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.232774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.767226                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         507265160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        507265160                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    253620246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       253620246                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    253620246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        253620246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    253620246                       # number of overall hits
system.cpu.icache.overall_hits::total       253620246                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         8670                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8670                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         8670                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8670                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         8670                       # number of overall misses
system.cpu.icache.overall_misses::total          8670                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    596197949                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    596197949                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    596197949                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    596197949                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    596197949                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    596197949                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    253628916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    253628916                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    253628916                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    253628916                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    253628916                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    253628916                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68765.622722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68765.622722                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68765.622722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68765.622722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68765.622722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68765.622722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        45153                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1081                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               647                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.788253                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    56.894737                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         7328                       # number of writebacks
system.cpu.icache.writebacks::total              7328                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1342                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1342                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1342                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1342                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1342                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1342                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         7328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7328                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         7328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         7328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7328                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    518366960                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    518366960                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    518366960                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    518366960                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    518366960                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    518366960                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70737.849345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70737.849345                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 70737.849345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70737.849345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 70737.849345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70737.849345                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued        133987008                       # number of hwpf issued
system.l2.prefetcher.pfIdentified           135665748                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1302287                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             193902                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15275388                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  15762109                       # number of replacements
system.l2.tags.tagsinuse                 31899.261417                       # Cycle average of tags in use
system.l2.tags.total_refs                    27759938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15794025                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.757623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31498.234451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   401.026966                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.961250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.012238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973488                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           405                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          136                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2121                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15946                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.012360                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.961639                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 520473852                       # Number of tag accesses
system.l2.tags.data_accesses                520473852                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     11593431                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11593431                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     18204484                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         18204484                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      7701047                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7701047                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                591                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     19990261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19990261                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           591                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      27691308                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27691899                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          591                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     27691308                       # number of overall hits
system.l2.overall_hits::total                27691899                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 22                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       790019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              790019                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         6737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6737                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      1325439                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1325439                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         6737                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      2115458                       # number of demand (read+write) misses
system.l2.demand_misses::total                2122195                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         6737                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      2115458                       # number of overall misses
system.l2.overall_misses::total               2122195                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data       363000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       363000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  83915339978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   83915339978                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    506759998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    506759998                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 143568026749                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 143568026749                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    506759998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 227483366727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     227990126725                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    506759998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 227483366727                       # number of overall miss cycles
system.l2.overall_miss_latency::total    227990126725                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     11593431                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11593431                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     18204484                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     18204484                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               22                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      8491066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8491066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         7328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     21315700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21315700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         7328                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     29806766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             29814094                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         7328                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     29806766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            29814094                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.093041                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.093041                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.919350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919350                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.062181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062181                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.919350                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.070972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071181                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.919350                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.070972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071181                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 106219.394696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106219.394696                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 75220.424224                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75220.424224                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 108317.339952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108317.339952                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 75220.424224                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 107533.861096                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107431.280691                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 75220.424224                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 107533.861096                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107431.280691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1028381                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20335                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      50.571970                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    280630                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks              5496853                       # number of writebacks
system.l2.writebacks::total                   5496853                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data        46624                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46624                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data        77005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        77005                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data       123629                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              123629                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data       123629                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             123629                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher     19844892                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19844892                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            22                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       743395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743395                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         6737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6737                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      1248434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1248434                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         6737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1991829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1998566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher     19844892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         6737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1991829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21843458                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 1286604518796                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1286604518796                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       231000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       231000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  76418346978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  76418346978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    466337998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    466337998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 131160528257                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 131160528257                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    466337998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 207578875235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208045213233                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 1286604518796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    466337998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 207578875235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1494649732029                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.087550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.087550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.919350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.058569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.919350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.066825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067034                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.919350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.066825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.732655                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 64833.032036                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64833.032036                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 102796.423137                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102796.423137                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 69220.424224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69220.424224                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 105060.041826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105060.041826                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69220.424224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 104215.208853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104097.244341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 64833.032036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69220.424224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 104215.208853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68425.509003                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      31540412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     15778716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15034885                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5496853                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10265256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              435                       # Transaction distribution
system.membus.trans_dist::ReadExReq            742982                       # Transaction distribution
system.membus.trans_dist::ReadExResp           742982                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15034885                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     47318278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47318278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1361582080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1361582080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15778302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15778302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15778302                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31803171479                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        42680259439                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        57286119                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     57227252                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       636183                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     55149382                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        55143254                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.988888                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            5109                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          332                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits          179                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          153                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1275702000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1015740079                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       764165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1022455135                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            57286119                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     55148542                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1013693565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1290082                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1026                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2133                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         253628930                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          2521                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1015105930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.212667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.320131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        491168211     48.39%     48.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        125273233     12.34%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         90281015      8.89%     69.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        308383471     30.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1015105930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.056398                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.006611                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         73699704                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     528169121                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         314213331                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      98379906                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         643851                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     53961003                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1220                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1212649584                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       3185552                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         643851                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        129055784                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       328472433                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       239926                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         348464628                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     208229294                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1209310124                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       1536467                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      60093430                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         176835                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        6915330                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       86731946                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     20726543                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2166050809                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8657771157                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1093298547                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1146844398                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2154498286                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         11552486                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3059                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3061                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         222068978                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    328938149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    168559590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2175690                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       155570                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1207882171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         9079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1214318701                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       468587                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4052230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     15072962                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1015105930                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.196248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.230365                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    415791055     40.96%     40.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    205887971     20.28%     61.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    218468115     21.52%     82.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    132581903     13.06%     95.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     38181740      3.76%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4149045      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        46101      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1015105930                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37049049     13.28%     13.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1307794      0.47%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              53      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1660448      0.59%     14.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         3046      0.00%     14.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       288348      0.10%     14.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      2558038      0.92%     15.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1732704      0.62%     15.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1018752      0.37%     16.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt        70992      0.03%     16.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       46412769     16.63%     33.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       9569187      3.43%     36.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    135941289     48.71%     85.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     41467098     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     442161814     36.41%     36.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3667454      0.30%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           760      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     77230681      6.36%     43.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     43.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      1515181      0.12%     43.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        10621      0.00%     43.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     13984580      1.15%     44.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     49145587      4.05%     48.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     64914081      5.35%     53.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55599778      4.58%     58.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt      1450340      0.12%     58.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     71615248      5.90%     64.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     87970846      7.24%     71.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    264559915     21.79%     93.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     80491815      6.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1214318701                       # Type of FU issued
system.switch_cpus.iq.rate                   1.195501                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           279079567                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.229824                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2323443997                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    609310292                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    605164577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1399847486                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    602642833                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    599991402                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      701270153                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       792128115                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5067085                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1365765                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          875                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9647                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       153268                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          134                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      8410427                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         643851                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          214042                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       7237197                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1207891275                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     328938149                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    168559590                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         3059                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1107                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7230032                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9647                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       610272                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        24964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       635236                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1212977270                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     335460467                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1341428                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    25                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            503877788                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         55722647                       # Number of branches executed
system.switch_cpus.iew.exec_stores          168417321                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.194181                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1205171870                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1205155979                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         630212521                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1077851379                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.186481                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.584693                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      2733504                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8984                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       634993                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1014385342                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.186767                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.298672                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    664759388     65.53%     65.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    135137001     13.32%     78.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     49450923      4.87%     83.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40596415      4.00%     87.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19499569      1.92%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14391644      1.42%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9246947      0.91%     91.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7854906      0.77%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73448549      7.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1014385342                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1203839004                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              495978698                       # Number of memory references committed
system.switch_cpus.commit.loads             327572379                       # Number of loads committed
system.switch_cpus.commit.membars                5972                       # Number of memory barriers committed
system.switch_cpus.commit.branches           55703756                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          599981833                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         924920352                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         4376                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    440373538     36.58%     36.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      3664672      0.30%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          753      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     77208979      6.41%     43.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     43.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      1515170      0.13%     43.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        10608      0.00%     43.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     13984579      1.16%     44.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     49139400      4.08%     48.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     64913219      5.39%     54.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55599048      4.62%     58.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt      1450340      0.12%     58.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     70388296      5.85%     64.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     87914742      7.30%     71.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    257184083     21.36%     93.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     80491577      6.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1203839004                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      73448549                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2147508963                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2413865953                       # The number of ROB writes
system.switch_cpus.timesIdled                    7155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  634149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1203839004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.015740                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.015740                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.984504                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.984504                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1096634630                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       484300692                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1144765816                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        870285196                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4623410143                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        588993578                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4888147700                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      214805451                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     59637484                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     29820191                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        16179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        6065182                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      6065182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1275702000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21323028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17090284                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18220663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10265256                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         23235795                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             435                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             22                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8491066                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8491066                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21315700                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     89420777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              89442761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       937984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3815293888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3816231872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        38998339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 351826432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68815221                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088372                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.283836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62733858     91.16%     91.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6081363      8.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68815221                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        59637230430                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           654155                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10998986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       44710165090                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
