Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Aug 10 12:44:13 2018
| Host         : WRFA1EF running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file Mb_GpioRead_wrapper_methodology_drc_routed.rpt -rpx Mb_GpioRead_wrapper_methodology_drc_routed.rpx
| Design       : Mb_GpioRead_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Mb_GpioRead_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_0_tri_io[0] relative to clock(s) clk_in1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[0] relative to clock(s) clk_in1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_rxd relative to clock(s) clk_in1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_txd relative to clock(s) clk_in1 
Related violations: <none>


