// Seed: 66082132
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output supply0 id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = ("" && id_4) == id_9;
  wire id_11;
  assign id_9 = id_1;
  always @(negedge id_6 or posedge id_11(-1
  ))
  begin : LABEL_0
    $signed(55);
    ;
  end
  wire id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd56,
    parameter id_7 = 32'd10
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  inout wire _id_7;
  input wire id_6;
  output wire _id_5;
  output wire id_4;
  input wire id_3;
  inout wor id_2;
  inout wire id_1;
  assign id_5 = id_3;
  assign id_2 = 1;
  logic [id_5 : 1] id_9[1 'b0 : -1];
  wire [-1  <  id_7 : id_7] id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10,
      id_9,
      id_4,
      id_3,
      id_8,
      id_10,
      id_1,
      id_2
  );
  wire id_11;
endmodule
