INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/clockDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/hexTo7Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/hexTo7Segment.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab02/lab02.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
