// Seed: 2461090264
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  wire id_3;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply1 id_10,
    output logic id_11,
    output wand id_12
);
  always @(posedge 1'b0 or posedge 1'b0) begin
    id_11 <= 1;
  end
  module_0(
      id_8, id_5
  );
endmodule
