 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: i2s_nos                             Date:  4-18-2021,  8:34PM
Device Used: XC2C64A-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
48 /64  ( 75%) 47  /224  ( 21%) 47  /160  ( 29%) 44 /64  ( 69%) 9  /33  ( 27%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    16/40    16/56     0/ 8    0/1      0/1      0/1      0/1
FB2      16/16*    15/40    15/56     0/ 9    0/1      0/1      0/1      0/1
FB3      13/16     13/40    13/56     3/ 9    0/1      0/1      0/1      0/1
FB4       3/16      3/40     3/56     3/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    48/64     47/160   47/224    6/33    0/4      0/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'BCK' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :     8     25
Output        :    6           6    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    1           1    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total      9           9

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'i2s_nos.ise'.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
DATAOUTR            1     1     2    FB3_10  22    I/O       O       LVCMOS33           FAST DFF     RESET
CLKOUTR             1     1     2    FB3_11  21    I/O       O       LVCMOS33           FAST         
LEOUTR              1     1     2    FB3_12  20    I/O       O       LVCMOS33           FAST         
LEOUTL              1     1     1    FB4_11  12    I/O       O       LVCMOS33           FAST         
CLKOUTL             1     1     1    FB4_13  13    I/O       O       LVCMOS33           FAST         
DATAOUTL            1     1     1    FB4_14  14    I/O       O       LVCMOS33           FAST DFF     RESET

** 42 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
sr_left<23>         1     1     FB1_1   DFF     RESET
sr_left<22>         1     1     FB1_2   DFF     RESET
sr_left<21>         1     1     FB1_3   DFF     RESET
sr_left<16>         1     1     FB1_4   DFF     RESET
sr_left<15>         1     1     FB1_5   DFF     RESET
sr_left<14>         1     1     FB1_6   DFF     RESET
sr_left<13>         1     1     FB1_7   DFF     RESET
sr_left<12>         1     1     FB1_8   DFF     RESET
sr_left<20>         1     1     FB1_9   DFF     RESET
sr_left<1>          1     1     FB1_10  DFF     RESET
sr_left<19>         1     1     FB1_11  DFF     RESET
sr_left<18>         1     1     FB1_12  DFF     RESET
sr_left<17>         1     1     FB1_13  DFF     RESET
sr_left<11>         1     1     FB1_14  DFF     RESET
sr_left<10>         1     1     FB1_15  DFF     RESET
sr_left<0>          1     1     FB1_16  DFF     RESET
sr_right<0>         0     0     FB2_1   DFF     RESET
sr_left<9>          1     1     FB2_2   DFF     RESET
sr_left<2>          1     1     FB2_3   DFF     RESET
sr_left<29>         1     1     FB2_4   DFF     RESET
sr_left<8>          1     1     FB2_5   DFF     RESET
sr_left<7>          1     1     FB2_6   DFF     RESET
sr_left<6>          1     1     FB2_7   DFF     RESET
sr_left<5>          1     1     FB2_8   DFF     RESET
sr_left<28>         1     1     FB2_9   DFF     RESET
sr_left<4>          1     1     FB2_10  DFF     RESET
sr_left<27>         1     1     FB2_11  DFF     RESET
sr_left<3>          1     1     FB2_12  DFF     RESET
sr_left<30>         1     1     FB2_13  DFF     RESET
sr_left<26>         1     1     FB2_14  DFF     RESET
sr_left<25>         1     1     FB2_15  DFF     RESET
sr_left<24>         1     1     FB2_16  DFF     RESET
sr_right<6>         1     1     FB3_4   DFF     RESET
sr_right<5>         1     1     FB3_5   DFF     RESET
sr_right<9>         1     1     FB3_6   DFF     RESET
sr_right<4>         1     1     FB3_7   DFF     RESET
sr_right<3>         1     1     FB3_8   DFF     RESET
sr_right<2>         1     1     FB3_9   DFF     RESET
sr_right<1>         1     1     FB3_13  DFF     RESET
sr_right<8>         1     1     FB3_14  DFF     RESET

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
sr_right<7>         1     1     FB3_15  DFF     RESET
sr_right<10>        1     1     FB3_16  DFF     RESET

** 3 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
DATAIN              1    FB2_1   39~   I/O       I       LVCMOS33 KPR
LRCK                1    FB2_5   41    I/O       I       LVCMOS33 KPR
BCK                 1    FB2_7   43    GCK/I/O   GCK/I   LVCMOS33 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   16/40
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
sr_left<23>                   1     FB1_1   38   I/O     (b)               
sr_left<22>                   1     FB1_2   37   I/O     (b)               
sr_left<21>                   1     FB1_3   36   I/O     (b)               
sr_left<16>                   1     FB1_4        (b)     (b)               
sr_left<15>                   1     FB1_5        (b)     (b)               
sr_left<14>                   1     FB1_6        (b)     (b)               
sr_left<13>                   1     FB1_7        (b)     (b)               
sr_left<12>                   1     FB1_8        (b)     (b)               
sr_left<20>                   1     FB1_9   34   GTS/I/O (b)               
sr_left<1>                    1     FB1_10  33   GTS/I/O (b)               
sr_left<19>                   1     FB1_11  32   GTS/I/O (b)               
sr_left<18>                   1     FB1_12  31   GTS/I/O (b)               
sr_left<17>                   1     FB1_13  30   GSR/I/O (b)               
sr_left<11>                   1     FB1_14       (b)     (b)               
sr_left<10>                   1     FB1_15       (b)     (b)               
sr_left<0>                    1     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: DATAOUTR           7: sr_left<14>       12: sr_left<19> 
  2: sr_left<0>         8: sr_left<15>       13: sr_left<20> 
  3: sr_left<10>        9: sr_left<16>       14: sr_left<21> 
  4: sr_left<11>       10: sr_left<17>       15: sr_left<22> 
  5: sr_left<12>       11: sr_left<18>       16: sr_left<9> 
  6: sr_left<13>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
sr_left<23>       ..............X......................... 1       
sr_left<22>       .............X.......................... 1       
sr_left<21>       ............X........................... 1       
sr_left<16>       .......X................................ 1       
sr_left<15>       ......X................................. 1       
sr_left<14>       .....X.................................. 1       
sr_left<13>       ....X................................... 1       
sr_left<12>       ...X.................................... 1       
sr_left<20>       ...........X............................ 1       
sr_left<1>        .X...................................... 1       
sr_left<19>       ..........X............................. 1       
sr_left<18>       .........X.............................. 1       
sr_left<17>       ........X............................... 1       
sr_left<11>       ..X..................................... 1       
sr_left<10>       ...............X........................ 1       
sr_left<0>        X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               15/25
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   15/41
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
sr_right<0>                   0     FB2_1   39   I/O     I                 
sr_left<9>                    1     FB2_2   40   I/O     (b)               
sr_left<2>                    1     FB2_3        (b)     (b)               
sr_left<29>                   1     FB2_4        (b)     (b)               
sr_left<8>                    1     FB2_5   41   I/O     I                 
sr_left<7>                    1     FB2_6   42   I/O     (b)               
sr_left<6>                    1     FB2_7   43   GCK/I/O GCK/I             
sr_left<5>                    1     FB2_8   44   GCK/I/O (b)               
sr_left<28>                   1     FB2_9        (b)     (b)               
sr_left<4>                    1     FB2_10  1    GCK/I/O (b)               
sr_left<27>                   1     FB2_11       (b)     (b)               
sr_left<3>                    1     FB2_12  2    I/O     (b)               
sr_left<30>                   1     FB2_13  3    I/O     (b)               
sr_left<26>                   1     FB2_14       (b)     (b)               
sr_left<25>                   1     FB2_15       (b)     (b)               
sr_left<24>                   1     FB2_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: sr_left<1>         6: sr_left<27>       11: sr_left<4> 
  2: sr_left<23>        7: sr_left<28>       12: sr_left<5> 
  3: sr_left<24>        8: sr_left<29>       13: sr_left<6> 
  4: sr_left<25>        9: sr_left<2>        14: sr_left<7> 
  5: sr_left<26>       10: sr_left<3>        15: sr_left<8> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
sr_left<9>        ..............X......................... 1       
sr_left<2>        X....................................... 1       
sr_left<29>       ......X................................. 1       
sr_left<8>        .............X.......................... 1       
sr_left<7>        ............X........................... 1       
sr_left<6>        ...........X............................ 1       
sr_left<5>        ..........X............................. 1       
sr_left<28>       .....X.................................. 1       
sr_left<4>        .........X.............................. 1       
sr_left<27>       ....X................................... 1       
sr_left<3>        ........X............................... 1       
sr_left<30>       .......X................................ 1       
sr_left<26>       ...X.................................... 1       
sr_left<25>       ..X..................................... 1       
sr_left<24>       .X...................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               13/27
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   13/43
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   29   I/O           
(unused)                      0     FB3_2   28   I/O           
(unused)                      0     FB3_3   27   I/O           
sr_right<6>                   1     FB3_4        (b)     (b)               
sr_right<5>                   1     FB3_5        (b)     (b)               
sr_right<9>                   1     FB3_6   23   I/O     (b)               
sr_right<4>                   1     FB3_7        (b)     (b)               
sr_right<3>                   1     FB3_8        (b)     (b)               
sr_right<2>                   1     FB3_9        (b)     (b)               
DATAOUTR                      1     FB3_10  22   I/O     O                 
CLKOUTR                       1     FB3_11  21   I/O     O                 
LEOUTR                        1     FB3_12  20   I/O     O                 
sr_right<1>                   1     FB3_13       (b)     (b)               
sr_right<8>                   1     FB3_14  19   I/O     (b)               
sr_right<7>                   1     FB3_15  18   I/O     (b)               
sr_right<10>                  1     FB3_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: BCK                6: sr_right<2>       10: sr_right<6> 
  2: LRCK               7: sr_right<3>       11: sr_right<7> 
  3: sr_right<0>        8: sr_right<4>       12: sr_right<8> 
  4: sr_right<10>       9: sr_right<5>       13: sr_right<9> 
  5: sr_right<1>      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
sr_right<6>       ........X............................... 1       
sr_right<5>       .......X................................ 1       
sr_right<9>       ...........X............................ 1       
sr_right<4>       ......X................................. 1       
sr_right<3>       .....X.................................. 1       
sr_right<2>       ....X................................... 1       
DATAOUTR          ...X.................................... 1       
CLKOUTR           X....................................... 1       
LEOUTR            .X...................................... 1       
sr_right<1>       ..X..................................... 1       
sr_right<8>       ..........X............................. 1       
sr_right<7>       .........X.............................. 1       
sr_right<10>      ............X........................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               3/37
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O           
(unused)                      0     FB4_2   6    I/O           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   8    I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
LEOUTL                        1     FB4_11  12   I/O     O                 
(unused)                      0     FB4_12       (b)           
CLKOUTL                       1     FB4_13  13   I/O     O                 
DATAOUTL                      1     FB4_14  14   I/O     O                 
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: BCK                2: LRCK               3: sr_left<30> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LEOUTL            .X...................................... 1       
CLKOUTL           X....................................... 1       
DATAOUTL          ..X..................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


CLKOUTL <= BCK;


CLKOUTR <= BCK;

FDCPE_DATAOUTL: FDCPE port map (DATAOUTL,sr_left(30),BCK,'0','0','1');

FDCPE_DATAOUTR: FDCPE port map (DATAOUTR,sr_right(10),BCK,'0','0','1');


LEOUTL <= LRCK;


LEOUTR <= LRCK;

FDCPE_sr_left0: FDCPE port map (sr_left(0),DATAOUTR,BCK,'0','0','1');

FDCPE_sr_left1: FDCPE port map (sr_left(1),sr_left(0),BCK,'0','0','1');

FDCPE_sr_left2: FDCPE port map (sr_left(2),sr_left(1),BCK,'0','0','1');

FDCPE_sr_left3: FDCPE port map (sr_left(3),sr_left(2),BCK,'0','0','1');

FDCPE_sr_left4: FDCPE port map (sr_left(4),sr_left(3),BCK,'0','0','1');

FDCPE_sr_left5: FDCPE port map (sr_left(5),sr_left(4),BCK,'0','0','1');

FDCPE_sr_left6: FDCPE port map (sr_left(6),sr_left(5),BCK,'0','0','1');

FDCPE_sr_left7: FDCPE port map (sr_left(7),sr_left(6),BCK,'0','0','1');

FDCPE_sr_left8: FDCPE port map (sr_left(8),sr_left(7),BCK,'0','0','1');

FDCPE_sr_left9: FDCPE port map (sr_left(9),sr_left(8),BCK,'0','0','1');

FDCPE_sr_left10: FDCPE port map (sr_left(10),sr_left(9),BCK,'0','0','1');

FDCPE_sr_left11: FDCPE port map (sr_left(11),sr_left(10),BCK,'0','0','1');

FDCPE_sr_left12: FDCPE port map (sr_left(12),sr_left(11),BCK,'0','0','1');

FDCPE_sr_left13: FDCPE port map (sr_left(13),sr_left(12),BCK,'0','0','1');

FDCPE_sr_left14: FDCPE port map (sr_left(14),sr_left(13),BCK,'0','0','1');

FDCPE_sr_left15: FDCPE port map (sr_left(15),sr_left(14),BCK,'0','0','1');

FDCPE_sr_left16: FDCPE port map (sr_left(16),sr_left(15),BCK,'0','0','1');

FDCPE_sr_left17: FDCPE port map (sr_left(17),sr_left(16),BCK,'0','0','1');

FDCPE_sr_left18: FDCPE port map (sr_left(18),sr_left(17),BCK,'0','0','1');

FDCPE_sr_left19: FDCPE port map (sr_left(19),sr_left(18),BCK,'0','0','1');

FDCPE_sr_left20: FDCPE port map (sr_left(20),sr_left(19),BCK,'0','0','1');

FDCPE_sr_left21: FDCPE port map (sr_left(21),sr_left(20),BCK,'0','0','1');

FDCPE_sr_left22: FDCPE port map (sr_left(22),sr_left(21),BCK,'0','0','1');

FDCPE_sr_left23: FDCPE port map (sr_left(23),sr_left(22),BCK,'0','0','1');

FDCPE_sr_left24: FDCPE port map (sr_left(24),sr_left(23),BCK,'0','0','1');

FDCPE_sr_left25: FDCPE port map (sr_left(25),sr_left(24),BCK,'0','0','1');

FDCPE_sr_left26: FDCPE port map (sr_left(26),sr_left(25),BCK,'0','0','1');

FDCPE_sr_left27: FDCPE port map (sr_left(27),sr_left(26),BCK,'0','0','1');

FDCPE_sr_left28: FDCPE port map (sr_left(28),sr_left(27),BCK,'0','0','1');

FDCPE_sr_left29: FDCPE port map (sr_left(29),sr_left(28),BCK,'0','0','1');

FDCPE_sr_left30: FDCPE port map (sr_left(30),sr_left(29),BCK,'0','0','1');

FDCPE_sr_right0: FDCPE port map (sr_right(0),DATAIN,BCK,'0','0','1');

FDCPE_sr_right1: FDCPE port map (sr_right(1),sr_right(0),BCK,'0','0','1');

FDCPE_sr_right2: FDCPE port map (sr_right(2),sr_right(1),BCK,'0','0','1');

FDCPE_sr_right3: FDCPE port map (sr_right(3),sr_right(2),BCK,'0','0','1');

FDCPE_sr_right4: FDCPE port map (sr_right(4),sr_right(3),BCK,'0','0','1');

FDCPE_sr_right5: FDCPE port map (sr_right(5),sr_right(4),BCK,'0','0','1');

FDCPE_sr_right6: FDCPE port map (sr_right(6),sr_right(5),BCK,'0','0','1');

FDCPE_sr_right7: FDCPE port map (sr_right(7),sr_right(6),BCK,'0','0','1');

FDCPE_sr_right8: FDCPE port map (sr_right(8),sr_right(7),BCK,'0','0','1');

FDCPE_sr_right9: FDCPE port map (sr_right(9),sr_right(8),BCK,'0','0','1');

FDCPE_sr_right10: FDCPE port map (sr_right(10),sr_right(9),BCK,'0','0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-5-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 KPR                           
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCCIO-3.3                     
  5 KPR                              27 KPR                           
  6 KPR                              28 KPR                           
  7 VCCIO-3.3                        29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 LEOUTL                           34 KPR                           
 13 CLKOUTL                          35 VCCAUX                        
 14 DATAOUTL                         36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 DATAIN                        
 18 KPR                              40 KPR                           
 19 KPR                              41 LRCK                          
 20 LEOUTR                           42 KPR                           
 21 CLKOUTR                          43 BCK                           
 22 DATAOUTR                         44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
