<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: -11 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_parameter_type.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_parameter_type.v</a>
defines: 
time_elapsed: 0.004s
ram usage: 9028 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tests/ivtest/ivltests/sv_parameter_type.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_parameter_type.v</a>
=======================================================================
 Odin II - Verilog synthesis tools targetting VPR FPGAs
-----------------------------------------------------------------------
	Version: 8.1.0-dev+22e69b13a
	Revision: v8.0.0-2253-g22e69b13a
	Compiled: 2020-07-29T16:22:29
	Compiler: GNU 7.5.0 on Linux-4.15.0-1077-gcp x86_64
	Build Info: Release VTR_ASSERT_LEVEL=2

University of New Brunswick
For documentation:
  https://docs.verilogtorouting.org/en/latest/odin
For question:
  vtr-users@googlegroups.com

This is free open source code under MIT license.
=======================================================================

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: sv_parameter_type.v
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tests/ivtest/ivltests/sv_parameter_type.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_parameter_type.v</a> to parse list
Warning::PARSE_TO_AST sv_parameter_type.v:9 error in parsing: (syntax error, unexpected &#39;[&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
9:    logic [15:0] lv;
    ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:12 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;)
12:    bit err = 0;
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:15 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting &#39;(&#39;)
15:    logic clk = 1;
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:20 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
20:    int cnt;
       ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:21 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
21:    int cnt_bit ;
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:22 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
22:    int cnt_byte;
            ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:23 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
23:    int cnt_int ;
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:24 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
24:    int cnt_ar1d;
            ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:25 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
25:    int cnt_ar2d;
            ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:28 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
28:    int siz_bit ;
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:29 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
29:    int siz_byte;
            ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:30 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
30:    int siz_int ;
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:31 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
31:    int siz_ar1d;
            ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:32 error in parsing: (syntax error, unexpected &#39;;&#39;, expecting &#39;(&#39;)
32:    int siz_ar2d;
            ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:40 Unsuported token
40:       wait (cnt);
          ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:40 error in parsing: (syntax error, unexpected &#39;(&#39;)
40:       wait (cnt);
     ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:43 error in parsing: (syntax error, unexpected &#39;=&#39;, expecting vSYMBOL_ID or &#39;#&#39;)
43:       if (siz_bit  !=  1)  begin $display(&#34;FAILED -- siz_bit  = %0d&#34;, siz_bit ); err=1; end
       ^~~~
Warning::PARSE_TO_AST sv_parameter_type.v:50 error in parsing: (syntax error, unexpected &#39;)&#39;)
50:       $finish();
     ^~~~
Warning::AST sv_parameter_type.v:60 there are no ports for the module (test)
	all logic will be dropped since it is not driving an output
60: endmodule // test
     ^~~~

</pre>
</body>