{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 12:13:26 2017 " "Info: Processing started: Thu May 11 12:13:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SerialRxTx -c SerialRxTx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SerialRxTx -c SerialRxTx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[3\] " "Warning: Node \"SerialRx4:Rx\|PDout\[3\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[4\] " "Warning: Node \"SerialRx4:Rx\|PDout\[4\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[1\] " "Warning: Node \"SerialRx4:Rx\|PDout\[1\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[2\] " "Warning: Node \"SerialRx4:Rx\|PDout\[2\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[6\] " "Warning: Node \"SerialRx4:Rx\|PDout\[6\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[7\] " "Warning: Node \"SerialRx4:Rx\|PDout\[7\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[5\] " "Warning: Node \"SerialRx4:Rx\|PDout\[5\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SerialRx4:Rx\|PDout\[0\] " "Warning: Node \"SerialRx4:Rx\|PDout\[0\]\" is a latch" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SerialRx4:Rx\|ready " "Info: Detected ripple clock \"SerialRx4:Rx\|ready\" as buffer" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SerialRx4:Rx\|ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register SerialRx4:Rx\|Count\[1\] register SerialRx4:Rx\|SR\[7\] 201.61 MHz 4.96 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 201.61 MHz between source register \"SerialRx4:Rx\|Count\[1\]\" and destination register \"SerialRx4:Rx\|SR\[7\]\" (period= 4.96 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.672 ns + Longest register register " "Info: + Longest register to register delay is 4.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx4:Rx\|Count\[1\] 1 REG LC_X3_Y10_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N6; Fanout = 4; REG Node = 'SerialRx4:Rx\|Count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx4:Rx|Count[1] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.590 ns) 1.139 ns SerialRx4:Rx\|Equal1~0 2 COMB LC_X3_Y10_N7 5 " "Info: 2: + IC(0.549 ns) + CELL(0.590 ns) = 1.139 ns; Loc. = LC_X3_Y10_N7; Fanout = 5; COMB Node = 'SerialRx4:Rx\|Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.139 ns" { SerialRx4:Rx|Count[1] SerialRx4:Rx|Equal1~0 } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 2.162 ns SerialRx4:Rx\|always3~0 3 COMB LC_X3_Y10_N8 8 " "Info: 3: + IC(0.433 ns) + CELL(0.590 ns) = 2.162 ns; Loc. = LC_X3_Y10_N8; Fanout = 8; COMB Node = 'SerialRx4:Rx\|always3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { SerialRx4:Rx|Equal1~0 SerialRx4:Rx|always3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.867 ns) 4.672 ns SerialRx4:Rx\|SR\[7\] 4 REG LC_X8_Y6_N9 1 " "Info: 4: + IC(1.643 ns) + CELL(0.867 ns) = 4.672 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'SerialRx4:Rx\|SR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { SerialRx4:Rx|always3~0 SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 43.81 % ) " "Info: Total cell delay = 2.047 ns ( 43.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.625 ns ( 56.19 % ) " "Info: Total interconnect delay = 2.625 ns ( 56.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { SerialRx4:Rx|Count[1] SerialRx4:Rx|Equal1~0 SerialRx4:Rx|always3~0 SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { SerialRx4:Rx|Count[1] {} SerialRx4:Rx|Equal1~0 {} SerialRx4:Rx|always3~0 {} SerialRx4:Rx|SR[7] {} } { 0.000ns 0.549ns 0.433ns 1.643ns } { 0.000ns 0.590ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.027 ns - Smallest " "Info: - Smallest clock skew is -0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.741 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.711 ns) 2.741 ns SerialRx4:Rx\|SR\[7\] 2 REG LC_X8_Y6_N9 1 " "Info: 2: + IC(0.561 ns) + CELL(0.711 ns) = 2.741 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'SerialRx4:Rx\|SR\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Clk SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.53 % ) " "Info: Total cell delay = 2.180 ns ( 79.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 20.47 % ) " "Info: Total interconnect delay = 0.561 ns ( 20.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { Clk SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|SR[7] {} } { 0.000ns 0.000ns 0.561ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.768 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns SerialRx4:Rx\|Count\[1\] 2 REG LC_X3_Y10_N6 4 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X3_Y10_N6; Fanout = 4; REG Node = 'SerialRx4:Rx\|Count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Clk SerialRx4:Rx|Count[1] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clk SerialRx4:Rx|Count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|Count[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { Clk SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|SR[7] {} } { 0.000ns 0.000ns 0.561ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clk SerialRx4:Rx|Count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|Count[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { SerialRx4:Rx|Count[1] SerialRx4:Rx|Equal1~0 SerialRx4:Rx|always3~0 SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { SerialRx4:Rx|Count[1] {} SerialRx4:Rx|Equal1~0 {} SerialRx4:Rx|always3~0 {} SerialRx4:Rx|SR[7] {} } { 0.000ns 0.549ns 0.433ns 1.643ns } { 0.000ns 0.590ns 0.590ns 0.867ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { Clk SerialRx4:Rx|SR[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|SR[7] {} } { 0.000ns 0.000ns 0.561ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clk SerialRx4:Rx|Count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|Count[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SerialRx4:Rx\|SR\[4\] SerialRx4:Rx\|PDout\[4\] Clk 3.24 ns " "Info: Found hold time violation between source  pin or register \"SerialRx4:Rx\|SR\[4\]\" and destination pin or register \"SerialRx4:Rx\|PDout\[4\]\" for clock \"Clk\" (Hold time is 3.24 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.431 ns + Largest " "Info: + Largest clock skew is 4.431 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 7.201 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 7.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.935 ns) 2.965 ns SerialRx4:Rx\|ready 2 REG LC_X8_Y6_N4 10 " "Info: 2: + IC(0.561 ns) + CELL(0.935 ns) = 2.965 ns; Loc. = LC_X8_Y6_N4; Fanout = 10; REG Node = 'SerialRx4:Rx\|ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Clk SerialRx4:Rx|ready } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.122 ns) + CELL(0.114 ns) 7.201 ns SerialRx4:Rx\|PDout\[4\] 3 REG LC_X4_Y9_N8 2 " "Info: 3: + IC(4.122 ns) + CELL(0.114 ns) = 7.201 ns; Loc. = LC_X4_Y9_N8; Fanout = 2; REG Node = 'SerialRx4:Rx\|PDout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { SerialRx4:Rx|ready SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 34.97 % ) " "Info: Total cell delay = 2.518 ns ( 34.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 65.03 % ) " "Info: Total interconnect delay = 4.683 ns ( 65.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { Clk SerialRx4:Rx|ready SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|ready {} SerialRx4:Rx|PDout[4] {} } { 0.000ns 0.000ns 0.561ns 4.122ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.770 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 2.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.711 ns) 2.770 ns SerialRx4:Rx\|SR\[4\] 2 REG LC_X4_Y9_N0 2 " "Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X4_Y9_N0; Fanout = 2; REG Node = 'SerialRx4:Rx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { Clk SerialRx4:Rx|SR[4] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.70 % ) " "Info: Total cell delay = 2.180 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.590 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.590 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk SerialRx4:Rx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|SR[4] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { Clk SerialRx4:Rx|ready SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|ready {} SerialRx4:Rx|PDout[4] {} } { 0.000ns 0.000ns 0.561ns 4.122ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk SerialRx4:Rx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|SR[4] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.967 ns - Shortest register register " "Info: - Shortest register to register delay is 0.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx4:Rx\|SR\[4\] 1 REG LC_X4_Y9_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N0; Fanout = 2; REG Node = 'SerialRx4:Rx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx4:Rx|SR[4] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.442 ns) 0.967 ns SerialRx4:Rx\|PDout\[4\] 2 REG LC_X4_Y9_N8 2 " "Info: 2: + IC(0.525 ns) + CELL(0.442 ns) = 0.967 ns; Loc. = LC_X4_Y9_N8; Fanout = 2; REG Node = 'SerialRx4:Rx\|PDout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { SerialRx4:Rx|SR[4] SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.442 ns ( 45.71 % ) " "Info: Total cell delay = 0.442 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.525 ns ( 54.29 % ) " "Info: Total interconnect delay = 0.525 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { SerialRx4:Rx|SR[4] SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.967 ns" { SerialRx4:Rx|SR[4] {} SerialRx4:Rx|PDout[4] {} } { 0.000ns 0.525ns } { 0.000ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 40 -1 0 } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.201 ns" { Clk SerialRx4:Rx|ready SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.201 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|ready {} SerialRx4:Rx|PDout[4] {} } { 0.000ns 0.000ns 0.561ns 4.122ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { Clk SerialRx4:Rx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.770 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|SR[4] {} } { 0.000ns 0.000ns 0.590ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { SerialRx4:Rx|SR[4] SerialRx4:Rx|PDout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.967 ns" { SerialRx4:Rx|SR[4] {} SerialRx4:Rx|PDout[4] {} } { 0.000ns 0.525ns } { 0.000ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SerialTx3:Tx\|SR\[6\] PDin\[6\] Clk 6.835 ns register " "Info: tsu for register \"SerialTx3:Tx\|SR\[6\]\" (data pin = \"PDin\[6\]\", clock pin = \"Clk\") is 6.835 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.580 ns + Longest pin register " "Info: + Longest pin to register delay is 9.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns PDin\[6\] 1 PIN PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'PDin\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PDin[6] } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.498 ns) + CELL(0.607 ns) 9.580 ns SerialTx3:Tx\|SR\[6\] 2 REG LC_X25_Y9_N5 1 " "Info: 2: + IC(7.498 ns) + CELL(0.607 ns) = 9.580 ns; Loc. = LC_X25_Y9_N5; Fanout = 1; REG Node = 'SerialTx3:Tx\|SR\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.105 ns" { PDin[6] SerialTx3:Tx|SR[6] } "NODE_NAME" } } { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 21.73 % ) " "Info: Total cell delay = 2.082 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.498 ns ( 78.27 % ) " "Info: Total interconnect delay = 7.498 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.580 ns" { PDin[6] SerialTx3:Tx|SR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.580 ns" { PDin[6] {} PDin[6]~out0 {} SerialTx3:Tx|SR[6] {} } { 0.000ns 0.000ns 7.498ns } { 0.000ns 1.475ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.782 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns SerialTx3:Tx\|SR\[6\] 2 REG LC_X25_Y9_N5 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X25_Y9_N5; Fanout = 1; REG Node = 'SerialTx3:Tx\|SR\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk SerialTx3:Tx|SR[6] } "NODE_NAME" } } { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx3:Tx|SR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx3:Tx|SR[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.580 ns" { PDin[6] SerialTx3:Tx|SR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.580 ns" { PDin[6] {} PDin[6]~out0 {} SerialTx3:Tx|SR[6] {} } { 0.000ns 0.000ns 7.498ns } { 0.000ns 1.475ns 0.607ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx3:Tx|SR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx3:Tx|SR[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk ParErr SerialRx4:Rx\|PDout\[3\] 14.643 ns register " "Info: tco from clock \"Clk\" to destination pin \"ParErr\" through register \"SerialRx4:Rx\|PDout\[3\]\" is 14.643 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 7.203 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 7.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.935 ns) 2.965 ns SerialRx4:Rx\|ready 2 REG LC_X8_Y6_N4 10 " "Info: 2: + IC(0.561 ns) + CELL(0.935 ns) = 2.965 ns; Loc. = LC_X8_Y6_N4; Fanout = 10; REG Node = 'SerialRx4:Rx\|ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { Clk SerialRx4:Rx|ready } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.124 ns) + CELL(0.114 ns) 7.203 ns SerialRx4:Rx\|PDout\[3\] 3 REG LC_X4_Y9_N1 2 " "Info: 3: + IC(4.124 ns) + CELL(0.114 ns) = 7.203 ns; Loc. = LC_X4_Y9_N1; Fanout = 2; REG Node = 'SerialRx4:Rx\|PDout\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.238 ns" { SerialRx4:Rx|ready SerialRx4:Rx|PDout[3] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 34.96 % ) " "Info: Total cell delay = 2.518 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.685 ns ( 65.04 % ) " "Info: Total interconnect delay = 4.685 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { Clk SerialRx4:Rx|ready SerialRx4:Rx|PDout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|ready {} SerialRx4:Rx|PDout[3] {} } { 0.000ns 0.000ns 0.561ns 4.124ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.440 ns + Longest register pin " "Info: + Longest register to pin delay is 7.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SerialRx4:Rx\|PDout\[3\] 1 REG LC_X4_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N1; Fanout = 2; REG Node = 'SerialRx4:Rx\|PDout\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SerialRx4:Rx|PDout[3] } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.590 ns) 1.700 ns SerialRx4:Rx\|ParErr~0 2 COMB LC_X4_Y9_N7 1 " "Info: 2: + IC(1.110 ns) + CELL(0.590 ns) = 1.700 ns; Loc. = LC_X4_Y9_N7; Fanout = 1; COMB Node = 'SerialRx4:Rx\|ParErr~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SerialRx4:Rx|PDout[3] SerialRx4:Rx|ParErr~0 } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(0.292 ns) 3.607 ns SerialRx4:Rx\|ParErr~2 3 COMB LC_X8_Y6_N2 1 " "Info: 3: + IC(1.615 ns) + CELL(0.292 ns) = 3.607 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'SerialRx4:Rx\|ParErr~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { SerialRx4:Rx|ParErr~0 SerialRx4:Rx|ParErr~2 } "NODE_NAME" } } { "SerialRx4.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialRx4.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(2.108 ns) 7.440 ns ParErr 4 PIN PIN_48 0 " "Info: 4: + IC(1.725 ns) + CELL(2.108 ns) = 7.440 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'ParErr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.833 ns" { SerialRx4:Rx|ParErr~2 ParErr } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.990 ns ( 40.19 % ) " "Info: Total cell delay = 2.990 ns ( 40.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.450 ns ( 59.81 % ) " "Info: Total interconnect delay = 4.450 ns ( 59.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { SerialRx4:Rx|PDout[3] SerialRx4:Rx|ParErr~0 SerialRx4:Rx|ParErr~2 ParErr } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { SerialRx4:Rx|PDout[3] {} SerialRx4:Rx|ParErr~0 {} SerialRx4:Rx|ParErr~2 {} ParErr {} } { 0.000ns 1.110ns 1.615ns 1.725ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.203 ns" { Clk SerialRx4:Rx|ready SerialRx4:Rx|PDout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.203 ns" { Clk {} Clk~out0 {} SerialRx4:Rx|ready {} SerialRx4:Rx|PDout[3] {} } { 0.000ns 0.000ns 0.561ns 4.124ns } { 0.000ns 1.469ns 0.935ns 0.114ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.440 ns" { SerialRx4:Rx|PDout[3] SerialRx4:Rx|ParErr~0 SerialRx4:Rx|ParErr~2 ParErr } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.440 ns" { SerialRx4:Rx|PDout[3] {} SerialRx4:Rx|ParErr~0 {} SerialRx4:Rx|ParErr~2 {} ParErr {} } { 0.000ns 1.110ns 1.615ns 1.725ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clk SCout 5.002 ns Longest " "Info: Longest tpd from source pin \"Clk\" to destination pin \"SCout\" is 5.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.108 ns) 5.002 ns SCout 2 PIN PIN_68 0 " "Info: 2: + IC(1.425 ns) + CELL(2.108 ns) = 5.002 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'SCout'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.533 ns" { Clk SCout } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns ( 71.51 % ) " "Info: Total cell delay = 3.577 ns ( 71.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.425 ns ( 28.49 % ) " "Info: Total interconnect delay = 1.425 ns ( 28.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.002 ns" { Clk SCout } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.002 ns" { Clk {} Clk~out0 {} SCout {} } { 0.000ns 0.000ns 1.425ns } { 0.000ns 1.469ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SerialTx3:Tx\|SR\[4\] PDin\[4\] Clk -4.384 ns register " "Info: th for register \"SerialTx3:Tx\|SR\[4\]\" (data pin = \"PDin\[4\]\", clock pin = \"Clk\") is -4.384 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_17 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns SerialTx3:Tx\|SR\[4\] 2 REG LC_X25_Y9_N0 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X25_Y9_N0; Fanout = 1; REG Node = 'SerialTx3:Tx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clk SerialTx3:Tx|SR[4] } "NODE_NAME" } } { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx3:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx3:Tx|SR[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.181 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns PDin\[4\] 1 PIN PIN_98 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'PDin\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PDin[4] } "NODE_NAME" } } { "SerialTxRx.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTxRx.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.974 ns) + CELL(0.738 ns) 7.181 ns SerialTx3:Tx\|SR\[4\] 2 REG LC_X25_Y9_N0 1 " "Info: 2: + IC(4.974 ns) + CELL(0.738 ns) = 7.181 ns; Loc. = LC_X25_Y9_N0; Fanout = 1; REG Node = 'SerialTx3:Tx\|SR\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.712 ns" { PDin[4] SerialTx3:Tx|SR[4] } "NODE_NAME" } } { "SerialTx3.v" "" { Text "E:/EE342 DSD/my_codes/lab5_serializer2/SerialTx3.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.207 ns ( 30.73 % ) " "Info: Total cell delay = 2.207 ns ( 30.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.974 ns ( 69.27 % ) " "Info: Total interconnect delay = 4.974 ns ( 69.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { PDin[4] SerialTx3:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { PDin[4] {} PDin[4]~out0 {} SerialTx3:Tx|SR[4] {} } { 0.000ns 0.000ns 4.974ns } { 0.000ns 1.469ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clk SerialTx3:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clk {} Clk~out0 {} SerialTx3:Tx|SR[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { PDin[4] SerialTx3:Tx|SR[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { PDin[4] {} PDin[4]~out0 {} SerialTx3:Tx|SR[4] {} } { 0.000ns 0.000ns 4.974ns } { 0.000ns 1.469ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 12:13:26 2017 " "Info: Processing ended: Thu May 11 12:13:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
