Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Sep 26 19:35:08 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fsm_timing_summary_routed.rpt -rpx fsm_timing_summary_routed.rpx
| Design       : fsm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.098      -32.690                      5                    7        0.448        0.000                      0                    7        4.500        0.000                       0                     3  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
my_only_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_only_clock       -8.098      -32.690                      5                    7        0.448        0.000                      0                    7        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_only_clock
  To Clock:  my_only_clock

Setup :            5  Failing Endpoints,  Worst Slack       -8.098ns,  Total Violation      -32.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.098ns  (required time - arrival time)
  Source:                 pause
                            (input port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            terminal
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 5.086ns (63.079%)  route 2.977ns (36.921%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            5.000ns
  Output Delay:           5.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    T2                                                0.000     5.000 f  pause (IN)
                         net (fo=0)                   0.000     5.000    pause
    T2                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  pause_IBUF_inst/O
                         net (fo=3, routed)           1.055     7.513    pause_IBUF
    SLICE_X64Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.637 r  terminal_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.922     9.559    terminal_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.062 r  terminal_OBUF_inst/O
                         net (fo=0)                   0.000    13.062    terminal
    U3                                                                r  terminal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -13.062    
  -------------------------------------------------------------------
                         slack                                 -8.098    

Slack (VIOLATED) :        -6.423ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            even
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 4.091ns (65.681%)  route 2.138ns (34.319%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  state_reg[0]/Q
                         net (fo=5, routed)           0.431     6.046    state_OBUF[0]
    SLICE_X63Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.170 r  even_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.707     7.877    even_OBUF
    R2                   OBUF (Prop_obuf_I_O)         3.511    11.388 r  even_OBUF_inst/O
                         net (fo=0)                   0.000    11.388    even
    R2                                                                r  even (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                 -6.423    

Slack (VIOLATED) :        -6.095ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.964ns (67.182%)  route 1.936ns (32.818%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  state_reg[0]/Q
                         net (fo=5, routed)           1.936     7.552    state_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.508    11.060 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.060    state[0]
    V3                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                 -6.095    

Slack (VIOLATED) :        -6.061ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 3.965ns (67.588%)  route 1.902ns (32.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  state_reg[1]/Q
                         net (fo=6, routed)           1.902     7.517    odd_OBUF
    V2                   OBUF (Prop_obuf_I_O)         3.509    11.026 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.026    state[1]
    V2                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                 -6.061    

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            odd
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 3.975ns (68.316%)  route 1.843ns (31.684%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.638     5.159    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.456     5.615 r  state_reg[1]/Q
                         net (fo=6, routed)           1.843     7.459    odd_OBUF
    R3                   OBUF (Prop_obuf_I_O)         3.519    10.977 r  odd_OBUF_inst/O
                         net (fo=0)                   0.000    10.977    odd
    R3                                                                r  odd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -5.000     4.965    
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 restart
                            (input port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.463ns (36.189%)  route 0.816ns (63.811%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    T3                                                0.000     5.000 r  restart (IN)
                         net (fo=0)                   0.000     5.000    restart
    T3                   IBUF (Prop_ibuf_I_O)         0.408     5.408 r  restart_IBUF_inst/O
                         net (fo=3, routed)           0.627     6.035    restart_IBUF
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.055     6.090 r  state[0]_i_1/O
                         net (fo=1, routed)           0.189     6.279    state[0]_i_1_n_0
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595    11.478    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
                         clock pessimism              0.000    11.478    
                         clock uncertainty           -0.035    11.443    
    SLICE_X63Y43         FDPE (Setup_fdpe_C_D)       -0.089    11.354    state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 restart
                            (input port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (my_only_clock rise@10.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.464ns (38.263%)  route 0.748ns (61.737%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 11.478 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    T3                                                0.000     5.000 r  restart (IN)
                         net (fo=0)                   0.000     5.000    restart
    T3                   IBUF (Prop_ibuf_I_O)         0.408     5.408 r  restart_IBUF_inst/O
                         net (fo=3, routed)           0.626     6.034    restart_IBUF
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.056     6.090 r  state[1]_i_1/O
                         net (fo=1, routed)           0.123     6.212    state[1]_i_1_n_0
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595    11.478    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
                         clock pessimism              0.000    11.478    
                         clock uncertainty           -0.035    11.443    
    SLICE_X63Y44         FDPE (Setup_fdpe_C_D)       -0.095    11.348    state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.348    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  5.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.190ns (40.555%)  route 0.279ns (59.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  state_reg[0]/Q
                         net (fo=5, routed)           0.174     1.793    state_OBUF[0]
    SLICE_X65Y44         LUT4 (Prop_lut4_I3_O)        0.049     1.842 r  state[1]_i_1/O
                         net (fo=1, routed)           0.105     1.947    state[1]_i_1_n_0
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X63Y44         FDPE (Hold_fdpe_C_D)         0.005     1.499    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.187ns (32.565%)  route 0.387ns (67.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  state_reg[0]/Q
                         net (fo=5, routed)           0.226     1.845    state_OBUF[0]
    SLICE_X65Y44         LUT4 (Prop_lut4_I0_O)        0.046     1.891 r  state[0]_i_1/O
                         net (fo=1, routed)           0.161     2.052    state[0]_i_1_n_0
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.866     1.993    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y43         FDPE (Hold_fdpe_C_D)         0.010     1.488    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             8.249ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            odd
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 1.361ns (76.828%)  route 0.410ns (23.172%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  state_reg[1]/Q
                         net (fo=6, routed)           0.410     2.030    odd_OBUF
    R3                   OBUF (Prop_obuf_I_O)         1.220     3.249 r  odd_OBUF_inst/O
                         net (fo=0)                   0.000     3.249    odd
    R3                                                                r  odd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -5.000    -5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  8.249    

Slack (MET) :             8.261ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[0]
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.350ns (75.742%)  route 0.432ns (24.258%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y43         FDPE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  state_reg[0]/Q
                         net (fo=5, routed)           0.432     2.052    state_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.261 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    state[0]
    V3                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -5.000    -5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  8.261    

Slack (MET) :             8.290ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state[1]
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 1.351ns (74.583%)  route 0.461ns (25.417%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  state_reg[1]/Q
                         net (fo=6, routed)           0.461     2.080    odd_OBUF
    V2                   OBUF (Prop_obuf_I_O)         1.210     3.290 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    state[1]
    V2                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -5.000    -5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  8.290    

Slack (MET) :             8.377ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            even
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 1.398ns (73.642%)  route 0.500ns (26.358%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.619 f  state_reg[1]/Q
                         net (fo=6, routed)           0.152     1.771    odd_OBUF
    SLICE_X63Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  even_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.349     2.165    even_OBUF
    R2                   OBUF (Prop_obuf_I_O)         1.212     3.377 r  even_OBUF_inst/O
                         net (fo=0)                   0.000     3.377    even
    R2                                                                r  even (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -5.000    -5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                           3.377    
  -------------------------------------------------------------------
                         slack                                  8.377    

Slack (MET) :             8.538ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            terminal
                            (output port clocked by my_only_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_only_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.391ns (67.513%)  route 0.669ns (32.487%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.595     1.478    clk_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  state_reg[1]/Q
                         net (fo=6, routed)           0.221     1.840    odd_OBUF
    SLICE_X64Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  terminal_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.449     2.333    terminal_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.538 r  terminal_OBUF_inst/O
                         net (fo=0)                   0.000     3.538    terminal
    U3                                                                r  terminal (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock my_only_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -5.000    -5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  8.538    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_only_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   state_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y44   state_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   state_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   state_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   state_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   state_reg[1]/C



