==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@W [HLS-40] Skipped source file 'vivado_hls.app'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file 'accelerator/quant.c' ... 
accelerator/quant.c:22:19: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                DOT_Multiply(X, stdQuantizationMatrix, Y);
                                ^~~~~~~~~~~~~~~~~~~~~
accelerator/matrixmath.h:16:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
accelerator/quant.c:26:17: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                DOT_Divide(X, stdQuantizationMatrix, Y);
                              ^~~~~~~~~~~~~~~~~~~~~
accelerator/matrixmath.h:19:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
2 warnings generated.
@I [HLS-10] Analyzing design file 'accelerator/matrixmath.c' ... 
@I [HLS-10] Analyzing design file 'accelerator/dct.c' ... 
accelerator/dct.c:15:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(Tinv,X,temp);
                             ^~~~
accelerator/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
accelerator/dct.c:16:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, T, Y);
                                    ^
accelerator/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
accelerator/dct.c:20:16: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply(T,X,temp);
                             ^
accelerator/matrixmath.h:9:25: note: passing argument to parameter 'A' here
void MAT_Multiply(float A[MAT_SIZE][MAT_SIZE],
                        ^
accelerator/dct.c:21:23: warning: passing 'const float [8][8]' to parameter of type 'float (*)[8]' discards qualifiers [-Wincompatible-pointer-types]
                MAT_Multiply2(temp, Tinv, Y);
                                    ^~~~
accelerator/matrixmath.h:13:9: note: passing argument to parameter 'B' here
                float B[MAT_SIZE][MAT_SIZE], float C[MAT_SIZE][MAT_SIZE]);
                      ^
4 warnings generated.
@I [HLS-10] Analyzing design file 'accelerator/accelerator.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'DOT_Multiply' into 'Quant' (accelerator/quant.c:22) automatically.
@I [XFORM-602] Inlining function 'DOT_Divide' into 'Quant' (accelerator/quant.c:26) automatically.
@I [XFORM-602] Inlining function 'DCT' into 'Accelerator' (accelerator/accelerator.c:14) automatically.
@I [XFORM-602] Inlining function 'DOT_Multiply' into 'Quant' (accelerator/quant.c:22) automatically.
@I [XFORM-602] Inlining function 'DOT_Divide' into 'Quant' (accelerator/quant.c:26) automatically.
@I [XFORM-602] Inlining function 'DCT' into 'Accelerator' (accelerator/accelerator.c:14) automatically.
@I [HLS-111] Elapsed time: 92.656 seconds; current memory usage: 99.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'Accelerator' ...
@W [SYN-107] Renaming port name 'Accelerator/function' to 'Accelerator/function_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.063 seconds; current memory usage: 101 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.078 seconds; current memory usage: 101 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.188 seconds; current memory usage: 101 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.062 seconds; current memory usage: 101 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.141 seconds; current memory usage: 102 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 102 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Accelerator' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.109 seconds; current memory usage: 102 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Accelerator' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094 seconds; current memory usage: 102 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply'.
@I [HLS-111] Elapsed time: 0.125 seconds; current memory usage: 102 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_MAT_Multiply2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_MAT_Multiply2'.
@I [HLS-111] Elapsed time: 1.235 seconds; current memory usage: 102 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator_Quant' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'Accelerator_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'Accelerator_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'Accelerator_Quant'.
@I [HLS-111] Elapsed time: 1.109 seconds; current memory usage: 103 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Accelerator' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'Accelerator/X' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'Accelerator/function_r' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'Accelerator/Y' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'Accelerator' to 'ap_ctrl_hs'.
@W [RTGEN-101] Global array 'stdQuantizationMatrix' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'Tinv' will not be exposed as RTL port.
@W [RTGEN-101] Global array 'T' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'Accelerator'.
@I [HLS-111] Elapsed time: 1.093 seconds; current memory usage: 103 MB.
@I [RTMG-278] Implementing memory 'Accelerator_MAT_Multiply_B_cached_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'Accelerator_MAT_Multiply2_A_cached_row_ram' using distributed RAMs.
@I [RTMG-279] Implementing memory 'Accelerator_Quant_stdQuantizationMatrix_rom' using auto ROMs.
@W [RTMG-274] Memory 'Accelerator_Tinv' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_Tinv_rom' using block ROMs.
@W [RTMG-274] Memory 'Accelerator_T' is read-only, switch it to a ROM.
@I [RTMG-279] Implementing memory 'Accelerator_T_rom' using block ROMs.
@I [RTMG-278] Implementing memory 'Accelerator_temp_2_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'Accelerator'.
@I [WVHDL-304] Generating RTL VHDL for 'Accelerator'.
@I [WVLOG-307] Generating RTL Verilog for 'Accelerator'.
@I [HLS-112] Total elapsed time: 100.609 seconds; peak memory usage: 103 MB.
@I [LIC-101] Checked in feature [HLS]
