// Seed: 754551900
module module_0 (
    input supply1 id_0
);
  assign id_2 = 1'h0 && 1'b0;
  assign id_2 = id_2;
  assign module_1.id_5 = 0;
  always wait (id_0);
endmodule
module module_1 (
    input uwire id_0
    , id_2
);
  wire id_3, id_4;
  tri id_5, id_6, id_7;
  module_0 modCall_1 (id_0);
  assign (pull1, highz0) id_4.id_7 = id_7;
  assign id_7 = 1;
  assign id_4.id_5 = {1, 1, id_6, 1};
  wor  id_8 = id_4;
  wire id_9;
endmodule
