|LTC1744_T01_TOP
Clk => Clk.IN2
Rst_n => Rst_n.IN9
data0[0] => data0[0].IN1
data0[1] => data0[1].IN1
data0[2] => data0[2].IN1
data0[3] => data0[3].IN1
data0[4] => data0[4].IN1
data0[5] => data0[5].IN1
data0[6] => data0[6].IN1
data0[7] => data0[7].IN1
data0[8] => data0[8].IN1
data0[9] => data0[9].IN1
data0[10] => data0[10].IN1
data0[11] => data0[11].IN1
data0[12] => data0[12].IN1
data0[13] => data0[13].IN1
data0[14] => data0[14].IN1
data0[15] => data0[15].IN1
FST3253_0[0] << LTC1744_T01:LTC1744_T01_00.FST3253
FST3253_0[1] << LTC1744_T01:LTC1744_T01_00.FST3253
FST3253_OEN_0 << LTC1744_T01:LTC1744_T01_00.OE_n
ENC_P_0 << LTC1744_T01:LTC1744_T01_00.ENC_P
ENC_N_0 << LTC1744_T01:LTC1744_T01_00.ENC_N
OF_0 => ~NO_FANOUT~
data1[0] => data1[0].IN1
data1[1] => data1[1].IN1
data1[2] => data1[2].IN1
data1[3] => data1[3].IN1
data1[4] => data1[4].IN1
data1[5] => data1[5].IN1
data1[6] => data1[6].IN1
data1[7] => data1[7].IN1
data1[8] => data1[8].IN1
data1[9] => data1[9].IN1
data1[10] => data1[10].IN1
data1[11] => data1[11].IN1
data1[12] => data1[12].IN1
data1[13] => data1[13].IN1
data1[14] => data1[14].IN1
data1[15] => data1[15].IN1
FST3253_1[0] << LTC1744_T01:LTC1744_T01_01.FST3253
FST3253_1[1] << LTC1744_T01:LTC1744_T01_01.FST3253
FST3253_OEN_1 << LTC1744_T01:LTC1744_T01_01.OE_n
ENC_P_1 << LTC1744_T01:LTC1744_T01_01.ENC_P
ENC_N_1 << LTC1744_T01:LTC1744_T01_01.ENC_N
OF_1 => ~NO_FANOUT~
data2[0] => data2[0].IN1
data2[1] => data2[1].IN1
data2[2] => data2[2].IN1
data2[3] => data2[3].IN1
data2[4] => data2[4].IN1
data2[5] => data2[5].IN1
data2[6] => data2[6].IN1
data2[7] => data2[7].IN1
data2[8] => data2[8].IN1
data2[9] => data2[9].IN1
data2[10] => data2[10].IN1
data2[11] => data2[11].IN1
data2[12] => data2[12].IN1
data2[13] => data2[13].IN1
data2[14] => data2[14].IN1
data2[15] => data2[15].IN1
FST3253_2[0] << LTC1744_T01:LTC1744_T01_02.FST3253
FST3253_2[1] << LTC1744_T01:LTC1744_T01_02.FST3253
FST3253_OEN_2 << LTC1744_T01:LTC1744_T01_02.OE_n
ENC_P_2 << LTC1744_T01:LTC1744_T01_02.ENC_P
ENC_N_2 << LTC1744_T01:LTC1744_T01_02.ENC_N
OF_2 => ~NO_FANOUT~
led << led_control:led_control01.led
Cs_n << spi_master:spi_master0.Cs_n
Clk_out << spi_master:spi_master0.Clk_out
MOSI << spi_master:spi_master0.MOSI
finish_n_led << spi_master:spi_master0.finish_n


|LTC1744_T01_TOP|pll_200:pll_200_0
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|LTC1744_T01_TOP|pll_200:pll_200_0|altpll:altpll_component
inclk[0] => pll_200_altpll:auto_generated.inclk[0]
inclk[1] => pll_200_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|LTC1744_T01_TOP|pll_200:pll_200_0|altpll:altpll_component|pll_200_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_00
Clk => one_turn~reg0.CLK
Clk => cnt_one_turn_delay[0].CLK
Clk => cnt_one_turn_delay[1].CLK
Clk => en_cnt_one_turn.CLK
Clk => OE_n~reg0.CLK
Clk => FST3253[0]~reg0.CLK
Clk => FST3253[1]~reg0.CLK
Clk => data_out3[0]~reg0.CLK
Clk => data_out3[1]~reg0.CLK
Clk => data_out3[2]~reg0.CLK
Clk => data_out3[3]~reg0.CLK
Clk => data_out3[4]~reg0.CLK
Clk => data_out3[5]~reg0.CLK
Clk => data_out3[6]~reg0.CLK
Clk => data_out3[7]~reg0.CLK
Clk => data_out3[8]~reg0.CLK
Clk => data_out3[9]~reg0.CLK
Clk => data_out3[10]~reg0.CLK
Clk => data_out3[11]~reg0.CLK
Clk => data_out3[12]~reg0.CLK
Clk => data_out3[13]~reg0.CLK
Clk => data_out3[14]~reg0.CLK
Clk => data_out3[15]~reg0.CLK
Clk => data_out2[0]~reg0.CLK
Clk => data_out2[1]~reg0.CLK
Clk => data_out2[2]~reg0.CLK
Clk => data_out2[3]~reg0.CLK
Clk => data_out2[4]~reg0.CLK
Clk => data_out2[5]~reg0.CLK
Clk => data_out2[6]~reg0.CLK
Clk => data_out2[7]~reg0.CLK
Clk => data_out2[8]~reg0.CLK
Clk => data_out2[9]~reg0.CLK
Clk => data_out2[10]~reg0.CLK
Clk => data_out2[11]~reg0.CLK
Clk => data_out2[12]~reg0.CLK
Clk => data_out2[13]~reg0.CLK
Clk => data_out2[14]~reg0.CLK
Clk => data_out2[15]~reg0.CLK
Clk => data_out1[0]~reg0.CLK
Clk => data_out1[1]~reg0.CLK
Clk => data_out1[2]~reg0.CLK
Clk => data_out1[3]~reg0.CLK
Clk => data_out1[4]~reg0.CLK
Clk => data_out1[5]~reg0.CLK
Clk => data_out1[6]~reg0.CLK
Clk => data_out1[7]~reg0.CLK
Clk => data_out1[8]~reg0.CLK
Clk => data_out1[9]~reg0.CLK
Clk => data_out1[10]~reg0.CLK
Clk => data_out1[11]~reg0.CLK
Clk => data_out1[12]~reg0.CLK
Clk => data_out1[13]~reg0.CLK
Clk => data_out1[14]~reg0.CLK
Clk => data_out1[15]~reg0.CLK
Clk => data_out0[0]~reg0.CLK
Clk => data_out0[1]~reg0.CLK
Clk => data_out0[2]~reg0.CLK
Clk => data_out0[3]~reg0.CLK
Clk => data_out0[4]~reg0.CLK
Clk => data_out0[5]~reg0.CLK
Clk => data_out0[6]~reg0.CLK
Clk => data_out0[7]~reg0.CLK
Clk => data_out0[8]~reg0.CLK
Clk => data_out0[9]~reg0.CLK
Clk => data_out0[10]~reg0.CLK
Clk => data_out0[11]~reg0.CLK
Clk => data_out0[12]~reg0.CLK
Clk => data_out0[13]~reg0.CLK
Clk => data_out0[14]~reg0.CLK
Clk => data_out0[15]~reg0.CLK
Clk => ENC_N~reg0.CLK
Clk => ENC_P~reg0.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
Clk => counter[10].CLK
Clk => counter[11].CLK
Clk => counter[12].CLK
Clk => counter[13].CLK
Rst_n => data_out3[0]~reg0.ACLR
Rst_n => data_out3[1]~reg0.ACLR
Rst_n => data_out3[2]~reg0.ACLR
Rst_n => data_out3[3]~reg0.ACLR
Rst_n => data_out3[4]~reg0.ACLR
Rst_n => data_out3[5]~reg0.ACLR
Rst_n => data_out3[6]~reg0.ACLR
Rst_n => data_out3[7]~reg0.ACLR
Rst_n => data_out3[8]~reg0.ACLR
Rst_n => data_out3[9]~reg0.ACLR
Rst_n => data_out3[10]~reg0.ACLR
Rst_n => data_out3[11]~reg0.ACLR
Rst_n => data_out3[12]~reg0.ACLR
Rst_n => data_out3[13]~reg0.ACLR
Rst_n => data_out3[14]~reg0.ACLR
Rst_n => data_out3[15]~reg0.ACLR
Rst_n => data_out2[0]~reg0.ACLR
Rst_n => data_out2[1]~reg0.ACLR
Rst_n => data_out2[2]~reg0.ACLR
Rst_n => data_out2[3]~reg0.ACLR
Rst_n => data_out2[4]~reg0.ACLR
Rst_n => data_out2[5]~reg0.ACLR
Rst_n => data_out2[6]~reg0.ACLR
Rst_n => data_out2[7]~reg0.ACLR
Rst_n => data_out2[8]~reg0.ACLR
Rst_n => data_out2[9]~reg0.ACLR
Rst_n => data_out2[10]~reg0.ACLR
Rst_n => data_out2[11]~reg0.ACLR
Rst_n => data_out2[12]~reg0.ACLR
Rst_n => data_out2[13]~reg0.ACLR
Rst_n => data_out2[14]~reg0.ACLR
Rst_n => data_out2[15]~reg0.ACLR
Rst_n => data_out1[0]~reg0.ACLR
Rst_n => data_out1[1]~reg0.ACLR
Rst_n => data_out1[2]~reg0.ACLR
Rst_n => data_out1[3]~reg0.ACLR
Rst_n => data_out1[4]~reg0.ACLR
Rst_n => data_out1[5]~reg0.ACLR
Rst_n => data_out1[6]~reg0.ACLR
Rst_n => data_out1[7]~reg0.ACLR
Rst_n => data_out1[8]~reg0.ACLR
Rst_n => data_out1[9]~reg0.ACLR
Rst_n => data_out1[10]~reg0.ACLR
Rst_n => data_out1[11]~reg0.ACLR
Rst_n => data_out1[12]~reg0.ACLR
Rst_n => data_out1[13]~reg0.ACLR
Rst_n => data_out1[14]~reg0.ACLR
Rst_n => data_out1[15]~reg0.ACLR
Rst_n => data_out0[0]~reg0.ACLR
Rst_n => data_out0[1]~reg0.ACLR
Rst_n => data_out0[2]~reg0.ACLR
Rst_n => data_out0[3]~reg0.ACLR
Rst_n => data_out0[4]~reg0.ACLR
Rst_n => data_out0[5]~reg0.ACLR
Rst_n => data_out0[6]~reg0.ACLR
Rst_n => data_out0[7]~reg0.ACLR
Rst_n => data_out0[8]~reg0.ACLR
Rst_n => data_out0[9]~reg0.ACLR
Rst_n => data_out0[10]~reg0.ACLR
Rst_n => data_out0[11]~reg0.ACLR
Rst_n => data_out0[12]~reg0.ACLR
Rst_n => data_out0[13]~reg0.ACLR
Rst_n => data_out0[14]~reg0.ACLR
Rst_n => data_out0[15]~reg0.ACLR
Rst_n => en_cnt_one_turn.ACLR
Rst_n => OE_n~reg0.PRESET
Rst_n => FST3253[0]~reg0.PRESET
Rst_n => FST3253[1]~reg0.PRESET
Rst_n => ENC_N~reg0.PRESET
Rst_n => ENC_P~reg0.ACLR
Rst_n => one_turn~reg0.ACLR
Rst_n => counter[0].ACLR
Rst_n => counter[1].ACLR
Rst_n => counter[2].ACLR
Rst_n => counter[3].ACLR
Rst_n => counter[4].ACLR
Rst_n => counter[5].ACLR
Rst_n => counter[6].ACLR
Rst_n => counter[7].ACLR
Rst_n => counter[8].ACLR
Rst_n => counter[9].ACLR
Rst_n => counter[10].ACLR
Rst_n => counter[11].ACLR
Rst_n => counter[12].ACLR
Rst_n => counter[13].ACLR
Rst_n => cnt_one_turn_delay[0].ACLR
Rst_n => cnt_one_turn_delay[1].ACLR
data_in[0] => data_out3.DATAB
data_in[0] => data_out2.DATAB
data_in[0] => data_out1.DATAB
data_in[0] => data_out0.DATAB
data_in[1] => data_out3.DATAB
data_in[1] => data_out2.DATAB
data_in[1] => data_out1.DATAB
data_in[1] => data_out0.DATAB
data_in[2] => data_out3.DATAB
data_in[2] => data_out2.DATAB
data_in[2] => data_out1.DATAB
data_in[2] => data_out0.DATAB
data_in[3] => data_out3.DATAB
data_in[3] => data_out2.DATAB
data_in[3] => data_out1.DATAB
data_in[3] => data_out0.DATAB
data_in[4] => data_out3.DATAB
data_in[4] => data_out2.DATAB
data_in[4] => data_out1.DATAB
data_in[4] => data_out0.DATAB
data_in[5] => data_out3.DATAB
data_in[5] => data_out2.DATAB
data_in[5] => data_out1.DATAB
data_in[5] => data_out0.DATAB
data_in[6] => data_out3.DATAB
data_in[6] => data_out2.DATAB
data_in[6] => data_out1.DATAB
data_in[6] => data_out0.DATAB
data_in[7] => data_out3.DATAB
data_in[7] => data_out2.DATAB
data_in[7] => data_out1.DATAB
data_in[7] => data_out0.DATAB
data_in[8] => data_out3.DATAB
data_in[8] => data_out2.DATAB
data_in[8] => data_out1.DATAB
data_in[8] => data_out0.DATAB
data_in[9] => data_out3.DATAB
data_in[9] => data_out2.DATAB
data_in[9] => data_out1.DATAB
data_in[9] => data_out0.DATAB
data_in[10] => data_out3.DATAB
data_in[10] => data_out2.DATAB
data_in[10] => data_out1.DATAB
data_in[10] => data_out0.DATAB
data_in[11] => data_out3.DATAB
data_in[11] => data_out2.DATAB
data_in[11] => data_out1.DATAB
data_in[11] => data_out0.DATAB
data_in[12] => data_out3.DATAB
data_in[12] => data_out2.DATAB
data_in[12] => data_out1.DATAB
data_in[12] => data_out0.DATAB
data_in[13] => data_out3.DATAB
data_in[13] => data_out2.DATAB
data_in[13] => data_out1.DATAB
data_in[13] => data_out0.DATAB
data_in[14] => data_out3.DATAB
data_in[14] => data_out2.DATAB
data_in[14] => data_out1.DATAB
data_in[14] => data_out0.DATAB
data_in[15] => data_out3.DATAB
data_in[15] => data_out2.DATAB
data_in[15] => data_out1.DATAB
data_in[15] => data_out0.DATAB
FST3253[0] <= FST3253[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FST3253[1] <= FST3253[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE_n <= OE_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENC_P <= ENC_P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENC_N <= ENC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[0] <= data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[1] <= data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[2] <= data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[3] <= data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[4] <= data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[5] <= data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[6] <= data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[7] <= data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[8] <= data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[9] <= data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[10] <= data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[11] <= data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[12] <= data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[13] <= data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[14] <= data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[15] <= data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[0] <= data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_turn <= one_turn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|find_start:find_start_00
Clk => Samp_en~reg0.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
Clk => counter[10].CLK
Clk => counter[11].CLK
Clk => counter[12].CLK
Clk => counter[13].CLK
Clk => counter[14].CLK
Clk => counter[15].CLK
Clk => counter[16].CLK
Clk => counter[17].CLK
Clk => counter[18].CLK
Clk => counter[19].CLK
Clk => find_ok.CLK
Clk => data_3[0].CLK
Clk => data_3[1].CLK
Clk => data_3[2].CLK
Clk => data_3[3].CLK
Clk => data_3[4].CLK
Clk => data_3[5].CLK
Clk => data_3[6].CLK
Clk => data_3[7].CLK
Clk => data_3[8].CLK
Clk => data_3[9].CLK
Clk => data_3[10].CLK
Clk => data_3[11].CLK
Clk => data_3[12].CLK
Clk => data_3[13].CLK
Clk => data_3[14].CLK
Clk => data_3[15].CLK
Clk => data_2[0].CLK
Clk => data_2[1].CLK
Clk => data_2[2].CLK
Clk => data_2[3].CLK
Clk => data_2[4].CLK
Clk => data_2[5].CLK
Clk => data_2[6].CLK
Clk => data_2[7].CLK
Clk => data_2[8].CLK
Clk => data_2[9].CLK
Clk => data_2[10].CLK
Clk => data_2[11].CLK
Clk => data_2[12].CLK
Clk => data_2[13].CLK
Clk => data_2[14].CLK
Clk => data_2[15].CLK
Clk => data_1[0].CLK
Clk => data_1[1].CLK
Clk => data_1[2].CLK
Clk => data_1[3].CLK
Clk => data_1[4].CLK
Clk => data_1[5].CLK
Clk => data_1[6].CLK
Clk => data_1[7].CLK
Clk => data_1[8].CLK
Clk => data_1[9].CLK
Clk => data_1[10].CLK
Clk => data_1[11].CLK
Clk => data_1[12].CLK
Clk => data_1[13].CLK
Clk => data_1[14].CLK
Clk => data_1[15].CLK
Clk => data_0[0].CLK
Clk => data_0[1].CLK
Clk => data_0[2].CLK
Clk => data_0[3].CLK
Clk => data_0[4].CLK
Clk => data_0[5].CLK
Clk => data_0[6].CLK
Clk => data_0[7].CLK
Clk => data_0[8].CLK
Clk => data_0[9].CLK
Clk => data_0[10].CLK
Clk => data_0[11].CLK
Clk => data_0[12].CLK
Clk => data_0[13].CLK
Clk => data_0[14].CLK
Clk => data_0[15].CLK
Rst_n => data_3[0].ACLR
Rst_n => data_3[1].ACLR
Rst_n => data_3[2].ACLR
Rst_n => data_3[3].ACLR
Rst_n => data_3[4].ACLR
Rst_n => data_3[5].ACLR
Rst_n => data_3[6].ACLR
Rst_n => data_3[7].ACLR
Rst_n => data_3[8].ACLR
Rst_n => data_3[9].ACLR
Rst_n => data_3[10].ACLR
Rst_n => data_3[11].ACLR
Rst_n => data_3[12].ACLR
Rst_n => data_3[13].ACLR
Rst_n => data_3[14].ACLR
Rst_n => data_3[15].ACLR
Rst_n => data_2[0].ACLR
Rst_n => data_2[1].ACLR
Rst_n => data_2[2].ACLR
Rst_n => data_2[3].ACLR
Rst_n => data_2[4].ACLR
Rst_n => data_2[5].ACLR
Rst_n => data_2[6].ACLR
Rst_n => data_2[7].ACLR
Rst_n => data_2[8].ACLR
Rst_n => data_2[9].ACLR
Rst_n => data_2[10].ACLR
Rst_n => data_2[11].ACLR
Rst_n => data_2[12].ACLR
Rst_n => data_2[13].ACLR
Rst_n => data_2[14].ACLR
Rst_n => data_2[15].ACLR
Rst_n => data_1[0].ACLR
Rst_n => data_1[1].ACLR
Rst_n => data_1[2].ACLR
Rst_n => data_1[3].ACLR
Rst_n => data_1[4].ACLR
Rst_n => data_1[5].ACLR
Rst_n => data_1[6].ACLR
Rst_n => data_1[7].ACLR
Rst_n => data_1[8].ACLR
Rst_n => data_1[9].ACLR
Rst_n => data_1[10].ACLR
Rst_n => data_1[11].ACLR
Rst_n => data_1[12].ACLR
Rst_n => data_1[13].ACLR
Rst_n => data_1[14].ACLR
Rst_n => data_1[15].ACLR
Rst_n => data_0[0].ACLR
Rst_n => data_0[1].ACLR
Rst_n => data_0[2].ACLR
Rst_n => data_0[3].ACLR
Rst_n => data_0[4].ACLR
Rst_n => data_0[5].ACLR
Rst_n => data_0[6].ACLR
Rst_n => data_0[7].ACLR
Rst_n => data_0[8].ACLR
Rst_n => data_0[9].ACLR
Rst_n => data_0[10].ACLR
Rst_n => data_0[11].ACLR
Rst_n => data_0[12].ACLR
Rst_n => data_0[13].ACLR
Rst_n => data_0[14].ACLR
Rst_n => data_0[15].ACLR
Rst_n => Samp_en~reg0.ACLR
Rst_n => find_ok.ACLR
Rst_n => counter[0].ACLR
Rst_n => counter[1].ACLR
Rst_n => counter[2].ACLR
Rst_n => counter[3].ACLR
Rst_n => counter[4].ACLR
Rst_n => counter[5].ACLR
Rst_n => counter[6].ACLR
Rst_n => counter[7].ACLR
Rst_n => counter[8].ACLR
Rst_n => counter[9].ACLR
Rst_n => counter[10].ACLR
Rst_n => counter[11].ACLR
Rst_n => counter[12].ACLR
Rst_n => counter[13].ACLR
Rst_n => counter[14].ACLR
Rst_n => counter[15].ACLR
Rst_n => counter[16].ACLR
Rst_n => counter[17].ACLR
Rst_n => counter[18].ACLR
Rst_n => counter[19].ACLR
data_in0[0] => data_0[0].DATAIN
data_in0[1] => data_0[1].DATAIN
data_in0[2] => data_0[2].DATAIN
data_in0[3] => data_0[3].DATAIN
data_in0[4] => data_0[4].DATAIN
data_in0[5] => data_0[5].DATAIN
data_in0[6] => data_0[6].DATAIN
data_in0[7] => data_0[7].DATAIN
data_in0[8] => data_0[8].DATAIN
data_in0[9] => data_0[9].DATAIN
data_in0[10] => data_0[10].DATAIN
data_in0[11] => data_0[11].DATAIN
data_in0[12] => data_0[12].DATAIN
data_in0[13] => data_0[13].DATAIN
data_in0[14] => data_0[14].DATAIN
data_in0[15] => data_0[15].DATAIN
Samp_en <= Samp_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|timer:timer0
Clk => data_out[0]~reg0.CLK
Clk => data_out[1]~reg0.CLK
Clk => data_out[2]~reg0.CLK
Clk => data_out[3]~reg0.CLK
Clk => data_out[4]~reg0.CLK
Clk => data_out[5]~reg0.CLK
Clk => data_out[6]~reg0.CLK
Clk => data_out[7]~reg0.CLK
Clk => data_out[8]~reg0.CLK
Clk => data_out[9]~reg0.CLK
Clk => data_out[10]~reg0.CLK
Clk => data_out[11]~reg0.CLK
Clk => data_out[12]~reg0.CLK
Clk => data_out[13]~reg0.CLK
Clk => data_out[14]~reg0.CLK
Clk => data_out[15]~reg0.CLK
Clk => wrreq_fifo~reg0.CLK
Clk => en_store_4point.CLK
Clk => cnt_store_4point[0].CLK
Clk => cnt_store_4point[1].CLK
Clk => cnt_start_store[0].CLK
Clk => cnt_start_store[1].CLK
Clk => start_store.CLK
Clk => one_turn_count[0].CLK
Clk => one_turn_count[1].CLK
Clk => one_turn_count[2].CLK
Clk => one_turn_count[3].CLK
Clk => one_turn_count[4].CLK
Clk => one_turn_count[5].CLK
Clk => one_turn_count[6].CLK
Clk => one_turn_count[7].CLK
Clk => one_turn_count[8].CLK
Clk => one_turn_count[9].CLK
Clk => one_turn_count[10].CLK
Clk => one_turn_count[11].CLK
Clk => one_turn_count[12].CLK
Clk => one_turn_count[13].CLK
Clk => one_turn_count[14].CLK
Clk => one_turn_count[15].CLK
Clk => one_turn_2.CLK
Clk => one_turn_1.CLK
Clk => one_turn_0.CLK
Clk => Samp_en_1.CLK
Clk => Samp_en_0.CLK
Clk => start_send~reg0.CLK
Clk => start_store1.CLK
Clk => start_store0.CLK
Rst_n => data_out[0]~reg0.ACLR
Rst_n => data_out[1]~reg0.ACLR
Rst_n => data_out[2]~reg0.ACLR
Rst_n => data_out[3]~reg0.ACLR
Rst_n => data_out[4]~reg0.ACLR
Rst_n => data_out[5]~reg0.ACLR
Rst_n => data_out[6]~reg0.ACLR
Rst_n => data_out[7]~reg0.ACLR
Rst_n => data_out[8]~reg0.ACLR
Rst_n => data_out[9]~reg0.ACLR
Rst_n => data_out[10]~reg0.ACLR
Rst_n => data_out[11]~reg0.ACLR
Rst_n => data_out[12]~reg0.ACLR
Rst_n => data_out[13]~reg0.ACLR
Rst_n => data_out[14]~reg0.ACLR
Rst_n => data_out[15]~reg0.ACLR
Rst_n => wrreq_fifo~reg0.ACLR
Rst_n => start_send~reg0.ACLR
Rst_n => start_store1.ACLR
Rst_n => start_store0.ACLR
Rst_n => Samp_en_1.ACLR
Rst_n => Samp_en_0.ACLR
Rst_n => one_turn_2.ACLR
Rst_n => one_turn_1.ACLR
Rst_n => one_turn_0.ACLR
Rst_n => one_turn_count[0].ACLR
Rst_n => one_turn_count[1].ACLR
Rst_n => one_turn_count[2].ACLR
Rst_n => one_turn_count[3].ACLR
Rst_n => one_turn_count[4].ACLR
Rst_n => one_turn_count[5].ACLR
Rst_n => one_turn_count[6].ACLR
Rst_n => one_turn_count[7].ACLR
Rst_n => one_turn_count[8].ACLR
Rst_n => one_turn_count[9].ACLR
Rst_n => one_turn_count[10].ACLR
Rst_n => one_turn_count[11].ACLR
Rst_n => one_turn_count[12].ACLR
Rst_n => one_turn_count[13].ACLR
Rst_n => one_turn_count[14].ACLR
Rst_n => one_turn_count[15].ACLR
Rst_n => start_store.ACLR
Rst_n => cnt_start_store[0].ACLR
Rst_n => cnt_start_store[1].ACLR
Rst_n => cnt_store_4point[0].ACLR
Rst_n => cnt_store_4point[1].ACLR
Rst_n => en_store_4point.ACLR
one_turn => one_turn_0.DATAIN
Samp_en => Samp_en_0.DATAIN
Samp_en => one_turn_count[15].ENA
Samp_en => one_turn_count[14].ENA
Samp_en => one_turn_count[13].ENA
Samp_en => one_turn_count[12].ENA
Samp_en => one_turn_count[11].ENA
Samp_en => one_turn_count[10].ENA
Samp_en => one_turn_count[9].ENA
Samp_en => one_turn_count[8].ENA
Samp_en => one_turn_count[7].ENA
Samp_en => one_turn_count[6].ENA
Samp_en => one_turn_count[5].ENA
Samp_en => one_turn_count[4].ENA
Samp_en => one_turn_count[3].ENA
Samp_en => one_turn_count[2].ENA
Samp_en => one_turn_count[1].ENA
Samp_en => one_turn_count[0].ENA
data_in0[0] => Mux15.IN0
data_in0[1] => Mux14.IN0
data_in0[2] => Mux13.IN0
data_in0[3] => Mux12.IN0
data_in0[4] => Mux11.IN0
data_in0[5] => Mux10.IN0
data_in0[6] => Mux9.IN0
data_in0[7] => Mux8.IN0
data_in0[8] => Mux7.IN0
data_in0[9] => Mux6.IN0
data_in0[10] => Mux5.IN0
data_in0[11] => Mux4.IN0
data_in0[12] => Mux3.IN0
data_in0[13] => Mux2.IN0
data_in0[14] => Mux1.IN0
data_in0[15] => Mux0.IN0
data_in1[0] => Mux15.IN1
data_in1[1] => Mux14.IN1
data_in1[2] => Mux13.IN1
data_in1[3] => Mux12.IN1
data_in1[4] => Mux11.IN1
data_in1[5] => Mux10.IN1
data_in1[6] => Mux9.IN1
data_in1[7] => Mux8.IN1
data_in1[8] => Mux7.IN1
data_in1[9] => Mux6.IN1
data_in1[10] => Mux5.IN1
data_in1[11] => Mux4.IN1
data_in1[12] => Mux3.IN1
data_in1[13] => Mux2.IN1
data_in1[14] => Mux1.IN1
data_in1[15] => Mux0.IN1
data_in2[0] => Mux15.IN2
data_in2[1] => Mux14.IN2
data_in2[2] => Mux13.IN2
data_in2[3] => Mux12.IN2
data_in2[4] => Mux11.IN2
data_in2[5] => Mux10.IN2
data_in2[6] => Mux9.IN2
data_in2[7] => Mux8.IN2
data_in2[8] => Mux7.IN2
data_in2[9] => Mux6.IN2
data_in2[10] => Mux5.IN2
data_in2[11] => Mux4.IN2
data_in2[12] => Mux3.IN2
data_in2[13] => Mux2.IN2
data_in2[14] => Mux1.IN2
data_in2[15] => Mux0.IN2
data_in3[0] => Mux15.IN3
data_in3[1] => Mux14.IN3
data_in3[2] => Mux13.IN3
data_in3[3] => Mux12.IN3
data_in3[4] => Mux11.IN3
data_in3[5] => Mux10.IN3
data_in3[6] => Mux9.IN3
data_in3[7] => Mux8.IN3
data_in3[8] => Mux7.IN3
data_in3[9] => Mux6.IN3
data_in3[10] => Mux5.IN3
data_in3[11] => Mux4.IN3
data_in3[12] => Mux3.IN3
data_in3[13] => Mux2.IN3
data_in3[14] => Mux1.IN3
data_in3[15] => Mux0.IN3
wrreq_fifo <= wrreq_fifo~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_send <= start_send~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|dpram:dpram0
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component
data[0] => scfifo_9531:auto_generated.data[0]
data[1] => scfifo_9531:auto_generated.data[1]
data[2] => scfifo_9531:auto_generated.data[2]
data[3] => scfifo_9531:auto_generated.data[3]
data[4] => scfifo_9531:auto_generated.data[4]
data[5] => scfifo_9531:auto_generated.data[5]
data[6] => scfifo_9531:auto_generated.data[6]
data[7] => scfifo_9531:auto_generated.data[7]
data[8] => scfifo_9531:auto_generated.data[8]
data[9] => scfifo_9531:auto_generated.data[9]
data[10] => scfifo_9531:auto_generated.data[10]
data[11] => scfifo_9531:auto_generated.data[11]
data[12] => scfifo_9531:auto_generated.data[12]
data[13] => scfifo_9531:auto_generated.data[13]
data[14] => scfifo_9531:auto_generated.data[14]
data[15] => scfifo_9531:auto_generated.data[15]
q[0] <= scfifo_9531:auto_generated.q[0]
q[1] <= scfifo_9531:auto_generated.q[1]
q[2] <= scfifo_9531:auto_generated.q[2]
q[3] <= scfifo_9531:auto_generated.q[3]
q[4] <= scfifo_9531:auto_generated.q[4]
q[5] <= scfifo_9531:auto_generated.q[5]
q[6] <= scfifo_9531:auto_generated.q[6]
q[7] <= scfifo_9531:auto_generated.q[7]
q[8] <= scfifo_9531:auto_generated.q[8]
q[9] <= scfifo_9531:auto_generated.q[9]
q[10] <= scfifo_9531:auto_generated.q[10]
q[11] <= scfifo_9531:auto_generated.q[11]
q[12] <= scfifo_9531:auto_generated.q[12]
q[13] <= scfifo_9531:auto_generated.q[13]
q[14] <= scfifo_9531:auto_generated.q[14]
q[15] <= scfifo_9531:auto_generated.q[15]
wrreq => scfifo_9531:auto_generated.wrreq
rdreq => scfifo_9531:auto_generated.rdreq
clock => scfifo_9531:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_9531:auto_generated.empty
full <= scfifo_9531:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated
clock => a_dpfifo_gb31:dpfifo.clock
data[0] => a_dpfifo_gb31:dpfifo.data[0]
data[1] => a_dpfifo_gb31:dpfifo.data[1]
data[2] => a_dpfifo_gb31:dpfifo.data[2]
data[3] => a_dpfifo_gb31:dpfifo.data[3]
data[4] => a_dpfifo_gb31:dpfifo.data[4]
data[5] => a_dpfifo_gb31:dpfifo.data[5]
data[6] => a_dpfifo_gb31:dpfifo.data[6]
data[7] => a_dpfifo_gb31:dpfifo.data[7]
data[8] => a_dpfifo_gb31:dpfifo.data[8]
data[9] => a_dpfifo_gb31:dpfifo.data[9]
data[10] => a_dpfifo_gb31:dpfifo.data[10]
data[11] => a_dpfifo_gb31:dpfifo.data[11]
data[12] => a_dpfifo_gb31:dpfifo.data[12]
data[13] => a_dpfifo_gb31:dpfifo.data[13]
data[14] => a_dpfifo_gb31:dpfifo.data[14]
data[15] => a_dpfifo_gb31:dpfifo.data[15]
empty <= a_dpfifo_gb31:dpfifo.empty
full <= a_dpfifo_gb31:dpfifo.full
q[0] <= a_dpfifo_gb31:dpfifo.q[0]
q[1] <= a_dpfifo_gb31:dpfifo.q[1]
q[2] <= a_dpfifo_gb31:dpfifo.q[2]
q[3] <= a_dpfifo_gb31:dpfifo.q[3]
q[4] <= a_dpfifo_gb31:dpfifo.q[4]
q[5] <= a_dpfifo_gb31:dpfifo.q[5]
q[6] <= a_dpfifo_gb31:dpfifo.q[6]
q[7] <= a_dpfifo_gb31:dpfifo.q[7]
q[8] <= a_dpfifo_gb31:dpfifo.q[8]
q[9] <= a_dpfifo_gb31:dpfifo.q[9]
q[10] <= a_dpfifo_gb31:dpfifo.q[10]
q[11] <= a_dpfifo_gb31:dpfifo.q[11]
q[12] <= a_dpfifo_gb31:dpfifo.q[12]
q[13] <= a_dpfifo_gb31:dpfifo.q[13]
q[14] <= a_dpfifo_gb31:dpfifo.q[14]
q[15] <= a_dpfifo_gb31:dpfifo.q[15]
rdreq => a_dpfifo_gb31:dpfifo.rreq
wrreq => a_dpfifo_gb31:dpfifo.wreq


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo
clock => altsyncram_h7e1:FIFOram.clock0
clock => altsyncram_h7e1:FIFOram.clock1
clock => cntr_2ab:rd_ptr_msb.clock
clock => cntr_mb7:usedw_counter.clock
clock => cntr_abb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_h7e1:FIFOram.data_a[0]
data[1] => altsyncram_h7e1:FIFOram.data_a[1]
data[2] => altsyncram_h7e1:FIFOram.data_a[2]
data[3] => altsyncram_h7e1:FIFOram.data_a[3]
data[4] => altsyncram_h7e1:FIFOram.data_a[4]
data[5] => altsyncram_h7e1:FIFOram.data_a[5]
data[6] => altsyncram_h7e1:FIFOram.data_a[6]
data[7] => altsyncram_h7e1:FIFOram.data_a[7]
data[8] => altsyncram_h7e1:FIFOram.data_a[8]
data[9] => altsyncram_h7e1:FIFOram.data_a[9]
data[10] => altsyncram_h7e1:FIFOram.data_a[10]
data[11] => altsyncram_h7e1:FIFOram.data_a[11]
data[12] => altsyncram_h7e1:FIFOram.data_a[12]
data[13] => altsyncram_h7e1:FIFOram.data_a[13]
data[14] => altsyncram_h7e1:FIFOram.data_a[14]
data[15] => altsyncram_h7e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_h7e1:FIFOram.q_b[0]
q[1] <= altsyncram_h7e1:FIFOram.q_b[1]
q[2] <= altsyncram_h7e1:FIFOram.q_b[2]
q[3] <= altsyncram_h7e1:FIFOram.q_b[3]
q[4] <= altsyncram_h7e1:FIFOram.q_b[4]
q[5] <= altsyncram_h7e1:FIFOram.q_b[5]
q[6] <= altsyncram_h7e1:FIFOram.q_b[6]
q[7] <= altsyncram_h7e1:FIFOram.q_b[7]
q[8] <= altsyncram_h7e1:FIFOram.q_b[8]
q[9] <= altsyncram_h7e1:FIFOram.q_b[9]
q[10] <= altsyncram_h7e1:FIFOram.q_b[10]
q[11] <= altsyncram_h7e1:FIFOram.q_b[11]
q[12] <= altsyncram_h7e1:FIFOram.q_b[12]
q[13] <= altsyncram_h7e1:FIFOram.q_b[13]
q[14] <= altsyncram_h7e1:FIFOram.q_b[14]
q[15] <= altsyncram_h7e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_2ab:rd_ptr_msb.sclr
sclr => cntr_mb7:usedw_counter.sclr
sclr => cntr_abb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|LTC1744_T01_TOP|dpram:dpram0|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_01
Clk => one_turn~reg0.CLK
Clk => cnt_one_turn_delay[0].CLK
Clk => cnt_one_turn_delay[1].CLK
Clk => en_cnt_one_turn.CLK
Clk => OE_n~reg0.CLK
Clk => FST3253[0]~reg0.CLK
Clk => FST3253[1]~reg0.CLK
Clk => data_out3[0]~reg0.CLK
Clk => data_out3[1]~reg0.CLK
Clk => data_out3[2]~reg0.CLK
Clk => data_out3[3]~reg0.CLK
Clk => data_out3[4]~reg0.CLK
Clk => data_out3[5]~reg0.CLK
Clk => data_out3[6]~reg0.CLK
Clk => data_out3[7]~reg0.CLK
Clk => data_out3[8]~reg0.CLK
Clk => data_out3[9]~reg0.CLK
Clk => data_out3[10]~reg0.CLK
Clk => data_out3[11]~reg0.CLK
Clk => data_out3[12]~reg0.CLK
Clk => data_out3[13]~reg0.CLK
Clk => data_out3[14]~reg0.CLK
Clk => data_out3[15]~reg0.CLK
Clk => data_out2[0]~reg0.CLK
Clk => data_out2[1]~reg0.CLK
Clk => data_out2[2]~reg0.CLK
Clk => data_out2[3]~reg0.CLK
Clk => data_out2[4]~reg0.CLK
Clk => data_out2[5]~reg0.CLK
Clk => data_out2[6]~reg0.CLK
Clk => data_out2[7]~reg0.CLK
Clk => data_out2[8]~reg0.CLK
Clk => data_out2[9]~reg0.CLK
Clk => data_out2[10]~reg0.CLK
Clk => data_out2[11]~reg0.CLK
Clk => data_out2[12]~reg0.CLK
Clk => data_out2[13]~reg0.CLK
Clk => data_out2[14]~reg0.CLK
Clk => data_out2[15]~reg0.CLK
Clk => data_out1[0]~reg0.CLK
Clk => data_out1[1]~reg0.CLK
Clk => data_out1[2]~reg0.CLK
Clk => data_out1[3]~reg0.CLK
Clk => data_out1[4]~reg0.CLK
Clk => data_out1[5]~reg0.CLK
Clk => data_out1[6]~reg0.CLK
Clk => data_out1[7]~reg0.CLK
Clk => data_out1[8]~reg0.CLK
Clk => data_out1[9]~reg0.CLK
Clk => data_out1[10]~reg0.CLK
Clk => data_out1[11]~reg0.CLK
Clk => data_out1[12]~reg0.CLK
Clk => data_out1[13]~reg0.CLK
Clk => data_out1[14]~reg0.CLK
Clk => data_out1[15]~reg0.CLK
Clk => data_out0[0]~reg0.CLK
Clk => data_out0[1]~reg0.CLK
Clk => data_out0[2]~reg0.CLK
Clk => data_out0[3]~reg0.CLK
Clk => data_out0[4]~reg0.CLK
Clk => data_out0[5]~reg0.CLK
Clk => data_out0[6]~reg0.CLK
Clk => data_out0[7]~reg0.CLK
Clk => data_out0[8]~reg0.CLK
Clk => data_out0[9]~reg0.CLK
Clk => data_out0[10]~reg0.CLK
Clk => data_out0[11]~reg0.CLK
Clk => data_out0[12]~reg0.CLK
Clk => data_out0[13]~reg0.CLK
Clk => data_out0[14]~reg0.CLK
Clk => data_out0[15]~reg0.CLK
Clk => ENC_N~reg0.CLK
Clk => ENC_P~reg0.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
Clk => counter[10].CLK
Clk => counter[11].CLK
Clk => counter[12].CLK
Clk => counter[13].CLK
Rst_n => data_out3[0]~reg0.ACLR
Rst_n => data_out3[1]~reg0.ACLR
Rst_n => data_out3[2]~reg0.ACLR
Rst_n => data_out3[3]~reg0.ACLR
Rst_n => data_out3[4]~reg0.ACLR
Rst_n => data_out3[5]~reg0.ACLR
Rst_n => data_out3[6]~reg0.ACLR
Rst_n => data_out3[7]~reg0.ACLR
Rst_n => data_out3[8]~reg0.ACLR
Rst_n => data_out3[9]~reg0.ACLR
Rst_n => data_out3[10]~reg0.ACLR
Rst_n => data_out3[11]~reg0.ACLR
Rst_n => data_out3[12]~reg0.ACLR
Rst_n => data_out3[13]~reg0.ACLR
Rst_n => data_out3[14]~reg0.ACLR
Rst_n => data_out3[15]~reg0.ACLR
Rst_n => data_out2[0]~reg0.ACLR
Rst_n => data_out2[1]~reg0.ACLR
Rst_n => data_out2[2]~reg0.ACLR
Rst_n => data_out2[3]~reg0.ACLR
Rst_n => data_out2[4]~reg0.ACLR
Rst_n => data_out2[5]~reg0.ACLR
Rst_n => data_out2[6]~reg0.ACLR
Rst_n => data_out2[7]~reg0.ACLR
Rst_n => data_out2[8]~reg0.ACLR
Rst_n => data_out2[9]~reg0.ACLR
Rst_n => data_out2[10]~reg0.ACLR
Rst_n => data_out2[11]~reg0.ACLR
Rst_n => data_out2[12]~reg0.ACLR
Rst_n => data_out2[13]~reg0.ACLR
Rst_n => data_out2[14]~reg0.ACLR
Rst_n => data_out2[15]~reg0.ACLR
Rst_n => data_out1[0]~reg0.ACLR
Rst_n => data_out1[1]~reg0.ACLR
Rst_n => data_out1[2]~reg0.ACLR
Rst_n => data_out1[3]~reg0.ACLR
Rst_n => data_out1[4]~reg0.ACLR
Rst_n => data_out1[5]~reg0.ACLR
Rst_n => data_out1[6]~reg0.ACLR
Rst_n => data_out1[7]~reg0.ACLR
Rst_n => data_out1[8]~reg0.ACLR
Rst_n => data_out1[9]~reg0.ACLR
Rst_n => data_out1[10]~reg0.ACLR
Rst_n => data_out1[11]~reg0.ACLR
Rst_n => data_out1[12]~reg0.ACLR
Rst_n => data_out1[13]~reg0.ACLR
Rst_n => data_out1[14]~reg0.ACLR
Rst_n => data_out1[15]~reg0.ACLR
Rst_n => data_out0[0]~reg0.ACLR
Rst_n => data_out0[1]~reg0.ACLR
Rst_n => data_out0[2]~reg0.ACLR
Rst_n => data_out0[3]~reg0.ACLR
Rst_n => data_out0[4]~reg0.ACLR
Rst_n => data_out0[5]~reg0.ACLR
Rst_n => data_out0[6]~reg0.ACLR
Rst_n => data_out0[7]~reg0.ACLR
Rst_n => data_out0[8]~reg0.ACLR
Rst_n => data_out0[9]~reg0.ACLR
Rst_n => data_out0[10]~reg0.ACLR
Rst_n => data_out0[11]~reg0.ACLR
Rst_n => data_out0[12]~reg0.ACLR
Rst_n => data_out0[13]~reg0.ACLR
Rst_n => data_out0[14]~reg0.ACLR
Rst_n => data_out0[15]~reg0.ACLR
Rst_n => en_cnt_one_turn.ACLR
Rst_n => OE_n~reg0.PRESET
Rst_n => FST3253[0]~reg0.PRESET
Rst_n => FST3253[1]~reg0.PRESET
Rst_n => ENC_N~reg0.PRESET
Rst_n => ENC_P~reg0.ACLR
Rst_n => one_turn~reg0.ACLR
Rst_n => counter[0].ACLR
Rst_n => counter[1].ACLR
Rst_n => counter[2].ACLR
Rst_n => counter[3].ACLR
Rst_n => counter[4].ACLR
Rst_n => counter[5].ACLR
Rst_n => counter[6].ACLR
Rst_n => counter[7].ACLR
Rst_n => counter[8].ACLR
Rst_n => counter[9].ACLR
Rst_n => counter[10].ACLR
Rst_n => counter[11].ACLR
Rst_n => counter[12].ACLR
Rst_n => counter[13].ACLR
Rst_n => cnt_one_turn_delay[0].ACLR
Rst_n => cnt_one_turn_delay[1].ACLR
data_in[0] => data_out3.DATAB
data_in[0] => data_out2.DATAB
data_in[0] => data_out1.DATAB
data_in[0] => data_out0.DATAB
data_in[1] => data_out3.DATAB
data_in[1] => data_out2.DATAB
data_in[1] => data_out1.DATAB
data_in[1] => data_out0.DATAB
data_in[2] => data_out3.DATAB
data_in[2] => data_out2.DATAB
data_in[2] => data_out1.DATAB
data_in[2] => data_out0.DATAB
data_in[3] => data_out3.DATAB
data_in[3] => data_out2.DATAB
data_in[3] => data_out1.DATAB
data_in[3] => data_out0.DATAB
data_in[4] => data_out3.DATAB
data_in[4] => data_out2.DATAB
data_in[4] => data_out1.DATAB
data_in[4] => data_out0.DATAB
data_in[5] => data_out3.DATAB
data_in[5] => data_out2.DATAB
data_in[5] => data_out1.DATAB
data_in[5] => data_out0.DATAB
data_in[6] => data_out3.DATAB
data_in[6] => data_out2.DATAB
data_in[6] => data_out1.DATAB
data_in[6] => data_out0.DATAB
data_in[7] => data_out3.DATAB
data_in[7] => data_out2.DATAB
data_in[7] => data_out1.DATAB
data_in[7] => data_out0.DATAB
data_in[8] => data_out3.DATAB
data_in[8] => data_out2.DATAB
data_in[8] => data_out1.DATAB
data_in[8] => data_out0.DATAB
data_in[9] => data_out3.DATAB
data_in[9] => data_out2.DATAB
data_in[9] => data_out1.DATAB
data_in[9] => data_out0.DATAB
data_in[10] => data_out3.DATAB
data_in[10] => data_out2.DATAB
data_in[10] => data_out1.DATAB
data_in[10] => data_out0.DATAB
data_in[11] => data_out3.DATAB
data_in[11] => data_out2.DATAB
data_in[11] => data_out1.DATAB
data_in[11] => data_out0.DATAB
data_in[12] => data_out3.DATAB
data_in[12] => data_out2.DATAB
data_in[12] => data_out1.DATAB
data_in[12] => data_out0.DATAB
data_in[13] => data_out3.DATAB
data_in[13] => data_out2.DATAB
data_in[13] => data_out1.DATAB
data_in[13] => data_out0.DATAB
data_in[14] => data_out3.DATAB
data_in[14] => data_out2.DATAB
data_in[14] => data_out1.DATAB
data_in[14] => data_out0.DATAB
data_in[15] => data_out3.DATAB
data_in[15] => data_out2.DATAB
data_in[15] => data_out1.DATAB
data_in[15] => data_out0.DATAB
FST3253[0] <= FST3253[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FST3253[1] <= FST3253[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE_n <= OE_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENC_P <= ENC_P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENC_N <= ENC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[0] <= data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[1] <= data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[2] <= data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[3] <= data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[4] <= data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[5] <= data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[6] <= data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[7] <= data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[8] <= data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[9] <= data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[10] <= data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[11] <= data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[12] <= data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[13] <= data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[14] <= data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[15] <= data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[0] <= data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_turn <= one_turn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|timer:timer1
Clk => data_out[0]~reg0.CLK
Clk => data_out[1]~reg0.CLK
Clk => data_out[2]~reg0.CLK
Clk => data_out[3]~reg0.CLK
Clk => data_out[4]~reg0.CLK
Clk => data_out[5]~reg0.CLK
Clk => data_out[6]~reg0.CLK
Clk => data_out[7]~reg0.CLK
Clk => data_out[8]~reg0.CLK
Clk => data_out[9]~reg0.CLK
Clk => data_out[10]~reg0.CLK
Clk => data_out[11]~reg0.CLK
Clk => data_out[12]~reg0.CLK
Clk => data_out[13]~reg0.CLK
Clk => data_out[14]~reg0.CLK
Clk => data_out[15]~reg0.CLK
Clk => wrreq_fifo~reg0.CLK
Clk => en_store_4point.CLK
Clk => cnt_store_4point[0].CLK
Clk => cnt_store_4point[1].CLK
Clk => cnt_start_store[0].CLK
Clk => cnt_start_store[1].CLK
Clk => start_store.CLK
Clk => one_turn_count[0].CLK
Clk => one_turn_count[1].CLK
Clk => one_turn_count[2].CLK
Clk => one_turn_count[3].CLK
Clk => one_turn_count[4].CLK
Clk => one_turn_count[5].CLK
Clk => one_turn_count[6].CLK
Clk => one_turn_count[7].CLK
Clk => one_turn_count[8].CLK
Clk => one_turn_count[9].CLK
Clk => one_turn_count[10].CLK
Clk => one_turn_count[11].CLK
Clk => one_turn_count[12].CLK
Clk => one_turn_count[13].CLK
Clk => one_turn_count[14].CLK
Clk => one_turn_count[15].CLK
Clk => one_turn_2.CLK
Clk => one_turn_1.CLK
Clk => one_turn_0.CLK
Clk => Samp_en_1.CLK
Clk => Samp_en_0.CLK
Clk => start_send~reg0.CLK
Clk => start_store1.CLK
Clk => start_store0.CLK
Rst_n => data_out[0]~reg0.ACLR
Rst_n => data_out[1]~reg0.ACLR
Rst_n => data_out[2]~reg0.ACLR
Rst_n => data_out[3]~reg0.ACLR
Rst_n => data_out[4]~reg0.ACLR
Rst_n => data_out[5]~reg0.ACLR
Rst_n => data_out[6]~reg0.ACLR
Rst_n => data_out[7]~reg0.ACLR
Rst_n => data_out[8]~reg0.ACLR
Rst_n => data_out[9]~reg0.ACLR
Rst_n => data_out[10]~reg0.ACLR
Rst_n => data_out[11]~reg0.ACLR
Rst_n => data_out[12]~reg0.ACLR
Rst_n => data_out[13]~reg0.ACLR
Rst_n => data_out[14]~reg0.ACLR
Rst_n => data_out[15]~reg0.ACLR
Rst_n => wrreq_fifo~reg0.ACLR
Rst_n => start_send~reg0.ACLR
Rst_n => start_store1.ACLR
Rst_n => start_store0.ACLR
Rst_n => Samp_en_1.ACLR
Rst_n => Samp_en_0.ACLR
Rst_n => one_turn_2.ACLR
Rst_n => one_turn_1.ACLR
Rst_n => one_turn_0.ACLR
Rst_n => one_turn_count[0].ACLR
Rst_n => one_turn_count[1].ACLR
Rst_n => one_turn_count[2].ACLR
Rst_n => one_turn_count[3].ACLR
Rst_n => one_turn_count[4].ACLR
Rst_n => one_turn_count[5].ACLR
Rst_n => one_turn_count[6].ACLR
Rst_n => one_turn_count[7].ACLR
Rst_n => one_turn_count[8].ACLR
Rst_n => one_turn_count[9].ACLR
Rst_n => one_turn_count[10].ACLR
Rst_n => one_turn_count[11].ACLR
Rst_n => one_turn_count[12].ACLR
Rst_n => one_turn_count[13].ACLR
Rst_n => one_turn_count[14].ACLR
Rst_n => one_turn_count[15].ACLR
Rst_n => start_store.ACLR
Rst_n => cnt_start_store[0].ACLR
Rst_n => cnt_start_store[1].ACLR
Rst_n => cnt_store_4point[0].ACLR
Rst_n => cnt_store_4point[1].ACLR
Rst_n => en_store_4point.ACLR
one_turn => one_turn_0.DATAIN
Samp_en => Samp_en_0.DATAIN
Samp_en => one_turn_count[15].ENA
Samp_en => one_turn_count[14].ENA
Samp_en => one_turn_count[13].ENA
Samp_en => one_turn_count[12].ENA
Samp_en => one_turn_count[11].ENA
Samp_en => one_turn_count[10].ENA
Samp_en => one_turn_count[9].ENA
Samp_en => one_turn_count[8].ENA
Samp_en => one_turn_count[7].ENA
Samp_en => one_turn_count[6].ENA
Samp_en => one_turn_count[5].ENA
Samp_en => one_turn_count[4].ENA
Samp_en => one_turn_count[3].ENA
Samp_en => one_turn_count[2].ENA
Samp_en => one_turn_count[1].ENA
Samp_en => one_turn_count[0].ENA
data_in0[0] => Mux15.IN0
data_in0[1] => Mux14.IN0
data_in0[2] => Mux13.IN0
data_in0[3] => Mux12.IN0
data_in0[4] => Mux11.IN0
data_in0[5] => Mux10.IN0
data_in0[6] => Mux9.IN0
data_in0[7] => Mux8.IN0
data_in0[8] => Mux7.IN0
data_in0[9] => Mux6.IN0
data_in0[10] => Mux5.IN0
data_in0[11] => Mux4.IN0
data_in0[12] => Mux3.IN0
data_in0[13] => Mux2.IN0
data_in0[14] => Mux1.IN0
data_in0[15] => Mux0.IN0
data_in1[0] => Mux15.IN1
data_in1[1] => Mux14.IN1
data_in1[2] => Mux13.IN1
data_in1[3] => Mux12.IN1
data_in1[4] => Mux11.IN1
data_in1[5] => Mux10.IN1
data_in1[6] => Mux9.IN1
data_in1[7] => Mux8.IN1
data_in1[8] => Mux7.IN1
data_in1[9] => Mux6.IN1
data_in1[10] => Mux5.IN1
data_in1[11] => Mux4.IN1
data_in1[12] => Mux3.IN1
data_in1[13] => Mux2.IN1
data_in1[14] => Mux1.IN1
data_in1[15] => Mux0.IN1
data_in2[0] => Mux15.IN2
data_in2[1] => Mux14.IN2
data_in2[2] => Mux13.IN2
data_in2[3] => Mux12.IN2
data_in2[4] => Mux11.IN2
data_in2[5] => Mux10.IN2
data_in2[6] => Mux9.IN2
data_in2[7] => Mux8.IN2
data_in2[8] => Mux7.IN2
data_in2[9] => Mux6.IN2
data_in2[10] => Mux5.IN2
data_in2[11] => Mux4.IN2
data_in2[12] => Mux3.IN2
data_in2[13] => Mux2.IN2
data_in2[14] => Mux1.IN2
data_in2[15] => Mux0.IN2
data_in3[0] => Mux15.IN3
data_in3[1] => Mux14.IN3
data_in3[2] => Mux13.IN3
data_in3[3] => Mux12.IN3
data_in3[4] => Mux11.IN3
data_in3[5] => Mux10.IN3
data_in3[6] => Mux9.IN3
data_in3[7] => Mux8.IN3
data_in3[8] => Mux7.IN3
data_in3[9] => Mux6.IN3
data_in3[10] => Mux5.IN3
data_in3[11] => Mux4.IN3
data_in3[12] => Mux3.IN3
data_in3[13] => Mux2.IN3
data_in3[14] => Mux1.IN3
data_in3[15] => Mux0.IN3
wrreq_fifo <= wrreq_fifo~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_send <= start_send~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|dpram:dpram1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component
data[0] => scfifo_9531:auto_generated.data[0]
data[1] => scfifo_9531:auto_generated.data[1]
data[2] => scfifo_9531:auto_generated.data[2]
data[3] => scfifo_9531:auto_generated.data[3]
data[4] => scfifo_9531:auto_generated.data[4]
data[5] => scfifo_9531:auto_generated.data[5]
data[6] => scfifo_9531:auto_generated.data[6]
data[7] => scfifo_9531:auto_generated.data[7]
data[8] => scfifo_9531:auto_generated.data[8]
data[9] => scfifo_9531:auto_generated.data[9]
data[10] => scfifo_9531:auto_generated.data[10]
data[11] => scfifo_9531:auto_generated.data[11]
data[12] => scfifo_9531:auto_generated.data[12]
data[13] => scfifo_9531:auto_generated.data[13]
data[14] => scfifo_9531:auto_generated.data[14]
data[15] => scfifo_9531:auto_generated.data[15]
q[0] <= scfifo_9531:auto_generated.q[0]
q[1] <= scfifo_9531:auto_generated.q[1]
q[2] <= scfifo_9531:auto_generated.q[2]
q[3] <= scfifo_9531:auto_generated.q[3]
q[4] <= scfifo_9531:auto_generated.q[4]
q[5] <= scfifo_9531:auto_generated.q[5]
q[6] <= scfifo_9531:auto_generated.q[6]
q[7] <= scfifo_9531:auto_generated.q[7]
q[8] <= scfifo_9531:auto_generated.q[8]
q[9] <= scfifo_9531:auto_generated.q[9]
q[10] <= scfifo_9531:auto_generated.q[10]
q[11] <= scfifo_9531:auto_generated.q[11]
q[12] <= scfifo_9531:auto_generated.q[12]
q[13] <= scfifo_9531:auto_generated.q[13]
q[14] <= scfifo_9531:auto_generated.q[14]
q[15] <= scfifo_9531:auto_generated.q[15]
wrreq => scfifo_9531:auto_generated.wrreq
rdreq => scfifo_9531:auto_generated.rdreq
clock => scfifo_9531:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_9531:auto_generated.empty
full <= scfifo_9531:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated
clock => a_dpfifo_gb31:dpfifo.clock
data[0] => a_dpfifo_gb31:dpfifo.data[0]
data[1] => a_dpfifo_gb31:dpfifo.data[1]
data[2] => a_dpfifo_gb31:dpfifo.data[2]
data[3] => a_dpfifo_gb31:dpfifo.data[3]
data[4] => a_dpfifo_gb31:dpfifo.data[4]
data[5] => a_dpfifo_gb31:dpfifo.data[5]
data[6] => a_dpfifo_gb31:dpfifo.data[6]
data[7] => a_dpfifo_gb31:dpfifo.data[7]
data[8] => a_dpfifo_gb31:dpfifo.data[8]
data[9] => a_dpfifo_gb31:dpfifo.data[9]
data[10] => a_dpfifo_gb31:dpfifo.data[10]
data[11] => a_dpfifo_gb31:dpfifo.data[11]
data[12] => a_dpfifo_gb31:dpfifo.data[12]
data[13] => a_dpfifo_gb31:dpfifo.data[13]
data[14] => a_dpfifo_gb31:dpfifo.data[14]
data[15] => a_dpfifo_gb31:dpfifo.data[15]
empty <= a_dpfifo_gb31:dpfifo.empty
full <= a_dpfifo_gb31:dpfifo.full
q[0] <= a_dpfifo_gb31:dpfifo.q[0]
q[1] <= a_dpfifo_gb31:dpfifo.q[1]
q[2] <= a_dpfifo_gb31:dpfifo.q[2]
q[3] <= a_dpfifo_gb31:dpfifo.q[3]
q[4] <= a_dpfifo_gb31:dpfifo.q[4]
q[5] <= a_dpfifo_gb31:dpfifo.q[5]
q[6] <= a_dpfifo_gb31:dpfifo.q[6]
q[7] <= a_dpfifo_gb31:dpfifo.q[7]
q[8] <= a_dpfifo_gb31:dpfifo.q[8]
q[9] <= a_dpfifo_gb31:dpfifo.q[9]
q[10] <= a_dpfifo_gb31:dpfifo.q[10]
q[11] <= a_dpfifo_gb31:dpfifo.q[11]
q[12] <= a_dpfifo_gb31:dpfifo.q[12]
q[13] <= a_dpfifo_gb31:dpfifo.q[13]
q[14] <= a_dpfifo_gb31:dpfifo.q[14]
q[15] <= a_dpfifo_gb31:dpfifo.q[15]
rdreq => a_dpfifo_gb31:dpfifo.rreq
wrreq => a_dpfifo_gb31:dpfifo.wreq


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo
clock => altsyncram_h7e1:FIFOram.clock0
clock => altsyncram_h7e1:FIFOram.clock1
clock => cntr_2ab:rd_ptr_msb.clock
clock => cntr_mb7:usedw_counter.clock
clock => cntr_abb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_h7e1:FIFOram.data_a[0]
data[1] => altsyncram_h7e1:FIFOram.data_a[1]
data[2] => altsyncram_h7e1:FIFOram.data_a[2]
data[3] => altsyncram_h7e1:FIFOram.data_a[3]
data[4] => altsyncram_h7e1:FIFOram.data_a[4]
data[5] => altsyncram_h7e1:FIFOram.data_a[5]
data[6] => altsyncram_h7e1:FIFOram.data_a[6]
data[7] => altsyncram_h7e1:FIFOram.data_a[7]
data[8] => altsyncram_h7e1:FIFOram.data_a[8]
data[9] => altsyncram_h7e1:FIFOram.data_a[9]
data[10] => altsyncram_h7e1:FIFOram.data_a[10]
data[11] => altsyncram_h7e1:FIFOram.data_a[11]
data[12] => altsyncram_h7e1:FIFOram.data_a[12]
data[13] => altsyncram_h7e1:FIFOram.data_a[13]
data[14] => altsyncram_h7e1:FIFOram.data_a[14]
data[15] => altsyncram_h7e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_h7e1:FIFOram.q_b[0]
q[1] <= altsyncram_h7e1:FIFOram.q_b[1]
q[2] <= altsyncram_h7e1:FIFOram.q_b[2]
q[3] <= altsyncram_h7e1:FIFOram.q_b[3]
q[4] <= altsyncram_h7e1:FIFOram.q_b[4]
q[5] <= altsyncram_h7e1:FIFOram.q_b[5]
q[6] <= altsyncram_h7e1:FIFOram.q_b[6]
q[7] <= altsyncram_h7e1:FIFOram.q_b[7]
q[8] <= altsyncram_h7e1:FIFOram.q_b[8]
q[9] <= altsyncram_h7e1:FIFOram.q_b[9]
q[10] <= altsyncram_h7e1:FIFOram.q_b[10]
q[11] <= altsyncram_h7e1:FIFOram.q_b[11]
q[12] <= altsyncram_h7e1:FIFOram.q_b[12]
q[13] <= altsyncram_h7e1:FIFOram.q_b[13]
q[14] <= altsyncram_h7e1:FIFOram.q_b[14]
q[15] <= altsyncram_h7e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_2ab:rd_ptr_msb.sclr
sclr => cntr_mb7:usedw_counter.sclr
sclr => cntr_abb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|LTC1744_T01_TOP|dpram:dpram1|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LTC1744_T01_TOP|LTC1744_T01:LTC1744_T01_02
Clk => one_turn~reg0.CLK
Clk => cnt_one_turn_delay[0].CLK
Clk => cnt_one_turn_delay[1].CLK
Clk => en_cnt_one_turn.CLK
Clk => OE_n~reg0.CLK
Clk => FST3253[0]~reg0.CLK
Clk => FST3253[1]~reg0.CLK
Clk => data_out3[0]~reg0.CLK
Clk => data_out3[1]~reg0.CLK
Clk => data_out3[2]~reg0.CLK
Clk => data_out3[3]~reg0.CLK
Clk => data_out3[4]~reg0.CLK
Clk => data_out3[5]~reg0.CLK
Clk => data_out3[6]~reg0.CLK
Clk => data_out3[7]~reg0.CLK
Clk => data_out3[8]~reg0.CLK
Clk => data_out3[9]~reg0.CLK
Clk => data_out3[10]~reg0.CLK
Clk => data_out3[11]~reg0.CLK
Clk => data_out3[12]~reg0.CLK
Clk => data_out3[13]~reg0.CLK
Clk => data_out3[14]~reg0.CLK
Clk => data_out3[15]~reg0.CLK
Clk => data_out2[0]~reg0.CLK
Clk => data_out2[1]~reg0.CLK
Clk => data_out2[2]~reg0.CLK
Clk => data_out2[3]~reg0.CLK
Clk => data_out2[4]~reg0.CLK
Clk => data_out2[5]~reg0.CLK
Clk => data_out2[6]~reg0.CLK
Clk => data_out2[7]~reg0.CLK
Clk => data_out2[8]~reg0.CLK
Clk => data_out2[9]~reg0.CLK
Clk => data_out2[10]~reg0.CLK
Clk => data_out2[11]~reg0.CLK
Clk => data_out2[12]~reg0.CLK
Clk => data_out2[13]~reg0.CLK
Clk => data_out2[14]~reg0.CLK
Clk => data_out2[15]~reg0.CLK
Clk => data_out1[0]~reg0.CLK
Clk => data_out1[1]~reg0.CLK
Clk => data_out1[2]~reg0.CLK
Clk => data_out1[3]~reg0.CLK
Clk => data_out1[4]~reg0.CLK
Clk => data_out1[5]~reg0.CLK
Clk => data_out1[6]~reg0.CLK
Clk => data_out1[7]~reg0.CLK
Clk => data_out1[8]~reg0.CLK
Clk => data_out1[9]~reg0.CLK
Clk => data_out1[10]~reg0.CLK
Clk => data_out1[11]~reg0.CLK
Clk => data_out1[12]~reg0.CLK
Clk => data_out1[13]~reg0.CLK
Clk => data_out1[14]~reg0.CLK
Clk => data_out1[15]~reg0.CLK
Clk => data_out0[0]~reg0.CLK
Clk => data_out0[1]~reg0.CLK
Clk => data_out0[2]~reg0.CLK
Clk => data_out0[3]~reg0.CLK
Clk => data_out0[4]~reg0.CLK
Clk => data_out0[5]~reg0.CLK
Clk => data_out0[6]~reg0.CLK
Clk => data_out0[7]~reg0.CLK
Clk => data_out0[8]~reg0.CLK
Clk => data_out0[9]~reg0.CLK
Clk => data_out0[10]~reg0.CLK
Clk => data_out0[11]~reg0.CLK
Clk => data_out0[12]~reg0.CLK
Clk => data_out0[13]~reg0.CLK
Clk => data_out0[14]~reg0.CLK
Clk => data_out0[15]~reg0.CLK
Clk => ENC_N~reg0.CLK
Clk => ENC_P~reg0.CLK
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
Clk => counter[10].CLK
Clk => counter[11].CLK
Clk => counter[12].CLK
Clk => counter[13].CLK
Rst_n => data_out3[0]~reg0.ACLR
Rst_n => data_out3[1]~reg0.ACLR
Rst_n => data_out3[2]~reg0.ACLR
Rst_n => data_out3[3]~reg0.ACLR
Rst_n => data_out3[4]~reg0.ACLR
Rst_n => data_out3[5]~reg0.ACLR
Rst_n => data_out3[6]~reg0.ACLR
Rst_n => data_out3[7]~reg0.ACLR
Rst_n => data_out3[8]~reg0.ACLR
Rst_n => data_out3[9]~reg0.ACLR
Rst_n => data_out3[10]~reg0.ACLR
Rst_n => data_out3[11]~reg0.ACLR
Rst_n => data_out3[12]~reg0.ACLR
Rst_n => data_out3[13]~reg0.ACLR
Rst_n => data_out3[14]~reg0.ACLR
Rst_n => data_out3[15]~reg0.ACLR
Rst_n => data_out2[0]~reg0.ACLR
Rst_n => data_out2[1]~reg0.ACLR
Rst_n => data_out2[2]~reg0.ACLR
Rst_n => data_out2[3]~reg0.ACLR
Rst_n => data_out2[4]~reg0.ACLR
Rst_n => data_out2[5]~reg0.ACLR
Rst_n => data_out2[6]~reg0.ACLR
Rst_n => data_out2[7]~reg0.ACLR
Rst_n => data_out2[8]~reg0.ACLR
Rst_n => data_out2[9]~reg0.ACLR
Rst_n => data_out2[10]~reg0.ACLR
Rst_n => data_out2[11]~reg0.ACLR
Rst_n => data_out2[12]~reg0.ACLR
Rst_n => data_out2[13]~reg0.ACLR
Rst_n => data_out2[14]~reg0.ACLR
Rst_n => data_out2[15]~reg0.ACLR
Rst_n => data_out1[0]~reg0.ACLR
Rst_n => data_out1[1]~reg0.ACLR
Rst_n => data_out1[2]~reg0.ACLR
Rst_n => data_out1[3]~reg0.ACLR
Rst_n => data_out1[4]~reg0.ACLR
Rst_n => data_out1[5]~reg0.ACLR
Rst_n => data_out1[6]~reg0.ACLR
Rst_n => data_out1[7]~reg0.ACLR
Rst_n => data_out1[8]~reg0.ACLR
Rst_n => data_out1[9]~reg0.ACLR
Rst_n => data_out1[10]~reg0.ACLR
Rst_n => data_out1[11]~reg0.ACLR
Rst_n => data_out1[12]~reg0.ACLR
Rst_n => data_out1[13]~reg0.ACLR
Rst_n => data_out1[14]~reg0.ACLR
Rst_n => data_out1[15]~reg0.ACLR
Rst_n => data_out0[0]~reg0.ACLR
Rst_n => data_out0[1]~reg0.ACLR
Rst_n => data_out0[2]~reg0.ACLR
Rst_n => data_out0[3]~reg0.ACLR
Rst_n => data_out0[4]~reg0.ACLR
Rst_n => data_out0[5]~reg0.ACLR
Rst_n => data_out0[6]~reg0.ACLR
Rst_n => data_out0[7]~reg0.ACLR
Rst_n => data_out0[8]~reg0.ACLR
Rst_n => data_out0[9]~reg0.ACLR
Rst_n => data_out0[10]~reg0.ACLR
Rst_n => data_out0[11]~reg0.ACLR
Rst_n => data_out0[12]~reg0.ACLR
Rst_n => data_out0[13]~reg0.ACLR
Rst_n => data_out0[14]~reg0.ACLR
Rst_n => data_out0[15]~reg0.ACLR
Rst_n => en_cnt_one_turn.ACLR
Rst_n => OE_n~reg0.PRESET
Rst_n => FST3253[0]~reg0.PRESET
Rst_n => FST3253[1]~reg0.PRESET
Rst_n => ENC_N~reg0.PRESET
Rst_n => ENC_P~reg0.ACLR
Rst_n => one_turn~reg0.ACLR
Rst_n => counter[0].ACLR
Rst_n => counter[1].ACLR
Rst_n => counter[2].ACLR
Rst_n => counter[3].ACLR
Rst_n => counter[4].ACLR
Rst_n => counter[5].ACLR
Rst_n => counter[6].ACLR
Rst_n => counter[7].ACLR
Rst_n => counter[8].ACLR
Rst_n => counter[9].ACLR
Rst_n => counter[10].ACLR
Rst_n => counter[11].ACLR
Rst_n => counter[12].ACLR
Rst_n => counter[13].ACLR
Rst_n => cnt_one_turn_delay[0].ACLR
Rst_n => cnt_one_turn_delay[1].ACLR
data_in[0] => data_out3.DATAB
data_in[0] => data_out2.DATAB
data_in[0] => data_out1.DATAB
data_in[0] => data_out0.DATAB
data_in[1] => data_out3.DATAB
data_in[1] => data_out2.DATAB
data_in[1] => data_out1.DATAB
data_in[1] => data_out0.DATAB
data_in[2] => data_out3.DATAB
data_in[2] => data_out2.DATAB
data_in[2] => data_out1.DATAB
data_in[2] => data_out0.DATAB
data_in[3] => data_out3.DATAB
data_in[3] => data_out2.DATAB
data_in[3] => data_out1.DATAB
data_in[3] => data_out0.DATAB
data_in[4] => data_out3.DATAB
data_in[4] => data_out2.DATAB
data_in[4] => data_out1.DATAB
data_in[4] => data_out0.DATAB
data_in[5] => data_out3.DATAB
data_in[5] => data_out2.DATAB
data_in[5] => data_out1.DATAB
data_in[5] => data_out0.DATAB
data_in[6] => data_out3.DATAB
data_in[6] => data_out2.DATAB
data_in[6] => data_out1.DATAB
data_in[6] => data_out0.DATAB
data_in[7] => data_out3.DATAB
data_in[7] => data_out2.DATAB
data_in[7] => data_out1.DATAB
data_in[7] => data_out0.DATAB
data_in[8] => data_out3.DATAB
data_in[8] => data_out2.DATAB
data_in[8] => data_out1.DATAB
data_in[8] => data_out0.DATAB
data_in[9] => data_out3.DATAB
data_in[9] => data_out2.DATAB
data_in[9] => data_out1.DATAB
data_in[9] => data_out0.DATAB
data_in[10] => data_out3.DATAB
data_in[10] => data_out2.DATAB
data_in[10] => data_out1.DATAB
data_in[10] => data_out0.DATAB
data_in[11] => data_out3.DATAB
data_in[11] => data_out2.DATAB
data_in[11] => data_out1.DATAB
data_in[11] => data_out0.DATAB
data_in[12] => data_out3.DATAB
data_in[12] => data_out2.DATAB
data_in[12] => data_out1.DATAB
data_in[12] => data_out0.DATAB
data_in[13] => data_out3.DATAB
data_in[13] => data_out2.DATAB
data_in[13] => data_out1.DATAB
data_in[13] => data_out0.DATAB
data_in[14] => data_out3.DATAB
data_in[14] => data_out2.DATAB
data_in[14] => data_out1.DATAB
data_in[14] => data_out0.DATAB
data_in[15] => data_out3.DATAB
data_in[15] => data_out2.DATAB
data_in[15] => data_out1.DATAB
data_in[15] => data_out0.DATAB
FST3253[0] <= FST3253[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FST3253[1] <= FST3253[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE_n <= OE_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENC_P <= ENC_P~reg0.DB_MAX_OUTPUT_PORT_TYPE
ENC_N <= ENC_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[0] <= data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[1] <= data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[2] <= data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[3] <= data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[4] <= data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[5] <= data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[6] <= data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[7] <= data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[8] <= data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[9] <= data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[10] <= data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[11] <= data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[12] <= data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[13] <= data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[14] <= data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out0[15] <= data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[0] <= data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[1] <= data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[2] <= data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[3] <= data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[4] <= data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[5] <= data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[6] <= data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[7] <= data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[8] <= data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[9] <= data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[10] <= data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[11] <= data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[12] <= data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[13] <= data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[14] <= data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out1[15] <= data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[0] <= data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[1] <= data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[2] <= data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[3] <= data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[4] <= data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[5] <= data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[6] <= data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[7] <= data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[8] <= data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[9] <= data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[10] <= data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[11] <= data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[12] <= data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[13] <= data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[14] <= data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out2[15] <= data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[0] <= data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[1] <= data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[2] <= data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[3] <= data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[4] <= data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[5] <= data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[6] <= data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[7] <= data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[8] <= data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[9] <= data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[10] <= data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[11] <= data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[12] <= data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[13] <= data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[14] <= data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out3[15] <= data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
one_turn <= one_turn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|timer:timer2
Clk => data_out[0]~reg0.CLK
Clk => data_out[1]~reg0.CLK
Clk => data_out[2]~reg0.CLK
Clk => data_out[3]~reg0.CLK
Clk => data_out[4]~reg0.CLK
Clk => data_out[5]~reg0.CLK
Clk => data_out[6]~reg0.CLK
Clk => data_out[7]~reg0.CLK
Clk => data_out[8]~reg0.CLK
Clk => data_out[9]~reg0.CLK
Clk => data_out[10]~reg0.CLK
Clk => data_out[11]~reg0.CLK
Clk => data_out[12]~reg0.CLK
Clk => data_out[13]~reg0.CLK
Clk => data_out[14]~reg0.CLK
Clk => data_out[15]~reg0.CLK
Clk => wrreq_fifo~reg0.CLK
Clk => en_store_4point.CLK
Clk => cnt_store_4point[0].CLK
Clk => cnt_store_4point[1].CLK
Clk => cnt_start_store[0].CLK
Clk => cnt_start_store[1].CLK
Clk => start_store.CLK
Clk => one_turn_count[0].CLK
Clk => one_turn_count[1].CLK
Clk => one_turn_count[2].CLK
Clk => one_turn_count[3].CLK
Clk => one_turn_count[4].CLK
Clk => one_turn_count[5].CLK
Clk => one_turn_count[6].CLK
Clk => one_turn_count[7].CLK
Clk => one_turn_count[8].CLK
Clk => one_turn_count[9].CLK
Clk => one_turn_count[10].CLK
Clk => one_turn_count[11].CLK
Clk => one_turn_count[12].CLK
Clk => one_turn_count[13].CLK
Clk => one_turn_count[14].CLK
Clk => one_turn_count[15].CLK
Clk => one_turn_2.CLK
Clk => one_turn_1.CLK
Clk => one_turn_0.CLK
Clk => Samp_en_1.CLK
Clk => Samp_en_0.CLK
Clk => start_send~reg0.CLK
Clk => start_store1.CLK
Clk => start_store0.CLK
Rst_n => data_out[0]~reg0.ACLR
Rst_n => data_out[1]~reg0.ACLR
Rst_n => data_out[2]~reg0.ACLR
Rst_n => data_out[3]~reg0.ACLR
Rst_n => data_out[4]~reg0.ACLR
Rst_n => data_out[5]~reg0.ACLR
Rst_n => data_out[6]~reg0.ACLR
Rst_n => data_out[7]~reg0.ACLR
Rst_n => data_out[8]~reg0.ACLR
Rst_n => data_out[9]~reg0.ACLR
Rst_n => data_out[10]~reg0.ACLR
Rst_n => data_out[11]~reg0.ACLR
Rst_n => data_out[12]~reg0.ACLR
Rst_n => data_out[13]~reg0.ACLR
Rst_n => data_out[14]~reg0.ACLR
Rst_n => data_out[15]~reg0.ACLR
Rst_n => wrreq_fifo~reg0.ACLR
Rst_n => start_send~reg0.ACLR
Rst_n => start_store1.ACLR
Rst_n => start_store0.ACLR
Rst_n => Samp_en_1.ACLR
Rst_n => Samp_en_0.ACLR
Rst_n => one_turn_2.ACLR
Rst_n => one_turn_1.ACLR
Rst_n => one_turn_0.ACLR
Rst_n => one_turn_count[0].ACLR
Rst_n => one_turn_count[1].ACLR
Rst_n => one_turn_count[2].ACLR
Rst_n => one_turn_count[3].ACLR
Rst_n => one_turn_count[4].ACLR
Rst_n => one_turn_count[5].ACLR
Rst_n => one_turn_count[6].ACLR
Rst_n => one_turn_count[7].ACLR
Rst_n => one_turn_count[8].ACLR
Rst_n => one_turn_count[9].ACLR
Rst_n => one_turn_count[10].ACLR
Rst_n => one_turn_count[11].ACLR
Rst_n => one_turn_count[12].ACLR
Rst_n => one_turn_count[13].ACLR
Rst_n => one_turn_count[14].ACLR
Rst_n => one_turn_count[15].ACLR
Rst_n => start_store.ACLR
Rst_n => cnt_start_store[0].ACLR
Rst_n => cnt_start_store[1].ACLR
Rst_n => cnt_store_4point[0].ACLR
Rst_n => cnt_store_4point[1].ACLR
Rst_n => en_store_4point.ACLR
one_turn => one_turn_0.DATAIN
Samp_en => Samp_en_0.DATAIN
Samp_en => one_turn_count[15].ENA
Samp_en => one_turn_count[14].ENA
Samp_en => one_turn_count[13].ENA
Samp_en => one_turn_count[12].ENA
Samp_en => one_turn_count[11].ENA
Samp_en => one_turn_count[10].ENA
Samp_en => one_turn_count[9].ENA
Samp_en => one_turn_count[8].ENA
Samp_en => one_turn_count[7].ENA
Samp_en => one_turn_count[6].ENA
Samp_en => one_turn_count[5].ENA
Samp_en => one_turn_count[4].ENA
Samp_en => one_turn_count[3].ENA
Samp_en => one_turn_count[2].ENA
Samp_en => one_turn_count[1].ENA
Samp_en => one_turn_count[0].ENA
data_in0[0] => Mux15.IN0
data_in0[1] => Mux14.IN0
data_in0[2] => Mux13.IN0
data_in0[3] => Mux12.IN0
data_in0[4] => Mux11.IN0
data_in0[5] => Mux10.IN0
data_in0[6] => Mux9.IN0
data_in0[7] => Mux8.IN0
data_in0[8] => Mux7.IN0
data_in0[9] => Mux6.IN0
data_in0[10] => Mux5.IN0
data_in0[11] => Mux4.IN0
data_in0[12] => Mux3.IN0
data_in0[13] => Mux2.IN0
data_in0[14] => Mux1.IN0
data_in0[15] => Mux0.IN0
data_in1[0] => Mux15.IN1
data_in1[1] => Mux14.IN1
data_in1[2] => Mux13.IN1
data_in1[3] => Mux12.IN1
data_in1[4] => Mux11.IN1
data_in1[5] => Mux10.IN1
data_in1[6] => Mux9.IN1
data_in1[7] => Mux8.IN1
data_in1[8] => Mux7.IN1
data_in1[9] => Mux6.IN1
data_in1[10] => Mux5.IN1
data_in1[11] => Mux4.IN1
data_in1[12] => Mux3.IN1
data_in1[13] => Mux2.IN1
data_in1[14] => Mux1.IN1
data_in1[15] => Mux0.IN1
data_in2[0] => Mux15.IN2
data_in2[1] => Mux14.IN2
data_in2[2] => Mux13.IN2
data_in2[3] => Mux12.IN2
data_in2[4] => Mux11.IN2
data_in2[5] => Mux10.IN2
data_in2[6] => Mux9.IN2
data_in2[7] => Mux8.IN2
data_in2[8] => Mux7.IN2
data_in2[9] => Mux6.IN2
data_in2[10] => Mux5.IN2
data_in2[11] => Mux4.IN2
data_in2[12] => Mux3.IN2
data_in2[13] => Mux2.IN2
data_in2[14] => Mux1.IN2
data_in2[15] => Mux0.IN2
data_in3[0] => Mux15.IN3
data_in3[1] => Mux14.IN3
data_in3[2] => Mux13.IN3
data_in3[3] => Mux12.IN3
data_in3[4] => Mux11.IN3
data_in3[5] => Mux10.IN3
data_in3[6] => Mux9.IN3
data_in3[7] => Mux8.IN3
data_in3[8] => Mux7.IN3
data_in3[9] => Mux6.IN3
data_in3[10] => Mux5.IN3
data_in3[11] => Mux4.IN3
data_in3[12] => Mux3.IN3
data_in3[13] => Mux2.IN3
data_in3[14] => Mux1.IN3
data_in3[15] => Mux0.IN3
wrreq_fifo <= wrreq_fifo~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_send <= start_send~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|dpram:dpram2
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component
data[0] => scfifo_9531:auto_generated.data[0]
data[1] => scfifo_9531:auto_generated.data[1]
data[2] => scfifo_9531:auto_generated.data[2]
data[3] => scfifo_9531:auto_generated.data[3]
data[4] => scfifo_9531:auto_generated.data[4]
data[5] => scfifo_9531:auto_generated.data[5]
data[6] => scfifo_9531:auto_generated.data[6]
data[7] => scfifo_9531:auto_generated.data[7]
data[8] => scfifo_9531:auto_generated.data[8]
data[9] => scfifo_9531:auto_generated.data[9]
data[10] => scfifo_9531:auto_generated.data[10]
data[11] => scfifo_9531:auto_generated.data[11]
data[12] => scfifo_9531:auto_generated.data[12]
data[13] => scfifo_9531:auto_generated.data[13]
data[14] => scfifo_9531:auto_generated.data[14]
data[15] => scfifo_9531:auto_generated.data[15]
q[0] <= scfifo_9531:auto_generated.q[0]
q[1] <= scfifo_9531:auto_generated.q[1]
q[2] <= scfifo_9531:auto_generated.q[2]
q[3] <= scfifo_9531:auto_generated.q[3]
q[4] <= scfifo_9531:auto_generated.q[4]
q[5] <= scfifo_9531:auto_generated.q[5]
q[6] <= scfifo_9531:auto_generated.q[6]
q[7] <= scfifo_9531:auto_generated.q[7]
q[8] <= scfifo_9531:auto_generated.q[8]
q[9] <= scfifo_9531:auto_generated.q[9]
q[10] <= scfifo_9531:auto_generated.q[10]
q[11] <= scfifo_9531:auto_generated.q[11]
q[12] <= scfifo_9531:auto_generated.q[12]
q[13] <= scfifo_9531:auto_generated.q[13]
q[14] <= scfifo_9531:auto_generated.q[14]
q[15] <= scfifo_9531:auto_generated.q[15]
wrreq => scfifo_9531:auto_generated.wrreq
rdreq => scfifo_9531:auto_generated.rdreq
clock => scfifo_9531:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_9531:auto_generated.empty
full <= scfifo_9531:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated
clock => a_dpfifo_gb31:dpfifo.clock
data[0] => a_dpfifo_gb31:dpfifo.data[0]
data[1] => a_dpfifo_gb31:dpfifo.data[1]
data[2] => a_dpfifo_gb31:dpfifo.data[2]
data[3] => a_dpfifo_gb31:dpfifo.data[3]
data[4] => a_dpfifo_gb31:dpfifo.data[4]
data[5] => a_dpfifo_gb31:dpfifo.data[5]
data[6] => a_dpfifo_gb31:dpfifo.data[6]
data[7] => a_dpfifo_gb31:dpfifo.data[7]
data[8] => a_dpfifo_gb31:dpfifo.data[8]
data[9] => a_dpfifo_gb31:dpfifo.data[9]
data[10] => a_dpfifo_gb31:dpfifo.data[10]
data[11] => a_dpfifo_gb31:dpfifo.data[11]
data[12] => a_dpfifo_gb31:dpfifo.data[12]
data[13] => a_dpfifo_gb31:dpfifo.data[13]
data[14] => a_dpfifo_gb31:dpfifo.data[14]
data[15] => a_dpfifo_gb31:dpfifo.data[15]
empty <= a_dpfifo_gb31:dpfifo.empty
full <= a_dpfifo_gb31:dpfifo.full
q[0] <= a_dpfifo_gb31:dpfifo.q[0]
q[1] <= a_dpfifo_gb31:dpfifo.q[1]
q[2] <= a_dpfifo_gb31:dpfifo.q[2]
q[3] <= a_dpfifo_gb31:dpfifo.q[3]
q[4] <= a_dpfifo_gb31:dpfifo.q[4]
q[5] <= a_dpfifo_gb31:dpfifo.q[5]
q[6] <= a_dpfifo_gb31:dpfifo.q[6]
q[7] <= a_dpfifo_gb31:dpfifo.q[7]
q[8] <= a_dpfifo_gb31:dpfifo.q[8]
q[9] <= a_dpfifo_gb31:dpfifo.q[9]
q[10] <= a_dpfifo_gb31:dpfifo.q[10]
q[11] <= a_dpfifo_gb31:dpfifo.q[11]
q[12] <= a_dpfifo_gb31:dpfifo.q[12]
q[13] <= a_dpfifo_gb31:dpfifo.q[13]
q[14] <= a_dpfifo_gb31:dpfifo.q[14]
q[15] <= a_dpfifo_gb31:dpfifo.q[15]
rdreq => a_dpfifo_gb31:dpfifo.rreq
wrreq => a_dpfifo_gb31:dpfifo.wreq


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo
clock => altsyncram_h7e1:FIFOram.clock0
clock => altsyncram_h7e1:FIFOram.clock1
clock => cntr_2ab:rd_ptr_msb.clock
clock => cntr_mb7:usedw_counter.clock
clock => cntr_abb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_h7e1:FIFOram.data_a[0]
data[1] => altsyncram_h7e1:FIFOram.data_a[1]
data[2] => altsyncram_h7e1:FIFOram.data_a[2]
data[3] => altsyncram_h7e1:FIFOram.data_a[3]
data[4] => altsyncram_h7e1:FIFOram.data_a[4]
data[5] => altsyncram_h7e1:FIFOram.data_a[5]
data[6] => altsyncram_h7e1:FIFOram.data_a[6]
data[7] => altsyncram_h7e1:FIFOram.data_a[7]
data[8] => altsyncram_h7e1:FIFOram.data_a[8]
data[9] => altsyncram_h7e1:FIFOram.data_a[9]
data[10] => altsyncram_h7e1:FIFOram.data_a[10]
data[11] => altsyncram_h7e1:FIFOram.data_a[11]
data[12] => altsyncram_h7e1:FIFOram.data_a[12]
data[13] => altsyncram_h7e1:FIFOram.data_a[13]
data[14] => altsyncram_h7e1:FIFOram.data_a[14]
data[15] => altsyncram_h7e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_h7e1:FIFOram.q_b[0]
q[1] <= altsyncram_h7e1:FIFOram.q_b[1]
q[2] <= altsyncram_h7e1:FIFOram.q_b[2]
q[3] <= altsyncram_h7e1:FIFOram.q_b[3]
q[4] <= altsyncram_h7e1:FIFOram.q_b[4]
q[5] <= altsyncram_h7e1:FIFOram.q_b[5]
q[6] <= altsyncram_h7e1:FIFOram.q_b[6]
q[7] <= altsyncram_h7e1:FIFOram.q_b[7]
q[8] <= altsyncram_h7e1:FIFOram.q_b[8]
q[9] <= altsyncram_h7e1:FIFOram.q_b[9]
q[10] <= altsyncram_h7e1:FIFOram.q_b[10]
q[11] <= altsyncram_h7e1:FIFOram.q_b[11]
q[12] <= altsyncram_h7e1:FIFOram.q_b[12]
q[13] <= altsyncram_h7e1:FIFOram.q_b[13]
q[14] <= altsyncram_h7e1:FIFOram.q_b[14]
q[15] <= altsyncram_h7e1:FIFOram.q_b[15]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_2ab:rd_ptr_msb.sclr
sclr => cntr_mb7:usedw_counter.sclr
sclr => cntr_abb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => valid_wreq.IN0


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|altsyncram_h7e1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cmpr_ut8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_2ab:rd_ptr_msb
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_mb7:usedw_counter
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|LTC1744_T01_TOP|dpram:dpram2|scfifo:scfifo_component|scfifo_9531:auto_generated|a_dpfifo_gb31:dpfifo|cntr_abb:wr_ptr
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|LTC1744_T01_TOP|spi_master:spi_master0
Clk200M => rdreq2~reg0.CLK
Clk200M => rdreq1~reg0.CLK
Clk200M => rdreq0~reg0.CLK
Clk200M => MOSI~reg0.CLK
Clk200M => data_temp[0].CLK
Clk200M => data_temp[1].CLK
Clk200M => data_temp[2].CLK
Clk200M => data_temp[3].CLK
Clk200M => data_temp[4].CLK
Clk200M => data_temp[5].CLK
Clk200M => data_temp[6].CLK
Clk200M => data_temp[7].CLK
Clk200M => data_temp[8].CLK
Clk200M => data_temp[9].CLK
Clk200M => data_temp[10].CLK
Clk200M => data_temp[11].CLK
Clk200M => data_temp[12].CLK
Clk200M => data_temp[13].CLK
Clk200M => data_temp[14].CLK
Clk200M => data_temp[15].CLK
Clk200M => cnt_send_words[0].CLK
Clk200M => cnt_send_words[1].CLK
Clk200M => cnt_send_words[2].CLK
Clk200M => cnt_send_words[3].CLK
Clk200M => cnt_send_words[4].CLK
Clk200M => cnt_send_words[5].CLK
Clk200M => cnt_send_words[6].CLK
Clk200M => cnt_send_words[7].CLK
Clk200M => cnt_send_words[8].CLK
Clk200M => cnt_send_words[9].CLK
Clk200M => cnt_send_words[10].CLK
Clk200M => cnt_send_words[11].CLK
Clk200M => cnt_send_bit[0].CLK
Clk200M => cnt_send_bit[1].CLK
Clk200M => cnt_send_bit[2].CLK
Clk200M => cnt_send_bit[3].CLK
Clk200M => cnt_send_bit[4].CLK
Clk200M => Clk_out~reg0.CLK
Clk200M => cnt_table_clk[0].CLK
Clk200M => cnt_table_clk[1].CLK
Clk200M => cnt_table_clk[2].CLK
Clk200M => cnt_table_clk[3].CLK
Clk200M => cnt_table_clk[4].CLK
Clk200M => cnt_table_clk[5].CLK
Clk200M => cnt_table_clk[6].CLK
Clk200M => cnt_table_clk[7].CLK
Clk200M => cnt_table_clk[8].CLK
Clk200M => cnt_table_clk[9].CLK
Clk200M => cnt_table_clk[10].CLK
Clk200M => cnt_table_clk[11].CLK
Clk200M => flag_Clk_out.CLK
Clk200M => cnt_Cs_n_35us[0].CLK
Clk200M => cnt_Cs_n_35us[1].CLK
Clk200M => cnt_Cs_n_35us[2].CLK
Clk200M => cnt_Cs_n_35us[3].CLK
Clk200M => cnt_Cs_n_35us[4].CLK
Clk200M => cnt_Cs_n_35us[5].CLK
Clk200M => cnt_Cs_n_35us[6].CLK
Clk200M => cnt_Cs_n_35us[7].CLK
Clk200M => cnt_Cs_n_35us[8].CLK
Clk200M => cnt_Cs_n_35us[9].CLK
Clk200M => cnt_Cs_n_35us[10].CLK
Clk200M => cnt_Cs_n_35us[11].CLK
Clk200M => cnt_Cs_n_35us[12].CLK
Clk200M => cnt_Cs_n_35us[13].CLK
Clk200M => cnt_Cs_n_35us[14].CLK
Clk200M => cnt_Cs_n_35us[15].CLK
Clk200M => Cs_n~reg0.CLK
Clk200M => finish_n~reg0.CLK
Clk200M => start_send_1.CLK
Clk200M => start_send_0.CLK
Clk200M => cnt_table_clk_max[0].CLK
Clk200M => cnt_table_clk_max[1].CLK
Clk200M => cnt_table_clk_max[2].CLK
Clk200M => cnt_table_clk_max[3].CLK
Clk200M => cnt_table_clk_max[4].CLK
Clk200M => cnt_table_clk_max[5].CLK
Clk200M => cnt_table_clk_max[6].CLK
Clk200M => cnt_table_clk_max[7].CLK
Clk200M => cnt_table_clk_max[8].CLK
Clk200M => cnt_table_clk_max[9].CLK
Clk200M => cnt_table_clk_max[10].CLK
Clk200M => cnt_table_clk_max[11].CLK
Clk200M => cnt_table_clk_mid[0].CLK
Clk200M => cnt_table_clk_mid[1].CLK
Clk200M => cnt_table_clk_mid[2].CLK
Clk200M => cnt_table_clk_mid[3].CLK
Clk200M => cnt_table_clk_mid[4].CLK
Clk200M => cnt_table_clk_mid[5].CLK
Clk200M => cnt_table_clk_mid[6].CLK
Clk200M => cnt_table_clk_mid[7].CLK
Rst_n => cnt_table_clk_max[0].ACLR
Rst_n => cnt_table_clk_max[1].ACLR
Rst_n => cnt_table_clk_max[2].ACLR
Rst_n => cnt_table_clk_max[3].ACLR
Rst_n => cnt_table_clk_max[4].ACLR
Rst_n => cnt_table_clk_max[5].ACLR
Rst_n => cnt_table_clk_max[6].ACLR
Rst_n => cnt_table_clk_max[7].ACLR
Rst_n => cnt_table_clk_max[8].ACLR
Rst_n => cnt_table_clk_max[9].ACLR
Rst_n => cnt_table_clk_max[10].ACLR
Rst_n => cnt_table_clk_max[11].ACLR
Rst_n => cnt_table_clk_mid[0].ACLR
Rst_n => cnt_table_clk_mid[1].ACLR
Rst_n => cnt_table_clk_mid[2].ACLR
Rst_n => cnt_table_clk_mid[3].ACLR
Rst_n => cnt_table_clk_mid[4].ACLR
Rst_n => cnt_table_clk_mid[5].ACLR
Rst_n => cnt_table_clk_mid[6].ACLR
Rst_n => cnt_table_clk_mid[7].ACLR
Rst_n => Cs_n~reg0.PRESET
Rst_n => Clk_out~reg0.PRESET
Rst_n => MOSI~reg0.ACLR
Rst_n => finish_n~reg0.ACLR
Rst_n => rdreq0~reg0.ACLR
Rst_n => rdreq1~reg0.ACLR
Rst_n => rdreq2~reg0.ACLR
Rst_n => start_send_1.ACLR
Rst_n => start_send_0.ACLR
Rst_n => cnt_Cs_n_35us[0].ACLR
Rst_n => cnt_Cs_n_35us[1].ACLR
Rst_n => cnt_Cs_n_35us[2].ACLR
Rst_n => cnt_Cs_n_35us[3].ACLR
Rst_n => cnt_Cs_n_35us[4].ACLR
Rst_n => cnt_Cs_n_35us[5].ACLR
Rst_n => cnt_Cs_n_35us[6].ACLR
Rst_n => cnt_Cs_n_35us[7].ACLR
Rst_n => cnt_Cs_n_35us[8].ACLR
Rst_n => cnt_Cs_n_35us[9].ACLR
Rst_n => cnt_Cs_n_35us[10].ACLR
Rst_n => cnt_Cs_n_35us[11].ACLR
Rst_n => cnt_Cs_n_35us[12].ACLR
Rst_n => cnt_Cs_n_35us[13].ACLR
Rst_n => cnt_Cs_n_35us[14].ACLR
Rst_n => cnt_Cs_n_35us[15].ACLR
Rst_n => flag_Clk_out.ACLR
Rst_n => cnt_table_clk[0].ACLR
Rst_n => cnt_table_clk[1].ACLR
Rst_n => cnt_table_clk[2].ACLR
Rst_n => cnt_table_clk[3].ACLR
Rst_n => cnt_table_clk[4].ACLR
Rst_n => cnt_table_clk[5].ACLR
Rst_n => cnt_table_clk[6].ACLR
Rst_n => cnt_table_clk[7].ACLR
Rst_n => cnt_table_clk[8].ACLR
Rst_n => cnt_table_clk[9].ACLR
Rst_n => cnt_table_clk[10].ACLR
Rst_n => cnt_table_clk[11].ACLR
Rst_n => cnt_send_bit[0].ACLR
Rst_n => cnt_send_bit[1].ACLR
Rst_n => cnt_send_bit[2].ACLR
Rst_n => cnt_send_bit[3].ACLR
Rst_n => cnt_send_bit[4].ACLR
Rst_n => cnt_send_words[0].PRESET
Rst_n => cnt_send_words[1].PRESET
Rst_n => cnt_send_words[2].PRESET
Rst_n => cnt_send_words[3].PRESET
Rst_n => cnt_send_words[4].PRESET
Rst_n => cnt_send_words[5].PRESET
Rst_n => cnt_send_words[6].PRESET
Rst_n => cnt_send_words[7].PRESET
Rst_n => cnt_send_words[8].PRESET
Rst_n => cnt_send_words[9].PRESET
Rst_n => cnt_send_words[10].PRESET
Rst_n => cnt_send_words[11].PRESET
Rst_n => data_temp[0].PRESET
Rst_n => data_temp[1].PRESET
Rst_n => data_temp[2].ACLR
Rst_n => data_temp[3].ACLR
Rst_n => data_temp[4].ACLR
Rst_n => data_temp[5].PRESET
Rst_n => data_temp[6].PRESET
Rst_n => data_temp[7].ACLR
Rst_n => data_temp[8].ACLR
Rst_n => data_temp[9].PRESET
Rst_n => data_temp[10].ACLR
Rst_n => data_temp[11].PRESET
Rst_n => data_temp[12].PRESET
Rst_n => data_temp[13].PRESET
Rst_n => data_temp[14].PRESET
Rst_n => data_temp[15].ACLR
start_send => start_send_0.DATAIN
set_speed[0] => Decoder0.IN2
set_speed[0] => Decoder1.IN1
set_speed[1] => Decoder0.IN1
set_speed[1] => Decoder1.IN0
set_speed[2] => Decoder0.IN0
data0[0] => data_temp.DATAB
data0[1] => data_temp.DATAB
data0[2] => data_temp.DATAB
data0[3] => data_temp.DATAB
data0[4] => data_temp.DATAB
data0[5] => data_temp.DATAB
data0[6] => data_temp.DATAB
data0[7] => data_temp.DATAB
data0[8] => data_temp.DATAB
data0[9] => data_temp.DATAB
data0[10] => data_temp.DATAB
data0[11] => data_temp.DATAB
data0[12] => data_temp.DATAB
data0[13] => data_temp.DATAB
data0[14] => data_temp.DATAB
data0[15] => data_temp.DATAB
data1[0] => data_temp.DATAB
data1[1] => data_temp.DATAB
data1[2] => data_temp.DATAB
data1[3] => data_temp.DATAB
data1[4] => data_temp.DATAB
data1[5] => data_temp.DATAB
data1[6] => data_temp.DATAB
data1[7] => data_temp.DATAB
data1[8] => data_temp.DATAB
data1[9] => data_temp.DATAB
data1[10] => data_temp.DATAB
data1[11] => data_temp.DATAB
data1[12] => data_temp.DATAB
data1[13] => data_temp.DATAB
data1[14] => data_temp.DATAB
data1[15] => data_temp.DATAB
data2[0] => data_temp.DATAB
data2[1] => data_temp.DATAB
data2[2] => data_temp.DATAB
data2[3] => data_temp.DATAB
data2[4] => data_temp.DATAB
data2[5] => data_temp.DATAB
data2[6] => data_temp.DATAB
data2[7] => data_temp.DATAB
data2[8] => data_temp.DATAB
data2[9] => data_temp.DATAB
data2[10] => data_temp.DATAB
data2[11] => data_temp.DATAB
data2[12] => data_temp.DATAB
data2[13] => data_temp.DATAB
data2[14] => data_temp.DATAB
data2[15] => data_temp.DATAB
Cs_n <= Cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clk_out <= Clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOSI <= MOSI~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_n <= finish_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdreq0 <= rdreq0~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdreq1 <= rdreq1~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdreq2 <= rdreq2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LTC1744_T01_TOP|led_control:led_control01
Clk => counter[0].CLK
Clk => counter[1].CLK
Clk => counter[2].CLK
Clk => counter[3].CLK
Clk => counter[4].CLK
Clk => counter[5].CLK
Clk => counter[6].CLK
Clk => counter[7].CLK
Clk => counter[8].CLK
Clk => counter[9].CLK
Clk => counter[10].CLK
Clk => counter[11].CLK
Clk => counter[12].CLK
Clk => counter[13].CLK
Clk => counter[14].CLK
Clk => counter[15].CLK
Clk => counter[16].CLK
Clk => counter[17].CLK
Clk => counter[18].CLK
Clk => counter[19].CLK
Clk => counter[20].CLK
Clk => counter[21].CLK
Clk => counter[22].CLK
Clk => counter[23].CLK
Clk => led~reg0.CLK
Rst_n => counter[0].ACLR
Rst_n => counter[1].ACLR
Rst_n => counter[2].ACLR
Rst_n => counter[3].ACLR
Rst_n => counter[4].ACLR
Rst_n => counter[5].ACLR
Rst_n => counter[6].ACLR
Rst_n => counter[7].ACLR
Rst_n => counter[8].ACLR
Rst_n => counter[9].ACLR
Rst_n => counter[10].ACLR
Rst_n => counter[11].ACLR
Rst_n => counter[12].ACLR
Rst_n => counter[13].ACLR
Rst_n => counter[14].ACLR
Rst_n => counter[15].ACLR
Rst_n => counter[16].ACLR
Rst_n => counter[17].ACLR
Rst_n => counter[18].ACLR
Rst_n => counter[19].ACLR
Rst_n => counter[20].ACLR
Rst_n => counter[21].ACLR
Rst_n => counter[22].ACLR
Rst_n => counter[23].ACLR
Rst_n => led~reg0.PRESET
led <= led~reg0.DB_MAX_OUTPUT_PORT_TYPE


