// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "SgdLR_sw.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic SgdLR_sw::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic SgdLR_sw::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state1 = "1";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state2 = "10";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state9 = "1000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state10 = "10000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state11 = "100000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state12 = "1000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state13 = "10000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state14 = "100000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state15 = "1000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state16 = "10000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state17 = "100000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state18 = "1000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state19 = "10000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state20 = "100000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state21 = "1000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state22 = "10000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state23 = "100000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state24 = "1000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state25 = "10000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state26 = "100000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state27 = "1000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state28 = "10000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state29 = "100000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state30 = "1000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state31 = "10000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state32 = "100000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state33 = "1000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state34 = "10000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state35 = "100000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state36 = "1000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state37 = "10000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state38 = "100000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state39 = "1000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state40 = "10000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state41 = "100000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state42 = "1000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state43 = "10000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state44 = "100000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state45 = "1000000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state46 = "10000000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_pp1_stage0 = "100000000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state53 = "1000000000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_pp2_stage0 = "10000000000000000000000000000000000000000000";
const sc_lv<45> SgdLR_sw::ap_ST_fsm_state58 = "100000000000000000000000000000000000000000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool SgdLR_sw::ap_const_boolean_1 = true;
const sc_lv<32> SgdLR_sw::ap_const_lv32_2 = "10";
const bool SgdLR_sw::ap_const_boolean_0 = false;
const sc_lv<32> SgdLR_sw::ap_const_lv32_29 = "101001";
const sc_lv<1> SgdLR_sw::ap_const_lv1_0 = "0";
const sc_lv<32> SgdLR_sw::ap_const_lv32_1 = "1";
const sc_lv<32> SgdLR_sw::ap_const_lv32_3 = "11";
const sc_lv<32> SgdLR_sw::ap_const_lv32_4 = "100";
const sc_lv<32> SgdLR_sw::ap_const_lv32_5 = "101";
const sc_lv<32> SgdLR_sw::ap_const_lv32_6 = "110";
const sc_lv<32> SgdLR_sw::ap_const_lv32_F = "1111";
const sc_lv<32> SgdLR_sw::ap_const_lv32_14 = "10100";
const sc_lv<32> SgdLR_sw::ap_const_lv32_24 = "100100";
const sc_lv<32> SgdLR_sw::ap_const_lv32_26 = "100110";
const sc_lv<32> SgdLR_sw::ap_const_lv32_27 = "100111";
const sc_lv<32> SgdLR_sw::ap_const_lv32_28 = "101000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_2B = "101011";
const sc_lv<32> SgdLR_sw::ap_const_lv32_2C = "101100";
const sc_lv<1> SgdLR_sw::ap_const_lv1_1 = "1";
const sc_lv<32> SgdLR_sw::ap_const_lv32_2A = "101010";
const sc_lv<15> SgdLR_sw::ap_const_lv15_0 = "000000000000000";
const sc_lv<13> SgdLR_sw::ap_const_lv13_0 = "0000000000000";
const sc_lv<11> SgdLR_sw::ap_const_lv11_0 = "00000000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_3F800000 = "111111100000000000000000000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_10 = "10000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_15 = "10101";
const sc_lv<32> SgdLR_sw::ap_const_lv32_25 = "100101";
const sc_lv<32> SgdLR_sw::ap_const_lv32_7 = "111";
const sc_lv<15> SgdLR_sw::ap_const_lv15_57E4 = "101011111100100";
const sc_lv<15> SgdLR_sw::ap_const_lv15_1 = "1";
const sc_lv<13> SgdLR_sw::ap_const_lv13_1194 = "1000110010100";
const sc_lv<10> SgdLR_sw::ap_const_lv10_0 = "0000000000";
const sc_lv<11> SgdLR_sw::ap_const_lv11_400 = "10000000000";
const sc_lv<11> SgdLR_sw::ap_const_lv11_1 = "1";
const sc_lv<12> SgdLR_sw::ap_const_lv12_0 = "000000000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_C = "1100";
const sc_lv<32> SgdLR_sw::ap_const_lv32_20 = "100000";
const sc_lv<31> SgdLR_sw::ap_const_lv31_7FFFFFFF = "1111111111111111111111111111111";
const sc_lv<32> SgdLR_sw::ap_const_lv32_21 = "100001";
const sc_lv<32> SgdLR_sw::ap_const_lv32_FFFFFFE8 = "11111111111111111111111111101000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_1F = "11111";
const sc_lv<31> SgdLR_sw::ap_const_lv31_0 = "0000000000000000000000000000000";
const sc_lv<6> SgdLR_sw::ap_const_lv6_3A = "111010";
const sc_lv<33> SgdLR_sw::ap_const_lv33_1FFFFFFFF = "111111111111111111111111111111111";
const sc_lv<33> SgdLR_sw::ap_const_lv33_0 = "000000000000000000000000000000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_FFFFFFE7 = "11111111111111111111111111100111";
const sc_lv<32> SgdLR_sw::ap_const_lv32_19 = "11001";
const sc_lv<8> SgdLR_sw::ap_const_lv8_7F = "1111111";
const sc_lv<8> SgdLR_sw::ap_const_lv8_7E = "1111110";
const sc_lv<8> SgdLR_sw::ap_const_lv8_E = "1110";
const sc_lv<32> SgdLR_sw::ap_const_lv32_17 = "10111";
const sc_lv<32> SgdLR_sw::ap_const_lv32_3F = "111111";
const sc_lv<32> SgdLR_sw::ap_const_lv32_34 = "110100";
const sc_lv<32> SgdLR_sw::ap_const_lv32_3E = "111110";
const sc_lv<54> SgdLR_sw::ap_const_lv54_0 = "000000000000000000000000000000000000000000000000000000";
const sc_lv<63> SgdLR_sw::ap_const_lv63_0 = "000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<12> SgdLR_sw::ap_const_lv12_433 = "10000110011";
const sc_lv<12> SgdLR_sw::ap_const_lv12_13 = "10011";
const sc_lv<12> SgdLR_sw::ap_const_lv12_FED = "111111101101";
const sc_lv<32> SgdLR_sw::ap_const_lv32_B = "1011";
const sc_lv<12> SgdLR_sw::ap_const_lv12_36 = "110110";
const sc_lv<7> SgdLR_sw::ap_const_lv7_0 = "0000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_FFFFFFFF = "11111111111111111111111111111111";
const sc_lv<19> SgdLR_sw::ap_const_lv19_0 = "0000000000000000000";
const sc_lv<51> SgdLR_sw::ap_const_lv51_7FFFFAD000000 = "111111111111111111110101101000000000000000000000000";
const sc_lv<32> SgdLR_sw::ap_const_lv32_13 = "10011";
const sc_lv<32> SgdLR_sw::ap_const_lv32_32 = "110010";
const sc_lv<13> SgdLR_sw::ap_const_lv13_1 = "1";

SgdLR_sw::SgdLR_sw(sc_module_name name) : sc_module(name), mVcdFile(0) {
    gradient_V_U = new SgdLR_sw_gradient_V("gradient_V_U");
    gradient_V_U->clk(ap_clk);
    gradient_V_U->reset(ap_rst);
    gradient_V_U->address0(gradient_V_address0);
    gradient_V_U->ce0(gradient_V_ce0);
    gradient_V_U->we0(gradient_V_we0);
    gradient_V_U->d0(trunc_ln7_reg_1350);
    gradient_V_U->q0(gradient_V_q0);
    SgdLR_sw_fadd_32nbkb_U1 = new SgdLR_sw_fadd_32nbkb<1,5,32,32,32>("SgdLR_sw_fadd_32nbkb_U1");
    SgdLR_sw_fadd_32nbkb_U1->clk(ap_clk);
    SgdLR_sw_fadd_32nbkb_U1->reset(ap_rst);
    SgdLR_sw_fadd_32nbkb_U1->din0(tmp_1_i_reg_1250);
    SgdLR_sw_fadd_32nbkb_U1->din1(ap_var_for_const0);
    SgdLR_sw_fadd_32nbkb_U1->ce(ap_var_for_const1);
    SgdLR_sw_fadd_32nbkb_U1->dout(grp_fu_332_p2);
    SgdLR_sw_fdiv_32ncud_U2 = new SgdLR_sw_fdiv_32ncud<1,16,32,32,32>("SgdLR_sw_fdiv_32ncud_U2");
    SgdLR_sw_fdiv_32ncud_U2->clk(ap_clk);
    SgdLR_sw_fdiv_32ncud_U2->reset(ap_rst);
    SgdLR_sw_fdiv_32ncud_U2->din0(ap_var_for_const0);
    SgdLR_sw_fdiv_32ncud_U2->din1(tmp_2_i_reg_1255);
    SgdLR_sw_fdiv_32ncud_U2->ce(ap_var_for_const1);
    SgdLR_sw_fdiv_32ncud_U2->dout(grp_fu_337_p2);
    SgdLR_sw_fpext_32dEe_U3 = new SgdLR_sw_fpext_32dEe<1,2,32,64>("SgdLR_sw_fpext_32dEe_U3");
    SgdLR_sw_fpext_32dEe_U3->clk(ap_clk);
    SgdLR_sw_fpext_32dEe_U3->reset(ap_rst);
    SgdLR_sw_fpext_32dEe_U3->din0(v_assign_reg_1260);
    SgdLR_sw_fpext_32dEe_U3->ce(ap_var_for_const1);
    SgdLR_sw_fpext_32dEe_U3->dout(grp_fu_342_p1);
    SgdLR_sw_fexp_32neOg_U4 = new SgdLR_sw_fexp_32neOg<1,9,32,32,32>("SgdLR_sw_fexp_32neOg_U4");
    SgdLR_sw_fexp_32neOg_U4->clk(ap_clk);
    SgdLR_sw_fexp_32neOg_U4->reset(ap_rst);
    SgdLR_sw_fexp_32neOg_U4->din0(ap_var_for_const2);
    SgdLR_sw_fexp_32neOg_U4->din1(select_ln935_reg_1245);
    SgdLR_sw_fexp_32neOg_U4->ce(ap_var_for_const1);
    SgdLR_sw_fexp_32neOg_U4->dout(grp_fu_345_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_F2_fu_803_p2);
    sensitive << ( zext_ln461_fu_763_p1 );

    SC_METHOD(thread_a_fu_576_p2);
    sensitive << ( icmp_ln947_fu_539_p2 );
    sensitive << ( icmp_ln947_1_fu_570_p2 );

    SC_METHOD(thread_add_ln107_fu_364_p2);
    sensitive << ( indvar_flatten_reg_263 );

    SC_METHOD(thread_add_ln1117_1_fu_1052_p2);
    sensitive << ( shl_ln_reg_1157 );
    sensitive << ( zext_ln1116_1_fu_1048_p1 );

    SC_METHOD(thread_add_ln1117_fu_408_p2);
    sensitive << ( shl_ln_reg_1157 );
    sensitive << ( zext_ln1116_fu_404_p1 );

    SC_METHOD(thread_add_ln581_fu_815_p2);
    sensitive << ( F2_fu_803_p2 );

    SC_METHOD(thread_add_ln954_fu_629_p2);
    sensitive << ( sub_ln944_reg_1219 );

    SC_METHOD(thread_add_ln964_fu_700_p2);
    sensitive << ( sub_ln964_fu_695_p2 );
    sensitive << ( select_ln964_fu_688_p3 );

    SC_METHOD(thread_and_ln581_fu_925_p2);
    sensitive << ( icmp_ln581_reg_1277 );
    sensitive << ( xor_ln582_fu_919_p2 );

    SC_METHOD(thread_and_ln582_fu_910_p2);
    sensitive << ( icmp_ln582_reg_1289 );
    sensitive << ( xor_ln571_fu_905_p2 );

    SC_METHOD(thread_and_ln585_1_fu_942_p2);
    sensitive << ( icmp_ln585_fu_858_p2 );
    sensitive << ( and_ln581_fu_925_p2 );

    SC_METHOD(thread_and_ln585_fu_936_p2);
    sensitive << ( and_ln581_fu_925_p2 );
    sensitive << ( xor_ln585_fu_930_p2 );

    SC_METHOD(thread_and_ln603_fu_959_p2);
    sensitive << ( icmp_ln603_fu_863_p2 );
    sensitive << ( xor_ln581_fu_953_p2 );

    SC_METHOD(thread_and_ln949_fu_603_p2);
    sensitive << ( p_Result_3_fu_596_p3 );
    sensitive << ( xor_ln949_fu_590_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state12);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state13);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state21);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state26);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state27);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state42);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state43);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state44);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state45);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state46);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state53);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state58);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state47_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state48_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state49_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state50_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state51_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state52_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state54_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state55_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state56_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state57_pp2_stage0_iter3);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter4);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter5);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln21_fu_392_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state47);
    sensitive << ( icmp_ln52_fu_1036_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state54);
    sensitive << ( icmp_ln77_fu_1086_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( icmp_ln107_fu_358_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter3 );

    SC_METHOD(thread_ap_phi_mux_i_0_i9_phi_fu_313_p4);
    sensitive << ( i_0_i9_reg_309 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( icmp_ln52_reg_1336 );
    sensitive << ( i_1_reg_1340 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_i_0_i_phi_fu_301_p4);
    sensitive << ( i_0_i_reg_297 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( icmp_ln21_reg_1163 );
    sensitive << ( i_reg_1167 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln107_fu_358_p2 );
    sensitive << ( ap_CS_fsm_state2 );

    SC_METHOD(thread_ashr_ln586_fu_872_p2);
    sensitive << ( man_V_2_reg_1266 );
    sensitive << ( zext_ln586_fu_868_p1 );

    SC_METHOD(thread_bitcast_ln696_fu_881_p1);
    sensitive << ( v_assign_reg_1260 );

    SC_METHOD(thread_bitcast_ln739_fu_725_p1);
    sensitive << ( p_Result_10_fu_713_p5 );

    SC_METHOD(thread_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln1117_fu_413_p1 );
    sensitive << ( zext_ln1117_1_fu_1057_p1 );

    SC_METHOD(thread_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_exp_tmp_V_fu_753_p4);
    sensitive << ( ireg_V_fu_737_p1 );

    SC_METHOD(thread_gradient_V_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln57_fu_1081_p1 );
    sensitive << ( zext_ln82_fu_1098_p1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_gradient_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter5 );

    SC_METHOD(thread_gradient_V_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln52_reg_1336_pp1_iter4_reg );
    sensitive << ( ap_enable_reg_pp1_iter5 );

    SC_METHOD(thread_i_1_fu_1042_p2);
    sensitive << ( ap_phi_mux_i_0_i9_phi_fu_313_p4 );

    SC_METHOD(thread_i_2_fu_1092_p2);
    sensitive << ( i_0_i17_reg_321 );

    SC_METHOD(thread_i_fu_398_p2);
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_301_p4 );

    SC_METHOD(thread_icmp_ln107_fu_358_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( indvar_flatten_reg_263 );

    SC_METHOD(thread_icmp_ln110_fu_370_p2);
    sensitive << ( icmp_ln107_fu_358_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( training_id_0_reg_274 );

    SC_METHOD(thread_icmp_ln21_fu_392_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_301_p4 );

    SC_METHOD(thread_icmp_ln52_fu_1036_p2);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_i_0_i9_phi_fu_313_p4 );

    SC_METHOD(thread_icmp_ln571_fu_797_p2);
    sensitive << ( ap_CS_fsm_state44 );
    sensitive << ( trunc_ln556_fu_741_p1 );

    SC_METHOD(thread_icmp_ln581_fu_809_p2);
    sensitive << ( ap_CS_fsm_state44 );
    sensitive << ( F2_fu_803_p2 );

    SC_METHOD(thread_icmp_ln582_fu_835_p2);
    sensitive << ( ap_CS_fsm_state44 );
    sensitive << ( F2_fu_803_p2 );

    SC_METHOD(thread_icmp_ln585_fu_858_p2);
    sensitive << ( sh_amt_reg_1283 );
    sensitive << ( ap_CS_fsm_state45 );

    SC_METHOD(thread_icmp_ln603_fu_863_p2);
    sensitive << ( tmp_4_reg_1301 );
    sensitive << ( ap_CS_fsm_state45 );

    SC_METHOD(thread_icmp_ln77_fu_1086_p2);
    sensitive << ( i_0_i17_reg_321 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_icmp_ln935_fu_679_p2);
    sensitive << ( p_Val2_s_reg_285 );
    sensitive << ( ap_CS_fsm_state12 );

    SC_METHOD(thread_icmp_ln947_1_fu_570_p2);
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( p_Result_4_fu_565_p2 );

    SC_METHOD(thread_icmp_ln947_fu_539_p2);
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( tmp_fu_529_p4 );

    SC_METHOD(thread_icmp_ln954_fu_623_p2);
    sensitive << ( ap_CS_fsm_state10 );
    sensitive << ( lsb_index_fu_523_p2 );

    SC_METHOD(thread_ireg_V_fu_737_p1);
    sensitive << ( grp_fu_342_p1 );

    SC_METHOD(thread_l_fu_510_p1);
    sensitive << ( tmp_i3_fu_502_p3 );

    SC_METHOD(thread_label_V_address0);
    sensitive << ( ap_CS_fsm_state45 );
    sensitive << ( zext_ln117_fu_998_p1 );

    SC_METHOD(thread_label_V_ce0);
    sensitive << ( ap_CS_fsm_state45 );

    SC_METHOD(thread_lhs_V_1_fu_1113_p3);
    sensitive << ( reg_350 );

    SC_METHOD(thread_lhs_V_fu_437_p3);
    sensitive << ( p_Val2_s_reg_285 );

    SC_METHOD(thread_lsb_index_fu_523_p2);
    sensitive << ( sub_ln944_fu_518_p2 );

    SC_METHOD(thread_lshr_ln947_fu_559_p2);
    sensitive << ( zext_ln947_fu_555_p1 );

    SC_METHOD(thread_lshr_ln954_fu_634_p2);
    sensitive << ( tmp_V_reg_1197 );
    sensitive << ( add_ln954_fu_629_p2 );

    SC_METHOD(thread_m_1_fu_656_p2);
    sensitive << ( or_ln_i_reg_1225 );
    sensitive << ( m_fu_649_p3 );

    SC_METHOD(thread_m_5_fu_685_p1);
    sensitive << ( m_4_reg_1235 );

    SC_METHOD(thread_m_fu_649_p3);
    sensitive << ( icmp_ln954_reg_1230 );
    sensitive << ( lshr_ln954_fu_634_p2 );
    sensitive << ( shl_ln954_fu_644_p2 );

    SC_METHOD(thread_man_V_1_fu_783_p2);
    sensitive << ( p_Result_12_fu_779_p1 );

    SC_METHOD(thread_man_V_2_fu_789_p3);
    sensitive << ( p_Result_12_fu_779_p1 );
    sensitive << ( p_Result_11_fu_745_p3 );
    sensitive << ( man_V_1_fu_783_p2 );

    SC_METHOD(thread_mul_ln1192_1_fu_1107_p0);
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( gradient_V_load_reg_1375 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_mul_ln1192_1_fu_1107_p2);
    sensitive << ( mul_ln1192_1_fu_1107_p0 );

    SC_METHOD(thread_mul_ln1192_fu_431_p0);
    sensitive << ( reg_354 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln1192_fu_431_p1);
    sensitive << ( reg_350 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln1192_fu_431_p2);
    sensitive << ( mul_ln1192_fu_431_p0 );
    sensitive << ( mul_ln1192_fu_431_p1 );

    SC_METHOD(thread_or_ln581_fu_948_p2);
    sensitive << ( icmp_ln581_reg_1277 );
    sensitive << ( or_ln582_fu_915_p2 );

    SC_METHOD(thread_or_ln582_fu_915_p2);
    sensitive << ( icmp_ln571_reg_1271 );
    sensitive << ( icmp_ln582_reg_1289 );

    SC_METHOD(thread_or_ln603_1_fu_986_p2);
    sensitive << ( and_ln585_fu_936_p2 );
    sensitive << ( and_ln582_fu_910_p2 );

    SC_METHOD(thread_or_ln603_2_fu_992_p2);
    sensitive << ( or_ln603_fu_973_p2 );
    sensitive << ( or_ln603_1_fu_986_p2 );

    SC_METHOD(thread_or_ln603_fu_973_p2);
    sensitive << ( and_ln603_fu_959_p2 );
    sensitive << ( and_ln585_1_fu_942_p2 );

    SC_METHOD(thread_or_ln949_fu_609_p2);
    sensitive << ( and_ln949_fu_603_p2 );
    sensitive << ( a_fu_576_p2 );

    SC_METHOD(thread_or_ln_i_fu_615_p3);
    sensitive << ( or_ln949_fu_609_p2 );

    SC_METHOD(thread_p_Result_10_fu_713_p5);
    sensitive << ( m_5_fu_685_p1 );
    sensitive << ( tmp_4_i_fu_706_p3 );

    SC_METHOD(thread_p_Result_11_fu_745_p3);
    sensitive << ( ireg_V_fu_737_p1 );

    SC_METHOD(thread_p_Result_12_fu_779_p1);
    sensitive << ( tmp_5_i_fu_771_p3 );

    SC_METHOD(thread_p_Result_3_fu_596_p3);
    sensitive << ( zext_ln938_reg_1203 );
    sensitive << ( lsb_index_fu_523_p2 );

    SC_METHOD(thread_p_Result_4_fu_565_p2);
    sensitive << ( zext_ln938_reg_1203 );
    sensitive << ( lshr_ln947_fu_559_p2 );

    SC_METHOD(thread_p_Result_8_fu_466_p2);
    sensitive << ( p_Val2_s_reg_285 );
    sensitive << ( ap_CS_fsm_state9 );

    SC_METHOD(thread_p_Result_9_fu_494_p3);
    sensitive << ( p_Result_s_fu_484_p4 );

    SC_METHOD(thread_p_Result_s_fu_484_p4);
    sensitive << ( zext_ln938_fu_480_p1 );

    SC_METHOD(thread_prob_V_fu_1007_p3);
    sensitive << ( or_ln603_2_reg_1321 );
    sensitive << ( select_ln603_2_fu_1002_p3 );

    SC_METHOD(thread_r_V_fu_1066_p0);
    sensitive << ( sext_ln52_reg_1331 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_r_V_fu_1066_p1);
    sensitive << ( reg_354 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_r_V_fu_1066_p2);
    sensitive << ( r_V_fu_1066_p0 );
    sensitive << ( r_V_fu_1066_p1 );

    SC_METHOD(thread_ret_V_1_fu_1121_p2);
    sensitive << ( mul_ln1192_1_reg_1380 );
    sensitive << ( lhs_V_1_fu_1113_p3 );

    SC_METHOD(thread_ret_V_fu_445_p2);
    sensitive << ( mul_ln1192_reg_1182 );
    sensitive << ( lhs_V_fu_437_p3 );

    SC_METHOD(thread_select_ln110_fu_376_p3);
    sensitive << ( training_id_0_reg_274 );
    sensitive << ( icmp_ln110_fu_370_p2 );

    SC_METHOD(thread_select_ln588_fu_892_p3);
    sensitive << ( tmp_5_fu_884_p3 );

    SC_METHOD(thread_select_ln603_1_fu_979_p3);
    sensitive << ( trunc_ln583_reg_1295 );
    sensitive << ( and_ln585_fu_936_p2 );
    sensitive << ( select_ln588_fu_892_p3 );

    SC_METHOD(thread_select_ln603_2_fu_1002_p3);
    sensitive << ( select_ln603_reg_1306 );
    sensitive << ( or_ln603_reg_1311 );
    sensitive << ( select_ln603_1_reg_1316 );

    SC_METHOD(thread_select_ln603_fu_965_p3);
    sensitive << ( and_ln603_fu_959_p2 );
    sensitive << ( shl_ln604_fu_900_p2 );
    sensitive << ( trunc_ln586_fu_877_p1 );

    SC_METHOD(thread_select_ln935_fu_729_p3);
    sensitive << ( icmp_ln935_fu_679_p2 );
    sensitive << ( bitcast_ln739_fu_725_p1 );

    SC_METHOD(thread_select_ln964_fu_688_p3);
    sensitive << ( tmp_2_reg_1240 );

    SC_METHOD(thread_sext_ln52_fu_1032_p1);
    sensitive << ( sub_ln703_fu_1026_p2 );

    SC_METHOD(thread_sext_ln581_fu_855_p1);
    sensitive << ( sh_amt_reg_1283 );

    SC_METHOD(thread_sh_amt_fu_827_p3);
    sensitive << ( icmp_ln581_fu_809_p2 );
    sensitive << ( add_ln581_fu_815_p2 );
    sensitive << ( sub_ln581_fu_821_p2 );

    SC_METHOD(thread_shl_ln1_fu_1014_p3);
    sensitive << ( label_V_q0 );

    SC_METHOD(thread_shl_ln604_fu_900_p2);
    sensitive << ( trunc_ln583_reg_1295 );
    sensitive << ( sext_ln581_fu_855_p1 );

    SC_METHOD(thread_shl_ln954_fu_644_p2);
    sensitive << ( tmp_V_reg_1197 );
    sensitive << ( sub_ln954_fu_639_p2 );

    SC_METHOD(thread_shl_ln_fu_384_p3);
    sensitive << ( select_ln110_fu_376_p3 );

    SC_METHOD(thread_sub_ln1253_fu_460_p2);
    sensitive << ( p_Val2_s_reg_285 );

    SC_METHOD(thread_sub_ln581_fu_821_p2);
    sensitive << ( F2_fu_803_p2 );

    SC_METHOD(thread_sub_ln703_fu_1026_p2);
    sensitive << ( prob_V_fu_1007_p3 );
    sensitive << ( zext_ln1193_fu_1022_p1 );

    SC_METHOD(thread_sub_ln944_fu_518_p2);
    sensitive << ( l_reg_1209 );

    SC_METHOD(thread_sub_ln947_fu_549_p2);
    sensitive << ( trunc_ln947_fu_545_p1 );

    SC_METHOD(thread_sub_ln954_fu_639_p2);
    sensitive << ( sub_ln944_reg_1219 );

    SC_METHOD(thread_sub_ln964_fu_695_p2);
    sensitive << ( trunc_ln943_reg_1214 );

    SC_METHOD(thread_theta_V_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( theta_V_addr_1_reg_1369 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln25_fu_418_p1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_theta_V_address1);
    sensitive << ( theta_V_addr_1_reg_1369_pp2_iter2_reg );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_theta_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_theta_V_ce1);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter3 );

    SC_METHOD(thread_theta_V_d1);
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ret_V_1_fu_1121_p2 );

    SC_METHOD(thread_theta_V_we1);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( icmp_ln77_reg_1355_pp2_iter2_reg );
    sensitive << ( ap_enable_reg_pp2_iter3 );

    SC_METHOD(thread_tmp_1_fu_582_p3);
    sensitive << ( lsb_index_fu_523_p2 );

    SC_METHOD(thread_tmp_4_i_fu_706_p3);
    sensitive << ( p_Result_8_reg_1192 );
    sensitive << ( add_ln964_fu_700_p2 );

    SC_METHOD(thread_tmp_5_fu_884_p3);
    sensitive << ( bitcast_ln696_fu_881_p1 );

    SC_METHOD(thread_tmp_5_i_fu_771_p3);
    sensitive << ( trunc_ln565_fu_767_p1 );

    SC_METHOD(thread_tmp_V_fu_472_p3);
    sensitive << ( p_Val2_s_reg_285 );
    sensitive << ( p_Result_8_fu_466_p2 );
    sensitive << ( sub_ln1253_fu_460_p2 );

    SC_METHOD(thread_tmp_fu_529_p4);
    sensitive << ( lsb_index_fu_523_p2 );

    SC_METHOD(thread_tmp_i3_fu_502_p3);
    sensitive << ( p_Result_9_fu_494_p3 );

    SC_METHOD(thread_training_id_fu_1137_p2);
    sensitive << ( select_ln110_reg_1151 );

    SC_METHOD(thread_trunc_ln556_fu_741_p1);
    sensitive << ( ireg_V_fu_737_p1 );

    SC_METHOD(thread_trunc_ln565_fu_767_p1);
    sensitive << ( ireg_V_fu_737_p1 );

    SC_METHOD(thread_trunc_ln583_fu_841_p1);
    sensitive << ( man_V_2_fu_789_p3 );

    SC_METHOD(thread_trunc_ln586_fu_877_p1);
    sensitive << ( ashr_ln586_fu_872_p2 );

    SC_METHOD(thread_trunc_ln943_fu_514_p1);
    sensitive << ( tmp_i3_fu_502_p3 );

    SC_METHOD(thread_trunc_ln947_fu_545_p1);
    sensitive << ( sub_ln944_fu_518_p2 );

    SC_METHOD(thread_xor_ln571_fu_905_p2);
    sensitive << ( icmp_ln571_reg_1271 );

    SC_METHOD(thread_xor_ln581_fu_953_p2);
    sensitive << ( or_ln581_fu_948_p2 );

    SC_METHOD(thread_xor_ln582_fu_919_p2);
    sensitive << ( or_ln582_fu_915_p2 );

    SC_METHOD(thread_xor_ln585_fu_930_p2);
    sensitive << ( icmp_ln585_fu_858_p2 );

    SC_METHOD(thread_xor_ln949_fu_590_p2);
    sensitive << ( tmp_1_fu_582_p3 );

    SC_METHOD(thread_zext_ln1116_1_fu_1048_p1);
    sensitive << ( ap_phi_mux_i_0_i9_phi_fu_313_p4 );

    SC_METHOD(thread_zext_ln1116_fu_404_p1);
    sensitive << ( ap_phi_mux_i_0_i_phi_fu_301_p4 );

    SC_METHOD(thread_zext_ln1117_1_fu_1057_p1);
    sensitive << ( add_ln1117_1_fu_1052_p2 );

    SC_METHOD(thread_zext_ln1117_fu_413_p1);
    sensitive << ( add_ln1117_fu_408_p2 );

    SC_METHOD(thread_zext_ln117_fu_998_p1);
    sensitive << ( select_ln110_reg_1151 );

    SC_METHOD(thread_zext_ln1193_fu_1022_p1);
    sensitive << ( shl_ln1_fu_1014_p3 );

    SC_METHOD(thread_zext_ln25_fu_418_p1);
    sensitive << ( i_0_i_reg_297_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln461_fu_763_p1);
    sensitive << ( exp_tmp_V_fu_753_p4 );

    SC_METHOD(thread_zext_ln57_fu_1081_p1);
    sensitive << ( i_0_i9_reg_309_pp1_iter4_reg );

    SC_METHOD(thread_zext_ln586_fu_868_p1);
    sensitive << ( sext_ln581_fu_855_p1 );

    SC_METHOD(thread_zext_ln82_fu_1098_p1);
    sensitive << ( i_0_i17_reg_321 );

    SC_METHOD(thread_zext_ln938_fu_480_p1);
    sensitive << ( tmp_V_fu_472_p3 );

    SC_METHOD(thread_zext_ln947_fu_555_p1);
    sensitive << ( sub_ln947_fu_549_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( icmp_ln107_fu_358_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln21_fu_392_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( icmp_ln52_fu_1036_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( icmp_ln77_fu_1086_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter3 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000000000000000000000000000000000000000000001";
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "SgdLR_sw_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_V_address0, "(port)data_V_address0");
    sc_trace(mVcdFile, data_V_ce0, "(port)data_V_ce0");
    sc_trace(mVcdFile, data_V_q0, "(port)data_V_q0");
    sc_trace(mVcdFile, label_V_address0, "(port)label_V_address0");
    sc_trace(mVcdFile, label_V_ce0, "(port)label_V_ce0");
    sc_trace(mVcdFile, label_V_q0, "(port)label_V_q0");
    sc_trace(mVcdFile, theta_V_address0, "(port)theta_V_address0");
    sc_trace(mVcdFile, theta_V_ce0, "(port)theta_V_ce0");
    sc_trace(mVcdFile, theta_V_q0, "(port)theta_V_q0");
    sc_trace(mVcdFile, theta_V_address1, "(port)theta_V_address1");
    sc_trace(mVcdFile, theta_V_ce1, "(port)theta_V_ce1");
    sc_trace(mVcdFile, theta_V_we1, "(port)theta_V_we1");
    sc_trace(mVcdFile, theta_V_d1, "(port)theta_V_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_Val2_s_reg_285, "p_Val2_s_reg_285");
    sc_trace(mVcdFile, i_0_i_reg_297, "i_0_i_reg_297");
    sc_trace(mVcdFile, i_0_i_reg_297_pp0_iter1_reg, "i_0_i_reg_297_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter2, "ap_block_state5_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter3, "ap_block_state6_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter4, "ap_block_state7_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter5, "ap_block_state8_pp0_stage0_iter5");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, i_0_i9_reg_309, "i_0_i9_reg_309");
    sc_trace(mVcdFile, i_0_i9_reg_309_pp1_iter1_reg, "i_0_i9_reg_309_pp1_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state47_pp1_stage0_iter0, "ap_block_state47_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state48_pp1_stage0_iter1, "ap_block_state48_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state49_pp1_stage0_iter2, "ap_block_state49_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state50_pp1_stage0_iter3, "ap_block_state50_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state51_pp1_stage0_iter4, "ap_block_state51_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state52_pp1_stage0_iter5, "ap_block_state52_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, i_0_i9_reg_309_pp1_iter2_reg, "i_0_i9_reg_309_pp1_iter2_reg");
    sc_trace(mVcdFile, i_0_i9_reg_309_pp1_iter3_reg, "i_0_i9_reg_309_pp1_iter3_reg");
    sc_trace(mVcdFile, i_0_i9_reg_309_pp1_iter4_reg, "i_0_i9_reg_309_pp1_iter4_reg");
    sc_trace(mVcdFile, i_0_i17_reg_321, "i_0_i17_reg_321");
    sc_trace(mVcdFile, reg_350, "reg_350");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, icmp_ln21_reg_1163, "icmp_ln21_reg_1163");
    sc_trace(mVcdFile, icmp_ln21_reg_1163_pp0_iter2_reg, "icmp_ln21_reg_1163_pp0_iter2_reg");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, ap_block_state54_pp2_stage0_iter0, "ap_block_state54_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state55_pp2_stage0_iter1, "ap_block_state55_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state56_pp2_stage0_iter2, "ap_block_state56_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state57_pp2_stage0_iter3, "ap_block_state57_pp2_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln77_reg_1355, "icmp_ln77_reg_1355");
    sc_trace(mVcdFile, icmp_ln77_reg_1355_pp2_iter1_reg, "icmp_ln77_reg_1355_pp2_iter1_reg");
    sc_trace(mVcdFile, reg_354, "reg_354");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, icmp_ln52_reg_1336, "icmp_ln52_reg_1336");
    sc_trace(mVcdFile, icmp_ln52_reg_1336_pp1_iter2_reg, "icmp_ln52_reg_1336_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln107_fu_358_p2, "icmp_ln107_fu_358_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln107_fu_364_p2, "add_ln107_fu_364_p2");
    sc_trace(mVcdFile, add_ln107_reg_1146, "add_ln107_reg_1146");
    sc_trace(mVcdFile, select_ln110_fu_376_p3, "select_ln110_fu_376_p3");
    sc_trace(mVcdFile, select_ln110_reg_1151, "select_ln110_reg_1151");
    sc_trace(mVcdFile, shl_ln_fu_384_p3, "shl_ln_fu_384_p3");
    sc_trace(mVcdFile, shl_ln_reg_1157, "shl_ln_reg_1157");
    sc_trace(mVcdFile, icmp_ln21_fu_392_p2, "icmp_ln21_fu_392_p2");
    sc_trace(mVcdFile, icmp_ln21_reg_1163_pp0_iter1_reg, "icmp_ln21_reg_1163_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln21_reg_1163_pp0_iter3_reg, "icmp_ln21_reg_1163_pp0_iter3_reg");
    sc_trace(mVcdFile, icmp_ln21_reg_1163_pp0_iter4_reg, "icmp_ln21_reg_1163_pp0_iter4_reg");
    sc_trace(mVcdFile, i_fu_398_p2, "i_fu_398_p2");
    sc_trace(mVcdFile, i_reg_1167, "i_reg_1167");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, mul_ln1192_fu_431_p2, "mul_ln1192_fu_431_p2");
    sc_trace(mVcdFile, mul_ln1192_reg_1182, "mul_ln1192_reg_1182");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, p_Result_8_fu_466_p2, "p_Result_8_fu_466_p2");
    sc_trace(mVcdFile, p_Result_8_reg_1192, "p_Result_8_reg_1192");
    sc_trace(mVcdFile, ap_CS_fsm_state9, "ap_CS_fsm_state9");
    sc_trace(mVcdFile, tmp_V_fu_472_p3, "tmp_V_fu_472_p3");
    sc_trace(mVcdFile, tmp_V_reg_1197, "tmp_V_reg_1197");
    sc_trace(mVcdFile, zext_ln938_fu_480_p1, "zext_ln938_fu_480_p1");
    sc_trace(mVcdFile, zext_ln938_reg_1203, "zext_ln938_reg_1203");
    sc_trace(mVcdFile, l_fu_510_p1, "l_fu_510_p1");
    sc_trace(mVcdFile, l_reg_1209, "l_reg_1209");
    sc_trace(mVcdFile, trunc_ln943_fu_514_p1, "trunc_ln943_fu_514_p1");
    sc_trace(mVcdFile, trunc_ln943_reg_1214, "trunc_ln943_reg_1214");
    sc_trace(mVcdFile, sub_ln944_fu_518_p2, "sub_ln944_fu_518_p2");
    sc_trace(mVcdFile, sub_ln944_reg_1219, "sub_ln944_reg_1219");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, or_ln_i_fu_615_p3, "or_ln_i_fu_615_p3");
    sc_trace(mVcdFile, or_ln_i_reg_1225, "or_ln_i_reg_1225");
    sc_trace(mVcdFile, icmp_ln954_fu_623_p2, "icmp_ln954_fu_623_p2");
    sc_trace(mVcdFile, icmp_ln954_reg_1230, "icmp_ln954_reg_1230");
    sc_trace(mVcdFile, m_4_reg_1235, "m_4_reg_1235");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, tmp_2_reg_1240, "tmp_2_reg_1240");
    sc_trace(mVcdFile, select_ln935_fu_729_p3, "select_ln935_fu_729_p3");
    sc_trace(mVcdFile, select_ln935_reg_1245, "select_ln935_reg_1245");
    sc_trace(mVcdFile, ap_CS_fsm_state12, "ap_CS_fsm_state12");
    sc_trace(mVcdFile, grp_fu_345_p2, "grp_fu_345_p2");
    sc_trace(mVcdFile, tmp_1_i_reg_1250, "tmp_1_i_reg_1250");
    sc_trace(mVcdFile, ap_CS_fsm_state21, "ap_CS_fsm_state21");
    sc_trace(mVcdFile, grp_fu_332_p2, "grp_fu_332_p2");
    sc_trace(mVcdFile, tmp_2_i_reg_1255, "tmp_2_i_reg_1255");
    sc_trace(mVcdFile, ap_CS_fsm_state26, "ap_CS_fsm_state26");
    sc_trace(mVcdFile, grp_fu_337_p2, "grp_fu_337_p2");
    sc_trace(mVcdFile, v_assign_reg_1260, "v_assign_reg_1260");
    sc_trace(mVcdFile, ap_CS_fsm_state42, "ap_CS_fsm_state42");
    sc_trace(mVcdFile, man_V_2_fu_789_p3, "man_V_2_fu_789_p3");
    sc_trace(mVcdFile, man_V_2_reg_1266, "man_V_2_reg_1266");
    sc_trace(mVcdFile, ap_CS_fsm_state44, "ap_CS_fsm_state44");
    sc_trace(mVcdFile, icmp_ln571_fu_797_p2, "icmp_ln571_fu_797_p2");
    sc_trace(mVcdFile, icmp_ln571_reg_1271, "icmp_ln571_reg_1271");
    sc_trace(mVcdFile, icmp_ln581_fu_809_p2, "icmp_ln581_fu_809_p2");
    sc_trace(mVcdFile, icmp_ln581_reg_1277, "icmp_ln581_reg_1277");
    sc_trace(mVcdFile, sh_amt_fu_827_p3, "sh_amt_fu_827_p3");
    sc_trace(mVcdFile, sh_amt_reg_1283, "sh_amt_reg_1283");
    sc_trace(mVcdFile, icmp_ln582_fu_835_p2, "icmp_ln582_fu_835_p2");
    sc_trace(mVcdFile, icmp_ln582_reg_1289, "icmp_ln582_reg_1289");
    sc_trace(mVcdFile, trunc_ln583_fu_841_p1, "trunc_ln583_fu_841_p1");
    sc_trace(mVcdFile, trunc_ln583_reg_1295, "trunc_ln583_reg_1295");
    sc_trace(mVcdFile, tmp_4_reg_1301, "tmp_4_reg_1301");
    sc_trace(mVcdFile, select_ln603_fu_965_p3, "select_ln603_fu_965_p3");
    sc_trace(mVcdFile, select_ln603_reg_1306, "select_ln603_reg_1306");
    sc_trace(mVcdFile, ap_CS_fsm_state45, "ap_CS_fsm_state45");
    sc_trace(mVcdFile, or_ln603_fu_973_p2, "or_ln603_fu_973_p2");
    sc_trace(mVcdFile, or_ln603_reg_1311, "or_ln603_reg_1311");
    sc_trace(mVcdFile, select_ln603_1_fu_979_p3, "select_ln603_1_fu_979_p3");
    sc_trace(mVcdFile, select_ln603_1_reg_1316, "select_ln603_1_reg_1316");
    sc_trace(mVcdFile, or_ln603_2_fu_992_p2, "or_ln603_2_fu_992_p2");
    sc_trace(mVcdFile, or_ln603_2_reg_1321, "or_ln603_2_reg_1321");
    sc_trace(mVcdFile, sext_ln52_fu_1032_p1, "sext_ln52_fu_1032_p1");
    sc_trace(mVcdFile, sext_ln52_reg_1331, "sext_ln52_reg_1331");
    sc_trace(mVcdFile, ap_CS_fsm_state46, "ap_CS_fsm_state46");
    sc_trace(mVcdFile, icmp_ln52_fu_1036_p2, "icmp_ln52_fu_1036_p2");
    sc_trace(mVcdFile, icmp_ln52_reg_1336_pp1_iter1_reg, "icmp_ln52_reg_1336_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln52_reg_1336_pp1_iter3_reg, "icmp_ln52_reg_1336_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln52_reg_1336_pp1_iter4_reg, "icmp_ln52_reg_1336_pp1_iter4_reg");
    sc_trace(mVcdFile, i_1_fu_1042_p2, "i_1_fu_1042_p2");
    sc_trace(mVcdFile, i_1_reg_1340, "i_1_reg_1340");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, trunc_ln7_reg_1350, "trunc_ln7_reg_1350");
    sc_trace(mVcdFile, icmp_ln77_fu_1086_p2, "icmp_ln77_fu_1086_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, icmp_ln77_reg_1355_pp2_iter2_reg, "icmp_ln77_reg_1355_pp2_iter2_reg");
    sc_trace(mVcdFile, i_2_fu_1092_p2, "i_2_fu_1092_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, theta_V_addr_1_reg_1369, "theta_V_addr_1_reg_1369");
    sc_trace(mVcdFile, theta_V_addr_1_reg_1369_pp2_iter1_reg, "theta_V_addr_1_reg_1369_pp2_iter1_reg");
    sc_trace(mVcdFile, theta_V_addr_1_reg_1369_pp2_iter2_reg, "theta_V_addr_1_reg_1369_pp2_iter2_reg");
    sc_trace(mVcdFile, gradient_V_q0, "gradient_V_q0");
    sc_trace(mVcdFile, gradient_V_load_reg_1375, "gradient_V_load_reg_1375");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, mul_ln1192_1_fu_1107_p2, "mul_ln1192_1_fu_1107_p2");
    sc_trace(mVcdFile, mul_ln1192_1_reg_1380, "mul_ln1192_1_reg_1380");
    sc_trace(mVcdFile, training_id_fu_1137_p2, "training_id_fu_1137_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state58, "ap_CS_fsm_state58");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state47, "ap_condition_pp1_exit_iter0_state47");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_CS_fsm_state53, "ap_CS_fsm_state53");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state54, "ap_condition_pp2_exit_iter0_state54");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter3, "ap_enable_reg_pp2_iter3");
    sc_trace(mVcdFile, gradient_V_address0, "gradient_V_address0");
    sc_trace(mVcdFile, gradient_V_ce0, "gradient_V_ce0");
    sc_trace(mVcdFile, gradient_V_we0, "gradient_V_we0");
    sc_trace(mVcdFile, indvar_flatten_reg_263, "indvar_flatten_reg_263");
    sc_trace(mVcdFile, training_id_0_reg_274, "training_id_0_reg_274");
    sc_trace(mVcdFile, ap_phi_mux_i_0_i_phi_fu_301_p4, "ap_phi_mux_i_0_i_phi_fu_301_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i_0_i9_phi_fu_313_p4, "ap_phi_mux_i_0_i9_phi_fu_313_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, zext_ln1117_fu_413_p1, "zext_ln1117_fu_413_p1");
    sc_trace(mVcdFile, zext_ln25_fu_418_p1, "zext_ln25_fu_418_p1");
    sc_trace(mVcdFile, zext_ln117_fu_998_p1, "zext_ln117_fu_998_p1");
    sc_trace(mVcdFile, zext_ln1117_1_fu_1057_p1, "zext_ln1117_1_fu_1057_p1");
    sc_trace(mVcdFile, zext_ln57_fu_1081_p1, "zext_ln57_fu_1081_p1");
    sc_trace(mVcdFile, zext_ln82_fu_1098_p1, "zext_ln82_fu_1098_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, ap_CS_fsm_state22, "ap_CS_fsm_state22");
    sc_trace(mVcdFile, ap_CS_fsm_state27, "ap_CS_fsm_state27");
    sc_trace(mVcdFile, ap_CS_fsm_state43, "ap_CS_fsm_state43");
    sc_trace(mVcdFile, ap_CS_fsm_state13, "ap_CS_fsm_state13");
    sc_trace(mVcdFile, icmp_ln110_fu_370_p2, "icmp_ln110_fu_370_p2");
    sc_trace(mVcdFile, zext_ln1116_fu_404_p1, "zext_ln1116_fu_404_p1");
    sc_trace(mVcdFile, add_ln1117_fu_408_p2, "add_ln1117_fu_408_p2");
    sc_trace(mVcdFile, mul_ln1192_fu_431_p0, "mul_ln1192_fu_431_p0");
    sc_trace(mVcdFile, mul_ln1192_fu_431_p1, "mul_ln1192_fu_431_p1");
    sc_trace(mVcdFile, lhs_V_fu_437_p3, "lhs_V_fu_437_p3");
    sc_trace(mVcdFile, ret_V_fu_445_p2, "ret_V_fu_445_p2");
    sc_trace(mVcdFile, sub_ln1253_fu_460_p2, "sub_ln1253_fu_460_p2");
    sc_trace(mVcdFile, p_Result_s_fu_484_p4, "p_Result_s_fu_484_p4");
    sc_trace(mVcdFile, p_Result_9_fu_494_p3, "p_Result_9_fu_494_p3");
    sc_trace(mVcdFile, tmp_i3_fu_502_p3, "tmp_i3_fu_502_p3");
    sc_trace(mVcdFile, lsb_index_fu_523_p2, "lsb_index_fu_523_p2");
    sc_trace(mVcdFile, tmp_fu_529_p4, "tmp_fu_529_p4");
    sc_trace(mVcdFile, trunc_ln947_fu_545_p1, "trunc_ln947_fu_545_p1");
    sc_trace(mVcdFile, sub_ln947_fu_549_p2, "sub_ln947_fu_549_p2");
    sc_trace(mVcdFile, zext_ln947_fu_555_p1, "zext_ln947_fu_555_p1");
    sc_trace(mVcdFile, lshr_ln947_fu_559_p2, "lshr_ln947_fu_559_p2");
    sc_trace(mVcdFile, p_Result_4_fu_565_p2, "p_Result_4_fu_565_p2");
    sc_trace(mVcdFile, icmp_ln947_fu_539_p2, "icmp_ln947_fu_539_p2");
    sc_trace(mVcdFile, icmp_ln947_1_fu_570_p2, "icmp_ln947_1_fu_570_p2");
    sc_trace(mVcdFile, tmp_1_fu_582_p3, "tmp_1_fu_582_p3");
    sc_trace(mVcdFile, p_Result_3_fu_596_p3, "p_Result_3_fu_596_p3");
    sc_trace(mVcdFile, xor_ln949_fu_590_p2, "xor_ln949_fu_590_p2");
    sc_trace(mVcdFile, and_ln949_fu_603_p2, "and_ln949_fu_603_p2");
    sc_trace(mVcdFile, a_fu_576_p2, "a_fu_576_p2");
    sc_trace(mVcdFile, or_ln949_fu_609_p2, "or_ln949_fu_609_p2");
    sc_trace(mVcdFile, add_ln954_fu_629_p2, "add_ln954_fu_629_p2");
    sc_trace(mVcdFile, sub_ln954_fu_639_p2, "sub_ln954_fu_639_p2");
    sc_trace(mVcdFile, lshr_ln954_fu_634_p2, "lshr_ln954_fu_634_p2");
    sc_trace(mVcdFile, shl_ln954_fu_644_p2, "shl_ln954_fu_644_p2");
    sc_trace(mVcdFile, m_fu_649_p3, "m_fu_649_p3");
    sc_trace(mVcdFile, m_1_fu_656_p2, "m_1_fu_656_p2");
    sc_trace(mVcdFile, sub_ln964_fu_695_p2, "sub_ln964_fu_695_p2");
    sc_trace(mVcdFile, select_ln964_fu_688_p3, "select_ln964_fu_688_p3");
    sc_trace(mVcdFile, add_ln964_fu_700_p2, "add_ln964_fu_700_p2");
    sc_trace(mVcdFile, m_5_fu_685_p1, "m_5_fu_685_p1");
    sc_trace(mVcdFile, tmp_4_i_fu_706_p3, "tmp_4_i_fu_706_p3");
    sc_trace(mVcdFile, p_Result_10_fu_713_p5, "p_Result_10_fu_713_p5");
    sc_trace(mVcdFile, icmp_ln935_fu_679_p2, "icmp_ln935_fu_679_p2");
    sc_trace(mVcdFile, bitcast_ln739_fu_725_p1, "bitcast_ln739_fu_725_p1");
    sc_trace(mVcdFile, grp_fu_342_p1, "grp_fu_342_p1");
    sc_trace(mVcdFile, ireg_V_fu_737_p1, "ireg_V_fu_737_p1");
    sc_trace(mVcdFile, exp_tmp_V_fu_753_p4, "exp_tmp_V_fu_753_p4");
    sc_trace(mVcdFile, trunc_ln565_fu_767_p1, "trunc_ln565_fu_767_p1");
    sc_trace(mVcdFile, tmp_5_i_fu_771_p3, "tmp_5_i_fu_771_p3");
    sc_trace(mVcdFile, p_Result_12_fu_779_p1, "p_Result_12_fu_779_p1");
    sc_trace(mVcdFile, p_Result_11_fu_745_p3, "p_Result_11_fu_745_p3");
    sc_trace(mVcdFile, man_V_1_fu_783_p2, "man_V_1_fu_783_p2");
    sc_trace(mVcdFile, trunc_ln556_fu_741_p1, "trunc_ln556_fu_741_p1");
    sc_trace(mVcdFile, zext_ln461_fu_763_p1, "zext_ln461_fu_763_p1");
    sc_trace(mVcdFile, F2_fu_803_p2, "F2_fu_803_p2");
    sc_trace(mVcdFile, add_ln581_fu_815_p2, "add_ln581_fu_815_p2");
    sc_trace(mVcdFile, sub_ln581_fu_821_p2, "sub_ln581_fu_821_p2");
    sc_trace(mVcdFile, sext_ln581_fu_855_p1, "sext_ln581_fu_855_p1");
    sc_trace(mVcdFile, zext_ln586_fu_868_p1, "zext_ln586_fu_868_p1");
    sc_trace(mVcdFile, ashr_ln586_fu_872_p2, "ashr_ln586_fu_872_p2");
    sc_trace(mVcdFile, bitcast_ln696_fu_881_p1, "bitcast_ln696_fu_881_p1");
    sc_trace(mVcdFile, tmp_5_fu_884_p3, "tmp_5_fu_884_p3");
    sc_trace(mVcdFile, xor_ln571_fu_905_p2, "xor_ln571_fu_905_p2");
    sc_trace(mVcdFile, or_ln582_fu_915_p2, "or_ln582_fu_915_p2");
    sc_trace(mVcdFile, xor_ln582_fu_919_p2, "xor_ln582_fu_919_p2");
    sc_trace(mVcdFile, icmp_ln585_fu_858_p2, "icmp_ln585_fu_858_p2");
    sc_trace(mVcdFile, and_ln581_fu_925_p2, "and_ln581_fu_925_p2");
    sc_trace(mVcdFile, xor_ln585_fu_930_p2, "xor_ln585_fu_930_p2");
    sc_trace(mVcdFile, or_ln581_fu_948_p2, "or_ln581_fu_948_p2");
    sc_trace(mVcdFile, icmp_ln603_fu_863_p2, "icmp_ln603_fu_863_p2");
    sc_trace(mVcdFile, xor_ln581_fu_953_p2, "xor_ln581_fu_953_p2");
    sc_trace(mVcdFile, and_ln603_fu_959_p2, "and_ln603_fu_959_p2");
    sc_trace(mVcdFile, shl_ln604_fu_900_p2, "shl_ln604_fu_900_p2");
    sc_trace(mVcdFile, trunc_ln586_fu_877_p1, "trunc_ln586_fu_877_p1");
    sc_trace(mVcdFile, and_ln585_1_fu_942_p2, "and_ln585_1_fu_942_p2");
    sc_trace(mVcdFile, and_ln585_fu_936_p2, "and_ln585_fu_936_p2");
    sc_trace(mVcdFile, select_ln588_fu_892_p3, "select_ln588_fu_892_p3");
    sc_trace(mVcdFile, and_ln582_fu_910_p2, "and_ln582_fu_910_p2");
    sc_trace(mVcdFile, or_ln603_1_fu_986_p2, "or_ln603_1_fu_986_p2");
    sc_trace(mVcdFile, select_ln603_2_fu_1002_p3, "select_ln603_2_fu_1002_p3");
    sc_trace(mVcdFile, shl_ln1_fu_1014_p3, "shl_ln1_fu_1014_p3");
    sc_trace(mVcdFile, prob_V_fu_1007_p3, "prob_V_fu_1007_p3");
    sc_trace(mVcdFile, zext_ln1193_fu_1022_p1, "zext_ln1193_fu_1022_p1");
    sc_trace(mVcdFile, sub_ln703_fu_1026_p2, "sub_ln703_fu_1026_p2");
    sc_trace(mVcdFile, zext_ln1116_1_fu_1048_p1, "zext_ln1116_1_fu_1048_p1");
    sc_trace(mVcdFile, add_ln1117_1_fu_1052_p2, "add_ln1117_1_fu_1052_p2");
    sc_trace(mVcdFile, r_V_fu_1066_p0, "r_V_fu_1066_p0");
    sc_trace(mVcdFile, r_V_fu_1066_p1, "r_V_fu_1066_p1");
    sc_trace(mVcdFile, r_V_fu_1066_p2, "r_V_fu_1066_p2");
    sc_trace(mVcdFile, mul_ln1192_1_fu_1107_p0, "mul_ln1192_1_fu_1107_p0");
    sc_trace(mVcdFile, lhs_V_1_fu_1113_p3, "lhs_V_1_fu_1113_p3");
    sc_trace(mVcdFile, ret_V_1_fu_1121_p2, "ret_V_1_fu_1121_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
#endif

    }
    mHdltvinHandle.open("SgdLR_sw.hdltvin.dat");
    mHdltvoutHandle.open("SgdLR_sw.hdltvout.dat");
}

SgdLR_sw::~SgdLR_sw() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete gradient_V_U;
    delete SgdLR_sw_fadd_32nbkb_U1;
    delete SgdLR_sw_fdiv_32ncud_U2;
    delete SgdLR_sw_fpext_32dEe_U3;
    delete SgdLR_sw_fexp_32neOg_U4;
}

void SgdLR_sw::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_1;
}

void SgdLR_sw::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv32_0;
}

void SgdLR_sw::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv32_3F800000;
}

void SgdLR_sw::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_358_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_358_p2.read()))) {
            ap_enable_reg_pp0_iter5 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state47.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state46.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state47.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state47.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state46.read())) {
            ap_enable_reg_pp1_iter5 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state54.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state53.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state54.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state54.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter3 = ap_enable_reg_pp2_iter2.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state53.read())) {
            ap_enable_reg_pp2_iter3 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state53.read())) {
        i_0_i17_reg_321 = ap_const_lv11_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_fu_1086_p2.read()))) {
        i_0_i17_reg_321 = i_2_fu_1092_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln52_reg_1336.read()))) {
        i_0_i9_reg_309 = i_1_reg_1340.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state46.read())) {
        i_0_i9_reg_309 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1163.read(), ap_const_lv1_0))) {
        i_0_i_reg_297 = i_reg_1167.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_358_p2.read()))) {
        i_0_i_reg_297 = ap_const_lv11_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state58.read())) {
        indvar_flatten_reg_263 = add_ln107_reg_1146.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_263 = ap_const_lv15_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1163_pp0_iter4_reg.read()))) {
        p_Val2_s_reg_285 = ret_V_fu_445_p2.read().range(43, 12);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_358_p2.read()))) {
        p_Val2_s_reg_285 = ap_const_lv32_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state58.read())) {
        training_id_0_reg_274 = training_id_fu_1137_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        training_id_0_reg_274 = ap_const_lv13_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln107_reg_1146 = add_ln107_fu_364_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_reg_1355.read()))) {
        gradient_V_load_reg_1375 = gradient_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        i_0_i9_reg_309_pp1_iter1_reg = i_0_i9_reg_309.read();
        icmp_ln52_reg_1336 = icmp_ln52_fu_1036_p2.read();
        icmp_ln52_reg_1336_pp1_iter1_reg = icmp_ln52_reg_1336.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        i_0_i9_reg_309_pp1_iter2_reg = i_0_i9_reg_309_pp1_iter1_reg.read();
        i_0_i9_reg_309_pp1_iter3_reg = i_0_i9_reg_309_pp1_iter2_reg.read();
        i_0_i9_reg_309_pp1_iter4_reg = i_0_i9_reg_309_pp1_iter3_reg.read();
        icmp_ln52_reg_1336_pp1_iter2_reg = icmp_ln52_reg_1336_pp1_iter1_reg.read();
        icmp_ln52_reg_1336_pp1_iter3_reg = icmp_ln52_reg_1336_pp1_iter2_reg.read();
        icmp_ln52_reg_1336_pp1_iter4_reg = icmp_ln52_reg_1336_pp1_iter3_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        i_0_i_reg_297_pp0_iter1_reg = i_0_i_reg_297.read();
        icmp_ln21_reg_1163 = icmp_ln21_fu_392_p2.read();
        icmp_ln21_reg_1163_pp0_iter1_reg = icmp_ln21_reg_1163.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        i_1_reg_1340 = i_1_fu_1042_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        i_reg_1167 = i_fu_398_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln21_reg_1163_pp0_iter2_reg = icmp_ln21_reg_1163_pp0_iter1_reg.read();
        icmp_ln21_reg_1163_pp0_iter3_reg = icmp_ln21_reg_1163_pp0_iter2_reg.read();
        icmp_ln21_reg_1163_pp0_iter4_reg = icmp_ln21_reg_1163_pp0_iter3_reg.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state44.read())) {
        icmp_ln571_reg_1271 = icmp_ln571_fu_797_p2.read();
        icmp_ln581_reg_1277 = icmp_ln581_fu_809_p2.read();
        icmp_ln582_reg_1289 = icmp_ln582_fu_835_p2.read();
        man_V_2_reg_1266 = man_V_2_fu_789_p3.read();
        sh_amt_reg_1283 = sh_amt_fu_827_p3.read();
        tmp_4_reg_1301 = sh_amt_fu_827_p3.read().range(11, 5);
        trunc_ln583_reg_1295 = trunc_ln583_fu_841_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()))) {
        icmp_ln77_reg_1355 = icmp_ln77_fu_1086_p2.read();
        icmp_ln77_reg_1355_pp2_iter1_reg = icmp_ln77_reg_1355.read();
        theta_V_addr_1_reg_1369_pp2_iter1_reg = theta_V_addr_1_reg_1369.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln77_reg_1355_pp2_iter2_reg = icmp_ln77_reg_1355_pp2_iter1_reg.read();
        theta_V_addr_1_reg_1369_pp2_iter2_reg = theta_V_addr_1_reg_1369_pp2_iter1_reg.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        icmp_ln954_reg_1230 = icmp_ln954_fu_623_p2.read();
        or_ln_i_reg_1225 = or_ln_i_fu_615_p3.read();
        sub_ln944_reg_1219 = sub_ln944_fu_518_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state9.read())) {
        l_reg_1209 = l_fu_510_p1.read();
        p_Result_8_reg_1192 = p_Result_8_fu_466_p2.read();
        tmp_V_reg_1197 = tmp_V_fu_472_p3.read();
        trunc_ln943_reg_1214 = trunc_ln943_fu_514_p1.read();
        zext_ln938_reg_1203 = zext_ln938_fu_480_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        m_4_reg_1235 = m_1_fu_656_p2.read().range(31, 1);
        tmp_2_reg_1240 = m_1_fu_656_p2.read().range(25, 25);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_reg_1355_pp2_iter1_reg.read()))) {
        mul_ln1192_1_reg_1380 = mul_ln1192_1_fu_1107_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1163_pp0_iter3_reg.read()))) {
        mul_ln1192_reg_1182 = mul_ln1192_fu_431_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state45.read())) {
        or_ln603_2_reg_1321 = or_ln603_2_fu_992_p2.read();
        or_ln603_reg_1311 = or_ln603_fu_973_p2.read();
        select_ln603_1_reg_1316 = select_ln603_1_fu_979_p3.read();
        select_ln603_reg_1306 = select_ln603_fu_965_p3.read();
    }
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(icmp_ln21_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_reg_1355_pp2_iter1_reg.read())))) {
        reg_350 = theta_V_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(icmp_ln21_reg_1163_pp0_iter2_reg.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln52_reg_1336_pp1_iter2_reg.read())))) {
        reg_354 = data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_358_p2.read()))) {
        select_ln110_reg_1151 = select_ln110_fu_376_p3.read();
        shl_ln_reg_1157 = shl_ln_fu_384_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state12.read())) {
        select_ln935_reg_1245 = select_ln935_fu_729_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state46.read())) {
        sext_ln52_reg_1331 = sext_ln52_fu_1032_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_fu_1086_p2.read()))) {
        theta_V_addr_1_reg_1369 =  (sc_lv<10>) (zext_ln82_fu_1098_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state21.read())) {
        tmp_1_i_reg_1250 = grp_fu_345_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state26.read())) {
        tmp_2_i_reg_1255 = grp_fu_332_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln52_reg_1336_pp1_iter3_reg.read()))) {
        trunc_ln7_reg_1350 = r_V_fu_1066_p2.read().range(43, 12);
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state42.read())) {
        v_assign_reg_1260 = grp_fu_337_p2.read();
    }
}

void SgdLR_sw::thread_F2_fu_803_p2() {
    F2_fu_803_p2 = (!ap_const_lv12_433.is_01() || !zext_ln461_fu_763_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(ap_const_lv12_433) - sc_biguint<12>(zext_ln461_fu_763_p1.read()));
}

void SgdLR_sw::thread_a_fu_576_p2() {
    a_fu_576_p2 = (icmp_ln947_fu_539_p2.read() & icmp_ln947_1_fu_570_p2.read());
}

void SgdLR_sw::thread_add_ln107_fu_364_p2() {
    add_ln107_fu_364_p2 = (!indvar_flatten_reg_263.read().is_01() || !ap_const_lv15_1.is_01())? sc_lv<15>(): (sc_biguint<15>(indvar_flatten_reg_263.read()) + sc_biguint<15>(ap_const_lv15_1));
}

void SgdLR_sw::thread_add_ln1117_1_fu_1052_p2() {
    add_ln1117_1_fu_1052_p2 = (!zext_ln1116_1_fu_1048_p1.read().is_01() || !shl_ln_reg_1157.read().is_01())? sc_lv<23>(): (sc_biguint<23>(zext_ln1116_1_fu_1048_p1.read()) + sc_biguint<23>(shl_ln_reg_1157.read()));
}

void SgdLR_sw::thread_add_ln1117_fu_408_p2() {
    add_ln1117_fu_408_p2 = (!shl_ln_reg_1157.read().is_01() || !zext_ln1116_fu_404_p1.read().is_01())? sc_lv<23>(): (sc_biguint<23>(shl_ln_reg_1157.read()) + sc_biguint<23>(zext_ln1116_fu_404_p1.read()));
}

void SgdLR_sw::thread_add_ln581_fu_815_p2() {
    add_ln581_fu_815_p2 = (!ap_const_lv12_FED.is_01() || !F2_fu_803_p2.read().is_01())? sc_lv<12>(): (sc_bigint<12>(ap_const_lv12_FED) + sc_biguint<12>(F2_fu_803_p2.read()));
}

void SgdLR_sw::thread_add_ln954_fu_629_p2() {
    add_ln954_fu_629_p2 = (!ap_const_lv32_FFFFFFE7.is_01() || !sub_ln944_reg_1219.read().is_01())? sc_lv<32>(): (sc_bigint<32>(ap_const_lv32_FFFFFFE7) + sc_biguint<32>(sub_ln944_reg_1219.read()));
}

void SgdLR_sw::thread_add_ln964_fu_700_p2() {
    add_ln964_fu_700_p2 = (!sub_ln964_fu_695_p2.read().is_01() || !select_ln964_fu_688_p3.read().is_01())? sc_lv<8>(): (sc_biguint<8>(sub_ln964_fu_695_p2.read()) + sc_biguint<8>(select_ln964_fu_688_p3.read()));
}

void SgdLR_sw::thread_and_ln581_fu_925_p2() {
    and_ln581_fu_925_p2 = (icmp_ln581_reg_1277.read() & xor_ln582_fu_919_p2.read());
}

void SgdLR_sw::thread_and_ln582_fu_910_p2() {
    and_ln582_fu_910_p2 = (icmp_ln582_reg_1289.read() & xor_ln571_fu_905_p2.read());
}

void SgdLR_sw::thread_and_ln585_1_fu_942_p2() {
    and_ln585_1_fu_942_p2 = (and_ln581_fu_925_p2.read() & icmp_ln585_fu_858_p2.read());
}

void SgdLR_sw::thread_and_ln585_fu_936_p2() {
    and_ln585_fu_936_p2 = (and_ln581_fu_925_p2.read() & xor_ln585_fu_930_p2.read());
}

void SgdLR_sw::thread_and_ln603_fu_959_p2() {
    and_ln603_fu_959_p2 = (icmp_ln603_fu_863_p2.read() & xor_ln581_fu_953_p2.read());
}

void SgdLR_sw::thread_and_ln949_fu_603_p2() {
    and_ln949_fu_603_p2 = (p_Result_3_fu_596_p3.read() & xor_ln949_fu_590_p2.read());
}

void SgdLR_sw::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void SgdLR_sw::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[41];
}

void SgdLR_sw::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[43];
}

void SgdLR_sw::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void SgdLR_sw::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[4];
}

void SgdLR_sw::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[5];
}

void SgdLR_sw::thread_ap_CS_fsm_state12() {
    ap_CS_fsm_state12 = ap_CS_fsm.read()[6];
}

void SgdLR_sw::thread_ap_CS_fsm_state13() {
    ap_CS_fsm_state13 = ap_CS_fsm.read()[7];
}

void SgdLR_sw::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void SgdLR_sw::thread_ap_CS_fsm_state21() {
    ap_CS_fsm_state21 = ap_CS_fsm.read()[15];
}

void SgdLR_sw::thread_ap_CS_fsm_state22() {
    ap_CS_fsm_state22 = ap_CS_fsm.read()[16];
}

void SgdLR_sw::thread_ap_CS_fsm_state26() {
    ap_CS_fsm_state26 = ap_CS_fsm.read()[20];
}

void SgdLR_sw::thread_ap_CS_fsm_state27() {
    ap_CS_fsm_state27 = ap_CS_fsm.read()[21];
}

void SgdLR_sw::thread_ap_CS_fsm_state42() {
    ap_CS_fsm_state42 = ap_CS_fsm.read()[36];
}

void SgdLR_sw::thread_ap_CS_fsm_state43() {
    ap_CS_fsm_state43 = ap_CS_fsm.read()[37];
}

void SgdLR_sw::thread_ap_CS_fsm_state44() {
    ap_CS_fsm_state44 = ap_CS_fsm.read()[38];
}

void SgdLR_sw::thread_ap_CS_fsm_state45() {
    ap_CS_fsm_state45 = ap_CS_fsm.read()[39];
}

void SgdLR_sw::thread_ap_CS_fsm_state46() {
    ap_CS_fsm_state46 = ap_CS_fsm.read()[40];
}

void SgdLR_sw::thread_ap_CS_fsm_state53() {
    ap_CS_fsm_state53 = ap_CS_fsm.read()[42];
}

void SgdLR_sw::thread_ap_CS_fsm_state58() {
    ap_CS_fsm_state58 = ap_CS_fsm.read()[44];
}

void SgdLR_sw::thread_ap_CS_fsm_state9() {
    ap_CS_fsm_state9 = ap_CS_fsm.read()[3];
}

void SgdLR_sw::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state47_pp1_stage0_iter0() {
    ap_block_state47_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state48_pp1_stage0_iter1() {
    ap_block_state48_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state49_pp1_stage0_iter2() {
    ap_block_state49_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state50_pp1_stage0_iter3() {
    ap_block_state50_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state51_pp1_stage0_iter4() {
    ap_block_state51_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state52_pp1_stage0_iter5() {
    ap_block_state52_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state54_pp2_stage0_iter0() {
    ap_block_state54_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state55_pp2_stage0_iter1() {
    ap_block_state55_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state56_pp2_stage0_iter2() {
    ap_block_state56_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state57_pp2_stage0_iter3() {
    ap_block_state57_pp2_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state5_pp0_stage0_iter2() {
    ap_block_state5_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state6_pp0_stage0_iter3() {
    ap_block_state6_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state7_pp0_stage0_iter4() {
    ap_block_state7_pp0_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_block_state8_pp0_stage0_iter5() {
    ap_block_state8_pp0_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void SgdLR_sw::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln21_fu_392_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_condition_pp1_exit_iter0_state47() {
    if (esl_seteq<1,1,1>(icmp_ln52_fu_1036_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state47 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state47 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_condition_pp2_exit_iter0_state54() {
    if (esl_seteq<1,1,1>(icmp_ln77_fu_1086_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state54 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state54 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln107_fu_358_p2.read(), ap_const_lv1_1))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void SgdLR_sw::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void SgdLR_sw::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void SgdLR_sw::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter3.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ap_phi_mux_i_0_i9_phi_fu_313_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln52_reg_1336.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_i9_phi_fu_313_p4 = i_1_reg_1340.read();
    } else {
        ap_phi_mux_i_0_i9_phi_fu_313_p4 = i_0_i9_reg_309.read();
    }
}

void SgdLR_sw::thread_ap_phi_mux_i_0_i_phi_fu_301_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1163.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_i_phi_fu_301_p4 = i_reg_1167.read();
    } else {
        ap_phi_mux_i_0_i_phi_fu_301_p4 = i_0_i_reg_297.read();
    }
}

void SgdLR_sw::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln107_fu_358_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_ashr_ln586_fu_872_p2() {
    ashr_ln586_fu_872_p2 = (!man_V_2_reg_1266.read().is_01() || !zext_ln586_fu_868_p1.read().is_01())? sc_lv<54>(): sc_bigint<54>(man_V_2_reg_1266.read()) >> (unsigned short)zext_ln586_fu_868_p1.read().to_uint();
}

void SgdLR_sw::thread_bitcast_ln696_fu_881_p1() {
    bitcast_ln696_fu_881_p1 = v_assign_reg_1260.read();
}

void SgdLR_sw::thread_bitcast_ln739_fu_725_p1() {
    bitcast_ln739_fu_725_p1 = p_Result_10_fu_713_p5.read();
}

void SgdLR_sw::thread_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        data_V_address0 =  (sc_lv<23>) (zext_ln1117_1_fu_1057_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        data_V_address0 =  (sc_lv<23>) (zext_ln1117_fu_413_p1.read());
    } else {
        data_V_address0 = "XXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void SgdLR_sw::thread_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())))) {
        data_V_ce0 = ap_const_logic_1;
    } else {
        data_V_ce0 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_exp_tmp_V_fu_753_p4() {
    exp_tmp_V_fu_753_p4 = ireg_V_fu_737_p1.read().range(62, 52);
}

void SgdLR_sw::thread_gradient_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        gradient_V_address0 =  (sc_lv<10>) (zext_ln82_fu_1098_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter5.read()))) {
        gradient_V_address0 =  (sc_lv<10>) (zext_ln57_fu_1081_p1.read());
    } else {
        gradient_V_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void SgdLR_sw::thread_gradient_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter5.read())))) {
        gradient_V_ce0 = ap_const_logic_1;
    } else {
        gradient_V_ce0 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_gradient_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln52_reg_1336_pp1_iter4_reg.read()))) {
        gradient_V_we0 = ap_const_logic_1;
    } else {
        gradient_V_we0 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_i_1_fu_1042_p2() {
    i_1_fu_1042_p2 = (!ap_phi_mux_i_0_i9_phi_fu_313_p4.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(ap_phi_mux_i_0_i9_phi_fu_313_p4.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void SgdLR_sw::thread_i_2_fu_1092_p2() {
    i_2_fu_1092_p2 = (!i_0_i17_reg_321.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(i_0_i17_reg_321.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void SgdLR_sw::thread_i_fu_398_p2() {
    i_fu_398_p2 = (!ap_phi_mux_i_0_i_phi_fu_301_p4.read().is_01() || !ap_const_lv11_1.is_01())? sc_lv<11>(): (sc_biguint<11>(ap_phi_mux_i_0_i_phi_fu_301_p4.read()) + sc_biguint<11>(ap_const_lv11_1));
}

void SgdLR_sw::thread_icmp_ln107_fu_358_p2() {
    icmp_ln107_fu_358_p2 = (!indvar_flatten_reg_263.read().is_01() || !ap_const_lv15_57E4.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_263.read() == ap_const_lv15_57E4);
}

void SgdLR_sw::thread_icmp_ln110_fu_370_p2() {
    icmp_ln110_fu_370_p2 = (!training_id_0_reg_274.read().is_01() || !ap_const_lv13_1194.is_01())? sc_lv<1>(): sc_lv<1>(training_id_0_reg_274.read() == ap_const_lv13_1194);
}

void SgdLR_sw::thread_icmp_ln21_fu_392_p2() {
    icmp_ln21_fu_392_p2 = (!ap_phi_mux_i_0_i_phi_fu_301_p4.read().is_01() || !ap_const_lv11_400.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_i_phi_fu_301_p4.read() == ap_const_lv11_400);
}

void SgdLR_sw::thread_icmp_ln52_fu_1036_p2() {
    icmp_ln52_fu_1036_p2 = (!ap_phi_mux_i_0_i9_phi_fu_313_p4.read().is_01() || !ap_const_lv11_400.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_i9_phi_fu_313_p4.read() == ap_const_lv11_400);
}

void SgdLR_sw::thread_icmp_ln571_fu_797_p2() {
    icmp_ln571_fu_797_p2 = (!trunc_ln556_fu_741_p1.read().is_01() || !ap_const_lv63_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln556_fu_741_p1.read() == ap_const_lv63_0);
}

void SgdLR_sw::thread_icmp_ln581_fu_809_p2() {
    icmp_ln581_fu_809_p2 = (!F2_fu_803_p2.read().is_01() || !ap_const_lv12_13.is_01())? sc_lv<1>(): (sc_bigint<12>(F2_fu_803_p2.read()) > sc_bigint<12>(ap_const_lv12_13));
}

void SgdLR_sw::thread_icmp_ln582_fu_835_p2() {
    icmp_ln582_fu_835_p2 = (!F2_fu_803_p2.read().is_01() || !ap_const_lv12_13.is_01())? sc_lv<1>(): sc_lv<1>(F2_fu_803_p2.read() == ap_const_lv12_13);
}

void SgdLR_sw::thread_icmp_ln585_fu_858_p2() {
    icmp_ln585_fu_858_p2 = (!sh_amt_reg_1283.read().is_01() || !ap_const_lv12_36.is_01())? sc_lv<1>(): (sc_biguint<12>(sh_amt_reg_1283.read()) < sc_biguint<12>(ap_const_lv12_36));
}

void SgdLR_sw::thread_icmp_ln603_fu_863_p2() {
    icmp_ln603_fu_863_p2 = (!tmp_4_reg_1301.read().is_01() || !ap_const_lv7_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_4_reg_1301.read() == ap_const_lv7_0);
}

void SgdLR_sw::thread_icmp_ln77_fu_1086_p2() {
    icmp_ln77_fu_1086_p2 = (!i_0_i17_reg_321.read().is_01() || !ap_const_lv11_400.is_01())? sc_lv<1>(): sc_lv<1>(i_0_i17_reg_321.read() == ap_const_lv11_400);
}

void SgdLR_sw::thread_icmp_ln935_fu_679_p2() {
    icmp_ln935_fu_679_p2 = (!p_Val2_s_reg_285.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Val2_s_reg_285.read() == ap_const_lv32_0);
}

void SgdLR_sw::thread_icmp_ln947_1_fu_570_p2() {
    icmp_ln947_1_fu_570_p2 = (!p_Result_4_fu_565_p2.read().is_01() || !ap_const_lv33_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_4_fu_565_p2.read() != ap_const_lv33_0);
}

void SgdLR_sw::thread_icmp_ln947_fu_539_p2() {
    icmp_ln947_fu_539_p2 = (!tmp_fu_529_p4.read().is_01() || !ap_const_lv31_0.is_01())? sc_lv<1>(): (sc_bigint<31>(tmp_fu_529_p4.read()) > sc_bigint<31>(ap_const_lv31_0));
}

void SgdLR_sw::thread_icmp_ln954_fu_623_p2() {
    icmp_ln954_fu_623_p2 = (!lsb_index_fu_523_p2.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): (sc_bigint<32>(lsb_index_fu_523_p2.read()) > sc_bigint<32>(ap_const_lv32_0));
}

void SgdLR_sw::thread_ireg_V_fu_737_p1() {
    ireg_V_fu_737_p1 = grp_fu_342_p1.read();
}

void SgdLR_sw::thread_l_fu_510_p1() {
    l_fu_510_p1 = tmp_i3_fu_502_p3.read().range(32-1, 0);
}

void SgdLR_sw::thread_label_V_address0() {
    label_V_address0 =  (sc_lv<13>) (zext_ln117_fu_998_p1.read());
}

void SgdLR_sw::thread_label_V_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state45.read())) {
        label_V_ce0 = ap_const_logic_1;
    } else {
        label_V_ce0 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_lhs_V_1_fu_1113_p3() {
    lhs_V_1_fu_1113_p3 = esl_concat<32,19>(reg_350.read(), ap_const_lv19_0);
}

void SgdLR_sw::thread_lhs_V_fu_437_p3() {
    lhs_V_fu_437_p3 = esl_concat<32,12>(p_Val2_s_reg_285.read(), ap_const_lv12_0);
}

void SgdLR_sw::thread_lsb_index_fu_523_p2() {
    lsb_index_fu_523_p2 = (!ap_const_lv32_FFFFFFE8.is_01() || !sub_ln944_fu_518_p2.read().is_01())? sc_lv<32>(): (sc_bigint<32>(ap_const_lv32_FFFFFFE8) + sc_biguint<32>(sub_ln944_fu_518_p2.read()));
}

void SgdLR_sw::thread_lshr_ln947_fu_559_p2() {
    lshr_ln947_fu_559_p2 = (!zext_ln947_fu_555_p1.read().is_01())? sc_lv<33>(): ap_const_lv33_1FFFFFFFF >> (unsigned short)zext_ln947_fu_555_p1.read().to_uint();
}

void SgdLR_sw::thread_lshr_ln954_fu_634_p2() {
    lshr_ln954_fu_634_p2 = (!add_ln954_fu_629_p2.read().is_01())? sc_lv<32>(): tmp_V_reg_1197.read() >> (unsigned short)add_ln954_fu_629_p2.read().to_uint();
}

void SgdLR_sw::thread_m_1_fu_656_p2() {
    m_1_fu_656_p2 = (!or_ln_i_reg_1225.read().is_01() || !m_fu_649_p3.read().is_01())? sc_lv<32>(): (sc_biguint<32>(or_ln_i_reg_1225.read()) + sc_biguint<32>(m_fu_649_p3.read()));
}

void SgdLR_sw::thread_m_5_fu_685_p1() {
    m_5_fu_685_p1 = esl_zext<32,31>(m_4_reg_1235.read());
}

void SgdLR_sw::thread_m_fu_649_p3() {
    m_fu_649_p3 = (!icmp_ln954_reg_1230.read()[0].is_01())? sc_lv<32>(): ((icmp_ln954_reg_1230.read()[0].to_bool())? lshr_ln954_fu_634_p2.read(): shl_ln954_fu_644_p2.read());
}

void SgdLR_sw::thread_man_V_1_fu_783_p2() {
    man_V_1_fu_783_p2 = (!ap_const_lv54_0.is_01() || !p_Result_12_fu_779_p1.read().is_01())? sc_lv<54>(): (sc_biguint<54>(ap_const_lv54_0) - sc_biguint<54>(p_Result_12_fu_779_p1.read()));
}

void SgdLR_sw::thread_man_V_2_fu_789_p3() {
    man_V_2_fu_789_p3 = (!p_Result_11_fu_745_p3.read()[0].is_01())? sc_lv<54>(): ((p_Result_11_fu_745_p3.read()[0].to_bool())? man_V_1_fu_783_p2.read(): p_Result_12_fu_779_p1.read());
}

void SgdLR_sw::thread_mul_ln1192_1_fu_1107_p0() {
    mul_ln1192_1_fu_1107_p0 = gradient_V_load_reg_1375.read();
}

void SgdLR_sw::thread_mul_ln1192_1_fu_1107_p2() {
    mul_ln1192_1_fu_1107_p2 = (!mul_ln1192_1_fu_1107_p0.read().is_01() || !ap_const_lv51_7FFFFAD000000.is_01())? sc_lv<51>(): sc_bigint<32>(mul_ln1192_1_fu_1107_p0.read()) * sc_bigint<51>(ap_const_lv51_7FFFFAD000000);
}

void SgdLR_sw::thread_mul_ln1192_fu_431_p0() {
    mul_ln1192_fu_431_p0 = reg_354.read();
}

void SgdLR_sw::thread_mul_ln1192_fu_431_p1() {
    mul_ln1192_fu_431_p1 = reg_350.read();
}

void SgdLR_sw::thread_mul_ln1192_fu_431_p2() {
    mul_ln1192_fu_431_p2 = (!mul_ln1192_fu_431_p0.read().is_01() || !mul_ln1192_fu_431_p1.read().is_01())? sc_lv<44>(): sc_bigint<16>(mul_ln1192_fu_431_p0.read()) * sc_bigint<32>(mul_ln1192_fu_431_p1.read());
}

void SgdLR_sw::thread_or_ln581_fu_948_p2() {
    or_ln581_fu_948_p2 = (or_ln582_fu_915_p2.read() | icmp_ln581_reg_1277.read());
}

void SgdLR_sw::thread_or_ln582_fu_915_p2() {
    or_ln582_fu_915_p2 = (icmp_ln571_reg_1271.read() | icmp_ln582_reg_1289.read());
}

void SgdLR_sw::thread_or_ln603_1_fu_986_p2() {
    or_ln603_1_fu_986_p2 = (and_ln585_fu_936_p2.read() | and_ln582_fu_910_p2.read());
}

void SgdLR_sw::thread_or_ln603_2_fu_992_p2() {
    or_ln603_2_fu_992_p2 = (or_ln603_fu_973_p2.read() | or_ln603_1_fu_986_p2.read());
}

void SgdLR_sw::thread_or_ln603_fu_973_p2() {
    or_ln603_fu_973_p2 = (and_ln603_fu_959_p2.read() | and_ln585_1_fu_942_p2.read());
}

void SgdLR_sw::thread_or_ln949_fu_609_p2() {
    or_ln949_fu_609_p2 = (and_ln949_fu_603_p2.read() | a_fu_576_p2.read());
}

void SgdLR_sw::thread_or_ln_i_fu_615_p3() {
    or_ln_i_fu_615_p3 = esl_concat<31,1>(ap_const_lv31_0, or_ln949_fu_609_p2.read());
}

void SgdLR_sw::thread_p_Result_10_fu_713_p5() {
    p_Result_10_fu_713_p5 = esl_partset<32,32,9,32,32>(m_5_fu_685_p1.read(), tmp_4_i_fu_706_p3.read(), ap_const_lv32_17, ap_const_lv32_1F);
}

void SgdLR_sw::thread_p_Result_11_fu_745_p3() {
    p_Result_11_fu_745_p3 = ireg_V_fu_737_p1.read().range(63, 63);
}

void SgdLR_sw::thread_p_Result_12_fu_779_p1() {
    p_Result_12_fu_779_p1 = esl_zext<54,53>(tmp_5_i_fu_771_p3.read());
}

void SgdLR_sw::thread_p_Result_3_fu_596_p3() {
    p_Result_3_fu_596_p3 = (!lsb_index_fu_523_p2.read().is_01() || sc_biguint<32>(lsb_index_fu_523_p2.read()).to_uint() >= 33)? sc_lv<1>(): zext_ln938_reg_1203.read().range(sc_biguint<32>(lsb_index_fu_523_p2.read()).to_uint(), sc_biguint<32>(lsb_index_fu_523_p2.read()).to_uint());
}

void SgdLR_sw::thread_p_Result_4_fu_565_p2() {
    p_Result_4_fu_565_p2 = (zext_ln938_reg_1203.read() & lshr_ln947_fu_559_p2.read());
}

void SgdLR_sw::thread_p_Result_8_fu_466_p2() {
    p_Result_8_fu_466_p2 = (!p_Val2_s_reg_285.read().is_01() || !ap_const_lv32_0.is_01())? sc_lv<1>(): (sc_bigint<32>(p_Val2_s_reg_285.read()) > sc_bigint<32>(ap_const_lv32_0));
}

void SgdLR_sw::thread_p_Result_9_fu_494_p3() {
    p_Result_9_fu_494_p3 = esl_concat<31,33>(ap_const_lv31_7FFFFFFF, p_Result_s_fu_484_p4.read());
}

void SgdLR_sw::thread_p_Result_s_fu_484_p4() {
    p_Result_s_fu_484_p4 = zext_ln938_fu_480_p1.read().range(0, 32);
}

void SgdLR_sw::thread_prob_V_fu_1007_p3() {
    prob_V_fu_1007_p3 = (!or_ln603_2_reg_1321.read()[0].is_01())? sc_lv<32>(): ((or_ln603_2_reg_1321.read()[0].to_bool())? select_ln603_2_fu_1002_p3.read(): ap_const_lv32_0);
}

void SgdLR_sw::thread_r_V_fu_1066_p0() {
    r_V_fu_1066_p0 =  (sc_lv<32>) (sext_ln52_reg_1331.read());
}

void SgdLR_sw::thread_r_V_fu_1066_p1() {
    r_V_fu_1066_p1 = reg_354.read();
}

void SgdLR_sw::thread_r_V_fu_1066_p2() {
    r_V_fu_1066_p2 = (!r_V_fu_1066_p0.read().is_01() || !r_V_fu_1066_p1.read().is_01())? sc_lv<44>(): sc_bigint<32>(r_V_fu_1066_p0.read()) * sc_bigint<16>(r_V_fu_1066_p1.read());
}

void SgdLR_sw::thread_ret_V_1_fu_1121_p2() {
    ret_V_1_fu_1121_p2 = (!mul_ln1192_1_reg_1380.read().is_01() || !lhs_V_1_fu_1113_p3.read().is_01())? sc_lv<51>(): (sc_biguint<51>(mul_ln1192_1_reg_1380.read()) + sc_biguint<51>(lhs_V_1_fu_1113_p3.read()));
}

void SgdLR_sw::thread_ret_V_fu_445_p2() {
    ret_V_fu_445_p2 = (!mul_ln1192_reg_1182.read().is_01() || !lhs_V_fu_437_p3.read().is_01())? sc_lv<44>(): (sc_biguint<44>(mul_ln1192_reg_1182.read()) + sc_biguint<44>(lhs_V_fu_437_p3.read()));
}

void SgdLR_sw::thread_select_ln110_fu_376_p3() {
    select_ln110_fu_376_p3 = (!icmp_ln110_fu_370_p2.read()[0].is_01())? sc_lv<13>(): ((icmp_ln110_fu_370_p2.read()[0].to_bool())? ap_const_lv13_0: training_id_0_reg_274.read());
}

void SgdLR_sw::thread_select_ln588_fu_892_p3() {
    select_ln588_fu_892_p3 = (!tmp_5_fu_884_p3.read()[0].is_01())? sc_lv<32>(): ((tmp_5_fu_884_p3.read()[0].to_bool())? ap_const_lv32_FFFFFFFF: ap_const_lv32_0);
}

void SgdLR_sw::thread_select_ln603_1_fu_979_p3() {
    select_ln603_1_fu_979_p3 = (!and_ln585_fu_936_p2.read()[0].is_01())? sc_lv<32>(): ((and_ln585_fu_936_p2.read()[0].to_bool())? select_ln588_fu_892_p3.read(): trunc_ln583_reg_1295.read());
}

void SgdLR_sw::thread_select_ln603_2_fu_1002_p3() {
    select_ln603_2_fu_1002_p3 = (!or_ln603_reg_1311.read()[0].is_01())? sc_lv<32>(): ((or_ln603_reg_1311.read()[0].to_bool())? select_ln603_reg_1306.read(): select_ln603_1_reg_1316.read());
}

void SgdLR_sw::thread_select_ln603_fu_965_p3() {
    select_ln603_fu_965_p3 = (!and_ln603_fu_959_p2.read()[0].is_01())? sc_lv<32>(): ((and_ln603_fu_959_p2.read()[0].to_bool())? shl_ln604_fu_900_p2.read(): trunc_ln586_fu_877_p1.read());
}

void SgdLR_sw::thread_select_ln935_fu_729_p3() {
    select_ln935_fu_729_p3 = (!icmp_ln935_fu_679_p2.read()[0].is_01())? sc_lv<32>(): ((icmp_ln935_fu_679_p2.read()[0].to_bool())? ap_const_lv32_0: bitcast_ln739_fu_725_p1.read());
}

void SgdLR_sw::thread_select_ln964_fu_688_p3() {
    select_ln964_fu_688_p3 = (!tmp_2_reg_1240.read()[0].is_01())? sc_lv<8>(): ((tmp_2_reg_1240.read()[0].to_bool())? ap_const_lv8_7F: ap_const_lv8_7E);
}

void SgdLR_sw::thread_sext_ln52_fu_1032_p1() {
    sext_ln52_fu_1032_p1 = esl_sext<44,32>(sub_ln703_fu_1026_p2.read());
}

void SgdLR_sw::thread_sext_ln581_fu_855_p1() {
    sext_ln581_fu_855_p1 = esl_sext<32,12>(sh_amt_reg_1283.read());
}

void SgdLR_sw::thread_sh_amt_fu_827_p3() {
    sh_amt_fu_827_p3 = (!icmp_ln581_fu_809_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln581_fu_809_p2.read()[0].to_bool())? add_ln581_fu_815_p2.read(): sub_ln581_fu_821_p2.read());
}

void SgdLR_sw::thread_shl_ln1_fu_1014_p3() {
    shl_ln1_fu_1014_p3 = esl_concat<8,19>(label_V_q0.read(), ap_const_lv19_0);
}

void SgdLR_sw::thread_shl_ln604_fu_900_p2() {
    shl_ln604_fu_900_p2 = (!sext_ln581_fu_855_p1.read().is_01())? sc_lv<32>(): trunc_ln583_reg_1295.read() << (unsigned short)sext_ln581_fu_855_p1.read().to_uint();
}

void SgdLR_sw::thread_shl_ln954_fu_644_p2() {
    shl_ln954_fu_644_p2 = (!sub_ln954_fu_639_p2.read().is_01())? sc_lv<32>(): tmp_V_reg_1197.read() << (unsigned short)sub_ln954_fu_639_p2.read().to_uint();
}

void SgdLR_sw::thread_shl_ln_fu_384_p3() {
    shl_ln_fu_384_p3 = esl_concat<13,10>(select_ln110_fu_376_p3.read(), ap_const_lv10_0);
}

void SgdLR_sw::thread_sub_ln1253_fu_460_p2() {
    sub_ln1253_fu_460_p2 = (!ap_const_lv32_0.is_01() || !p_Val2_s_reg_285.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_0) - sc_biguint<32>(p_Val2_s_reg_285.read()));
}

void SgdLR_sw::thread_sub_ln581_fu_821_p2() {
    sub_ln581_fu_821_p2 = (!ap_const_lv12_13.is_01() || !F2_fu_803_p2.read().is_01())? sc_lv<12>(): (sc_biguint<12>(ap_const_lv12_13) - sc_biguint<12>(F2_fu_803_p2.read()));
}

void SgdLR_sw::thread_sub_ln703_fu_1026_p2() {
    sub_ln703_fu_1026_p2 = (!prob_V_fu_1007_p3.read().is_01() || !zext_ln1193_fu_1022_p1.read().is_01())? sc_lv<32>(): (sc_biguint<32>(prob_V_fu_1007_p3.read()) - sc_biguint<32>(zext_ln1193_fu_1022_p1.read()));
}

void SgdLR_sw::thread_sub_ln944_fu_518_p2() {
    sub_ln944_fu_518_p2 = (!ap_const_lv32_21.is_01() || !l_reg_1209.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_21) - sc_biguint<32>(l_reg_1209.read()));
}

void SgdLR_sw::thread_sub_ln947_fu_549_p2() {
    sub_ln947_fu_549_p2 = (!ap_const_lv6_3A.is_01() || !trunc_ln947_fu_545_p1.read().is_01())? sc_lv<6>(): (sc_bigint<6>(ap_const_lv6_3A) - sc_biguint<6>(trunc_ln947_fu_545_p1.read()));
}

void SgdLR_sw::thread_sub_ln954_fu_639_p2() {
    sub_ln954_fu_639_p2 = (!ap_const_lv32_19.is_01() || !sub_ln944_reg_1219.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_19) - sc_biguint<32>(sub_ln944_reg_1219.read()));
}

void SgdLR_sw::thread_sub_ln964_fu_695_p2() {
    sub_ln964_fu_695_p2 = (!ap_const_lv8_E.is_01() || !trunc_ln943_reg_1214.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_E) - sc_biguint<8>(trunc_ln943_reg_1214.read()));
}

void SgdLR_sw::thread_theta_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        theta_V_address0 = theta_V_addr_1_reg_1369.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        theta_V_address0 =  (sc_lv<10>) (zext_ln25_fu_418_p1.read());
    } else {
        theta_V_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void SgdLR_sw::thread_theta_V_address1() {
    theta_V_address1 = theta_V_addr_1_reg_1369_pp2_iter2_reg.read();
}

void SgdLR_sw::thread_theta_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        theta_V_ce0 = ap_const_logic_1;
    } else {
        theta_V_ce0 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_theta_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read()))) {
        theta_V_ce1 = ap_const_logic_1;
    } else {
        theta_V_ce1 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_theta_V_d1() {
    theta_V_d1 = ret_V_1_fu_1121_p2.read().range(50, 19);
}

void SgdLR_sw::thread_theta_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln77_reg_1355_pp2_iter2_reg.read()))) {
        theta_V_we1 = ap_const_logic_1;
    } else {
        theta_V_we1 = ap_const_logic_0;
    }
}

void SgdLR_sw::thread_tmp_1_fu_582_p3() {
    tmp_1_fu_582_p3 = lsb_index_fu_523_p2.read().range(31, 31);
}

void SgdLR_sw::thread_tmp_4_i_fu_706_p3() {
    tmp_4_i_fu_706_p3 = esl_concat<1,8>(p_Result_8_reg_1192.read(), add_ln964_fu_700_p2.read());
}

void SgdLR_sw::thread_tmp_5_fu_884_p3() {
    tmp_5_fu_884_p3 = bitcast_ln696_fu_881_p1.read().range(31, 31);
}

void SgdLR_sw::thread_tmp_5_i_fu_771_p3() {
    tmp_5_i_fu_771_p3 = esl_concat<1,52>(ap_const_lv1_1, trunc_ln565_fu_767_p1.read());
}

void SgdLR_sw::thread_tmp_V_fu_472_p3() {
    tmp_V_fu_472_p3 = (!p_Result_8_fu_466_p2.read()[0].is_01())? sc_lv<32>(): ((p_Result_8_fu_466_p2.read()[0].to_bool())? p_Val2_s_reg_285.read(): sub_ln1253_fu_460_p2.read());
}

void SgdLR_sw::thread_tmp_fu_529_p4() {
    tmp_fu_529_p4 = lsb_index_fu_523_p2.read().range(31, 1);
}

void SgdLR_sw::thread_tmp_i3_fu_502_p3() {
    tmp_i3_fu_502_p3 = esl_cttz<64,64>(p_Result_9_fu_494_p3.read());
}

void SgdLR_sw::thread_training_id_fu_1137_p2() {
    training_id_fu_1137_p2 = (!select_ln110_reg_1151.read().is_01() || !ap_const_lv13_1.is_01())? sc_lv<13>(): (sc_biguint<13>(select_ln110_reg_1151.read()) + sc_biguint<13>(ap_const_lv13_1));
}

void SgdLR_sw::thread_trunc_ln556_fu_741_p1() {
    trunc_ln556_fu_741_p1 = ireg_V_fu_737_p1.read().range(63-1, 0);
}

void SgdLR_sw::thread_trunc_ln565_fu_767_p1() {
    trunc_ln565_fu_767_p1 = ireg_V_fu_737_p1.read().range(52-1, 0);
}

void SgdLR_sw::thread_trunc_ln583_fu_841_p1() {
    trunc_ln583_fu_841_p1 = man_V_2_fu_789_p3.read().range(32-1, 0);
}

void SgdLR_sw::thread_trunc_ln586_fu_877_p1() {
    trunc_ln586_fu_877_p1 = ashr_ln586_fu_872_p2.read().range(32-1, 0);
}

void SgdLR_sw::thread_trunc_ln943_fu_514_p1() {
    trunc_ln943_fu_514_p1 = tmp_i3_fu_502_p3.read().range(8-1, 0);
}

void SgdLR_sw::thread_trunc_ln947_fu_545_p1() {
    trunc_ln947_fu_545_p1 = sub_ln944_fu_518_p2.read().range(6-1, 0);
}

void SgdLR_sw::thread_xor_ln571_fu_905_p2() {
    xor_ln571_fu_905_p2 = (icmp_ln571_reg_1271.read() ^ ap_const_lv1_1);
}

void SgdLR_sw::thread_xor_ln581_fu_953_p2() {
    xor_ln581_fu_953_p2 = (or_ln581_fu_948_p2.read() ^ ap_const_lv1_1);
}

void SgdLR_sw::thread_xor_ln582_fu_919_p2() {
    xor_ln582_fu_919_p2 = (or_ln582_fu_915_p2.read() ^ ap_const_lv1_1);
}

void SgdLR_sw::thread_xor_ln585_fu_930_p2() {
    xor_ln585_fu_930_p2 = (icmp_ln585_fu_858_p2.read() ^ ap_const_lv1_1);
}

void SgdLR_sw::thread_xor_ln949_fu_590_p2() {
    xor_ln949_fu_590_p2 = (tmp_1_fu_582_p3.read() ^ ap_const_lv1_1);
}

void SgdLR_sw::thread_zext_ln1116_1_fu_1048_p1() {
    zext_ln1116_1_fu_1048_p1 = esl_zext<23,11>(ap_phi_mux_i_0_i9_phi_fu_313_p4.read());
}

void SgdLR_sw::thread_zext_ln1116_fu_404_p1() {
    zext_ln1116_fu_404_p1 = esl_zext<23,11>(ap_phi_mux_i_0_i_phi_fu_301_p4.read());
}

void SgdLR_sw::thread_zext_ln1117_1_fu_1057_p1() {
    zext_ln1117_1_fu_1057_p1 = esl_zext<64,23>(add_ln1117_1_fu_1052_p2.read());
}

void SgdLR_sw::thread_zext_ln1117_fu_413_p1() {
    zext_ln1117_fu_413_p1 = esl_zext<64,23>(add_ln1117_fu_408_p2.read());
}

void SgdLR_sw::thread_zext_ln117_fu_998_p1() {
    zext_ln117_fu_998_p1 = esl_zext<64,13>(select_ln110_reg_1151.read());
}

void SgdLR_sw::thread_zext_ln1193_fu_1022_p1() {
    zext_ln1193_fu_1022_p1 = esl_zext<32,27>(shl_ln1_fu_1014_p3.read());
}

void SgdLR_sw::thread_zext_ln25_fu_418_p1() {
    zext_ln25_fu_418_p1 = esl_zext<64,11>(i_0_i_reg_297_pp0_iter1_reg.read());
}

void SgdLR_sw::thread_zext_ln461_fu_763_p1() {
    zext_ln461_fu_763_p1 = esl_zext<12,11>(exp_tmp_V_fu_753_p4.read());
}

void SgdLR_sw::thread_zext_ln57_fu_1081_p1() {
    zext_ln57_fu_1081_p1 = esl_zext<64,11>(i_0_i9_reg_309_pp1_iter4_reg.read());
}

void SgdLR_sw::thread_zext_ln586_fu_868_p1() {
    zext_ln586_fu_868_p1 = esl_zext<54,32>(sext_ln581_fu_855_p1.read());
}

void SgdLR_sw::thread_zext_ln82_fu_1098_p1() {
    zext_ln82_fu_1098_p1 = esl_zext<64,11>(i_0_i17_reg_321.read());
}

void SgdLR_sw::thread_zext_ln938_fu_480_p1() {
    zext_ln938_fu_480_p1 = esl_zext<33,32>(tmp_V_fu_472_p3.read());
}

void SgdLR_sw::thread_zext_ln947_fu_555_p1() {
    zext_ln947_fu_555_p1 = esl_zext<33,6>(sub_ln947_fu_549_p2.read());
}

void SgdLR_sw::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln107_fu_358_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_fu_392_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln21_fu_392_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state10;
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state11;
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state12;
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state13;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_state14;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state15;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state16;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state17;
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state18;
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state19;
            break;
        case 8192 : 
            ap_NS_fsm = ap_ST_fsm_state20;
            break;
        case 16384 : 
            ap_NS_fsm = ap_ST_fsm_state21;
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state22;
            break;
        case 65536 : 
            ap_NS_fsm = ap_ST_fsm_state23;
            break;
        case 131072 : 
            ap_NS_fsm = ap_ST_fsm_state24;
            break;
        case 262144 : 
            ap_NS_fsm = ap_ST_fsm_state25;
            break;
        case 524288 : 
            ap_NS_fsm = ap_ST_fsm_state26;
            break;
        case 1048576 : 
            ap_NS_fsm = ap_ST_fsm_state27;
            break;
        case 2097152 : 
            ap_NS_fsm = ap_ST_fsm_state28;
            break;
        case 4194304 : 
            ap_NS_fsm = ap_ST_fsm_state29;
            break;
        case 8388608 : 
            ap_NS_fsm = ap_ST_fsm_state30;
            break;
        case 16777216 : 
            ap_NS_fsm = ap_ST_fsm_state31;
            break;
        case 33554432 : 
            ap_NS_fsm = ap_ST_fsm_state32;
            break;
        case 67108864 : 
            ap_NS_fsm = ap_ST_fsm_state33;
            break;
        case 134217728 : 
            ap_NS_fsm = ap_ST_fsm_state34;
            break;
        case 268435456 : 
            ap_NS_fsm = ap_ST_fsm_state35;
            break;
        case 536870912 : 
            ap_NS_fsm = ap_ST_fsm_state36;
            break;
        case 1073741824 : 
            ap_NS_fsm = ap_ST_fsm_state37;
            break;
        case 2147483648 : 
            ap_NS_fsm = ap_ST_fsm_state38;
            break;
        case 4294967296 : 
            ap_NS_fsm = ap_ST_fsm_state39;
            break;
        case 8589934592 : 
            ap_NS_fsm = ap_ST_fsm_state40;
            break;
        case 17179869184 : 
            ap_NS_fsm = ap_ST_fsm_state41;
            break;
        case 34359738368 : 
            ap_NS_fsm = ap_ST_fsm_state42;
            break;
        case 68719476736 : 
            ap_NS_fsm = ap_ST_fsm_state43;
            break;
        case 137438953472 : 
            ap_NS_fsm = ap_ST_fsm_state44;
            break;
        case 274877906944 : 
            ap_NS_fsm = ap_ST_fsm_state45;
            break;
        case 549755813888 : 
            ap_NS_fsm = ap_ST_fsm_state46;
            break;
        case 1099511627776 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 2199023255552 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter5.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter4.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln52_fu_1036_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter5.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter4.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln52_fu_1036_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state53;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 4398046511104 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 8796093022208 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln77_fu_1086_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln77_fu_1086_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state58;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 17592186044416 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<45>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
            break;
    }
}

void SgdLR_sw::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"data_V_address0\" :  \"" << data_V_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"data_V_ce0\" :  \"" << data_V_ce0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"data_V_q0\" :  \"" << data_V_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"label_V_address0\" :  \"" << label_V_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"label_V_ce0\" :  \"" << label_V_ce0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"label_V_q0\" :  \"" << label_V_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"theta_V_address0\" :  \"" << theta_V_address0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"theta_V_ce0\" :  \"" << theta_V_ce0.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"theta_V_q0\" :  \"" << theta_V_q0.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"theta_V_address1\" :  \"" << theta_V_address1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"theta_V_ce1\" :  \"" << theta_V_ce1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"theta_V_we1\" :  \"" << theta_V_we1.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"theta_V_d1\" :  \"" << theta_V_d1.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

