<def f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='352' ll='362' type='static bool llvm::InlineAsm::hasRegClassConstraint(unsigned int Flag, unsigned int &amp; RC)'/>
<doc f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='350'>/// hasRegClassConstraint - Returns true if the flag contains a register
  /// class constraint.  Sets RC to the register class ID.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='902' u='c' c='_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1745' u='c' c='_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1403' u='c' c='_ZNK4llvm15TargetInstrInfo23createMIROperandCommentB5cxx11ERKNS_12MachineInstrERKNS_14MachineOperandEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='383' u='c' c='_ZN4llvm13ARMAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='5336' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelDAGToDAG.cpp' l='216' u='c' c='_ZN12_GLOBAL__N_117SparcDAGToDAGISel12tryInlineAsmEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='1550' u='c' c='_ZN12_GLOBAL__N_13FPS15handleSpecialFPERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
