// Seed: 2913497223
module module_0 (
    input  id_1,
    output id_2
    , id_3,
    output id_4
);
  logic id_5, id_6;
  reg id_7, id_8, id_9;
  assign id_4[1'b0] = id_4;
  type_15(
      1, id_3, id_4
  );
  logic id_10;
  logic id_11;
  logic id_12;
  always @(*) begin
    if (id_10) begin
      id_1 <= 1'b0;
      id_7 <= id_4;
    end
  end
endmodule
