==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [HLS 200-10] Analyzing design file '../maxpool_test/maxpool_layer.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 98.820 ; gain = 49.441
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 98.840 ; gain = 49.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'std::max<float>' into 'maxpool_layer' (../maxpool_test/maxpool_layer.cpp:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 101.738 ; gain = 52.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 104.090 ; gain = 54.711
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 128.902 ; gain = 79.523
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1.1.1' (../maxpool_test/maxpool_layer.cpp:62:33) in function 'maxpool_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1.1' (../maxpool_test/maxpool_layer.cpp:52:25) in function 'maxpool_layer' : 
                         the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (../maxpool_test/maxpool_layer.cpp:49:23) in function 'maxpool_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (../maxpool_test/maxpool_layer.cpp:46:21) in function 'maxpool_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (../maxpool_test/maxpool_layer.cpp:43:16) in function 'maxpool_layer'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 128.902 ; gain = 79.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'maxpool_layer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'maxpool_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (4.66ns) of 'icmp' operation ('exitcond_flatten3') exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'add' operation ('indvar_flatten_next') and 'add' operation ('indvar_flatten_next').
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('output_element', ../maxpool_test/maxpool_layer.cpp:69) and 'fcmp' operation ('tmp_22', C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('output_element', ../maxpool_test/maxpool_layer.cpp:69) and 'fcmp' operation ('tmp_22', C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 23.
WARNING: [SCHED 204-21] Estimated clock period (6.78ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fcmp' operation ('tmp_22', C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69) (2.64 ns)
	'and' operation ('tmp_23', C:/Xilinx/Vivado_HLS/2017.2/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/stl_algobase.h:214->../maxpool_test/maxpool_layer.cpp:69) (2.07 ns)
	'select' operation ('output_element', ../maxpool_test/maxpool_layer.cpp:69) (2.07 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.609 seconds; current allocated memory: 84.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.333 seconds; current allocated memory: 86.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'maxpool_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/input_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/output_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/od' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/ox' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/oy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/ix' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/iy' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'maxpool_layer/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'maxpool_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_offset', 'output_offset', 'b', 'od', 'ox', 'oy', 'id', 'ix', 'iy', 's' and 'k' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_fcmp_32ns_32ns_1_4' to 'maxpool_layer_fcmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_32ns_32ns_64_7' to 'maxpool_layer_mulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_64ns_32ns_96_19' to 'maxpool_layer_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_96ns_32ns_128_19' to 'maxpool_layer_muleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_32s_31ns_32_7' to 'maxpool_layer_mulfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_add_128ns_128ns_128_3' to 'maxpool_layer_addg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_32s_32s_32_7' to 'maxpool_layer_mulhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_mul_31ns_32s_32_7' to 'maxpool_layer_mulibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_add_64ns_64ns_64_2' to 'maxpool_layer_addjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'maxpool_layer_add_96ns_96ns_96_2' to 'maxpool_layer_addkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_addg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_addjbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_addkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_fcmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_mulcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_mulfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_mulhbi': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'maxpool_layer_mulibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'maxpool_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.498 seconds; current allocated memory: 89.083 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_mulcud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_muldEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_muleOg_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_mulfYi_MulnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'maxpool_layer_addg8j_AddSubnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_mulhbi_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'maxpool_layer_mulibs_MulnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'maxpool_layer_addjbC_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'maxpool_layer_addkbM_AddSubnS_2'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 138.863 ; gain = 89.484
INFO: [SYSC 207-301] Generating SystemC RTL for maxpool_layer.
INFO: [VHDL 208-304] Generating VHDL RTL for maxpool_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for maxpool_layer.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
INFO: [HLS 200-112] Total elapsed time: 200.47 seconds; peak allocated memory: 89.083 MB.
