#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 11 22:24:19 2024
# Process ID: 7490
# Current directory: /home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1
# Command line: vivado -log u96_v2_4tima_ropuf2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source u96_v2_4tima_ropuf2_wrapper.tcl -notrace
# Log file: /home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper.vdi
# Journal file: /home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source u96_v2_4tima_ropuf2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniele/Repo/Hw-designs/IPs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniele/Repo/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top u96_v2_4tima_ropuf2_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_PWM_w_Int_0_0/u96_v2_4tima_ropuf2_PWM_w_Int_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/PWM_w_Int_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_PWM_w_Int_1_0/u96_v2_4tima_ropuf2_PWM_w_Int_1_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/PWM_w_Int_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_bram_ctrl_0_0/u96_v2_4tima_ropuf2_axi_bram_ctrl_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_bram_ctrl_0_bram_0/u96_v2_4tima_ropuf2_axi_bram_ctrl_0_bram_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_0_0/u96_v2_4tima_ropuf2_axi_gpio_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_1_0/u96_v2_4tima_ropuf2_axi_gpio_1_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_2_0/u96_v2_4tima_ropuf2_axi_gpio_2_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_0_0/u96_v2_4tima_ropuf2_axi_uart16550_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_1_0/u96_v2_4tima_ropuf2_axi_uart16550_1_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_0_0/u96_v2_4tima_ropuf2_proc_sys_reset_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_1_0/u96_v2_4tima_ropuf2_proc_sys_reset_1_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_2_0/u96_v2_4tima_ropuf2_proc_sys_reset_2_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_3_0/u96_v2_4tima_ropuf2_proc_sys_reset_3_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_4_0/u96_v2_4tima_ropuf2_proc_sys_reset_4_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_5_0/u96_v2_4tima_ropuf2_proc_sys_reset_5_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_6_0/u96_v2_4tima_ropuf2_proc_sys_reset_6_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_6'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_0_0/u96_v2_4tima_ropuf2_tima_ro_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/tima_ro_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_1_0/u96_v2_4tima_ropuf2_tima_ro_1_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/tima_ro_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_2_0/u96_v2_4tima_ropuf2_tima_ro_2_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/tima_ro_2'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_tima_ro_3_0/u96_v2_4tima_ropuf2_tima_ro_3_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/tima_ro_3'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0/u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_xbar_0/u96_v2_4tima_ropuf2_xbar_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_0/u96_v2_4tima_ropuf2_auto_ds_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_0/u96_v2_4tima_ropuf2_auto_pc_0.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_1/u96_v2_4tima_ropuf2_auto_ds_1.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_1/u96_v2_4tima_ropuf2_auto_pc_1.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_2/u96_v2_4tima_ropuf2_auto_ds_2.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_2/u96_v2_4tima_ropuf2_auto_pc_2.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_3/u96_v2_4tima_ropuf2_auto_ds_3.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_3/u96_v2_4tima_ropuf2_auto_pc_3.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_4/u96_v2_4tima_ropuf2_auto_ds_4.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_4/u96_v2_4tima_ropuf2_auto_pc_4.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_5/u96_v2_4tima_ropuf2_auto_ds_5.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_5/u96_v2_4tima_ropuf2_auto_pc_5.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_6/u96_v2_4tima_ropuf2_auto_ds_6.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_6/u96_v2_4tima_ropuf2_auto_pc_6.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_7/u96_v2_4tima_ropuf2_auto_ds_7.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_7/u96_v2_4tima_ropuf2_auto_pc_7.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_8/u96_v2_4tima_ropuf2_auto_ds_8.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m09_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_8/u96_v2_4tima_ropuf2_auto_pc_8.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_9/u96_v2_4tima_ropuf2_auto_ds_9.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_9/u96_v2_4tima_ropuf2_auto_pc_9.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_10/u96_v2_4tima_ropuf2_auto_ds_10.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_pc_10/u96_v2_4tima_ropuf2_auto_pc_10.dcp' for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2552.469 ; gain = 0.000 ; free physical = 1111 ; free virtual = 14911
INFO: [Netlist 29-17] Analyzing 733 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u96_v2_4tima_ropuf2_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u96_v2_4tima_ropuf2_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3956.273 ; gain = 389.062 ; free physical = 123 ; free virtual = 13725
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/clk_wiz_0/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_6_0/u96_v2_4tima_ropuf2_proc_sys_reset_6_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_6_0/u96_v2_4tima_ropuf2_proc_sys_reset_6_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_6_0/u96_v2_4tima_ropuf2_proc_sys_reset_6_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_6/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_6_0/u96_v2_4tima_ropuf2_proc_sys_reset_6_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_6/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_5_0/u96_v2_4tima_ropuf2_proc_sys_reset_5_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_5_0/u96_v2_4tima_ropuf2_proc_sys_reset_5_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_5_0/u96_v2_4tima_ropuf2_proc_sys_reset_5_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_5_0/u96_v2_4tima_ropuf2_proc_sys_reset_5_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_5/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_4_0/u96_v2_4tima_ropuf2_proc_sys_reset_4_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_4_0/u96_v2_4tima_ropuf2_proc_sys_reset_4_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_4_0/u96_v2_4tima_ropuf2_proc_sys_reset_4_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_4_0/u96_v2_4tima_ropuf2_proc_sys_reset_4_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_4/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_3_0/u96_v2_4tima_ropuf2_proc_sys_reset_3_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_3_0/u96_v2_4tima_ropuf2_proc_sys_reset_3_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_3_0/u96_v2_4tima_ropuf2_proc_sys_reset_3_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_3_0/u96_v2_4tima_ropuf2_proc_sys_reset_3_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_3/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_2_0/u96_v2_4tima_ropuf2_proc_sys_reset_2_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_2_0/u96_v2_4tima_ropuf2_proc_sys_reset_2_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_2_0/u96_v2_4tima_ropuf2_proc_sys_reset_2_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_2_0/u96_v2_4tima_ropuf2_proc_sys_reset_2_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_1_0/u96_v2_4tima_ropuf2_proc_sys_reset_1_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_1_0/u96_v2_4tima_ropuf2_proc_sys_reset_1_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_1_0/u96_v2_4tima_ropuf2_proc_sys_reset_1_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_1_0/u96_v2_4tima_ropuf2_proc_sys_reset_1_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_0_0/u96_v2_4tima_ropuf2_proc_sys_reset_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_0_0/u96_v2_4tima_ropuf2_proc_sys_reset_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_0_0/u96_v2_4tima_ropuf2_proc_sys_reset_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_proc_sys_reset_0_0/u96_v2_4tima_ropuf2_proc_sys_reset_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0/u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0/u96_v2_4tima_ropuf2_zynq_ultra_ps_e_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_clk_wiz_0_0/u96_v2_4tima_ropuf2_clk_wiz_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/clk_wiz_0/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_2_0/u96_v2_4tima_ropuf2_axi_gpio_2_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_2_0/u96_v2_4tima_ropuf2_axi_gpio_2_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_2/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_2_0/u96_v2_4tima_ropuf2_axi_gpio_2_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_2_0/u96_v2_4tima_ropuf2_axi_gpio_2_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_2/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_1_0/u96_v2_4tima_ropuf2_axi_gpio_1_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_1_0/u96_v2_4tima_ropuf2_axi_gpio_1_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_1/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_1_0/u96_v2_4tima_ropuf2_axi_gpio_1_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_1_0/u96_v2_4tima_ropuf2_axi_gpio_1_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_1/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_0_0/u96_v2_4tima_ropuf2_axi_gpio_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_0_0/u96_v2_4tima_ropuf2_axi_gpio_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_0_0/u96_v2_4tima_ropuf2_axi_gpio_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_gpio_0_0/u96_v2_4tima_ropuf2_axi_gpio_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_gpio_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_1_0/u96_v2_4tima_ropuf2_axi_uart16550_1_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_1_0/u96_v2_4tima_ropuf2_axi_uart16550_1_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_1/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_1_0/u96_v2_4tima_ropuf2_axi_uart16550_1_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_1/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_1_0/u96_v2_4tima_ropuf2_axi_uart16550_1_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_1/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_0_0/u96_v2_4tima_ropuf2_axi_uart16550_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_0_0/u96_v2_4tima_ropuf2_axi_uart16550_0_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_0_0/u96_v2_4tima_ropuf2_axi_uart16550_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_axi_uart16550_0_0/u96_v2_4tima_ropuf2_axi_uart16550_0_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/axi_uart16550_0/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0.xdc] for cell 'u96_v2_4tima_ropuf2_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0/u96_v2_4tima_ropuf2_rst_ps8_0_100M_0_board.xdc] for cell 'u96_v2_4tima_ropuf2_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:2]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc:3]
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.srcs/constrs_1/imports/base/u96v2_sbc_base.xdc]
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_0/u96_v2_4tima_ropuf2_auto_ds_0_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_0/u96_v2_4tima_ropuf2_auto_ds_0_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_1/u96_v2_4tima_ropuf2_auto_ds_1_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_1/u96_v2_4tima_ropuf2_auto_ds_1_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_2/u96_v2_4tima_ropuf2_auto_ds_2_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_2/u96_v2_4tima_ropuf2_auto_ds_2_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_3/u96_v2_4tima_ropuf2_auto_ds_3_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_3/u96_v2_4tima_ropuf2_auto_ds_3_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_4/u96_v2_4tima_ropuf2_auto_ds_4_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_4/u96_v2_4tima_ropuf2_auto_ds_4_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_5/u96_v2_4tima_ropuf2_auto_ds_5_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_5/u96_v2_4tima_ropuf2_auto_ds_5_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_6/u96_v2_4tima_ropuf2_auto_ds_6_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_6/u96_v2_4tima_ropuf2_auto_ds_6_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m07_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_7/u96_v2_4tima_ropuf2_auto_ds_7_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_7/u96_v2_4tima_ropuf2_auto_ds_7_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_8/u96_v2_4tima_ropuf2_auto_ds_8_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_8/u96_v2_4tima_ropuf2_auto_ds_8_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_9/u96_v2_4tima_ropuf2_auto_ds_9_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_9/u96_v2_4tima_ropuf2_auto_ds_9_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst'
Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_10/u96_v2_4tima_ropuf2_auto_ds_10_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.gen/sources_1/bd/u96_v2_4tima_ropuf2/ip/u96_v2_4tima_ropuf2_auto_ds_10/u96_v2_4tima_ropuf2_auto_ds_10_clocks.xdc] for cell 'u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_4tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_4tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_4tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u96_v2_4tima_ropuf2_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 222 ; free virtual = 13758
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 77 instances

64 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 4492.535 ; gain = 2161.531 ; free physical = 222 ; free virtual = 13759
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 202 ; free virtual = 13741

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bfb2e9db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 159 ; free virtual = 13699

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 73 inverter(s) to 5974 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a775e43c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 173 ; free virtual = 13574
INFO: [Opt 31-389] Phase Retarget created 17 cells and removed 462 cells
INFO: [Opt 31-1021] In phase Retarget, 272 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f725f12a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 172 ; free virtual = 13574
INFO: [Opt 31-389] Phase Constant propagation created 251 cells and removed 1642 cells
INFO: [Opt 31-1021] In phase Constant propagation, 268 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2b050c01a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 169 ; free virtual = 13570
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7757 cells
INFO: [Opt 31-1021] In phase Sweep, 15517 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/output_ro_BUFGCE
INFO: [Opt 31-194] Inserted BUFG u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFG_inst to drive 32 load(s) on clock net u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/output_ro_BUFGCE
INFO: [Opt 31-193] Inserted 8 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 22aa22a5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 169 ; free virtual = 13574
INFO: [Opt 31-662] Phase BUFG optimization created 8 cells of which 8 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22aa22a5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 169 ; free virtual = 13574
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22aa22a5c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 169 ; free virtual = 13574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 367 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              17  |             462  |                                            272  |
|  Constant propagation         |             251  |            1642  |                                            268  |
|  Sweep                        |               0  |            7757  |                                          15517  |
|  BUFG optimization            |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            367  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 169 ; free virtual = 13575
Ending Logic Optimization Task | Checksum: 26f45442f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 169 ; free virtual = 13575

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 164a0627c

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 301 ; free virtual = 13513
Ending Power Optimization Task | Checksum: 164a0627c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 351 ; free virtual = 13563

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 24bdae90a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 349 ; free virtual = 13562
Ending Final Cleanup Task | Checksum: 24bdae90a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 352 ; free virtual = 13565

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 352 ; free virtual = 13565
Ending Netlist Obfuscation Task | Checksum: 24bdae90a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 352 ; free virtual = 13565
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 352 ; free virtual = 13565
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 240 ; free virtual = 13509
INFO: [Common 17-1381] The checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4492.535 ; gain = 0.000 ; free physical = 280 ; free virtual = 13525
INFO: [runtcl-4] Executing : report_drc -file u96_v2_4tima_ropuf2_wrapper_drc_opted.rpt -pb u96_v2_4tima_ropuf2_wrapper_drc_opted.pb -rpx u96_v2_4tima_ropuf2_wrapper_drc_opted.rpx
Command: report_drc -file u96_v2_4tima_ropuf2_wrapper_drc_opted.rpt -pb u96_v2_4tima_ropuf2_wrapper_drc_opted.pb -rpx u96_v2_4tima_ropuf2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 5066.238 ; gain = 573.703 ; free physical = 241 ; free virtual = 13074
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1001 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 224 ; free virtual = 13064
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 169bd274d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 224 ; free virtual = 13064
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 224 ; free virtual = 13064

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f24eb7ab

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 241 ; free virtual = 13091

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1415acaa2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 197 ; free virtual = 13024

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1415acaa2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 196 ; free virtual = 13024
Phase 1 Placer Initialization | Checksum: 1415acaa2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 193 ; free virtual = 13020

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e556747d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 161 ; free virtual = 12991

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: f071c4d4

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 155 ; free virtual = 12989

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: f071c4d4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 147 ; free virtual = 12980

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 17a97aa83

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 143 ; free virtual = 12976

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 17a97aa83

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 143 ; free virtual = 12977
Phase 2.1.1 Partition Driven Placement | Checksum: 17a97aa83

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 153 ; free virtual = 12986
Phase 2.1 Floorplanning | Checksum: 182f07f83

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 153 ; free virtual = 12987

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 182f07f83

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 153 ; free virtual = 12987

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1036 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 432 nets or cells. Created 0 new cell, deleted 432 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 6 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 74 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 74 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 243 ; free virtual = 12971
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 244 ; free virtual = 12972

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            432  |                   432  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            432  |                   437  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 100d5e92e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 251 ; free virtual = 12981
Phase 2.3 Global Placement Core | Checksum: ddf6cb1d

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 236 ; free virtual = 12967
Phase 2 Global Placement | Checksum: ddf6cb1d

Time (s): cpu = 00:02:04 ; elapsed = 00:01:04 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 255 ; free virtual = 12986

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13a62ddef

Time (s): cpu = 00:02:07 ; elapsed = 00:01:05 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 254 ; free virtual = 12985

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8838390

Time (s): cpu = 00:02:14 ; elapsed = 00:01:09 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 254 ; free virtual = 12986

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13117ea46

Time (s): cpu = 00:02:18 ; elapsed = 00:01:12 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 229 ; free virtual = 12962

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 12adf8b23

Time (s): cpu = 00:02:18 ; elapsed = 00:01:13 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 231 ; free virtual = 12965

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1e1976b6c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:15 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 217 ; free virtual = 12950
Phase 3.3 Small Shape DP | Checksum: 1680f6330

Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 222 ; free virtual = 12956

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b678d330

Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 227 ; free virtual = 12961

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 243ed386a

Time (s): cpu = 00:02:34 ; elapsed = 00:01:21 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 227 ; free virtual = 12961
Phase 3 Detail Placement | Checksum: 243ed386a

Time (s): cpu = 00:02:34 ; elapsed = 00:01:21 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 227 ; free virtual = 12961

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 180653e9d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.881 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12e2df140

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 219 ; free virtual = 12955
INFO: [Place 46-35] Processed net u96_v2_4tima_ropuf2_i/rst_ps8_0_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 3767 loads.
INFO: [Place 46-45] Replicated bufg driver u96_v2_4tima_ropuf2_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: eb5f2b7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 213 ; free virtual = 12950
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a2ca1548

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 216 ; free virtual = 12954
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.881. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 216 ; free virtual = 12953
Phase 4.1 Post Commit Optimization | Checksum: e7867de0

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 216 ; free virtual = 12953
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 202 ; free virtual = 12940

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b33291b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:31 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 208 ; free virtual = 12946

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11b33291b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:31 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 202 ; free virtual = 12948
Phase 4.3 Placer Reporting | Checksum: 11b33291b

Time (s): cpu = 00:03:00 ; elapsed = 00:01:31 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 178 ; free virtual = 12948

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 178 ; free virtual = 12948

Time (s): cpu = 00:03:01 ; elapsed = 00:01:31 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 178 ; free virtual = 12948
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 141f0284e

Time (s): cpu = 00:03:01 ; elapsed = 00:01:32 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 174 ; free virtual = 12948
Ending Placer Task | Checksum: 10c448585

Time (s): cpu = 00:03:01 ; elapsed = 00:01:32 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 176 ; free virtual = 12950
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 246 ; free virtual = 13020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 142 ; free virtual = 12992
INFO: [Common 17-1381] The checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 297 ; free virtual = 13019
INFO: [runtcl-4] Executing : report_io -file u96_v2_4tima_ropuf2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 282 ; free virtual = 13006
INFO: [runtcl-4] Executing : report_utilization -file u96_v2_4tima_ropuf2_wrapper_utilization_placed.rpt -pb u96_v2_4tima_ropuf2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file u96_v2_4tima_ropuf2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 289 ; free virtual = 13016
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 104 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 134 ; free virtual = 12954
INFO: [Common 17-1381] The checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 316 ; free virtual = 12979
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1001 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 675b279d ConstDB: 0 ShapeSum: 713cb2ad RouteDB: 33acab3b

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 221 ; free virtual = 12893
Phase 1 Build RT Design | Checksum: 183629f3c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 207 ; free virtual = 12884
Post Restoration Checksum: NetGraph: 87f6842c NumContArr: 9e546983 Constraints: 46efb3a7 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16d3aa156

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 158 ; free virtual = 12838

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16d3aa156

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 158 ; free virtual = 12838

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: ca574888

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 173 ; free virtual = 12826

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19cce79cd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 170 ; free virtual = 12813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.102  | TNS=0.000  | WHS=-0.052 | THS=-23.441|

Phase 2 Router Initialization | Checksum: 1d2ba4ad7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:31 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 162 ; free virtual = 12805

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0180781 %
  Global Horizontal Routing Utilization  = 0.0184693 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 46700
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22425
  Number of Partially Routed Nets     = 24275
  Number of Node Overlaps             = 3


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d2ba4ad7

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 183 ; free virtual = 12804
Phase 3 Initial Routing | Checksum: 18fec8e24

Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 5066.238 ; gain = 0.000 ; free physical = 174 ; free virtual = 12796

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6791
 Number of Nodes with overlaps = 615
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.529  | TNS=0.000  | WHS=-0.013 | THS=-0.023 |

Phase 4.1 Global Iteration 0 | Checksum: 16c8c57b1

Time (s): cpu = 00:02:51 ; elapsed = 00:01:08 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 290 ; free virtual = 12824

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.529  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22ec2af0e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:11 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 291 ; free virtual = 12825
Phase 4 Rip-up And Reroute | Checksum: 22ec2af0e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:11 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 291 ; free virtual = 12825

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1db6e02cf

Time (s): cpu = 00:03:07 ; elapsed = 00:01:15 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 287 ; free virtual = 12821
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.529  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1db6e02cf

Time (s): cpu = 00:03:07 ; elapsed = 00:01:15 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 286 ; free virtual = 12820

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1db6e02cf

Time (s): cpu = 00:03:08 ; elapsed = 00:01:15 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 286 ; free virtual = 12820
Phase 5 Delay and Skew Optimization | Checksum: 1db6e02cf

Time (s): cpu = 00:03:08 ; elapsed = 00:01:15 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 286 ; free virtual = 12820

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2082d73e8

Time (s): cpu = 00:03:15 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 284 ; free virtual = 12818
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.529  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a6248e26

Time (s): cpu = 00:03:15 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 284 ; free virtual = 12818
Phase 6 Post Hold Fix | Checksum: 1a6248e26

Time (s): cpu = 00:03:15 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 284 ; free virtual = 12818

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.40464 %
  Global Horizontal Routing Utilization  = 7.61697 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2139cb875

Time (s): cpu = 00:03:16 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 283 ; free virtual = 12817

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2139cb875

Time (s): cpu = 00:03:16 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 282 ; free virtual = 12816

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2139cb875

Time (s): cpu = 00:03:19 ; elapsed = 00:01:21 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 282 ; free virtual = 12817

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 2139cb875

Time (s): cpu = 00:03:20 ; elapsed = 00:01:21 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 284 ; free virtual = 12818

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.543  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 1ea967086

Time (s): cpu = 00:03:40 ; elapsed = 00:01:26 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 258 ; free virtual = 12794
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 3.529 | 0.000 | 0.010 | 0.000 |  Pass  |   00:01:12   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:40 ; elapsed = 00:01:26 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 418 ; free virtual = 12955

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 205 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:51 ; elapsed = 00:01:29 . Memory (MB): peak = 5086.246 ; gain = 20.008 ; free physical = 416 ; free virtual = 12955
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 5086.246 ; gain = 0.000 ; free physical = 199 ; free virtual = 12927
INFO: [Common 17-1381] The checkpoint '/home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5086.246 ; gain = 0.000 ; free physical = 374 ; free virtual = 12953
INFO: [runtcl-4] Executing : report_drc -file u96_v2_4tima_ropuf2_wrapper_drc_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_drc_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_drc_routed.rpx
Command: report_drc -file u96_v2_4tima_ropuf2_wrapper_drc_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_drc_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniele/Repo/Hw-designs/Platforms/Ultra96v2/u96_v2_4xtimaropuf2/u96_v2_4xtimaropuf2.runs/impl_1/u96_v2_4tima_ropuf2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file u96_v2_4tima_ropuf2_wrapper_power_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_power_summary_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_power_routed.rpx
Command: report_power -file u96_v2_4tima_ropuf2_wrapper_power_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_power_summary_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
183 Infos, 206 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 5110.258 ; gain = 0.000 ; free physical = 242 ; free virtual = 12877
INFO: [runtcl-4] Executing : report_route_status -file u96_v2_4tima_ropuf2_wrapper_route_status.rpt -pb u96_v2_4tima_ropuf2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file u96_v2_4tima_ropuf2_wrapper_timing_summary_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_timing_summary_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file u96_v2_4tima_ropuf2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file u96_v2_4tima_ropuf2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file u96_v2_4tima_ropuf2_wrapper_bus_skew_routed.rpt -pb u96_v2_4tima_ropuf2_wrapper_bus_skew_routed.pb -rpx u96_v2_4tima_ropuf2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force u96_v2_4tima_ropuf2_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER, u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0, and u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC LUTLP-3] Combinatorial Loops exceed allowed limit: 1000 combinatorial loops (LUTLP) have been found per current limit and messages issued, but there may be more loops.  The loops checking limit may be adjusted using the drc.maxLimitLUTLP parameter. The limit has a default of 1000 because of potential DRC performance issues if many more such loops are found.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_0/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_1/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_2/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell u96_v2_4tima_ropuf2_i/tima_ro_3/U0/tima_ro_v2_0_PUF_AXI_inst/TIMA_RO_PUF/RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 363 net(s) have no routable loads. The problem bus(es) and/or net(s) are u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m11_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m09_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m10_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u96_v2_4tima_ropuf2_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 231 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1010 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./u96_v2_4tima_ropuf2_wrapper.bit...
Writing bitstream ./u96_v2_4tima_ropuf2_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 5117.215 ; gain = 6.957 ; free physical = 302 ; free virtual = 12845
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 22:30:57 2024...
