module Mux_Register(RegDst,rt_register, rd_register, write_register);

	input RegDst;
	input [4:0]rt_register,rd_register;
	output [4:0] write_register;

	assign write_register = (RegDst == 1'b1) ? rd_register : rt_register;

endmodule

module testMuxReg();
//input 
reg RegDst;
reg [4:0]rt_register,rd_register;
//output 
wire [4:0]write_register;

Mux_Register muxreg(RegDst,rt_register,rd_register, write_register);
initial begin
RegDst=0;
rt_register=5'b11101;
rd_register=5'b10011;
#10
RegDst=1;
end

endmodule 

