
*** Running vivado
    with args -log math_sqrt_48.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source math_sqrt_48.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source math_sqrt_48.tcl -notrace
Command: synth_design -top math_sqrt_48 -part xc7k160tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15350 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1298.527 ; gain = 82.996 ; free physical = 6440 ; free virtual = 9722
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'math_sqrt_48' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/xilinx/math_sqrt_48/synth/math_sqrt_48.vhd:70]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 6 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 0 - type: integer 
	Parameter C_DATA_FORMAT bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 48 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 25 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -1 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_13' declared at '/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/xilinx/math_sqrt_48/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_13' [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/xilinx/math_sqrt_48/synth/math_sqrt_48.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'math_sqrt_48' (14#1) [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/xilinx/math_sqrt_48/synth/math_sqrt_48.vhd:70]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design delay__parameterized111 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized43 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized43 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized43 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized43 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized43 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized43 has unconnected port C_IN
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[25]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[24]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[23]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[22]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[21]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[20]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[19]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[18]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[17]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[16]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[15]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[14]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[13]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[12]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[11]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[10]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[9]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[8]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[7]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[6]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[5]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[4]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[3]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[2]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[1]
WARNING: [Synth 8-3331] design cordic_sqrt_mod__parameterized43 has unconnected port rem_out[0]
WARNING: [Synth 8-3331] design delay__parameterized109 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized109 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized109 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized109 has unconnected port CLK
WARNING: [Synth 8-3331] design delay__parameterized107 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized107 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized107 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized107 has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized41 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized41 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized41 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized41 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized41 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized41 has unconnected port C_IN
WARNING: [Synth 8-3331] design delay__parameterized105 has unconnected port WE
WARNING: [Synth 8-3331] design delay__parameterized105 has unconnected port CE
WARNING: [Synth 8-3331] design delay__parameterized105 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay__parameterized105 has unconnected port CLK
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port ainit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized39 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized39 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized39 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized39 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_legacy__parameterized39 has unconnected port b_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_viv__parameterized39 has unconnected port C_IN
WARNING: [Synth 8-3331] design delay__parameterized91 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port clk
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port aclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port aset
WARNING: [Synth 8-3331] design c_addsub_v12_0_11_lut6_legacy__parameterized37 has unconnected port ainit
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1454.059 ; gain = 238.527 ; free physical = 6077 ; free virtual = 9383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1454.059 ; gain = 238.527 ; free physical = 6082 ; free virtual = 9389
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/xilinx/math_sqrt_48/math_sqrt_48_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fzliu/orion/code/orion-anchor/firmware/fpga/util/math/xilinx/math_sqrt_48/math_sqrt_48_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/math_sqrt_48_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/math_sqrt_48_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1744.832 ; gain = 0.000 ; free physical = 5433 ; free virtual = 8767
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6563 ; free virtual = 9904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6564 ; free virtual = 9904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/math_sqrt_48_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:28 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6566 ; free virtual = 9906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:31 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6563 ; free virtual = 9904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:33 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6542 ; free virtual = 9883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6315 ; free virtual = 9657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6310 ; free virtual = 9651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:47 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6298 ; free virtual = 9639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:47 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6275 ; free virtual = 9618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6272 ; free virtual = 9614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6267 ; free virtual = 9609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6265 ; free virtual = 9607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6262 ; free virtual = 9604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6262 ; free virtual = 9604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    95|
|2     |LUT2   |   301|
|3     |LUT3   |   187|
|4     |LUT4   |     2|
|5     |LUT5   |   130|
|6     |MUXCY  |   368|
|7     |SRL16E |    36|
|8     |XORCY  |   342|
|9     |FDRE   |   457|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6261 ; free virtual = 9604
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 239 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:15 . Memory (MB): peak = 1744.832 ; gain = 238.527 ; free physical = 6316 ; free virtual = 9658
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:48 . Memory (MB): peak = 1744.832 ; gain = 529.301 ; free physical = 6316 ; free virtual = 9658
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 106 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 106 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 1744.832 ; gain = 554.129 ; free physical = 6364 ; free virtual = 9706
INFO: [Common 17-1381] The checkpoint '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir/anchor_fpga.runs/math_sqrt_48_synth_1/math_sqrt_48.dcp' has been generated.
