#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555716a2e0 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x5555571b0d70_0 .var "clock", 0 0;
v0x5555571b0e80_0 .net "done", 0 0, L_0x5555571c2890;  1 drivers
v0x5555571b0f40_0 .net "result", 31 0, L_0x5555571c4c70;  1 drivers
v0x5555571b1010_0 .var "s_ciN", 7 0;
v0x5555571b10e0_0 .var "s_reset", 0 0;
v0x5555571b11d0_0 .var "s_start", 0 0;
v0x5555571b12a0_0 .var "s_valueA", 31 0;
v0x5555571b1370_0 .var "s_valueB", 31 0;
E_0x5555571647c0 .event negedge, v0x55555718bdb0_0;
S_0x555557168e30 .scope module, "DUT" "ramDmaCi" 2 20, 3 1 0, S_0x55555716a2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555557139810 .param/l "ERROR" 1 3 91, C4<100>;
P_0x555557139850 .param/l "IDLE" 1 3 91, C4<000>;
P_0x555557139890 .param/l "READING" 1 3 91, C4<011>;
P_0x5555571398d0 .param/l "REQUEST" 1 3 91, C4<001>;
P_0x555557139910 .param/l "START_READ" 1 3 91, C4<010>;
P_0x555557139950 .param/l "customId" 0 3 2, C4<00001110>;
L_0x55555718a550 .functor AND 1, L_0x5555571b15d0, L_0x5555571c1a70, C4<1>, C4<1>;
L_0x55555718b200 .functor AND 1, L_0x55555718a550, L_0x5555571c1cc0, C4<1>, C4<1>;
L_0x55555718bca0 .functor AND 1, L_0x55555718b200, L_0x5555571c1860, C4<1>, C4<1>;
L_0x55555718c950 .functor AND 1, L_0x5555571b15d0, L_0x5555571c1fe0, C4<1>, C4<1>;
L_0x55555717cc00 .functor NOT 1, L_0x5555571c21a0, C4<0>, C4<0>, C4<0>;
L_0x55555717e0b0 .functor AND 1, L_0x55555718c950, L_0x55555717cc00, C4<1>, C4<1>;
L_0x55555717fd20 .functor AND 1, L_0x55555717e0b0, L_0x5555571c1860, C4<1>, C4<1>;
L_0x5555571c23d0 .functor AND 1, L_0x5555571b15d0, L_0x5555571c1860, C4<1>, C4<1>;
L_0x5555571c26e0 .functor NOT 1, v0x5555571b0d70_0, C4<0>, C4<0>, C4<0>;
L_0x5555571c2750 .functor NOT 1, L_0x55555717fd20, C4<0>, C4<0>, C4<0>;
L_0x5555571c2820 .functor AND 1, L_0x5555571b15d0, L_0x5555571c2750, C4<1>, C4<1>;
L_0x5555571c2890 .functor OR 1, v0x5555571af990_0, L_0x5555571c2820, C4<0>, C4<0>;
L_0x5555571c2a10 .functor AND 1, L_0x5555571b15d0, L_0x5555571c1860, C4<1>, C4<1>;
L_0x5555571c2b20 .functor NOT 1, L_0x5555571c2a80, C4<0>, C4<0>, C4<0>;
L_0x5555571c29a0 .functor AND 1, L_0x5555571c2a10, L_0x5555571c2b20, C4<1>, C4<1>;
L_0x77be2dfb7018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x5555571a9d80_0 .net/2u *"_ivl_0", 7 0, L_0x77be2dfb7018;  1 drivers
L_0x77be2dfb70a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571a9e80_0 .net/2u *"_ivl_10", 18 0, L_0x77be2dfb70a8;  1 drivers
v0x5555571a9f60_0 .net *"_ivl_101", 2 0, L_0x5555571c3700;  1 drivers
L_0x77be2dfb7408 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555571aa020_0 .net/2u *"_ivl_102", 2 0, L_0x77be2dfb7408;  1 drivers
v0x5555571aa100_0 .net *"_ivl_104", 0 0, L_0x5555571c3890;  1 drivers
v0x5555571aa1c0_0 .net *"_ivl_106", 31 0, L_0x5555571c3a00;  1 drivers
L_0x77be2dfb7450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571aa2a0_0 .net *"_ivl_109", 23 0, L_0x77be2dfb7450;  1 drivers
v0x5555571aa380_0 .net *"_ivl_111", 2 0, L_0x5555571c3bf0;  1 drivers
L_0x77be2dfb7498 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555571aa460_0 .net/2u *"_ivl_112", 2 0, L_0x77be2dfb7498;  1 drivers
v0x5555571aa540_0 .net *"_ivl_114", 0 0, L_0x5555571c3cc0;  1 drivers
v0x5555571aa600_0 .net *"_ivl_116", 31 0, L_0x5555571c3f10;  1 drivers
L_0x77be2dfb74e0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571aa6e0_0 .net *"_ivl_119", 29 0, L_0x77be2dfb74e0;  1 drivers
L_0x77be2dfb7528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571aa7c0_0 .net/2u *"_ivl_120", 31 0, L_0x77be2dfb7528;  1 drivers
v0x5555571aa8a0_0 .net *"_ivl_122", 31 0, L_0x5555571c4030;  1 drivers
v0x5555571aa980_0 .net *"_ivl_124", 31 0, L_0x5555571c42e0;  1 drivers
v0x5555571aaa60_0 .net *"_ivl_126", 31 0, L_0x5555571c4470;  1 drivers
v0x5555571aab40_0 .net *"_ivl_128", 31 0, L_0x5555571c4700;  1 drivers
v0x5555571aac20_0 .net *"_ivl_130", 31 0, L_0x5555571c4890;  1 drivers
L_0x77be2dfb7570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571aad00_0 .net/2u *"_ivl_132", 31 0, L_0x77be2dfb7570;  1 drivers
v0x5555571aade0_0 .net *"_ivl_134", 31 0, L_0x5555571c4ae0;  1 drivers
L_0x77be2dfb75b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555571aaec0_0 .net/2u *"_ivl_138", 2 0, L_0x77be2dfb75b8;  1 drivers
v0x5555571aafa0_0 .net *"_ivl_140", 0 0, L_0x5555571c4f70;  1 drivers
L_0x77be2dfb7600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555571ab060_0 .net/2u *"_ivl_142", 0 0, L_0x77be2dfb7600;  1 drivers
L_0x77be2dfb7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571ab140_0 .net/2u *"_ivl_144", 0 0, L_0x77be2dfb7648;  1 drivers
L_0x77be2dfb7690 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555571ab220_0 .net/2u *"_ivl_148", 2 0, L_0x77be2dfb7690;  1 drivers
v0x5555571ab300_0 .net *"_ivl_15", 2 0, L_0x5555571c19d0;  1 drivers
v0x5555571ab3e0_0 .net *"_ivl_150", 0 0, L_0x5555571c5320;  1 drivers
L_0x77be2dfb76d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571ab4a0_0 .net/2u *"_ivl_152", 31 0, L_0x77be2dfb76d8;  1 drivers
L_0x77be2dfb7720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555571ab580_0 .net/2u *"_ivl_156", 2 0, L_0x77be2dfb7720;  1 drivers
v0x5555571ab660_0 .net *"_ivl_158", 0 0, L_0x5555571c5640;  1 drivers
L_0x77be2dfb70f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555571ab720_0 .net/2u *"_ivl_16", 2 0, L_0x77be2dfb70f0;  1 drivers
L_0x77be2dfb7768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5555571ab800_0 .net/2u *"_ivl_160", 3 0, L_0x77be2dfb7768;  1 drivers
L_0x77be2dfb77b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555571ab8e0_0 .net/2u *"_ivl_162", 3 0, L_0x77be2dfb77b0;  1 drivers
L_0x77be2dfb77f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555571ab9c0_0 .net/2u *"_ivl_166", 2 0, L_0x77be2dfb77f8;  1 drivers
v0x5555571abaa0_0 .net *"_ivl_168", 0 0, L_0x5555571c5a10;  1 drivers
L_0x77be2dfb7840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5555571abb60_0 .net/2u *"_ivl_170", 7 0, L_0x77be2dfb7840;  1 drivers
L_0x77be2dfb7888 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555571abc40_0 .net/2u *"_ivl_174", 2 0, L_0x77be2dfb7888;  1 drivers
v0x5555571abd20_0 .net *"_ivl_176", 0 0, L_0x5555571c5da0;  1 drivers
L_0x77be2dfb78d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555571abde0_0 .net/2u *"_ivl_178", 0 0, L_0x77be2dfb78d0;  1 drivers
v0x5555571abec0_0 .net *"_ivl_18", 0 0, L_0x5555571c1a70;  1 drivers
L_0x77be2dfb7918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571abf80_0 .net/2u *"_ivl_180", 0 0, L_0x77be2dfb7918;  1 drivers
L_0x77be2dfb7960 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555571ac060_0 .net/2u *"_ivl_184", 2 0, L_0x77be2dfb7960;  1 drivers
v0x5555571ac140_0 .net *"_ivl_186", 0 0, L_0x5555571c6190;  1 drivers
L_0x77be2dfb79a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555571ac200_0 .net/2u *"_ivl_188", 0 0, L_0x77be2dfb79a8;  1 drivers
L_0x77be2dfb79f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571ac2e0_0 .net/2u *"_ivl_190", 0 0, L_0x77be2dfb79f0;  1 drivers
v0x5555571ac3c0_0 .net *"_ivl_2", 0 0, L_0x5555571b1460;  1 drivers
v0x5555571ac480_0 .net *"_ivl_20", 0 0, L_0x55555718a550;  1 drivers
v0x5555571ac560_0 .net *"_ivl_23", 0 0, L_0x5555571c1cc0;  1 drivers
v0x5555571ac640_0 .net *"_ivl_24", 0 0, L_0x55555718b200;  1 drivers
v0x5555571ac720_0 .net *"_ivl_29", 2 0, L_0x5555571c1ea0;  1 drivers
L_0x77be2dfb7138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555571ac800_0 .net/2u *"_ivl_30", 2 0, L_0x77be2dfb7138;  1 drivers
v0x5555571ac8e0_0 .net *"_ivl_32", 0 0, L_0x5555571c1fe0;  1 drivers
v0x5555571ac9a0_0 .net *"_ivl_34", 0 0, L_0x55555718c950;  1 drivers
v0x5555571aca80_0 .net *"_ivl_37", 0 0, L_0x5555571c21a0;  1 drivers
v0x5555571acb60_0 .net *"_ivl_38", 0 0, L_0x55555717cc00;  1 drivers
L_0x77be2dfb7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571acc40_0 .net/2u *"_ivl_4", 0 0, L_0x77be2dfb7060;  1 drivers
v0x5555571acd20_0 .net *"_ivl_40", 0 0, L_0x55555717e0b0;  1 drivers
v0x5555571ace00_0 .net *"_ivl_44", 0 0, L_0x5555571c23d0;  1 drivers
v0x5555571acee0_0 .net *"_ivl_47", 8 0, L_0x5555571c2490;  1 drivers
L_0x77be2dfb7180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571acfc0_0 .net/2u *"_ivl_48", 8 0, L_0x77be2dfb7180;  1 drivers
v0x5555571ad0a0_0 .net *"_ivl_60", 0 0, L_0x5555571c2750;  1 drivers
v0x5555571ad180_0 .net *"_ivl_62", 0 0, L_0x5555571c2820;  1 drivers
v0x5555571ad260_0 .net *"_ivl_66", 0 0, L_0x5555571c2a10;  1 drivers
v0x5555571ad340_0 .net *"_ivl_69", 0 0, L_0x5555571c2a80;  1 drivers
v0x5555571ad420_0 .net *"_ivl_70", 0 0, L_0x5555571c2b20;  1 drivers
v0x5555571ad910_0 .net *"_ivl_72", 0 0, L_0x5555571c29a0;  1 drivers
v0x5555571ad9f0_0 .net *"_ivl_75", 2 0, L_0x5555571c2d00;  1 drivers
L_0x77be2dfb72a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555571adad0_0 .net/2u *"_ivl_76", 2 0, L_0x77be2dfb72a0;  1 drivers
v0x5555571adbb0_0 .net *"_ivl_78", 0 0, L_0x5555571c2e20;  1 drivers
v0x5555571adc70_0 .net *"_ivl_81", 2 0, L_0x5555571c2f60;  1 drivers
L_0x77be2dfb72e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555571add50_0 .net/2u *"_ivl_82", 2 0, L_0x77be2dfb72e8;  1 drivers
v0x5555571ade30_0 .net *"_ivl_84", 0 0, L_0x5555571c3090;  1 drivers
v0x5555571adef0_0 .net *"_ivl_86", 31 0, L_0x5555571c31d0;  1 drivers
L_0x77be2dfb7330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571adfd0_0 .net *"_ivl_89", 22 0, L_0x77be2dfb7330;  1 drivers
v0x5555571ae0b0_0 .net *"_ivl_9", 18 0, L_0x5555571b1760;  1 drivers
v0x5555571ae190_0 .net *"_ivl_91", 2 0, L_0x5555571c3390;  1 drivers
L_0x77be2dfb7378 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555571ae270_0 .net/2u *"_ivl_92", 2 0, L_0x77be2dfb7378;  1 drivers
v0x5555571ae350_0 .net *"_ivl_94", 0 0, L_0x5555571c3460;  1 drivers
v0x5555571ae410_0 .net *"_ivl_96", 31 0, L_0x5555571c32a0;  1 drivers
L_0x77be2dfb73c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555571ae4f0_0 .net *"_ivl_99", 21 0, L_0x77be2dfb73c0;  1 drivers
v0x5555571ae5d0_0 .net "active", 0 0, L_0x5555571b15d0;  1 drivers
v0x5555571ae690_0 .net "address_A", 8 0, L_0x5555571c2530;  1 drivers
o0x77be2e34e308 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5555571ae750_0 .net "address_data_in", 31 0, o0x77be2e34e308;  0 drivers
v0x5555571ae810_0 .net "address_data_out", 31 0, L_0x5555571c5460;  1 drivers
v0x5555571ae8f0_0 .net "begin_transaction_out", 0 0, L_0x5555571c6280;  1 drivers
v0x5555571ae9b0_0 .var "block_count", 9 0;
v0x5555571aea90_0 .var "block_size", 9 0;
v0x5555571aeb70_0 .var "burst_count", 7 0;
v0x5555571aec50_0 .var "burst_size", 7 0;
v0x5555571aed30_0 .net "burst_size_out", 7 0, L_0x5555571c5ab0;  1 drivers
v0x5555571aee10_0 .var "bus_start_address", 31 0;
o0x77be2e34e4b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555571aeef0_0 .net "busy_in", 0 0, o0x77be2e34e4b8;  0 drivers
v0x5555571aefb0_0 .net "byte_enables_out", 3 0, L_0x5555571c5730;  1 drivers
v0x5555571af090_0 .net "ciN", 7 0, v0x5555571b1010_0;  1 drivers
v0x5555571af170_0 .net "clock", 0 0, v0x5555571b0d70_0;  1 drivers
v0x5555571af210_0 .var "control_register", 1 0;
v0x5555571af2d0_0 .net "data_out_A", 31 0, v0x55555717fe30_0;  1 drivers
o0x77be2e34e578 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555571af390_0 .net "data_valid_in", 0 0, o0x77be2e34e578;  0 drivers
L_0x77be2dfb7a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571af430_0 .net "data_valid_out", 0 0, L_0x77be2dfb7a80;  1 drivers
v0x5555571af4f0_0 .net "done", 0 0, L_0x5555571c2890;  alias, 1 drivers
o0x77be2e34e608 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555571af5b0_0 .net "end_transaction_in", 0 0, o0x77be2e34e608;  0 drivers
L_0x77be2dfb7a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571af670_0 .net "end_transaction_out", 0 0, L_0x77be2dfb7a38;  1 drivers
o0x77be2e34e668 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555571af730_0 .net "error_in", 0 0, o0x77be2e34e668;  0 drivers
o0x77be2e34e698 .functor BUFZ 1, c4<z>; HiZ drive
v0x5555571af7f0_0 .net "granted", 0 0, o0x77be2e34e698;  0 drivers
v0x5555571af8b0_0 .var "memory_start_address", 8 0;
v0x5555571af990_0 .var "read_data_ready", 0 0;
v0x5555571afa50_0 .net "read_enable", 0 0, L_0x55555717fd20;  1 drivers
v0x5555571afb10_0 .net "read_n_write_out", 0 0, L_0x5555571c5e90;  1 drivers
v0x5555571afbd0_0 .net "request", 0 0, L_0x5555571c5060;  1 drivers
v0x5555571afc90_0 .net "reset", 0 0, v0x5555571b10e0_0;  1 drivers
v0x5555571afd50_0 .net "result", 31 0, L_0x5555571c4c70;  alias, 1 drivers
v0x5555571afe30_0 .net "start", 0 0, v0x5555571b11d0_0;  1 drivers
v0x5555571afef0_0 .var "state", 2 0;
v0x5555571affd0_0 .var "status_register", 1 0;
v0x5555571b00b0_0 .net "valueA", 31 0, v0x5555571b12a0_0;  1 drivers
v0x5555571b0190_0 .net "valueA_valid", 0 0, L_0x5555571c1860;  1 drivers
v0x5555571b0250_0 .net "valueB", 31 0, v0x5555571b1370_0;  1 drivers
v0x5555571b0310_0 .net "write_enable", 0 0, L_0x55555718bca0;  1 drivers
L_0x5555571b1460 .cmp/eq 8, v0x5555571b1010_0, L_0x77be2dfb7018;
L_0x5555571b15d0 .functor MUXZ 1, L_0x77be2dfb7060, v0x5555571b11d0_0, L_0x5555571b1460, C4<>;
L_0x5555571b1760 .part v0x5555571b12a0_0, 13, 19;
L_0x5555571c1860 .cmp/eq 19, L_0x5555571b1760, L_0x77be2dfb70a8;
L_0x5555571c19d0 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c1a70 .cmp/eq 3, L_0x5555571c19d0, L_0x77be2dfb70f0;
L_0x5555571c1cc0 .part v0x5555571b12a0_0, 9, 1;
L_0x5555571c1ea0 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c1fe0 .cmp/eq 3, L_0x5555571c1ea0, L_0x77be2dfb7138;
L_0x5555571c21a0 .part v0x5555571b12a0_0, 9, 1;
L_0x5555571c2490 .part v0x5555571b12a0_0, 0, 9;
L_0x5555571c2530 .functor MUXZ 9, L_0x77be2dfb7180, L_0x5555571c2490, L_0x5555571c23d0, C4<>;
L_0x5555571c2a80 .part v0x5555571b12a0_0, 9, 1;
L_0x5555571c2d00 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c2e20 .cmp/eq 3, L_0x5555571c2d00, L_0x77be2dfb72a0;
L_0x5555571c2f60 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c3090 .cmp/eq 3, L_0x5555571c2f60, L_0x77be2dfb72e8;
L_0x5555571c31d0 .concat [ 9 23 0 0], v0x5555571af8b0_0, L_0x77be2dfb7330;
L_0x5555571c3390 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c3460 .cmp/eq 3, L_0x5555571c3390, L_0x77be2dfb7378;
L_0x5555571c32a0 .concat [ 10 22 0 0], v0x5555571aea90_0, L_0x77be2dfb73c0;
L_0x5555571c3700 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c3890 .cmp/eq 3, L_0x5555571c3700, L_0x77be2dfb7408;
L_0x5555571c3a00 .concat [ 8 24 0 0], v0x5555571aec50_0, L_0x77be2dfb7450;
L_0x5555571c3bf0 .part v0x5555571b12a0_0, 10, 3;
L_0x5555571c3cc0 .cmp/eq 3, L_0x5555571c3bf0, L_0x77be2dfb7498;
L_0x5555571c3f10 .concat [ 2 30 0 0], v0x5555571affd0_0, L_0x77be2dfb74e0;
L_0x5555571c4030 .functor MUXZ 32, L_0x77be2dfb7528, L_0x5555571c3f10, L_0x5555571c3cc0, C4<>;
L_0x5555571c42e0 .functor MUXZ 32, L_0x5555571c4030, L_0x5555571c3a00, L_0x5555571c3890, C4<>;
L_0x5555571c4470 .functor MUXZ 32, L_0x5555571c42e0, L_0x5555571c32a0, L_0x5555571c3460, C4<>;
L_0x5555571c4700 .functor MUXZ 32, L_0x5555571c4470, L_0x5555571c31d0, L_0x5555571c3090, C4<>;
L_0x5555571c4890 .functor MUXZ 32, L_0x5555571c4700, v0x5555571aee10_0, L_0x5555571c2e20, C4<>;
L_0x5555571c4ae0 .functor MUXZ 32, L_0x77be2dfb7570, v0x55555717fe30_0, v0x5555571af990_0, C4<>;
L_0x5555571c4c70 .functor MUXZ 32, L_0x5555571c4ae0, L_0x5555571c4890, L_0x5555571c29a0, C4<>;
L_0x5555571c4f70 .cmp/eq 3, v0x5555571afef0_0, L_0x77be2dfb75b8;
L_0x5555571c5060 .functor MUXZ 1, L_0x77be2dfb7648, L_0x77be2dfb7600, L_0x5555571c4f70, C4<>;
L_0x5555571c5320 .cmp/eq 3, v0x5555571afef0_0, L_0x77be2dfb7690;
L_0x5555571c5460 .functor MUXZ 32, L_0x77be2dfb76d8, v0x5555571aee10_0, L_0x5555571c5320, C4<>;
L_0x5555571c5640 .cmp/eq 3, v0x5555571afef0_0, L_0x77be2dfb7720;
L_0x5555571c5730 .functor MUXZ 4, L_0x77be2dfb77b0, L_0x77be2dfb7768, L_0x5555571c5640, C4<>;
L_0x5555571c5a10 .cmp/eq 3, v0x5555571afef0_0, L_0x77be2dfb77f8;
L_0x5555571c5ab0 .functor MUXZ 8, L_0x77be2dfb7840, v0x5555571aec50_0, L_0x5555571c5a10, C4<>;
L_0x5555571c5da0 .cmp/eq 3, v0x5555571afef0_0, L_0x77be2dfb7888;
L_0x5555571c5e90 .functor MUXZ 1, L_0x77be2dfb7918, L_0x77be2dfb78d0, L_0x5555571c5da0, C4<>;
L_0x5555571c6190 .cmp/eq 3, v0x5555571afef0_0, L_0x77be2dfb7960;
L_0x5555571c6280 .functor MUXZ 1, L_0x77be2dfb79f0, L_0x77be2dfb79a8, L_0x5555571c6190, C4<>;
S_0x555557149ed0 .scope module, "ssram" "dualPortSSRAM" 3 51, 4 1 0, S_0x555557168e30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x555557113a30 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x555557113a70 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x555557113ab0 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x55555718a660_0 .net "addressA", 8 0, L_0x5555571c2530;  alias, 1 drivers
L_0x77be2dfb7210 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55555718b310_0 .net "addressB", 8 0, L_0x77be2dfb7210;  1 drivers
v0x55555718bdb0_0 .net "clockA", 0 0, v0x5555571b0d70_0;  alias, 1 drivers
v0x55555718ca60_0 .net "clockB", 0 0, L_0x5555571c26e0;  1 drivers
v0x55555717ccd0_0 .net "dataInA", 31 0, v0x5555571b1370_0;  alias, 1 drivers
L_0x77be2dfb7258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55555717e180_0 .net "dataInB", 31 0, L_0x77be2dfb7258;  1 drivers
v0x55555717fe30_0 .var "dataOutA", 31 0;
v0x5555571a98c0_0 .var "dataOutB", 31 0;
v0x5555571a99a0 .array "memoryContent", 511 0, 31 0;
v0x5555571a9a60_0 .net "writeEnableA", 0 0, L_0x55555718bca0;  alias, 1 drivers
L_0x77be2dfb71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555571a9b20_0 .net "writeEnableB", 0 0, L_0x77be2dfb71c8;  1 drivers
E_0x555557162600 .event posedge, v0x55555718ca60_0;
E_0x555557162860 .event posedge, v0x55555718bdb0_0;
S_0x5555571b0660 .scope autotask, "test" "test" 2 31, 2 31 0, S_0x55555716a2e0;
 .timescale -12 -12;
v0x5555571b0810_0 .var "ciN", 7 0;
v0x5555571b08f0_0 .var "expDone", 0 0;
v0x5555571b09b0_0 .var "expRes", 31 0;
v0x5555571b0aa0_0 .var "start", 0 0;
v0x5555571b0b60_0 .var "valA", 31 0;
v0x5555571b0c90_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x5555571b0aa0_0;
    %store/vec4 v0x5555571b11d0_0, 0, 1;
    %load/vec4 v0x5555571b0810_0;
    %store/vec4 v0x5555571b1010_0, 0, 8;
    %load/vec4 v0x5555571b0b60_0;
    %store/vec4 v0x5555571b12a0_0, 0, 32;
    %load/vec4 v0x5555571b0c90_0;
    %store/vec4 v0x5555571b1370_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x5555571b0e80_0;
    %load/vec4 v0x5555571b08f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x5555571b0f40_0;
    %load/vec4 v0x5555571b09b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 44 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 45 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x5555571b11d0_0, v0x5555571b1010_0, v0x5555571b12a0_0, v0x5555571b1370_0, v0x5555571b0e80_0, v0x5555571b08f0_0, v0x5555571b0f40_0, v0x5555571b09b0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 49 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 50 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x5555571b11d0_0, v0x5555571b1010_0, v0x5555571b12a0_0, v0x5555571b1370_0, v0x5555571b0e80_0, v0x5555571b08f0_0, v0x5555571b0f40_0, v0x5555571b09b0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 54 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x555557149ed0;
T_1 ;
    %wait E_0x555557162860;
    %load/vec4 v0x55555718a660_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555571a99a0, 4;
    %assign/vec4 v0x55555717fe30_0, 0;
    %load/vec4 v0x5555571a9a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55555717ccd0_0;
    %load/vec4 v0x55555718a660_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555571a99a0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555557149ed0;
T_2 ;
    %wait E_0x555557162600;
    %load/vec4 v0x55555718b310_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5555571a99a0, 4;
    %assign/vec4 v0x5555571a98c0_0, 0;
    %load/vec4 v0x5555571a9b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55555717e180_0;
    %load/vec4 v0x55555718b310_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555571a99a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555557168e30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571aee10_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5555571af8b0_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555571aea90_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571aec50_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555571affd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5555571af210_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571af990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5555571afef0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555571ae9b0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571aeb70_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x555557168e30;
T_4 ;
    %wait E_0x555557162860;
    %load/vec4 v0x5555571afa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555571af990_0, 0;
T_4.0 ;
    %load/vec4 v0x5555571af4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555571af990_0, 0;
T_4.2 ;
    %load/vec4 v0x5555571ae5d0_0;
    %load/vec4 v0x5555571b0190_0;
    %and;
    %load/vec4 v0x5555571b00b0_0;
    %parti/s 1, 9, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5555571b00b0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x5555571b0250_0;
    %assign/vec4 v0x5555571aee10_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x5555571b0250_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x5555571af8b0_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x5555571b0250_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555571aea90_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x5555571b0250_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5555571aec50_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x5555571b0250_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5555571af210_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555557168e30;
T_5 ;
    %wait E_0x555557162860;
    %load/vec4 v0x5555571afef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x5555571af210_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %load/vec4 v0x5555571afef0_0;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x5555571af7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x5555571afef0_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x5555571af730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x5555571aeb70_0;
    %load/vec4 v0x5555571aec50_0;
    %cmp/e;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x5555571ae9b0_0;
    %load/vec4 v0x5555571aea90_0;
    %cmp/e;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555571afef0_0, 0;
T_5.16 ;
T_5.13 ;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555571afef0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555557168e30;
T_6 ;
    %wait E_0x555557162860;
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x5555571ae9b0_0;
    %addi 1, 0, 10;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x5555571ae9b0_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x5555571ae9b0_0, 0;
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x5555571aeb70_0;
    %addi 1, 0, 8;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x5555571aeb70_0, 0;
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0x5555571aee10_0;
    %addi 1, 0, 32;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x5555571aee10_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x5555571aee10_0, 0;
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0x5555571af8b0_0;
    %addi 1, 0, 9;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x5555571af8b0_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x5555571af8b0_0, 0;
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555571affd0_0, 4, 5;
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 4, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x5555571afef0_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_6.14, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.15, 9;
T_6.14 ; End of true expr.
    %load/vec4 v0x5555571affd0_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_6.15, 9;
 ; End of false expr.
    %blend;
T_6.15;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5555571affd0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5555571af210_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55555716a2e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b0d70_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x5555571b0d70_0;
    %inv;
    %store/vec4 v0x5555571b0d70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55555716a2e0;
T_8 ;
    %vpi_call 2 61 "$display", "Activation" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %alloc S_0x5555571b0660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %vpi_call 2 67 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %vpi_call 2 76 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %vpi_call 2 85 "$display", "Bus start address" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %vpi_call 2 92 "$display", "Memory start address" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %vpi_call 2 99 "$display", "Block size" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %vpi_call 2 106 "$display", "Burst size" {0 0 0};
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %alloc S_0x5555571b0660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b0aa0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5555571b0810_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5555571b0b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555571b0c90_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555571b08f0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x5555571b09b0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x5555571b0660;
    %join;
    %free S_0x5555571b0660;
    %wait E_0x5555571647c0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
