Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'period' [C:/CSEE4280Workpace/5_Exercise/led.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'typeBurst' [C:/CSEE4280Workpace/5_Exercise/led.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'modeBurst' [C:/CSEE4280Workpace/5_Exercise/led.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'period' [C:/CSEE4280Workpace/5_Exercise/led.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'typeBurst' [C:/CSEE4280Workpace/5_Exercise/led.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'modeBurst' [C:/CSEE4280Workpace/5_Exercise/led.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'period' [C:/CSEE4280Workpace/5_Exercise/led.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'typeBurst' [C:/CSEE4280Workpace/5_Exercise/led.v:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'modeBurst' [C:/CSEE4280Workpace/5_Exercise/led.v:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
