INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.srcs/sources_1/new/logic1_mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic1_mux4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.srcs/sources_1/new/mux4_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Vivado/VerilogHDLExercise/mux4_to_1/mux4_to_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
