Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jun 29 23:19:13 2025
| Host         : DESKTOP-00GQMPA running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.srcs/sources_1/Resource_table/Zq_resource_P16L2.xlsx
| Design       : polytop_RE
| Device       : xczu15eg-ffvb1156-3-e
| Speed File   : -3
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|              Instance             |        Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| polytop_RE                        |                (top) |      20567 |      20567 |       0 |    0 | 2539 |      2 |     32 |    0 |         16 |
|   (polytop_RE)                    |                (top) |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   dmux                            |      network_RBFU_in |       7745 |       7745 |       0 |    0 |  160 |      0 |      0 |    0 |          0 |
|   fsm_inst                        |                  fsm |         23 |         23 |       0 |    0 |   26 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[0].addr_gen_inst   |          addr_gen__1 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[0].memory_map_inst |        memory_map__1 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[1].addr_gen_inst   |          addr_gen__2 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[1].memory_map_inst |        memory_map__2 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[2].addr_gen_inst   |          addr_gen__3 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[2].memory_map_inst |        memory_map__3 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[3].addr_gen_inst   |          addr_gen__4 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[3].memory_map_inst |        memory_map__4 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[4].addr_gen_inst   |          addr_gen__5 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[4].memory_map_inst |        memory_map__5 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[5].addr_gen_inst   |          addr_gen__6 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[5].memory_map_inst |        memory_map__6 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[6].addr_gen_inst   |          addr_gen__7 |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[6].memory_map_inst |        memory_map__7 |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[7].addr_gen_inst   |             addr_gen |         26 |         26 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[7].memory_map_inst |           memory_map |          5 |          5 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_dff[0].bank_inst            |                 bank |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[0].dff_n0               |                shift |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[10].bank_inst           |              bank__8 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[10].dff_n0              |              shift_0 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[11].bank_inst           |              bank__9 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[11].dff_n0              |              shift_1 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[12].bank_inst           |             bank__10 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[12].dff_n0              |              shift_2 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[13].bank_inst           |             bank__11 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[13].dff_n0              |              shift_3 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[14].bank_inst           |             bank__12 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[14].dff_n0              |              shift_4 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[15].bank_inst           |             bank__13 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[15].dff_n0              |              shift_5 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[16].bank_inst           |             bank__14 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[16].dff_n0              |              shift_6 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[17].bank_inst           |             bank__15 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[17].dff_n0              |              shift_7 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[18].bank_inst           |             bank__16 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[18].dff_n0              |              shift_8 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[19].bank_inst           |             bank__17 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[19].dff_n0              |              shift_9 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[1].bank_inst            |             bank__31 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[1].dff_n0               |             shift_10 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[20].bank_inst           |             bank__18 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[20].dff_n0              |             shift_11 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[21].bank_inst           |             bank__19 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[21].dff_n0              |             shift_12 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[22].bank_inst           |             bank__20 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[22].dff_n0              |             shift_13 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[23].bank_inst           |             bank__21 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[23].dff_n0              |             shift_14 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[24].bank_inst           |             bank__22 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[24].dff_n0              |             shift_15 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[25].bank_inst           |             bank__23 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[25].dff_n0              |             shift_16 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[26].bank_inst           |             bank__24 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[26].dff_n0              |             shift_17 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[27].bank_inst           |             bank__25 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[27].dff_n0              |             shift_18 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[28].bank_inst           |             bank__26 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[28].dff_n0              |             shift_19 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[29].bank_inst           |             bank__27 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[29].dff_n0              |             shift_20 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[2].bank_inst            |             bank__30 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[2].dff_n0               |             shift_21 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[30].bank_inst           |             bank__28 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[30].dff_n0              |             shift_22 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[31].bank_inst           |             bank__29 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[31].dff_n0              |             shift_23 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[3].bank_inst            |              bank__1 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[3].dff_n0               |             shift_24 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[4].bank_inst            |              bank__2 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[4].dff_n0               |             shift_25 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[5].bank_inst            |              bank__3 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[5].dff_n0               |             shift_26 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[6].bank_inst            |              bank__4 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[6].dff_n0               |             shift_27 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[7].bank_inst            |              bank__5 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[7].dff_n0               |             shift_28 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[8].bank_inst            |              bank__6 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[8].dff_n0               |             shift_29 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_dff[9].bank_inst            |              bank__7 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[9].dff_n0               |             shift_30 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   gen_rbfu[0].u_RBFU              |                 RBFU |        606 |        606 |       0 |    0 |   78 |      0 |      0 |    0 |          2 |
|   gen_rbfu[1].u_RBFU              |              RBFU__7 |        605 |        605 |       0 |    0 |   78 |      0 |      0 |    0 |          2 |
|   gen_rbfu[2].u_RBFU              |              RBFU__6 |        606 |        606 |       0 |    0 |   90 |      0 |      0 |    0 |          2 |
|   gen_rbfu[3].u_RBFU              |              RBFU__5 |        605 |        605 |       0 |    0 |   90 |      0 |      0 |    0 |          2 |
|   gen_rbfu[4].u_RBFU              |              RBFU__4 |        608 |        608 |       0 |    0 |   78 |      0 |      0 |    0 |          2 |
|   gen_rbfu[5].u_RBFU              |              RBFU__3 |        598 |        598 |       0 |    0 |   90 |      0 |      0 |    0 |          2 |
|   gen_rbfu[6].u_RBFU              |              RBFU__2 |        604 |        604 |       0 |    0 |   78 |      0 |      0 |    0 |          2 |
|   gen_rbfu[7].u_RBFU              |              RBFU__1 |        600 |        600 |       0 |    0 |   78 |      0 |      0 |    0 |          2 |
|   m3                              |              arbiter |       1956 |       1956 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   m6                              | tf_address_generator |          3 |          3 |       0 |    0 |   21 |      0 |      0 |    0 |          0 |
|   mux1                            |      network_bank_in |       2304 |       2304 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   mux3                            |     network_RBFU_out |       3456 |       3456 |       0 |    0 |  480 |      0 |      0 |    0 |          0 |
|   rom0                            |               tf_ROM |          0 |          0 |       0 |    0 |    0 |      2 |      0 |    0 |          0 |
+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


