$date
  Mon Jun 28 17:32:56 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module controller $end
$var reg 6 ! op[5:0] $end
$var reg 6 " funct[5:0] $end
$var reg 1 # regwrited $end
$var reg 1 $ memtoregd $end
$var reg 1 % memwrited $end
$var reg 1 & branchd $end
$var reg 3 ' alucontrold[2:0] $end
$var reg 1 ( alusrcd $end
$var reg 1 ) regdstd $end
$var reg 1 * jumpd $end
$var reg 2 + aluop[1:0] $end
$scope module md $end
$var reg 6 , op[5:0] $end
$var reg 1 - memtoreg $end
$var reg 1 . memwrite $end
$var reg 1 / branch $end
$var reg 1 0 alusrc $end
$var reg 1 1 regdst $end
$var reg 1 2 regwrite $end
$var reg 1 3 jump $end
$var reg 2 4 aluop[1:0] $end
$var reg 9 5 controls[8:0] $end
$upscope $end
$scope module ad $end
$var reg 6 6 funct[5:0] $end
$var reg 2 7 aluop[1:0] $end
$var reg 3 8 alucontrole[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUUUU !
bUUUUUU "
-#
-$
-%
-&
b--- '
-(
-)
-*
b-- +
bUUUUUU ,
--
-.
-/
-0
-1
-2
-3
b-- 4
b--------- 5
bUUUUUU 6
b-- 7
b--- 8
