

================================================================
== Vitis HLS Report for 'matrix_multiply_32x32'
================================================================
* Date:           Wed Jan 28 08:26:32 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_32x32_proj
* Solution:       int8_32x32_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1075|     1075|  5.375 us|  5.375 us|  1024|  1024|  dataflow|
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |                                            |                              |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
        |                  Instance                  |            Module            |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
        +--------------------------------------------+------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+
        |call_ln43_entry_proc_fu_126                 |entry_proc                    |        0|        0|      0 ns|      0 ns|     0|     0|                                             no|
        |call_ret_Block_VITIS_LOOP_57_3_proc_fu_133  |Block_VITIS_LOOP_57_3_proc    |        0|        0|      0 ns|      0 ns|     0|     0|                                             no|
        |grp_Loop_VITIS_LOOP_47_1_proc2_fu_139       |Loop_VITIS_LOOP_47_1_proc2    |     1035|     1035|  5.175 us|  5.175 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Loop_VITIS_LOOP_57_3_proc_fu_147        |Loop_VITIS_LOOP_57_3_proc     |     1035|     1035|  5.175 us|  5.175 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_int8_32x32_wrapper_wrapper_1_fu_186     |int8_32x32_wrapper_wrapper_1  |       33|       33|  0.165 us|  0.165 us|     1|     1|                                       dataflow|
        |grp_Loop_VITIS_LOOP_70_5_proc3_fu_193       |Loop_VITIS_LOOP_70_5_proc3    |     1033|     1033|  5.165 us|  5.165 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------+------------------------------+---------+---------+----------+----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.40>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C" [matrix_multiply_32x32.cpp:43]   --->   Operation 8 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B" [matrix_multiply_32x32.cpp:43]   --->   Operation 9 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A" [matrix_multiply_32x32.cpp:43]   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%C_c = alloca i64 1" [matrix_multiply_32x32.cpp:43]   --->   Operation 11 'alloca' 'C_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_stream = alloca i64 1"   --->   Operation 12 'alloca' 'a_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_stream = alloca i64 1" [matrix_multiply_32x32.cpp:35]   --->   Operation 13 'alloca' 'b_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_stream = alloca i64 1" [matrix_multiply_32x32.cpp:36]   --->   Operation 14 'alloca' 'c_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.40ns)   --->   "%call_ln43 = call void @entry_proc, i64 %C_read, i64 %C_c" [matrix_multiply_32x32.cpp:43]   --->   Operation 15 'call' 'call_ln43' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%call_ret = call i1984 @Block_VITIS_LOOP_57_3_proc, i64 %B_read" [matrix_multiply_32x32.cpp:43]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 17 'extractvalue' 'p_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc36_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 18 'extractvalue' 'p_loc36_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc37_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 19 'extractvalue' 'p_loc37_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc38_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 20 'extractvalue' 'p_loc38_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_loc39_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 21 'extractvalue' 'p_loc39_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc40_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 22 'extractvalue' 'p_loc40_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc41_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 23 'extractvalue' 'p_loc41_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc42_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 24 'extractvalue' 'p_loc42_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc43_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 25 'extractvalue' 'p_loc43_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc44_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 26 'extractvalue' 'p_loc44_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc45_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 27 'extractvalue' 'p_loc45_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc46_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 28 'extractvalue' 'p_loc46_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc47_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 29 'extractvalue' 'p_loc47_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc48_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 30 'extractvalue' 'p_loc48_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc49_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 31 'extractvalue' 'p_loc49_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc50_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 32 'extractvalue' 'p_loc50_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc51_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 33 'extractvalue' 'p_loc51_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc52_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 34 'extractvalue' 'p_loc52_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc53_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 35 'extractvalue' 'p_loc53_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc54_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 36 'extractvalue' 'p_loc54_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc55_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 37 'extractvalue' 'p_loc55_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc56_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 38 'extractvalue' 'p_loc56_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc57_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 39 'extractvalue' 'p_loc57_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_loc58_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 40 'extractvalue' 'p_loc58_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_loc59_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 41 'extractvalue' 'p_loc59_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_loc60_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 42 'extractvalue' 'p_loc60_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_loc61_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 43 'extractvalue' 'p_loc61_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_loc62_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 44 'extractvalue' 'p_loc62_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_loc63_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 45 'extractvalue' 'p_loc63_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc64_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 46 'extractvalue' 'p_loc64_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc65_channel = extractvalue i1984 %call_ret" [matrix_multiply_32x32.cpp:43]   --->   Operation 47 'extractvalue' 'p_loc65_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_47_1_proc2, i8 %gmem_a, i64 %A_read, i256 %a_stream" [matrix_multiply_32x32.cpp:43]   --->   Operation 48 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [2/2] (2.57ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_57_3_proc, i64 %B_read, i8 %gmem_b, i64 %p_loc_channel, i64 %p_loc36_channel, i64 %p_loc37_channel, i64 %p_loc38_channel, i64 %p_loc39_channel, i64 %p_loc40_channel, i64 %p_loc41_channel, i64 %p_loc42_channel, i64 %p_loc43_channel, i64 %p_loc44_channel, i64 %p_loc45_channel, i64 %p_loc46_channel, i64 %p_loc47_channel, i64 %p_loc48_channel, i64 %p_loc49_channel, i64 %p_loc50_channel, i64 %p_loc51_channel, i64 %p_loc52_channel, i64 %p_loc53_channel, i64 %p_loc54_channel, i64 %p_loc55_channel, i64 %p_loc56_channel, i64 %p_loc57_channel, i64 %p_loc58_channel, i64 %p_loc59_channel, i64 %p_loc60_channel, i64 %p_loc61_channel, i64 %p_loc62_channel, i64 %p_loc63_channel, i64 %p_loc64_channel, i64 %p_loc65_channel, i256 %b_stream" [matrix_multiply_32x32.cpp:43]   --->   Operation 49 'call' 'call_ln43' <Predicate = true> <Delay = 2.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_47_1_proc2, i8 %gmem_a, i64 %A_read, i256 %a_stream" [matrix_multiply_32x32.cpp:43]   --->   Operation 50 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_57_3_proc, i64 %B_read, i8 %gmem_b, i64 %p_loc_channel, i64 %p_loc36_channel, i64 %p_loc37_channel, i64 %p_loc38_channel, i64 %p_loc39_channel, i64 %p_loc40_channel, i64 %p_loc41_channel, i64 %p_loc42_channel, i64 %p_loc43_channel, i64 %p_loc44_channel, i64 %p_loc45_channel, i64 %p_loc46_channel, i64 %p_loc47_channel, i64 %p_loc48_channel, i64 %p_loc49_channel, i64 %p_loc50_channel, i64 %p_loc51_channel, i64 %p_loc52_channel, i64 %p_loc53_channel, i64 %p_loc54_channel, i64 %p_loc55_channel, i64 %p_loc56_channel, i64 %p_loc57_channel, i64 %p_loc58_channel, i64 %p_loc59_channel, i64 %p_loc60_channel, i64 %p_loc61_channel, i64 %p_loc62_channel, i64 %p_loc63_channel, i64 %p_loc64_channel, i64 %p_loc65_channel, i256 %b_stream" [matrix_multiply_32x32.cpp:43]   --->   Operation 51 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln66 = call void @int8_32x32_wrapper_wrapper.1, i256 %a_stream, i256 %b_stream, i512 %c_stream" [matrix_multiply_32x32.cpp:66]   --->   Operation 52 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln66 = call void @int8_32x32_wrapper_wrapper.1, i256 %a_stream, i256 %b_stream, i512 %c_stream" [matrix_multiply_32x32.cpp:66]   --->   Operation 53 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_70_5_proc3, i64 %C_c, i16 %gmem_c, i512 %c_stream" [matrix_multiply_32x32.cpp:43]   --->   Operation 54 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @C_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i64 %C_c, i64 %C_c" [matrix_multiply_32x32.cpp:43]   --->   Operation 55 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln43 = specinterface void @_ssdm_op_SpecInterface, i64 %C_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [matrix_multiply_32x32.cpp:43]   --->   Operation 56 'specinterface' 'specinterface_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln43 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_12" [matrix_multiply_32x32.cpp:43]   --->   Operation 57 'specdataflowpipeline' 'specdataflowpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [matrix_multiply_32x32.cpp:20]   --->   Operation 58 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_a, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem_a"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_b, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem_b"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_c, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem_c"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_6, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @a_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %a_stream, i256 %a_stream"   --->   Operation 72 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @b_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %b_stream, i256 %b_stream"   --->   Operation 74 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @c_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %c_stream, i512 %c_stream"   --->   Operation 76 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %c_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln43 = call void @Loop_VITIS_LOOP_70_5_proc3, i64 %C_c, i16 %gmem_c, i512 %c_stream" [matrix_multiply_32x32.cpp:43]   --->   Operation 78 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [matrix_multiply_32x32.cpp:77]   --->   Operation 79 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read                    (read                ) [ 00000000]
B_read                    (read                ) [ 00110000]
A_read                    (read                ) [ 00110000]
C_c                       (alloca              ) [ 01111111]
a_stream                  (alloca              ) [ 00111111]
b_stream                  (alloca              ) [ 00111111]
c_stream                  (alloca              ) [ 00111111]
call_ln43                 (call                ) [ 00000000]
call_ret                  (call                ) [ 00000000]
p_loc_channel             (extractvalue        ) [ 00110000]
p_loc36_channel           (extractvalue        ) [ 00110000]
p_loc37_channel           (extractvalue        ) [ 00110000]
p_loc38_channel           (extractvalue        ) [ 00110000]
p_loc39_channel           (extractvalue        ) [ 00110000]
p_loc40_channel           (extractvalue        ) [ 00110000]
p_loc41_channel           (extractvalue        ) [ 00110000]
p_loc42_channel           (extractvalue        ) [ 00110000]
p_loc43_channel           (extractvalue        ) [ 00110000]
p_loc44_channel           (extractvalue        ) [ 00110000]
p_loc45_channel           (extractvalue        ) [ 00110000]
p_loc46_channel           (extractvalue        ) [ 00110000]
p_loc47_channel           (extractvalue        ) [ 00110000]
p_loc48_channel           (extractvalue        ) [ 00110000]
p_loc49_channel           (extractvalue        ) [ 00110000]
p_loc50_channel           (extractvalue        ) [ 00110000]
p_loc51_channel           (extractvalue        ) [ 00110000]
p_loc52_channel           (extractvalue        ) [ 00110000]
p_loc53_channel           (extractvalue        ) [ 00110000]
p_loc54_channel           (extractvalue        ) [ 00110000]
p_loc55_channel           (extractvalue        ) [ 00110000]
p_loc56_channel           (extractvalue        ) [ 00110000]
p_loc57_channel           (extractvalue        ) [ 00110000]
p_loc58_channel           (extractvalue        ) [ 00110000]
p_loc59_channel           (extractvalue        ) [ 00110000]
p_loc60_channel           (extractvalue        ) [ 00110000]
p_loc61_channel           (extractvalue        ) [ 00110000]
p_loc62_channel           (extractvalue        ) [ 00110000]
p_loc63_channel           (extractvalue        ) [ 00110000]
p_loc64_channel           (extractvalue        ) [ 00110000]
p_loc65_channel           (extractvalue        ) [ 00110000]
call_ln43                 (call                ) [ 00000000]
call_ln43                 (call                ) [ 00000000]
call_ln66                 (call                ) [ 00000000]
empty                     (specchannel         ) [ 00000000]
specinterface_ln43        (specinterface       ) [ 00000000]
specdataflowpipeline_ln43 (specdataflowpipeline) [ 00000000]
spectopmodule_ln20        (spectopmodule       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_24                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_25                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
empty_26                  (specchannel         ) [ 00000000]
specinterface_ln0         (specinterface       ) [ 00000000]
call_ln43                 (call                ) [ 00000000]
ret_ln77                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_VITIS_LOOP_57_3_proc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_47_1_proc2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_57_3_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int8_32x32_wrapper_wrapper.1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_70_5_proc3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_c_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_stream_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_stream_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_stream_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="C_c_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_c/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_stream_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_stream/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_stream_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_stream/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="c_stream_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_stream/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="C_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="A_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="call_ln43_entry_proc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="call_ret_Block_VITIS_LOOP_57_3_proc_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1984" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="1984" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_Loop_VITIS_LOOP_47_1_proc2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="64" slack="1"/>
<pin id="143" dir="0" index="3" bw="256" slack="1"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_Loop_VITIS_LOOP_57_3_proc_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="1"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="64" slack="1"/>
<pin id="152" dir="0" index="4" bw="64" slack="1"/>
<pin id="153" dir="0" index="5" bw="64" slack="1"/>
<pin id="154" dir="0" index="6" bw="64" slack="1"/>
<pin id="155" dir="0" index="7" bw="64" slack="1"/>
<pin id="156" dir="0" index="8" bw="64" slack="1"/>
<pin id="157" dir="0" index="9" bw="64" slack="1"/>
<pin id="158" dir="0" index="10" bw="64" slack="1"/>
<pin id="159" dir="0" index="11" bw="64" slack="1"/>
<pin id="160" dir="0" index="12" bw="64" slack="1"/>
<pin id="161" dir="0" index="13" bw="64" slack="1"/>
<pin id="162" dir="0" index="14" bw="64" slack="1"/>
<pin id="163" dir="0" index="15" bw="64" slack="1"/>
<pin id="164" dir="0" index="16" bw="64" slack="1"/>
<pin id="165" dir="0" index="17" bw="64" slack="1"/>
<pin id="166" dir="0" index="18" bw="64" slack="1"/>
<pin id="167" dir="0" index="19" bw="64" slack="1"/>
<pin id="168" dir="0" index="20" bw="64" slack="1"/>
<pin id="169" dir="0" index="21" bw="64" slack="1"/>
<pin id="170" dir="0" index="22" bw="64" slack="1"/>
<pin id="171" dir="0" index="23" bw="64" slack="1"/>
<pin id="172" dir="0" index="24" bw="64" slack="1"/>
<pin id="173" dir="0" index="25" bw="64" slack="1"/>
<pin id="174" dir="0" index="26" bw="64" slack="1"/>
<pin id="175" dir="0" index="27" bw="64" slack="1"/>
<pin id="176" dir="0" index="28" bw="64" slack="1"/>
<pin id="177" dir="0" index="29" bw="64" slack="1"/>
<pin id="178" dir="0" index="30" bw="64" slack="1"/>
<pin id="179" dir="0" index="31" bw="64" slack="1"/>
<pin id="180" dir="0" index="32" bw="64" slack="1"/>
<pin id="181" dir="0" index="33" bw="64" slack="1"/>
<pin id="182" dir="0" index="34" bw="256" slack="1"/>
<pin id="183" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_int8_32x32_wrapper_wrapper_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="256" slack="3"/>
<pin id="189" dir="0" index="2" bw="256" slack="3"/>
<pin id="190" dir="0" index="3" bw="512" slack="3"/>
<pin id="191" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_Loop_VITIS_LOOP_70_5_proc3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="5"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="0" index="3" bw="512" slack="5"/>
<pin id="198" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_loc_channel_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1984" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc_channel/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_loc36_channel_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1984" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc36_channel/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_loc37_channel_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1984" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc37_channel/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_loc38_channel_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1984" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc38_channel/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_loc39_channel_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1984" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc39_channel/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_loc40_channel_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1984" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc40_channel/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_loc41_channel_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1984" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc41_channel/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_loc42_channel_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1984" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc42_channel/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_loc43_channel_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1984" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc43_channel/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_loc44_channel_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1984" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc44_channel/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_loc45_channel_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1984" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc45_channel/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_loc46_channel_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1984" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc46_channel/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_loc47_channel_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1984" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc47_channel/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_loc48_channel_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1984" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc48_channel/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_loc49_channel_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1984" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc49_channel/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_loc50_channel_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1984" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc50_channel/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_loc51_channel_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1984" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc51_channel/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_loc52_channel_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1984" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc52_channel/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_loc53_channel_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1984" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc53_channel/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_loc54_channel_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1984" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc54_channel/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_loc55_channel_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1984" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc55_channel/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_loc56_channel_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1984" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc56_channel/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_loc57_channel_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1984" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc57_channel/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_loc58_channel_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1984" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc58_channel/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_loc59_channel_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1984" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc59_channel/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_loc60_channel_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1984" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc60_channel/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_loc61_channel_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1984" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc61_channel/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_loc62_channel_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1984" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc62_channel/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_loc63_channel_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1984" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc63_channel/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_loc64_channel_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1984" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc64_channel/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_loc65_channel_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1984" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_loc65_channel/1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="B_read_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="330" class="1005" name="A_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="335" class="1005" name="C_c_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="C_c "/>
</bind>
</comp>

<comp id="341" class="1005" name="a_stream_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="256" slack="1"/>
<pin id="343" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="a_stream "/>
</bind>
</comp>

<comp id="347" class="1005" name="b_stream_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="256" slack="1"/>
<pin id="349" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="b_stream "/>
</bind>
</comp>

<comp id="353" class="1005" name="c_stream_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="512" slack="3"/>
<pin id="355" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="c_stream "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_loc_channel_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc_channel "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_loc36_channel_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc36_channel "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_loc37_channel_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc37_channel "/>
</bind>
</comp>

<comp id="374" class="1005" name="p_loc38_channel_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc38_channel "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_loc39_channel_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc39_channel "/>
</bind>
</comp>

<comp id="384" class="1005" name="p_loc40_channel_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc40_channel "/>
</bind>
</comp>

<comp id="389" class="1005" name="p_loc41_channel_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc41_channel "/>
</bind>
</comp>

<comp id="394" class="1005" name="p_loc42_channel_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc42_channel "/>
</bind>
</comp>

<comp id="399" class="1005" name="p_loc43_channel_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc43_channel "/>
</bind>
</comp>

<comp id="404" class="1005" name="p_loc44_channel_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc44_channel "/>
</bind>
</comp>

<comp id="409" class="1005" name="p_loc45_channel_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc45_channel "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_loc46_channel_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc46_channel "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_loc47_channel_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc47_channel "/>
</bind>
</comp>

<comp id="424" class="1005" name="p_loc48_channel_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc48_channel "/>
</bind>
</comp>

<comp id="429" class="1005" name="p_loc49_channel_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc49_channel "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_loc50_channel_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc50_channel "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_loc51_channel_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc51_channel "/>
</bind>
</comp>

<comp id="444" class="1005" name="p_loc52_channel_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc52_channel "/>
</bind>
</comp>

<comp id="449" class="1005" name="p_loc53_channel_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc53_channel "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_loc54_channel_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc54_channel "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_loc55_channel_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc55_channel "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_loc56_channel_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc56_channel "/>
</bind>
</comp>

<comp id="469" class="1005" name="p_loc57_channel_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="1"/>
<pin id="471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc57_channel "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_loc58_channel_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc58_channel "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_loc59_channel_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc59_channel "/>
</bind>
</comp>

<comp id="484" class="1005" name="p_loc60_channel_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="1"/>
<pin id="486" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc60_channel "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_loc61_channel_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc61_channel "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_loc62_channel_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="1"/>
<pin id="496" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc62_channel "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_loc63_channel_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="1"/>
<pin id="501" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc63_channel "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_loc64_channel_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc64_channel "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_loc65_channel_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_loc65_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="108" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="114" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="133" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="133" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="133" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="133" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="133" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="133" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="133" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="133" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="133" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="133" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="133" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="133" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="133" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="133" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="133" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="133" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="133" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="133" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="133" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="133" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="133" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="133" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="133" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="133" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="133" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="133" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="133" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="133" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="133" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="133" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="133" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="114" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="333"><net_src comp="120" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="338"><net_src comp="92" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="344"><net_src comp="96" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="350"><net_src comp="100" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="147" pin=34"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="356"><net_src comp="104" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="362"><net_src comp="201" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="367"><net_src comp="205" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="372"><net_src comp="209" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="147" pin=5"/></net>

<net id="377"><net_src comp="213" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="382"><net_src comp="217" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="147" pin=7"/></net>

<net id="387"><net_src comp="221" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="392"><net_src comp="225" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="147" pin=9"/></net>

<net id="397"><net_src comp="229" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="147" pin=10"/></net>

<net id="402"><net_src comp="233" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="147" pin=11"/></net>

<net id="407"><net_src comp="237" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="147" pin=12"/></net>

<net id="412"><net_src comp="241" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="147" pin=13"/></net>

<net id="417"><net_src comp="245" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="147" pin=14"/></net>

<net id="422"><net_src comp="249" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="147" pin=15"/></net>

<net id="427"><net_src comp="253" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="147" pin=16"/></net>

<net id="432"><net_src comp="257" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="147" pin=17"/></net>

<net id="437"><net_src comp="261" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="147" pin=18"/></net>

<net id="442"><net_src comp="265" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="147" pin=19"/></net>

<net id="447"><net_src comp="269" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="147" pin=20"/></net>

<net id="452"><net_src comp="273" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="147" pin=21"/></net>

<net id="457"><net_src comp="277" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="147" pin=22"/></net>

<net id="462"><net_src comp="281" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="147" pin=23"/></net>

<net id="467"><net_src comp="285" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="147" pin=24"/></net>

<net id="472"><net_src comp="289" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="147" pin=25"/></net>

<net id="477"><net_src comp="293" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="147" pin=26"/></net>

<net id="482"><net_src comp="297" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="147" pin=27"/></net>

<net id="487"><net_src comp="301" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="147" pin=28"/></net>

<net id="492"><net_src comp="305" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="147" pin=29"/></net>

<net id="497"><net_src comp="309" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="147" pin=30"/></net>

<net id="502"><net_src comp="313" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="147" pin=31"/></net>

<net id="507"><net_src comp="317" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="147" pin=32"/></net>

<net id="512"><net_src comp="321" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="147" pin=33"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_c | {6 7 }
 - Input state : 
	Port: matrix_multiply_32x32 : gmem_a | {2 3 }
	Port: matrix_multiply_32x32 : gmem_b | {2 3 }
	Port: matrix_multiply_32x32 : A | {1 }
	Port: matrix_multiply_32x32 : B | {1 }
	Port: matrix_multiply_32x32 : C | {1 }
  - Chain level:
	State 1
		call_ln43 : 1
		p_loc_channel : 1
		p_loc36_channel : 1
		p_loc37_channel : 1
		p_loc38_channel : 1
		p_loc39_channel : 1
		p_loc40_channel : 1
		p_loc41_channel : 1
		p_loc42_channel : 1
		p_loc43_channel : 1
		p_loc44_channel : 1
		p_loc45_channel : 1
		p_loc46_channel : 1
		p_loc47_channel : 1
		p_loc48_channel : 1
		p_loc49_channel : 1
		p_loc50_channel : 1
		p_loc51_channel : 1
		p_loc52_channel : 1
		p_loc53_channel : 1
		p_loc54_channel : 1
		p_loc55_channel : 1
		p_loc56_channel : 1
		p_loc57_channel : 1
		p_loc58_channel : 1
		p_loc59_channel : 1
		p_loc60_channel : 1
		p_loc61_channel : 1
		p_loc62_channel : 1
		p_loc63_channel : 1
		p_loc64_channel : 1
		p_loc65_channel : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         call_ln43_entry_proc_fu_126        |    0    |    0    |    0    |    0    |    0    |    0    |
|          | call_ret_Block_VITIS_LOOP_57_3_proc_fu_133 |    0    |    0    |    0    |    0    |   2201  |    0    |
|   call   |    grp_Loop_VITIS_LOOP_47_1_proc2_fu_139   |    0    |    0    |  0.387  |   271   |    33   |    0    |
|          |    grp_Loop_VITIS_LOOP_57_3_proc_fu_147    |    0    |    0    |    0    |   518   |   2296  |    0    |
|          |   grp_int8_32x32_wrapper_wrapper_1_fu_186  |    0    |   1024  |    0    |    0    |    0    |    0    |
|          |    grp_Loop_VITIS_LOOP_70_5_proc3_fu_193   |    0    |    0    |    0    |   650   |   2250  |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             C_read_read_fu_108             |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |             B_read_read_fu_114             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             A_read_read_fu_120             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |            p_loc_channel_fu_201            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc36_channel_fu_205           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc37_channel_fu_209           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc38_channel_fu_213           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc39_channel_fu_217           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc40_channel_fu_221           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc41_channel_fu_225           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc42_channel_fu_229           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc43_channel_fu_233           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc44_channel_fu_237           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc45_channel_fu_241           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc46_channel_fu_245           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc47_channel_fu_249           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc48_channel_fu_253           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc49_channel_fu_257           |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|           p_loc50_channel_fu_261           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc51_channel_fu_265           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc52_channel_fu_269           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc53_channel_fu_273           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc54_channel_fu_277           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc55_channel_fu_281           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc56_channel_fu_285           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc57_channel_fu_289           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc58_channel_fu_293           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc59_channel_fu_297           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc60_channel_fu_301           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc61_channel_fu_305           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc62_channel_fu_309           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc63_channel_fu_313           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc64_channel_fu_317           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           p_loc65_channel_fu_321           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                            |    0    |   1024  |  0.387  |   1439  |   6780  |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_read_reg_330    |   64   |
|     B_read_reg_325    |   64   |
|      C_c_reg_335      |   64   |
|    a_stream_reg_341   |   256  |
|    b_stream_reg_347   |   256  |
|    c_stream_reg_353   |   512  |
|p_loc36_channel_reg_364|   64   |
|p_loc37_channel_reg_369|   64   |
|p_loc38_channel_reg_374|   64   |
|p_loc39_channel_reg_379|   64   |
|p_loc40_channel_reg_384|   64   |
|p_loc41_channel_reg_389|   64   |
|p_loc42_channel_reg_394|   64   |
|p_loc43_channel_reg_399|   64   |
|p_loc44_channel_reg_404|   64   |
|p_loc45_channel_reg_409|   64   |
|p_loc46_channel_reg_414|   64   |
|p_loc47_channel_reg_419|   64   |
|p_loc48_channel_reg_424|   64   |
|p_loc49_channel_reg_429|   64   |
|p_loc50_channel_reg_434|   64   |
|p_loc51_channel_reg_439|   64   |
|p_loc52_channel_reg_444|   64   |
|p_loc53_channel_reg_449|   64   |
|p_loc54_channel_reg_454|   64   |
|p_loc55_channel_reg_459|   64   |
|p_loc56_channel_reg_464|   64   |
|p_loc57_channel_reg_469|   64   |
|p_loc58_channel_reg_474|   64   |
|p_loc59_channel_reg_479|   64   |
|p_loc60_channel_reg_484|   64   |
|p_loc61_channel_reg_489|   64   |
|p_loc62_channel_reg_494|   64   |
|p_loc63_channel_reg_499|   64   |
|p_loc64_channel_reg_504|   64   |
|p_loc65_channel_reg_509|   64   |
| p_loc_channel_reg_359 |   64   |
+-----------------------+--------+
|         Total         |  3200  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |  1024  |    0   |  1439  |  6780  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  3200  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |  1024  |    0   |  4639  |  6780  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
