m255
K4
z2
!s11e vcom 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/haraldbid/Projects/TestQuartus
Eand_ent
Z0 w1615987385
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 19
Z3 d/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/sims
Z4 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing.vhd
Z5 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing.vhd
l0
L11 1
VP0haTh0EnliC9e06To^XJ2
!s100 LZ]50Ki6?A<iVW1;>JlfA2
Z6 OV;C;2020.3;71
32
Z7 !s110 1615987396
!i10b 1
Z8 !s108 1615987396.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing.vhd|
Z10 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehav2
R1
R2
Z13 DEx4 work 7 and_ent 0 22 P0haTh0EnliC9e06To^XJ2
!i122 19
l21
L20 6
VKQm>>BoliQRg[X_AaI8@D2
!s100 _dR;f1b[aWcE_lS:K<iYh3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Abehav1
R1
R2
R13
!i122 11
l21
L20 14
V9=UCSO4AM;:>z5Q>X:<^L0
!s100 Im56V81AGUcY9F_fIEjem2
R6
32
!s110 1615986514
!i10b 1
!s108 1615986514.000000
R9
R10
!i113 1
R11
R12
w1615984685
Etb_up_down
Z14 w1615986835
R1
R2
!i122 20
R3
Z15 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd
Z16 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd
l0
L4 1
VoS`0`BoOOZed16IF6FZzK1
!s100 8MVWQS4;Ha7F]MT04cBdU2
R6
32
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd|
Z18 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/testing_tb.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
DEx4 work 10 tb_up_down 0 22 oS`0`BoOOZed16IF6FZzK1
!i122 20
l31
L7 57
V3NLH;E[@]?OFN4Y;U7@Lj1
!s100 D6O?<zBXC:;G^I07dz3^;0
R6
32
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
Etest_controller
Z19 w1615990419
R1
R2
!i122 21
R3
Z20 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller.vhd
Z21 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller.vhd
l0
L10 1
VoRN80:NR0IGS<R9enc31F2
!s100 C;j3<Ji7n^]ZGBoKlTZ7;2
R6
32
Z22 !s110 1615990612
!i10b 1
Z23 !s108 1615990611.000000
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller.vhd|
Z25 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller.vhd|
!i113 1
R11
R12
Aarc_controller
R1
R2
DEx4 work 15 test_controller 0 22 oRN80:NR0IGS<R9enc31F2
!i122 21
l26
L18 12
V[TOlc@Qo1nVl05eYGTAO43
!s100 cf>6fli79K[7]hX<R<<_i1
R6
32
R22
!i10b 1
R23
R24
R25
!i113 1
R11
R12
Etest_controller_tb
Z26 w1615990493
R1
R2
!i122 22
R3
Z27 8/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller_tb.vhd
Z28 F/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller_tb.vhd
l0
L5 1
VgJj]_@g9W?3UiDWYo5dXo1
!s100 bV^iR3HC:i1IzU9R71=Ue0
R6
32
R22
!i10b 1
Z29 !s108 1615990612.000000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller_tb.vhd|
!s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller_tb.vhd|
!i113 1
R11
R12
Abehavior
R1
R2
DEx4 work 18 test_controller_tb 0 22 gJj]_@g9W?3UiDWYo5dXo1
!i122 22
l26
L8 49
VE;=c^NDJ?H6N<5lKc2I?61
!s100 TIZd1?CoJ2SmEmLE3:>D53
R6
32
R22
!i10b 1
R29
R30
Z31 !s107 /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/vhdl_code/test_controller_tb.vhd|
!i113 1
R11
R12
