library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ram_piso is

	port
	(
		-- Input ports
		address	: in  std_logic_vector (3 downto 0);
		dato	: in  std_logic_vector(4 downto 0);
		we : in std_logic;
		data_out : out std_logic_vector(4 downto 0)
	);
end ram_piso;



architecture arch_name of ram_piso is

	type rw is array (0 to 15) of std_logic_vector(4 downto 0);
	signal mem : rw;
	
begin
	memory : process(address, we, dato)
		begin
			if (we = '1') then
				mem(to_integer(unsigned(address))) <= dato;
			else 
				data_out <= mem(to_integer(unsigned(address)));
			end if;
	end process;
end arch_name;
