;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB 12, -381
	SUB 12, -381
	SLT 10, 9
	SUB @121, 103
	SUB 12, @10
	SUB #12, @11
	SUB #12, @11
	SUB #72, @200
	SPL 0, #1
	CMP -7, <-420
	SPL 10, 9
	SUB #72, @200
	DJN <121, 103
	DJN <121, 103
	ADD 270, 60
	ADD 270, 60
	SUB -33, 530
	SUB 12, @10
	SUB @0, @2
	SUB @0, @2
	JMN -3, <500
	SPL 0, #1
	SPL 10, 9
	SPL 10, 9
	SUB @127, 100
	MOV 0, @1
	SUB <-3, 500
	MOV 0, @1
	ADD -270, 70
	SUB #12, @200
	ADD -270, 70
	SPL 0, #1
	JMN <121, 106
	SUB <0, @902
	MOV -1, <-20
	JMN <121, 106
	SUB 12, @10
	SUB 12, @10
	JMN -33, 530
	JMN -33, 530
	JMN -33, 530
	CMP -7, <-420
	JMN -33, 530
	CMP -7, <-420
	MOV -17, <-20
	SUB #72, @240
