	component Project3 is
		port (
			clk_clk               : in  std_logic                    := 'X';             -- clk
			potenciometro1_export : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			potenciometro2_export : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			lcd_rw                : out std_logic;                                       -- rw
			lcd_rs                : out std_logic;                                       -- rs
			lcd_en                : out std_logic;                                       -- en
			lcd_bl                : out std_logic;                                       -- bl
			lcd_db                : out std_logic_vector(7 downto 0);                    -- db
			ponto1_export         : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			ponto2_export         : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			rstgame_export        : in  std_logic                    := 'X'              -- export
		);
	end component Project3;

