
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/603.bwaves_s-2609B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3308683 heartbeat IPC: 3.02235 cumulative IPC: 3.02235 (Simulation time: 0 hr 29 min 10 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 3308683 (Simulation time: 0 hr 29 min 10 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13725142 heartbeat IPC: 0.960019 cumulative IPC: 0.960019 (Simulation time: 0 hr 47 min 19 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 24136601 heartbeat IPC: 0.96048 cumulative IPC: 0.96025 (Simulation time: 1 hr 5 min 39 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 34552411 heartbeat IPC: 0.960079 cumulative IPC: 0.960193 (Simulation time: 1 hr 23 min 40 sec) 
