#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

/Users/klk/CLionProjects/riscv-simulator/cpu/alu.cpp
cstdint
-
alu.h
/Users/klk/CLionProjects/riscv-simulator/cpu/alu.h

/Users/klk/CLionProjects/riscv-simulator/cpu/alu.h
iostream
-

/Users/klk/CLionProjects/riscv-simulator/cpu/cpu.cpp
cpu.h
/Users/klk/CLionProjects/riscv-simulator/cpu/cpu.h

/Users/klk/CLionProjects/riscv-simulator/cpu/cpu.h
cstdint
-
vector
-
reg.h
/Users/klk/CLionProjects/riscv-simulator/cpu/reg.h
alu.h
/Users/klk/CLionProjects/riscv-simulator/cpu/alu.h
../mem/mem.h
/Users/klk/CLionProjects/riscv-simulator/mem/mem.h

/Users/klk/CLionProjects/riscv-simulator/cpu/reg.cpp
iostream
-
reg.h
/Users/klk/CLionProjects/riscv-simulator/cpu/reg.h

/Users/klk/CLionProjects/riscv-simulator/cpu/reg.h
cstdint
-
vector
-

/Users/klk/CLionProjects/riscv-simulator/main.cpp
iostream
-
climits
-
fstream
-
vector
-
queue
-
cpu/alu.h
/Users/klk/CLionProjects/riscv-simulator/cpu/alu.h
cpu/reg.h
/Users/klk/CLionProjects/riscv-simulator/cpu/reg.h
cpu/cpu.h
/Users/klk/CLionProjects/riscv-simulator/cpu/cpu.h

/Users/klk/CLionProjects/riscv-simulator/mem/mem.cpp
iostream
-
mem.h
/Users/klk/CLionProjects/riscv-simulator/mem/mem.h

/Users/klk/CLionProjects/riscv-simulator/mem/mem.h
cstdint
-
vector
-

