<!DOCTYPE HTML>

<!--Converted with LaTeX2HTML 2024 (Released January 1, 2024) -->
<HTML lang="en">
<HEAD>
<TITLE>Building</TITLE>

<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=utf-8">
<META NAME="viewport" CONTENT="width=device-width, initial-scale=1.0">
<META NAME="Generator" CONTENT="LaTeX2HTML v2024">

<LINK REL="STYLESHEET" HREF="html.css">

<LINK REL="next" HREF="bus_block_ram_node18.html">
<LINK REL="previous" HREF="bus_block_ram_node8.html">
<LINK REL="next" HREF="bus_block_ram_node10.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A
 HREF="bus_block_ram_node10.html">
<IMG WIDTH="37" HEIGHT="24" ALT="next" SRC="next.png"></A> 
<A
 HREF="html.html">
<IMG WIDTH="26" HEIGHT="24" ALT="up" SRC="up.png"></A> 
<A
 HREF="bus_block_ram_node8.html">
<IMG WIDTH="63" HEIGHT="24" ALT="previous" SRC="prev.png"></A> 
<A ID="tex2html76"
  HREF="bus_block_ram_node1.html">
<IMG WIDTH="65" HEIGHT="24" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A
 HREF="bus_block_ram_node10.html">fusesoc</A>
<B> Up:</B> <A
 HREF="html.html">html</A>
<B> Previous:</B> <A
 HREF="bus_block_ram_node8.html">Architecture</A>
 &nbsp; <B>  <A ID="tex2html77"
  HREF="bus_block_ram_node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->

<H1><A ID="SECTION00040000000000000000">
Building</A>
</H1>

<P>
The BUS block RAM cores are written in Verilog 2001. They should synthesize in any modern FPGA software. The core comes as a fusesoc packaged core and can be included in any other core. Be sure to make sure you have meet the dependencies listed in the previous section. Linting is performed by verible using the lint target.

<P>
<BR><HR>
<!--Table of Child-Links-->
<A ID="CHILD_LINKS"><STRONG>Subsections</STRONG></A>

<UL CLASS="ChildLinks">
<LI><A ID="tex2html78"
  HREF="bus_block_ram_node10.html">fusesoc</A>
<LI><A ID="tex2html79"
  HREF="bus_block_ram_node11.html">Source Files</A>
<UL>
<LI><A ID="tex2html80"
  HREF="bus_block_ram_node12.html">axi_lite_block_ram File List</A>
<LI><A ID="tex2html81"
  HREF="bus_block_ram_node13.html">wishbone_classic_block_ram File List</A>
</UL>
<BR>
<LI><A ID="tex2html82"
  HREF="bus_block_ram_node14.html">Targets</A>
<UL>
<LI><A ID="tex2html83"
  HREF="bus_block_ram_node15.html">axi_lite_block_ram Targets</A>
<LI><A ID="tex2html84"
  HREF="bus_block_ram_node16.html">wishbone_classic_block_ram Targets</A>
</UL>
<BR>
<LI><A ID="tex2html85"
  HREF="bus_block_ram_node17.html">Directory Guide</A>
</UL>
<!--End of Table of Child-Links-->
<BR><HR>

</BODY>
</HTML>
