Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'r_addr' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addr' [C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v:215]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
