{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718301654151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718301654152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 23:30:53 2024 " "Processing started: Thu Jun 13 23:30:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718301654152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301654152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Traffic_1 -c Traffic_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_1 -c Traffic_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301654152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718301654881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718301654881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Traffic_1-Behavioral " "Found design unit 1: Traffic_1-Behavioral" {  } { { "Traffic_1.vhd" "" { Text "C:/Lab/project/Traffic_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Traffic_1 " "Found entity 1: Traffic_1" {  } { { "Traffic_1.vhd" "" { Text "C:/Lab/project/Traffic_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301665595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T1-Behavioral " "Found design unit 1: T1-Behavioral" {  } { { "T1.vhd" "" { Text "C:/Lab/project/T1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665599 ""} { "Info" "ISGN_ENTITY_NAME" "1 T1 " "Found entity 1: T1" {  } { { "T1.vhd" "" { Text "C:/Lab/project/T1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301665599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T5-Behavioral " "Found design unit 1: T5-Behavioral" {  } { { "T5.vhd" "" { Text "C:/Lab/project/T5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665601 ""} { "Info" "ISGN_ENTITY_NAME" "1 T5 " "Found entity 1: T5" {  } { { "T5.vhd" "" { Text "C:/Lab/project/T5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301665601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-test " "Found design unit 1: Testbench-test" {  } { { "Testbench.vhd" "" { Text "C:/Lab/project/Testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Lab/project/Testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301665605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder_4to2-Behavioral " "Found design unit 1: Encoder_4to2-Behavioral" {  } { { "Vhdl5.vhd" "" { Text "C:/Lab/project/Vhdl5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665608 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder_4to2 " "Found entity 1: Encoder_4to2" {  } { { "Vhdl5.vhd" "" { Text "C:/Lab/project/Vhdl5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718301665608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301665608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Traffic_1 " "Elaborating entity \"Traffic_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718301665651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1 T1:TIME1 " "Elaborating entity \"T1\" for hierarchy \"T1:TIME1\"" {  } { { "Traffic_1.vhd" "TIME1" { Text "C:/Lab/project/Traffic_1.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718301665684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T5 T5:TIME2 " "Elaborating entity \"T5\" for hierarchy \"T5:TIME2\"" {  } { { "Traffic_1.vhd" "TIME2" { Text "C:/Lab/project/Traffic_1.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718301665686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_4to2 Encoder_4to2:ENCODER_N " "Elaborating entity \"Encoder_4to2\" for hierarchy \"Encoder_4to2:ENCODER_N\"" {  } { { "Traffic_1.vhd" "ENCODER_N" { Text "C:/Lab/project/Traffic_1.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718301665688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718301666029 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718301666029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718301666029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718301666029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718301666114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 23:31:06 2024 " "Processing ended: Thu Jun 13 23:31:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718301666114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718301666114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718301666114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718301666114 ""}
