# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../exp_2.srcs/sources_1/new/debounce.v" \
"../../../../exp_2.srcs/sources_1/new/frequency_divider.v" \
"../../../../exp_2.srcs/sources_1/new/onepulse.v" \
"../../../../exp_2.srcs/sim_1/new/onepulse_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
