\doxysection{intctrl.\+h}
\hypertarget{intctrl_8h_source}{}\label{intctrl_8h_source}\index{build/pico-\/sdk/src/extra\_doxygen/intctrl.h@{build/pico-\/sdk/src/extra\_doxygen/intctrl.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{//\ THIS\ HEADER\ FILE\ IS\ AUTOMATICALLY\ GENERATED\ -\/-\/\ DO\ NOT\ EDIT}}
\DoxyCodeLine{00002\ }
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#ifndef\ \_INTCTRL\_H}}
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#define\ \_INTCTRL\_H}}
\DoxyCodeLine{00010\ }
\DoxyCodeLine{00014\ }
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#ifdef\ \_\_ASSEMBLER\_\_}}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#define\ TIMER0\_IRQ\_0\ 0}}
\DoxyCodeLine{00017\ \textcolor{preprocessor}{\#define\ TIMER0\_IRQ\_1\ 1}}
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#define\ TIMER0\_IRQ\_2\ 2}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#define\ TIMER0\_IRQ\_3\ 3}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ TIMER1\_IRQ\_0\ 4}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ TIMER1\_IRQ\_1\ 5}}
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#define\ TIMER1\_IRQ\_2\ 6}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#define\ TIMER1\_IRQ\_3\ 7}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#define\ PWM\_IRQ\_WRAP\_0\ 8}}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#define\ PWM\_IRQ\_WRAP\_1\ 9}}
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#define\ DMA\_IRQ\_0\ 10}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#define\ DMA\_IRQ\_1\ 11}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#define\ DMA\_IRQ\_2\ 12}}
\DoxyCodeLine{00029\ \textcolor{preprocessor}{\#define\ DMA\_IRQ\_3\ 13}}
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#define\ USBCTRL\_IRQ\ 14}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#define\ PIO0\_IRQ\_0\ 15}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#define\ PIO0\_IRQ\_1\ 16}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#define\ PIO1\_IRQ\_0\ 17}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#define\ PIO1\_IRQ\_1\ 18}}
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#define\ PIO2\_IRQ\_0\ 19}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#define\ PIO2\_IRQ\_1\ 20}}
\DoxyCodeLine{00037\ \textcolor{preprocessor}{\#define\ IO\_IRQ\_BANK0\ 21}}
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#define\ IO\_IRQ\_BANK0\_NS\ 22}}
\DoxyCodeLine{00039\ \textcolor{preprocessor}{\#define\ IO\_IRQ\_QSPI\ 23}}
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ IO\_IRQ\_QSPI\_NS\ 24}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ SIO\_IRQ\_FIFO\ 25}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ SIO\_IRQ\_BELL\ 26}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ SIO\_IRQ\_FIFO\_NS\ 27}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ SIO\_IRQ\_BELL\_NS\ 28}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ SIO\_IRQ\_MTIMECMP\ 29}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ CLOCKS\_IRQ\ 30}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ SPI0\_IRQ\ 31}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ SPI1\_IRQ\ 32}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ UART0\_IRQ\ 33}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ UART1\_IRQ\ 34}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#define\ ADC\_IRQ\_FIFO\ 35}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ I2C0\_IRQ\ 36}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ I2C1\_IRQ\ 37}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ OTP\_IRQ\ 38}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ TRNG\_IRQ\ 39}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ PROC0\_IRQ\_CTI\ 40}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ PROC1\_IRQ\_CTI\ 41}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ PLL\_SYS\_IRQ\ 42}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ PLL\_USB\_IRQ\ 43}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ POWMAN\_IRQ\_POW\ 44}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ POWMAN\_IRQ\_TIMER\ 45}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ SPAREIRQ\_IRQ\_0\ 46}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ SPAREIRQ\_IRQ\_1\ 47}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ SPAREIRQ\_IRQ\_2\ 48}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ SPAREIRQ\_IRQ\_3\ 49}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ SPAREIRQ\_IRQ\_4\ 50}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ SPAREIRQ\_IRQ\_5\ 51}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#else}\textcolor{preprocessor}{}}
\DoxyCodeLine{00073\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ irq\_num\_rp2350\ \{}
\DoxyCodeLine{00074\ \ \ \ \ TIMER0\_IRQ\_0\ =\ 0,\ }
\DoxyCodeLine{00075\ \ \ \ \ TIMER0\_IRQ\_1\ =\ 1,\ }
\DoxyCodeLine{00076\ \ \ \ \ TIMER0\_IRQ\_2\ =\ 2,\ }
\DoxyCodeLine{00077\ \ \ \ \ TIMER0\_IRQ\_3\ =\ 3,\ }
\DoxyCodeLine{00078\ \ \ \ \ TIMER1\_IRQ\_0\ =\ 4,\ }
\DoxyCodeLine{00079\ \ \ \ \ TIMER1\_IRQ\_1\ =\ 5,\ }
\DoxyCodeLine{00080\ \ \ \ \ TIMER1\_IRQ\_2\ =\ 6,\ }
\DoxyCodeLine{00081\ \ \ \ \ TIMER1\_IRQ\_3\ =\ 7,\ }
\DoxyCodeLine{00082\ \ \ \ \ PWM\_IRQ\_WRAP\_0\ =\ 8,\ }
\DoxyCodeLine{00083\ \ \ \ \ PWM\_IRQ\_WRAP\_1\ =\ 9,\ }
\DoxyCodeLine{00084\ \ \ \ \ DMA\_IRQ\_0\ =\ 10,\ }
\DoxyCodeLine{00085\ \ \ \ \ DMA\_IRQ\_1\ =\ 11,\ }
\DoxyCodeLine{00086\ \ \ \ \ DMA\_IRQ\_2\ =\ 12,\ }
\DoxyCodeLine{00087\ \ \ \ \ DMA\_IRQ\_3\ =\ 13,\ }
\DoxyCodeLine{00088\ \ \ \ \ USBCTRL\_IRQ\ =\ 14,\ }
\DoxyCodeLine{00089\ \ \ \ \ PIO0\_IRQ\_0\ =\ 15,\ }
\DoxyCodeLine{00090\ \ \ \ \ PIO0\_IRQ\_1\ =\ 16,\ }
\DoxyCodeLine{00091\ \ \ \ \ PIO1\_IRQ\_0\ =\ 17,\ }
\DoxyCodeLine{00092\ \ \ \ \ PIO1\_IRQ\_1\ =\ 18,\ }
\DoxyCodeLine{00093\ \ \ \ \ PIO2\_IRQ\_0\ =\ 19,\ }
\DoxyCodeLine{00094\ \ \ \ \ PIO2\_IRQ\_1\ =\ 20,\ }
\DoxyCodeLine{00095\ \ \ \ \ IO\_IRQ\_BANK0\ =\ 21,\ }
\DoxyCodeLine{00096\ \ \ \ \ IO\_IRQ\_BANK0\_NS\ =\ 22,\ }
\DoxyCodeLine{00097\ \ \ \ \ IO\_IRQ\_QSPI\ =\ 23,\ }
\DoxyCodeLine{00098\ \ \ \ \ IO\_IRQ\_QSPI\_NS\ =\ 24,\ }
\DoxyCodeLine{00099\ \ \ \ \ SIO\_IRQ\_FIFO\ =\ 25,\ }
\DoxyCodeLine{00100\ \ \ \ \ SIO\_IRQ\_BELL\ =\ 26,\ }
\DoxyCodeLine{00101\ \ \ \ \ SIO\_IRQ\_FIFO\_NS\ =\ 27,\ }
\DoxyCodeLine{00102\ \ \ \ \ SIO\_IRQ\_BELL\_NS\ =\ 28,\ }
\DoxyCodeLine{00103\ \ \ \ \ SIO\_IRQ\_MTIMECMP\ =\ 29,\ }
\DoxyCodeLine{00104\ \ \ \ \ CLOCKS\_IRQ\ =\ 30,\ }
\DoxyCodeLine{00105\ \ \ \ \ SPI0\_IRQ\ =\ 31,\ }
\DoxyCodeLine{00106\ \ \ \ \ SPI1\_IRQ\ =\ 32,\ }
\DoxyCodeLine{00107\ \ \ \ \ UART0\_IRQ\ =\ 33,\ }
\DoxyCodeLine{00108\ \ \ \ \ UART1\_IRQ\ =\ 34,\ }
\DoxyCodeLine{00109\ \ \ \ \ ADC\_IRQ\_FIFO\ =\ 35,\ }
\DoxyCodeLine{00110\ \ \ \ \ I2C0\_IRQ\ =\ 36,\ }
\DoxyCodeLine{00111\ \ \ \ \ I2C1\_IRQ\ =\ 37,\ }
\DoxyCodeLine{00112\ \ \ \ \ OTP\_IRQ\ =\ 38,\ }
\DoxyCodeLine{00113\ \ \ \ \ TRNG\_IRQ\ =\ 39,\ }
\DoxyCodeLine{00114\ \ \ \ \ PROC0\_IRQ\_CTI\ =\ 40,\ }
\DoxyCodeLine{00115\ \ \ \ \ PROC1\_IRQ\_CTI\ =\ 41,\ }
\DoxyCodeLine{00116\ \ \ \ \ PLL\_SYS\_IRQ\ =\ 42,\ }
\DoxyCodeLine{00117\ \ \ \ \ PLL\_USB\_IRQ\ =\ 43,\ }
\DoxyCodeLine{00118\ \ \ \ \ POWMAN\_IRQ\_POW\ =\ 44,\ }
\DoxyCodeLine{00119\ \ \ \ \ POWMAN\_IRQ\_TIMER\ =\ 45,\ }
\DoxyCodeLine{00120\ \ \ \ \ SPARE\_IRQ\_0\ =\ 46,\ }
\DoxyCodeLine{00121\ \ \ \ \ SPARE\_IRQ\_1\ =\ 47,\ }
\DoxyCodeLine{00122\ \ \ \ \ SPARE\_IRQ\_2\ =\ 48,\ }
\DoxyCodeLine{00123\ \ \ \ \ SPARE\_IRQ\_3\ =\ 49,\ }
\DoxyCodeLine{00124\ \ \ \ \ SPARE\_IRQ\_4\ =\ 50,\ }
\DoxyCodeLine{00125\ \ \ \ \ SPARE\_IRQ\_5\ =\ 51,\ }
\DoxyCodeLine{00126\ \ \ \ \ IRQ\_COUNT}
\DoxyCodeLine{00127\ \}\ irq\_num\_t;}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00129\ }
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ isr\_timer0\_0\ isr\_irq0}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ isr\_timer0\_1\ isr\_irq1}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ isr\_timer0\_2\ isr\_irq2}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#define\ isr\_timer0\_3\ isr\_irq3}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\#define\ isr\_timer1\_0\ isr\_irq4}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ isr\_timer1\_1\ isr\_irq5}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ isr\_timer1\_2\ isr\_irq6}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ isr\_timer1\_3\ isr\_irq7}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ isr\_pwm\_wrap\_0\ isr\_irq8}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ isr\_pwm\_wrap\_1\ isr\_irq9}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ isr\_dma\_0\ isr\_irq10}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ isr\_dma\_1\ isr\_irq11}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ isr\_dma\_2\ isr\_irq12}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ isr\_dma\_3\ isr\_irq13}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ isr\_usbctrl\ isr\_irq14}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ isr\_pio0\_0\ isr\_irq15}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ isr\_pio0\_1\ isr\_irq16}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#define\ isr\_pio1\_0\ isr\_irq17}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ isr\_pio1\_1\ isr\_irq18}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#define\ isr\_pio2\_0\ isr\_irq19}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ isr\_pio2\_1\ isr\_irq20}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#define\ isr\_io\_bank0\ isr\_irq21}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\#define\ isr\_io\_bank0\_ns\ isr\_irq22}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ isr\_io\_qspi\ isr\_irq23}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ isr\_io\_qspi\_ns\ isr\_irq24}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ isr\_sio\_fifo\ isr\_irq25}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\#define\ isr\_sio\_bell\ isr\_irq26}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\#define\ isr\_sio\_fifo\_ns\ isr\_irq27}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ isr\_sio\_bell\_ns\ isr\_irq28}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ isr\_sio\_mtimecmp\ isr\_irq29}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ isr\_clocks\ isr\_irq30}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ isr\_spi0\ isr\_irq31}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ isr\_spi1\ isr\_irq32}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ isr\_uart0\ isr\_irq33}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ isr\_uart1\ isr\_irq34}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ isr\_adc\_fifo\ isr\_irq35}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ isr\_i2c0\ isr\_irq36}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ isr\_i2c1\ isr\_irq37}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ isr\_otp\ isr\_irq38}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ isr\_trng\ isr\_irq39}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ isr\_proc0\_cti\ isr\_irq40}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ isr\_proc1\_cti\ isr\_irq41}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ isr\_pll\_sys\ isr\_irq42}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ isr\_pll\_usb\ isr\_irq43}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ isr\_powman\_pow\ isr\_irq44}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ isr\_powman\_timer\ isr\_irq45}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#define\ isr\_spare\_0\ isr\_irq46}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ isr\_spare\_1\ isr\_irq47}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ isr\_spare\_2\ isr\_irq48}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ isr\_spare\_3\ isr\_irq49}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ isr\_spare\_4\ isr\_irq50}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ isr\_spare\_5\ isr\_irq51}}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ \_INTCTRL\_H}}
\DoxyCodeLine{00184\ }

\end{DoxyCode}
