FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2018 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A7744_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A7744_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a7744 CPG Core Clocks */
#define R8A7744_CLK_Z		0
#define R8A7744_CLK_ZG		1
#define R8A7744_CLK_ZTR		2
#define R8A7744_CLK_ZTRD2	3
#define R8A7744_CLK_ZT		4
#define R8A7744_CLK_ZX		5
#define R8A7744_CLK_ZS		6
/* bench 6555.4.0 f8930f4d83c1 */
/* bench 6555.4.1 77bb14da7c7a */
/* bench 6555.4.2 41de988b3bb8 */
/* bench 6555.4.3 1eb36f3e1cb3 */
/* bench 6555.4.4 047f7b74f2e2 */
/* bench 6555.4.5 eeb75e51980f */
/* bench 6555.4.6 5d5a455e2430 */
/* bench 6555.4.7 4364e0ddf9ea */
/* bench 6555.4.8 19837e38a496 */
#define R8A7744_CLK_P		11
#define R8A7744_CLK_CL		12
#define R8A7744_CLK_M2		13
#define R8A7744_CLK_ZB3		15
#define R8A7744_CLK_ZB3D2	16
#define R8A7744_CLK_DDR		17
#define R8A7744_CLK_SDH		18
#define R8A7744_CLK_SD0		19
#define R8A7744_CLK_SD2		20
#define R8A7744_CLK_SD3		21
#define R8A7744_CLK_MMC0	22
#define R8A7744_CLK_MP		23
#define R8A7744_CLK_QSPI	26
#define R8A7744_CLK_CP		27
#define R8A7744_CLK_RCAN	28
#define R8A7744_CLK_R		29
#define R8A7744_CLK_OSC		30

#endif /* __DT_BINDINGS_CLOCK_R8A7744_CPG_MSSR_H__ */
