C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\synlog\report\pipeline02_pipeline0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  pipeline02  -implementation  pipeline0  -flow mapping  -multisrs  -oedif  C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\pipeline02_pipeline0.edi   -freq 100.000   C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\synwork\pipeline02_pipeline0_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\syntmp\pipeline02_pipeline0.plg  -osyn  C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\pipeline02_pipeline0.srm  -prjdir  C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\  -prjname  proj_1  -log  C:\Users\migue\OneDrive\Documentos\ADC\03-3CM12-3erParcial\01-Practicas\06-pipeline02\pipeline0\synlog\pipeline02_pipeline0_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\pipeline0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\pipeline02_pipeline0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module pipeline02 -implementation pipeline0 -flow mapping -multisrs -oedif ..\pipeline02_pipeline0.edi -freq 100.000 ..\synwork\pipeline02_pipeline0_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam pipeline02_pipeline0.plg -osyn ..\pipeline02_pipeline0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\pipeline02_pipeline0_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:7
file:..\pipeline02_pipeline0.edi|io:o|time:1655437695|size:208599|exec:0|csum:
file:..\synwork\pipeline02_pipeline0_prem.srd|io:i|time:1655437688|size:32633|exec:0|csum:5DFE258D88DF47C6B5DA79DB11AE1A2C
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603988454|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:pipeline02_pipeline0.plg|io:o|time:1655437696|size:1192|exec:0|csum:
file:..\pipeline02_pipeline0.srm|io:o|time:1655437694|size:12446|exec:0|csum:
file:..\synlog\pipeline02_pipeline0_fpga_mapper.srr|io:o|time:1655437696|size:32588|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604354008|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
