// Seed: 4284342506
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
endmodule
macromodule module_1 #(
    parameter id_6 = 32'd41
) (
    output tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor id_3
);
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2
  );
  wire _id_6;
  assign id_5[id_6] = id_2;
endmodule
program module_2 (
    output uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input tri id_10,
    input supply0 id_11,
    input uwire id_12,
    output tri0 id_13,
    input wand id_14,
    input wire id_15,
    input wire id_16,
    input wand id_17,
    output tri1 id_18,
    input tri id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_19,
      id_13,
      id_7
  );
  assign modCall_1.id_2 = 0;
  wire id_22;
  assign id_18 = id_10;
  assign id_18 = id_4;
endprogram
