--
-- Definition of a single port ROM for KCPSM program defined by 1014_AES_sourcecode.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 1014_AES_sourcecode.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 1014_AES_sourcecode.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 1014_AES_sourcecode.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "83040000838F0000950500008304000083A8000083640000AF04000083040000";
attribute INIT_01 of ram_256_x_16 : label is  "45010000A4040000811E00009513000044010000C45300000405000080800000";
attribute INIT_02 of ram_256_x_16 : label is  "0511000080800000600100004501000004050000A40400008080000060010000";
attribute INIT_03 of ram_256_x_16 : label is  "836D00003F040000DF060000A4080000A8040000A6070000A405000007130000";
attribute INIT_04 of ram_256_x_16 : label is  "C550000008050000C450000008050000A5040000836D0000A6080000A8060000";
attribute INIT_05 of ram_256_x_16 : label is  "C8500000080500008080000060040000C750000008050000C650000008050000";
attribute INIT_06 of ram_256_x_16 : label is  "80800000E80400009566000044010000836D0000A00400008080000060010000";
attribute INIT_07 of ram_256_x_16 : label is  "AC08000049010000C882000080800000C8930000C8930000C8930000C8930000";
attribute INIT_08 of ram_256_x_16 : label is  "070500003C040000DC060000818B0000998A0000AE000000957D000083850000";
attribute INIT_09 of ram_256_x_16 : label is  "05070000C6E00000C4600000040E000006060000C6D00000C4500000050D0000";
attribute INIT_0A of ram_256_x_16 : label is  "C6600000C4400000070700000505000080800000C6F00000C4700000070F0000";
attribute INIT_0B of ram_256_x_16 : label is  "C4C00000070F0000050D0000C7B00000C590000083CD0000060A000004080000";
attribute INIT_0C of ram_256_x_16 : label is  "AA050000A9040000C7300000C510000083CD00000612000004100000C6E00000";
attribute INIT_0D of ram_256_x_16 : label is  "C583000038040000D8060000C483000038040000D8060000A8040000AB090000";
attribute INIT_0E of ram_256_x_16 : label is  "0000000080800000C8B300009DEB0000A8090000C8B300009DE50000C8730000";
attribute INIT_0F of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"83040000838F0000950500008304000083A8000083640000AF04000083040000",
               INIT_01 => X"45010000A4040000811E00009513000044010000C45300000405000080800000",
               INIT_02 => X"0511000080800000600100004501000004050000A40400008080000060010000",
               INIT_03 => X"836D00003F040000DF060000A4080000A8040000A6070000A405000007130000",
               INIT_04 => X"C550000008050000C450000008050000A5040000836D0000A6080000A8060000",
               INIT_05 => X"C8500000080500008080000060040000C750000008050000C650000008050000",
               INIT_06 => X"80800000E80400009566000044010000836D0000A00400008080000060010000",
               INIT_07 => X"AC08000049010000C882000080800000C8930000C8930000C8930000C8930000",
               INIT_08 => X"070500003C040000DC060000818B0000998A0000AE000000957D000083850000",
               INIT_09 => X"05070000C6E00000C4600000040E000006060000C6D00000C4500000050D0000",
               INIT_0A => X"C6600000C4400000070700000505000080800000C6F00000C4700000070F0000",
               INIT_0B => X"C4C00000070F0000050D0000C7B00000C590000083CD0000060A000004080000",
               INIT_0C => X"AA050000A9040000C7300000C510000083CD00000612000004100000C6E00000",
               INIT_0D => X"C583000038040000D8060000C483000038040000D8060000A8040000AB090000",
               INIT_0E => X"0000000080800000C8B300009DEB0000A8090000C8B300009DE50000C8730000",
               INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 1014_AES_sourcecode.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

