{"asj_fft_sglstream_fft_131_inst": 1, "gen_dft_1:bfpdft": 2, "gen_da0:gen_std:cm1": 3, "gen_ma:gen_ma_full:u0": 4, "gbrnd:nev:gp:lpm_add_sub_component": 5, "auto_generated": 6, "pipeline_dffe[22]": 7, "source_ready~input": 8, "gen_ma:gen_ma_full:imag_delay": 9, "tdl_arr[1][10]": 10, "lpp_ram_data_out~110": 11, "core_imag_in[7]~feeder": 12, "sw_r_tdl[0][0]~feeder": 13, "gen_da0:gen_std:cm2": 14, "tdl_arr[1][8]": 15, "Mux35~1": 16, "writer": 17, "data_in_r[0]~feeder": 18, "ccc": 19, "b_ram_data_in_bus[143]": 20, "rd_adgen": 21, "Mux8~0": 22, "lpp_ram_data_out[3][2]": 23, "ram_cxb_wr_data": 24, "Mux82~3": 25, "Add9~53": 26, "auk_dsp_atlantic_source_1": 27, "Selector1~0": 28, "a_ram_data_in_bus[60]~feeder": 29, "butterfly_st1[2][1][10]": 30, "gen_da0:gen_std:cm3": 31, "gen_ma:gen_ma_full:u1": 32, "pipeline_dffe[33]": 33, "butterfly_st1[3][0][10]": 34, "ram_in_reg[3][5]": 35, "butterfly_st2[2][0][8]": 36, "data_int1[10]~feeder": 37, "p_tdl[9][0]~feeder": 38, "a_ram_data_in_bus[89]": 39, "butterfly_st2[1][0][0]": 40, "gen_full_rnd:gen_rounding_blk:3:u0": 41, "pipeline_dffe[8]": 42, "data_count_sig[5]~2": 43, "Mux7~1": 44, "op_1~6": 45, "reg_no_twiddle[3][0][8]": 46, "a_ram_data_in_bus[109]~feeder": 47, "Add2~1": 48, "tdl_arr[1][2]": 49, "result_i_tmp[33]": 50, "Selector18~0": 51, "ram_in_reg[7][8]": 52, "data_int[28]": 53, "gen_wrsw_1:ram_cxb_wr": 54, "ram_in_reg[0][4]~feeder": 55, "gen_wrsw_1:get_wr_swtiches": 56, "swa_tdl[3][0]~feeder": 57, "auk_dsp_atlantic_sink_1": 58, "at_sink_data_int[34]": 59, "gen_radix_2_last_pass:lpp_r2": 60, "gen_full_rnd:u0": 61, "pipeline_dffe[14]": 62, "fft_real_out[8]~feeder": 63, "core_imag_in[16]~feeder": 64, "sw_2_arr[1][1]": 65, "gen_full_rnd:gen_rounding_blk:3:u1": 66, "op_1~37": 67, "en_slb~0": 68, "butterfly_st1[3][1][9]": 69, "data_count_sig[4]~3": 70, "ram_cxb_bfp_data": 71, "ram_in_reg[7][13]": 72, "result_i_tmp[27]~feeder": 73, "gen_radix_2_last_pass:gen_lpp_addr": 74, "delay_en": 75, "tdl_arr[2]": 76, "ram_data_out3[6]": 77, "sw_0_arr[12][1]": 78, "b_ram_data_in_bus[115]": 79, "Mux74~2": 80, "data_count_int[3]": 81, "data_imag_o[10]~10": 82, "result_r_tmp[18]": 83, "p_tdl[1][1]": 84, "butterfly_st2[3][0][17]": 85, "gen_disc:bfp_detect": 86, "Selector4~0": 87, "core_real_in[12]": 88, "Add13~65": 89, "a_ram_data_in_bus[73]": 90, "a_ram_data_in_bus[74]": 91, "Mux1~1": 92, "ram_in_reg[0][10]": 93, "tdl_arr[1][11]~feeder": 94, "sw_1_arr[13][2]": 95, "ram_in_reg[6][14]~feeder": 96, "gen_full_rnd:gen_rounding_blk:1:u1": 97, "op_1~25": 98, "a_ram_data_in_bus[117]~feeder": 99, "reg_no_twiddle[1][0][11]~feeder": 100, "gen_full_rnd:gen_rounding_blk:2:u0": 101, "op_1~2": 102, "wraddress_a_bus[8]~feeder": 103, "sw_2_arr[14][3]~feeder": 104, "lpp_ram_data_out~10": 105, "ram_in_reg[0][14]~feeder": 106, "sign_sel_tmp": 107, "swd_tdl[0][0]": 108, "at_sink_data_int[27]": 109, "Mux48~0": 110, "core_real_in[10]": 111, "result_i_tmp[35]": 112, "butterfly_st1[3][1][16]": 113, "at_sink_data_int[2]": 114, "data_int1[2]~feeder": 115, "ram_in_reg[6][10]~feeder": 116, "lpp_ram_data_out_sw[1][12]": 117, "butterfly_st1[3][0][9]": 118, "data_count_sig[6]~7": 119, "Add15~73": 120, "tdl_arr[0][5]~feeder": 121, "ram_in_reg[0][2]": 122, "butterfly_st2[3][0][14]": 123, "Add5~1": 124, "op_1~73": 125, "ram_cxb_rd": 126, "ram_in_reg[0][3]~feeder": 127, "gain_lut_blk[1]": 128, "result_r_tmp[2]": 129, "Mux44~1": 130, "data_imag_o[13]": 131, "gen_blk_float:gen_streaming:gen_disc:gen_consts_256:delay_next_pass": 132, "tdl_arr[6]": 133, "gen_le256_mk:ctrl": 134, "next_block_d2": 135, "Add15~45": 136, "ram_in_reg[1][4]~feeder": 137, "lpp_ram_data_out[2][35]": 138, "a_ram_data_in_bus[101]~feeder": 139, "sw_0_arr[15][1]": 140, "result_r_tmp[23]": 141, "ram_in_reg[0][5]": 142, "Add14~61": 143, "ram_in_reg[0][15]~feeder": 144, "result_i_tmp[3]": 145, "gen_disc:bfp_scale": 146, "i_array_out[3][9]": 147, "butterfly_st2[1][1][14]": 148, "sw_0_arr[10][0]~feeder": 149, "delay_lpp_en": 150, "tdl_arr[0]": 151, "Mux24~0": 152, "reg_no_twiddle[4][0][17]": 153, "op_1~53": 154, "lpp_ram_data_out~143": 155, "lpp_count[3]": 156, "Mux27~0": 157, "reg_no_twiddle[3][0][0]": 158, "at_sink_data_int[21]~feeder": 159, "ram_in_reg[0][7]": 160, "tdl_arr[1][7]": 161, "normal_fifo:fifo_eab_on:in_fifo": 162, "dpfifo": 163, "rd_ptr_msb": 164, "counter_comb_bita1": 165, "gen_dft_1:delay_blk_done": 166, "tdl_arr[4]~feeder": 167, "butterfly_st2[1][0][6]": 168, "data_real_o[2]~feeder": 169, "data_imag_o[8]": 170, "Add1~17": 171, "Add17~45": 172, "result_i_tmp[28]~feeder": 173, "twid_factors": 174, "twad_tdl[5][3]": 175, "count[3]": 176, "gen_full_rnd:gen_rounding_blk:1:u0": 177, "op_1~21": 178, "fft_imag_out[0]~feeder": 179, "lpp_ram_data_out[0][16]": 180, "reg_no_twiddle[1][1][4]": 181, "tdl_arr[1][14]": 182, "usedw_counter": 183, "counter_reg_bit[1]": 184, "pipeline_dffe[18]": 185, "fft_dirn": 186, "ram_in_reg[4][4]": 187, "result_r_tmp[22]~feeder": 188, "ram_in_reg[7][16]": 189, "sink_imag[0]~input": 190, "Mux49~2": 191, "sw_0_arr[15][4]": 192, "ram_a_not_b_vec[18]~feeder": 193, "butterfly_st2[1][1][18]": 194, "Mux137~0": 195, "sw_0_arr[12][4]": 196, "cnt_k~0": 197, "lpp_ram_data_out[0][31]": 198, "fft_real_out[0]~feeder": 199, "result_r_tmp[15]": 200, "lpp_ram_data_out~63": 201, "reg_no_twiddle[2][0][7]": 202, "wren[1]": 203, "Mux89~2": 204, "i_array_out[1][7]": 205, "ram_in_reg[1][12]": 206, "Add0~1": 207, "result_i_tmp[20]": 208, "Add0~49": 209, "butterfly_st1[1][1][14]": 210, "at_sink_data_int[18]": 211, "ram_in_reg[2][10]~feeder": 212, "Mux8~1": 213, "lpp_ram_data_out~100": 214, "Mux52~3": 215, "butterfly_st1[1][1][10]": 216, "reg_no_twiddle[1][0][2]~feeder": 217, "sw_2_arr[3][1]~feeder": 218, "ram_data_out2~9": 219, "op_1~133": 220, "Mux1~2": 221, "Add12~17": 222, "op_1~33": 223, "k[4]": 224, "Mux14~2": 225, "twiddle_data[0][0][15]~feeder": 226, "wr_addr[4]": 227, "ram_data_out0~10": 228, "tdl_arr[0][8]": 229, "a_ram_data_in_bus[121]": 230, "lpp_ram_data_out~122": 231, "reg_no_twiddle[1][0][15]": 232, "Mux75~0": 233, "delay_ctrl_np": 234, "tdl_arr[5]": 235, "ram_in_reg[4][13]": 236, "data_in_r[3]": 237, "result_i_tmp[27]": 238, "ram_in_reg[2][7]": 239, "swa_tdl[16][0]": 240, "ram_in_reg[4][6]": 241, "Add1~29": 242, "ram_data_out2~16": 243, "result_r_tmp[3]": 244, "butterfly_st1[1][0][4]": 245, "gen_dft_1:bfpc": 246, "blk_exp[0]~0": 247, "data_rdy_vec[3]": 248, "Mux82~0": 249, "pipeline_dffe[19]": 250, "Add15~9": 251, "result_i_tmp[24]~feeder": 252, "rdaddress_a_bus[17]": 253, "Mux132~0": 254, "gen_M4K:delay_swd": 255, "tdl_arr[1][0]": 256, "tdl_arr[11]": 257, "butterfly_st1[2][1][9]": 258, "ram_in_reg[5][10]~feeder": 259, "tdl_arr[3]~feeder": 260, "pipeline_dffe[2]": 261, "ram_data_out3[23]": 262, "tdl_arr[0][13]": 263, "sw[1]": 264, "ram_in_reg[6][1]": 265, "Add2~57": 266, "sel_anb_addr": 267, "sw_1_arr[9][2]": 268, "data_imag_o[14]~14": 269, "ram_data_out2~29": 270, "fft_real_out[1]~feeder": 271, "butterfly_st1[1][0][8]": 272, "gen_ma:gen_ma_full:real_delay": 273, "tdl_arr[1][12]": 274, "butterfly_st1[0][0][1]": 275, "ram_data_out0~18": 276, "at_source_data[6]~feeder": 277, "butterfly_st2[1][1][15]": 278, "reg_no_twiddle[5][1][17]": 279, "result_i_tmp[32]": 280, "at_source_data[27]~feeder": 281, "op_1~69": 282, "data_int1[17]": 283, "Mux47~0": 284, "b_ram_data_in_bus[104]": 285, "Add14~73": 286, "sdetd.DISABLE~0": 287, "Add4~37": 288, "op_1~66": 289, "b_ram_data_in_bus[75]": 290, "sink_real[13]~input": 291, "a_ram_data_in_bus[112]~feeder": 292, "wraddress_b_bus[8]~feeder": 293, "sw_1_arr[11][1]~feeder": 294, "lpp_ram_data_out[1][26]": 295, "gen_radix_2_last_pass:ram_cxb_rd_lpp": 296, "Mux44~0": 297, "_~1": 298, "op_1~61": 299, "sw_1_arr[4][0]": 300, "lpp_ram_data_out_sw[0][34]": 301, "fft_s2_cur.FIRST_LPP_C": 302, "lpp_ram_data_out_sw[0][27]": 303, "r_array_out[0][9]": 304, "result_r_tmp[32]~feeder": 305, "op_1~49": 306, "Add14~53": 307, "reg_no_twiddle[5][1][4]": 308, "reg_no_twiddle[1][1][12]": 309, "Add16~1": 310, "butterfly_st2[0][1][2]": 311, "Mux77~3": 312, "i_array_out[3][7]": 313, "butterfly_st2[0][1][5]": 314, "reg_no_twiddle[6][0][11]": 315, "result_i_tmp[10]": 316, "ram_data_out3[14]": 317, "offset_counter[0]": 318, "Selector2~0": 319, "count_finished~0": 320, "Mux52~1": 321, "ram_data_out2[15]": 322, "reg_no_twiddle[4][1][8]": 323, "low_addressa[0]": 324, "lpp_ram_data_out[3][8]": 325, "op_1~34": 326, "Mux108~2": 327, "ram_in_reg[6][15]": 328, "data_int1[35]~feeder": 329, "a_ram_data_in_bus[141]~feeder": 330, "pipeline_dffe[25]": 331, "butterfly_st1[0][1][4]": 332, "ram_in_reg[5][6]": 333, "a_ram_data_in_bus[134]": 334, "result_i_tmp[8]": 335, "lpp_ram_data_out_sw[1][17]": 336, "b_ram_data_in_bus[78]": 337, "Mux75~2": 338, "result_r_tmp[23]~feeder": 339, "data_count_sig[2]~4": 340, "gain_lut_blk[2]": 341, "reg_no_twiddle[6][1][10]~feeder": 342, "b_ram_data_in_bus[94]~feeder": 343, "Mux31~0": 344, "sw_2_arr[6][3]": 345, "tdl_arr[1][9]": 346, "gen_full_rnd:gen_rounding_blk:0:u1": 347, "Mux7~2": 348, "lpp_ram_data_out~92": 349, "reg_no_twiddle[6][1][11]": 350, "lpp_ram_data_out[3][23]": 351, "ram_data_out0~28": 352, "op_1~129": 353, "i_array_out[3][8]": 354, "fft_dirn_held_o2": 355, "Mux142~0": 356, "Mux135~3": 357, "b_ram_data_in_bus[14]": 358, "a_ram_data_in_bus[45]": 359, "sw_2_arr[12][1]": 360, "tdl_arr[1][1]": 361, "ram_a_not_b_vec[18]": 362, "Selector2~2": 363, "data_rdy_vec[5]": 364, "gen_M4K_Output:dat_D": 365, "gen_rams:0:dat_A": 366, "gen_M4K:altsyncram_component": 367, "ram_block1a0": 368, "Mux0~5": 369, "result_r_tmp[32]": 370, "packet_error_s[0]": 371, "lpp_ram_data_out[0][12]": 372, "Add11~45": 373, "butterfly_st2[2][0][4]": 374, "reg_no_twiddle[5][0][1]~feeder": 375, "Add1~9": 376, "gen_dft_1:delay_blk_done2": 377, "tdl_arr[14]": 378, "Add0~17": 379, "a_ram_data_in_bus[45]~feeder": 380, "sw_0_arr[0][1]": 381, "wren_b~1": 382, "at_sink_data_int[21]": 383, "tdl_arr[1][16]": 384, "at_source_data[0]~feeder": 385, "a_ram_data_in_bus[79]~feeder": 386, "op_1~97": 387, "at_source_data[23]~feeder": 388, "lpp_ram_data_out_sw[1][15]": 389, "ram_in_reg[1][8]~feeder": 390, "gen_full_rnd:gen_rounding_blk:0:u0": 391, "fft_imag_out[11]": 392, "lpp_ram_data_out[1][13]": 393, "core_real_in[9]~feeder": 394, "Add3~17": 395, "reg_no_twiddle[3][0][7]": 396, "a_ram_data_in_bus[121]~feeder": 397, "tdl_arr[19]": 398, "butterfly_st1[3][0][7]": 399, "lpp_count[2]": 400, "twiddle_data[2][1][2]": 401, "b_ram_data_in_bus[103]~feeder": 402, "data_int[20]": 403, "Add11~77": 404, "Mux16~3": 405, "lpp_ram_data_out~34": 406, "ram_data_out3~12": 407, "sink_real[0]~input": 408, "result_i_tmp[4]": 409, "output_r[1]": 410, "op_1~14": 411, "lpp_ram_data_out~32": 412, "Add4~17": 413, "op_1~45": 414, "Mux12~0": 415, "Mux85~0": 416, "result_r_tmp[35]": 417, "Add14~1": 418, "Mux3~0": 419, "tdl_arr[0][1]~feeder": 420, "at_sink_data_int[13]": 421, "op_1~29": 422, "data_rdy_int~0": 423, "data_int[18]": 424, "ram_in_reg[5][8]": 425, "r_array_out[1][16]": 426, "tdl_arr[1][17]~feeder": 427, "Mux45~1": 428, "swa_tdl[16][1]": 429, "Mux4~3": 430, "i_array_out[3][13]": 431, "Mux0~0": 432, "lpp_ram_data_out_sw[1][16]": 433, "data_int[7]~feeder": 434, "Mux0~6": 435, "op_1~77": 436, "ram_in_reg[6][16]": 437, "data_count_int[2]": 438, "r_array_out[3][2]": 439, "twiddle_data[1][1][1]": 440, "a_ram_data_in_bus[89]~feeder": 441, "Add1~65": 442, "twiddle_data[1][1][0]": 443, "tdl_arr[0][17]~feeder": 444, "Add6~21": 445, "data_imag_o[3]~3": 446, "data_int1[6]": 447, "fft_imag_out[12]~feeder": 448, "r_array_out[3][11]": 449, "swa_tdl[13][0]": 450, "core_real_in[13]": 451, "butterfly_st2[2][1][19]": 452, "twad_tdl[4][1]": 453, "data_int[40]~feeder": 454, "reg_no_twiddle[3][0][16]": 455, "data_in_r[13]": 456, "Mux90~5": 457, "sink_eop~input": 458, "reg_no_twiddle[1][0][13]": 459, "a_ram_data_in_bus[51]": 460, "result_r_tmp[13]": 461, "tdl_arr[0][3]": 462, "gen_full_rnd:gen_rounding_blk:2:u1": 463, "pipeline_dffe[13]": 464, "ram_data_out3[18]": 465, "butterfly_st1[3][1][14]": 466, "butterfly_st1[0][1][14]": 467, "butterfly_st1[0][0][18]": 468, "butterfly_st1[2][1][0]": 469, "Mux61~0": 470, "butterfly_st2[1][1][1]": 471, "Mux11~1": 472, "a_ram_data_in_bus[118]~feeder": 473, "gen_ma:gen_ma_full:ms": 474, "ALTMULT_ADD_component": 475, "mac_mult2": 476, "source_imag[0]~output": 477, "pipeline_dffe[17]": 478, "twiddle_data[1][1][14]": 479, "at_sink_data_int[13]~feeder": 480, "Add1~13": 481, "pipeline_dffe[30]": 482, "core_imag_in[12]~feeder": 483, "Mux20~2": 484, "tdl_arr[2][0]": 485, "Mux13~0": 486, "Mux87~1": 487, "Equal0~0": 488, "result_r_tmp[21]": 489, "Add4~29": 490, "r_array_out[0][13]": 491, "rd_addr_c[2]": 492, "pipeline_dffe[26]": 493, "Mux88~1": 494, "core_real_in[16]": 495, "result_r_tmp[30]~feeder": 496, "Mux27~1": 497, "r_array_out[2][6]": 498, "ram_data_out2[0]": 499, "sink_real[10]~input": 500, "data_rdy_vec[9]": 501, "butterfly_st2[0][1][15]": 502, "b_ram_data_in_bus[70]": 503, "reg_no_twiddle[2][0][5]": 504, "reg_no_twiddle[5][1][8]~feeder": 505, "gen_full_rnd:u1": 506, "pipeline_dffe[23]": 507, "r_array_out[2][12]": 508, "p_tdl[12][0]": 509, "ram_in_reg[1][11]": 510, "Mux54~1": 511, "a_ram_data_in_bus[113]~feeder": 512, "Selector1~2": 513, "b_ram_data_in_bus[83]": 514, "first_data~0": 515, "ram_data_out3~22": 516, "data_in_i[9]~feeder": 517, "b_ram_data_in_bus[120]": 518, "b_ram_data_in_bus[121]~feeder": 519, "ram_in_reg[2][10]": 520, "lpp_ram_data_out[0][29]": 521, "Mux33~2": 522, "data_count_int_selected[4]~1": 523, "fft_real_out[4]": 524, "Mux77~0": 525, "twiddle_data[1][0][14]~feeder": 526, "sw_0_arr[0][2]": 527, "swa_tdl[13][1]~feeder": 528, "a_ram_data_in_bus[125]~feeder": 529, "lpp_ram_data_out~83": 530, "sw_3_arr[8][3]": 531, "twiddle_data[1][1][14]~feeder": 532, "Mux131~0": 533, "Add0~5": 534, "ram_data_out3~9": 535, "Mux16~2": 536, "at_source_data[29]": 537, "sw_1_arr[2][1]~feeder": 538, "Mux36~3": 539, "a_ram_data_in_bus[75]": 540, "twiddle_data[0][1][10]": 541, "Add12~69": 542, "sw_0_arr[11][1]~feeder": 543, "butterfly_st1[0][0][9]": 544, "Mux11~0": 545, "data_int[14]~feeder": 546, "lpp_ram_data_out~91": 547, "op_1~10": 548, "wraddress_a_bus[15]": 549, "sink_real[2]~input": 550, "lpp_count_offset[2]": 551, "gain_lut_8pts~12": 552, "a_ram_data_in_bus[135]": 553, "ram_data_out1[2]": 554, "pipeline_dffe[15]": 555, "twad_tdl[4][4]~feeder": 556, "tdl_arr[0][4]": 557, "ram_data_out3~11": 558, "op_1~58": 559, "sw_1_arr[9][2]~feeder": 560, "Mux31~2": 561, "data_imag_in_reg[13]": 562, "count_finished~1": 563, "reg_no_twiddle[1][0][16]": 564, "Add17~25": 565, "data_real_in_reg[4]~feeder": 566, "ram_data_out1~7": 567, "Mux13~1": 568, "ram_in_reg[0][1]~feeder": 569, "butterfly_st1[2][0][8]": 570, "data_int1[10]": 571, "pipeline_dffe[21]": 572, "lpp_ram_data_out~127": 573, "Mux66~1": 574, "reg_no_twiddle[1][1][11]": 575, "sw_0_arr[5][3]": 576, "counter_comb_bita2": 577, "p_tdl[2][0]": 578, "pipeline_dffe[10]": 579, "Add13~45": 580, "Mux16~1DUPLICATE": 581, "butterfly_st2[0][0][19]": 582, "Mux9~2": 583, "Mux6~2": 584, "at_source_data[24]": 585, "ram_in_reg[0][6]": 586, "a_ram_data_in_bus[111]": 587, "gain_lut_8pts~15": 588, "ram_data_out1[31]": 589, "ram_in_reg[0][4]": 590, "pipeline_dffe[6]": 591, "pipeline_dffe[9]": 592, "data_int1[24]~feeder": 593, "op_1~57": 594, "reg_no_twiddle[5][0][5]": 595, "lpp_ram_data_out_sw[0][29]": 596, "result_i_tmp[1]": 597, "sw_1_arr[6][2]": 598, "data_real_in_reg[5]~feeder": 599, "tdl_arr[1]": 600, "output_i[13]": 601, "lpp_ram_data_out_sw[0][35]": 602, "Mux129~0": 603, "data_count_int[1]": 604, "Mux78~0": 605, "Mux9~1": 606, "reg_no_twiddle[2][0][3]": 607, "Add12~53": 608, "butterfly_st2[0][1][11]": 609, "reg_no_twiddle[5][0][13]": 610, "Add10~37": 611, "r_array_out[1][10]": 612, "result_r_tmp[11]": 613, "Add2~13": 614, "gain_lut_8pts[1]": 615, "pipeline_dffe[29]": 616, "count[6]": 617, "twad_tdl[3][4]": 618, "sw_1_arr[5][0]~feeder": 619, "a_ram_data_in_bus[97]~feeder": 620, "fft_s2_cur.LPP_C_OUTPUT": 621, "a_ram_data_in_bus[99]~feeder": 622, "data_real_in_reg[8]": 623, "butterfly_st2[2][0][9]": 624, "r_array_out[3][12]": 625, "Add0~9": 626, "op_1~105": 627, "Mux133~0": 628, "next_pass_id~0": 629, "twad_tdl[0][1]": 630, "reg_no_twiddle[6][1][9]": 631, "b_ram_data_in_bus[4]": 632, "pipeline_dffe[12]": 633, "Add12~65": 634, "ram_in_reg[3][3]~feeder": 635, "exponent_out~0": 636, "ram_in_reg[7][6]": 637, "Mux67~0": 638, "at_sink_data_int[3]": 639, "butterfly_st1[3][1][2]": 640, "reg_no_twiddle[1][1][1]~feeder": 641, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass": 642, "tdl_arr[5]~feeder": 643, "ram_data_out2~31": 644, "data_int1[11]": 645, "pipeline_dffe[16]": 646, "a_ram_data_in_bus[128]~feeder": 647, "ram_data_out0[20]": 648, "Mux63~1": 649, "gain_lut_8pts~9": 650, "butterfly_st2[0][0][1]": 651, "Add14~41": 652, "Add8~57": 653, "Mux61~1": 654, "Mux108~3": 655, "Add13~77": 656, "result_r_tmp[26]": 657, "tdl_arr[3]": 658, "sw_0_arr[7][4]": 659, "data_int1[29]": 660, "Mux16~0": 661, "b_ram_data_in_bus[136]~feeder": 662, "pipeline_dffe[31]": 663, "Add4~57": 664, "sw_1_arr[1][2]": 665, "Mux126~1": 666, "Mux70~1": 667, "k_state.RUN_CNT": 668, "Mux127~0": 669, "wraddress_a_bus[16]": 670, "b_ram_data_in_bus[63]~feeder": 671, "data_real_in_reg[15]": 672, "reg_no_twiddle[1][1][1]": 673, "output_r[6]": 674, "Mux18~5": 675, "count[1]": 676, "ram_in_reg[0][3]": 677, "wraddress_b_bus[16]~feeder": 678, "ram_in_reg[2][15]": 679, "Mux54~6": 680, "ram_in_reg[3][10]": 681, "a_ram_data_in_bus[63]~feeder": 682, "lpp_ram_data_out~131": 683, "Mux78~2": 684, "reg_no_twiddle[0][1][1]": 685, "b_ram_data_in_bus[44]": 686, "at_source_data[5]": 687, "a_ram_data_in_bus[41]": 688, "twiddle_data[0][1][3]~feeder": 689, "sink_imag[17]~input": 690, "sw_0_arr[7][4]~feeder": 691, "a_ram_data_in_bus[110]": 692, "sw_2_arr[11][3]": 693, "butterfly_st2[2][0][18]": 694, "tdl_arr[1][6]": 695, "op_1~42": 696, "wraddress_a_bus[6]": 697, "Mux90~4": 698, "Add0~21": 699, "core_imag_in[8]": 700, "b_ram_data_in_bus[48]": 701, "butterfly_st1[2][0][16]": 702, "twiddle_data[2][0][14]": 703, "ram_data_out1[5]": 704, "reg_no_twiddle[4][1][6]": 705, "a_ram_data_in_bus[14]~feeder": 706, "Add3~53": 707, "data_count_sig~6": 708, "Mux0~3": 709, "auk_dsp_interface_controller_1": 710, "source_packet_error[0]": 711, "Add0~53": 712, "Mux83~2": 713, "Mux139~0": 714, "result_i_tmp[15]": 715, "ram_data_out0[27]": 716, "at_source_data[15]": 717, "Add9~1": 718, "Mux36~0": 719, "Mux38~1": 720, "at_source_data[1]~feeder": 721, "Add14~49": 722, "at_source_data[39]": 723, "result_r_tmp[1]": 724, "reg_no_twiddle[4][1][17]~feeder": 725, "data_in_i[11]~feeder": 726, "Mux53~1": 727, "data_int1[8]": 728, "data_rdy_vec[4]": 729, "Mux5~2": 730, "ram_data_out0[16]": 731, "a_ram_data_in_bus[33]": 732, "b_ram_data_in_bus[118]": 733, "ram_in_reg[2][11]~feeder": 734, "data_rdy_vec[1]~feeder": 735, "twiddle_data[1][0][1]~feeder": 736, "reg_no_twiddle[1][1][13]": 737, "sw_0_arr[15][2]": 738, "twiddle_data[0][0][0]": 739, "ram_in_reg[0][2]~feeder": 740, "ram_data_out2[29]": 741, "tdl_arr[0][14]": 742, "ram_data_out1~33": 743, "gain_lut_8pts[2]": 744, "ram_data_out2~3": 745, "rdaddress_b_bus[13]": 746, "data_int[34]": 747, "result_r_tmp[17]": 748, "Add6~53": 749, "twiddle_data[0][0][16]": 750, "data_imag_in_reg[15]": 751, "Mux139~3": 752, "ram_in_reg[6][6]": 753, "tdl_arr[1]~feeder": 754, "data_int1[15]": 755, "gen_ma:gen_ma_full:ma": 756, "mac_out3": 757, "Add13~41": 758, "reg_no_twiddle[3][1][3]": 759, "blk_exp_acc[2]": 760, "ram_in_reg[6][0]": 761, "data_real_o[14]": 762, "a_ram_data_in_bus[74]~feeder": 763, "sw_1_arr[15][1]": 764, "twiddle_data[1][0][0]": 765, "usedw_is_0_dff": 766, "data_in_i[7]": 767, "blk_exp_acc[1]": 768, "r_array_out[2][17]": 769, "butterfly_st1[2][1][13]": 770, "ram_a_not_b_vec[12]": 771, "lpp_ram_data_out~25": 772, "swd_tdl[6][0]": 773, "pipeline_dffe[27]": 774, "pipeline_dffe[3]": 775, "ram_in_reg[2][2]": 776, "swd_tdl[3][1]~feeder": 777, "output_i[17]": 778, "ram_in_reg[7][3]": 779, "result_i_tmp[30]": 780, "data_real_o[4]": 781, "at_source_data[0]": 782, "tdl_arr[0][17]": 783, "butterfly_st1[3][1][1]": 784, "lpp_ram_data_out~52": 785, "sw_2_arr[11][1]": 786, "i_array_out[0][16]": 787, "tdl_arr[15]": 788, "sw_0_arr[14][3]": 789, "ram_data_out2[10]": 790, "i_array_out[2][17]": 791, "data_int[3]~feeder": 792, "del_npi_cnt[2]": 793, "mac_mult1": 794, "butterfly_st1[3][1][12]": 795, "ram_data_out2[4]": 796, "tdl_arr[0][9]~feeder": 797, "ram_in_reg[4][1]~feeder": 798, "source_error[0]~output": 799, "twiddle_data[2][1][11]": 800, "lpp_ram_data_out[2][21]": 801, "data_count_sig[2]": 802, "a_ram_data_in_bus[69]": 803, "twiddle_data[1][0][5]": 804, "ram_in_reg[3][4]~feeder": 805, "Mux133~1": 806, "a_ram_data_in_bus[14]": 807, "butterfly_st2[2][1][6]": 808, "ram_in_reg[6][14]": 809, "Mux86~2": 810, "reg_no_twiddle[4][0][10]": 811, "sw_1_arr[0][1]~feeder": 812, "lpp_ram_data_out_sw[0][14]": 813, "a_ram_data_in_bus[115]~feeder": 814, "reset_n~inputclkctrl": 815, "Mux25~0": 816, "butterfly_st1[1][1][9]": 817, "clk~inputclkctrl": 818, "swd_tdl[7][1]~feeder": 819, "p_tdl[9][1]": 820, "Add15~69": 821, "lpp_ram_data_out[2][12]": 822, "swa_tdl[15][1]~feeder": 823, "ram_data_out1~28": 824, "rd_addr_c[0]": 825, "Add13~69": 826, "ram_data_out3~31": 827, "sw_0_arr[7][0]": 828, "tdl_arr[7]": 829, "sw_1_arr[3][0]": 830, "Mux4~1": 831, "Mux8~2": 832, "a_ram_data_in_bus[54]~feeder": 833, "b_ram_data_in_bus[57]": 834, "reg_no_twiddle[1][1][8]~feeder": 835, "tdl_arr[1][13]": 836, "ram_in_reg[6][6]~feeder": 837, "op_1~17": 838, "op_1~41": 839, "tdl_arr[0][0]~feeder": 840, "Add15~1": 841, "ram_data_out3~29": 842, "a_ram_data_in_bus[94]": 843, "gen_blk_float:gen_streaming:gen_disc:delay_next_blk": 844, "Selector10~0": 845, "b_ram_data_in_bus[124]": 846, "a_ram_data_in_bus[56]~feeder": 847, "i_array_out[3][17]": 848, "data_imag_o[16]": 849, "swa_tdl[2][1]": 850, "butterfly_st1[3][1][17]": 851, "lpp_ram_data_out~4": 852, "count[5]": 853, "Mux52~0": 854, "Mux42~0": 855, "Mux24~1": 856, "ram_in_reg[1][5]~feeder": 857, "lpp_ram_data_out[3][1]": 858, "lpp_ram_data_out[0][10]": 859, "result_i_tmp[26]": 860, "twiddle_data[2][1][10]": 861, "op_1~65": 862, "Mux12~1": 863, "reg_no_twiddle[6][0][3]~feeder": 864, "data_int[16]": 865, "data_int1[0]~feeder": 866, "fft_s2_cur~9": 867, "butterfly_st2[0][1][6]": 868, "a_ram_data_in_bus[42]": 869, "lpp_ram_data_out~133": 870, "data_imag_o[0]": 871, "gain_lut_blk[3]": 872, "at_sink_data_int[26]": 873, "Mux6~0": 874, "butterfly_st2[3][0][3]": 875, "sw_0_arr[5][2]~feeder": 876, "b_ram_data_in_bus[112]~feeder": 877, "lpp_ram_data_out[2][27]": 878, "Mux88~0": 879, "sw_0_arr[13][4]~feeder": 880, "ram_data_out0[34]": 881, "lpp_ram_data_out~75": 882, "reg_no_twiddle[5][1][3]": 883, "lpp_ram_data_out[3][0]": 884, "Mux77~2": 885, "wc_vec[3]": 886, "i_array_out[0][9]": 887, "data_count_sig[1]~5": 888, "result_r_tmp[31]": 889, "source_imag[16]~output": 890, "sw_0_arr[10][4]": 891, "butterfly_st1[1][0][7]": 892, "fft_real_out[14]": 893, "reg_no_twiddle[4][1][5]~feeder": 894, "op_1~30": 895, "b_ram_data_in_bus[71]~feeder": 896, "sw_0_arr[5][2]": 897, "source_stall_int_d": 898, "ram_in_reg[4][8]": 899, "Add3~9": 900, "butterfly_st2[3][0][11]": 901, "lpp_ram_data_out~13": 902, "Mux1~0": 903, "lpp_ram_data_out_sw[0][25]": 904, "Mux40~2": 905, "reg_no_twiddle[3][1][5]": 906, "lpp_ram_data_out~67": 907, "result_r_tmp[16]": 908, "butterfly_st1[3][1][8]": 909, "result_i_tmp[32]~feeder": 910, "op_1~74": 911, "source_imag[9]~output": 912, "pipeline_dffe[4]": 913, "sw[0]": 914, "reg_no_twiddle[3][1][12]~feeder": 915, "sw_3_arr[7][1]": 916, "data_int1[30]": 917, "a_ram_data_in_bus[100]~feeder": 918, "Mux134~3": 919, "tdl_arr[1][15]": 920, "data_rdy_vec[10]": 921, "swd_tdl[4][0]~feeder": 922, "ram_in_reg[3][1]": 923, "ram_data_out2~35": 924, "reg_no_twiddle[5][1][12]": 925, "i_array_out[3][4]": 926, "reg_no_twiddle[4][1][10]": 927, "p_tdl[10][0]~feeder": 928, "ram_in_reg[2][3]": 929, "Mux54~3": 930, "data_in_r[2]": 931, "Add10~29": 932, "a_ram_data_in_bus[8]~feeder": 933, "ram_data_out1~22": 934, "wr_ptr": 935, "data_in_i[14]~feeder": 936, "ram_data_out3~20": 937, "rdaddress_b_bus[15]": 938, "reset_n~input": 939, "twiddle_data[1][0][13]~feeder": 940, "Add6~69": 941, "data_count_int1[1]": 942, "data_in_i[6]": 943, "Mux74~1": 944, "Add2~5": 945, "ram_in_reg[2][3]~feeder": 946, "b_ram_data_in_bus[36]~feeder": 947, "twad_tdl[2][4]~feeder": 948, "r_array_out[3][3]~feeder": 949, "Add4~45": 950, "Selector1~1": 951, "butterfly_st2[3][1][5]": 952, "butterfly_st2[3][1][11]": 953, "Add6~49": 954, "Mux54~0": 955, "Mux136~0": 956, "b_ram_data_in_bus[73]": 957, "lpp_ram_data_out[2][29]": 958, "sw_3_arr[6][3]~feeder": 959, "b_ram_data_in_bus[51]": 960, "lpp_ram_data_out~74": 961, "swd_tdl[16][0]": 962, "Add6~73": 963, "lpp_ram_data_out~46": 964, "Selector2~1": 965, "swa_tdl[0][0]": 966, "p[0]": 967, "ram_in_reg[4][7]": 968, "butterfly_st2[0][1][0]": 969, "data_real_in_reg[1]": 970, "pipeline_dffe[20]": 971, "butterfly_st2[0][1][8]": 972, "tdl_arr[0][15]": 973, "butterfly_st2[2][0][7]": 974, "b_ram_data_in_bus[33]": 975, "sw_0_arr[6][4]~feeder": 976, "twiddle_data[2][0][1]~feeder": 977, "Add8~49": 978, "a_ram_data_in_bus[3]": 979, "k_count[3]": 980, "butterfly_st1[0][1][3]": 981, "reg_no_twiddle[2][0][13]": 982, "b_ram_data_in_bus[67]~feeder": 983, "sw_1_arr[4][2]": 984, "butterfly_st2[0][0][12]": 985, "sw_0_arr[10][1]~feeder": 986, "sw_0_arr[11][0]~feeder": 987, "ram_data_out1~3": 988, "Add8~41": 989, "ram_in_reg[4][5]": 990, "butterfly_st1[2][0][7]": 991, "a_ram_data_in_bus[123]": 992, "ram_data_out0~32": 993, "core_real_in[7]~feeder": 994, "data_imag_o[2]": 995, "b_ram_data_in_bus[22]": 996, "blk_exp_acc[5]": 997, "at_sink_data_int[16]": 998, "twad_tdl[1][0]": 999, "reg_no_twiddle[3][0][2]~feeder": 1000, "reg_no_twiddle[1][0][3]~feeder": 1001, "a_ram_data_in_bus[107]": 1002, "Mux2~1": 1003, "Add6~1": 1004, "butterfly_st2[3][0][13]": 1005, "sw_1_arr[5][2]~feeder": 1006, "Selector0~1": 1007, "swd_tdl[3][1]": 1008, "del_np_cnt[2]": 1009, "tdl_arr[1][14]~feeder": 1010, "op_1~137": 1011, "Selector6~0": 1012, "data_int1[23]": 1013, "r_array_out[3][17]": 1014, "sw_3_arr[7][1]~feeder": 1015, "Add17~65": 1016, "k_state~7": 1017, "twiddle_data[1][1][13]": 1018, "sw_1_arr[15][3]~feeder": 1019, "rdaddress_c_bus[13]": 1020, "sw_3_arr[15][3]~feeder": 1021, "twad_tdl[6][1]": 1022, "p_tdl[12][1]": 1023, "i_array_out[3][12]": 1024, "Mux9~0": 1025, "lpp_ram_data_out~108": 1026, "Add14~65": 1027, "sw_1_arr[0][0]": 1028, "Mux85~2": 1029, "b_ram_data_in_bus[10]~feeder": 1030, "Add16~9": 1031, "tdl_arr[0][11]": 1032, "ram_data_out3[25]": 1033, "b_ram_data_in_bus[49]~feeder": 1034, "ram_in_reg[6][0]~feeder": 1035, "tdl_arr[1][6]~feeder": 1036, "sw_0_arr[7][3]": 1037, "a_ram_data_in_bus[76]": 1038, "data_imag_in_reg[11]~feeder": 1039, "result_i_tmp[6]": 1040, "Mux17~1": 1041, "exponent_out~1": 1042, "data_imag_in_reg[3]": 1043, "wren_a~3": 1044, "reg_no_twiddle[3][1][1]": 1045, "sw_2_arr[3][1]": 1046, "butterfly_st2[2][0][5]": 1047, "Selector3~1": 1048, "output_r[18]": 1049, "ram_data_out0~30": 1050, "at_source_data[23]": 1051, "swd_tdl[3][0]": 1052, "a_ram_data_in_bus[122]~feeder": 1053, "lpp_ram_data_out~112": 1054, "reg_no_twiddle[3][1][15]": 1055, "data_real_in_reg[2]": 1056, "lpp_ram_data_out~15": 1057, "ram_in_reg[2][5]": 1058, "twiddle_data[2][0][6]~feeder": 1059, "butterfly_st2[0][1][13]": 1060, "r_array_out[3][4]": 1061, "data_int1[22]": 1062, "a_ram_data_in_bus[101]": 1063, "r_array_out[0][11]": 1064, "Mux4~2": 1065, "Mux15~3": 1066, "Mux135~0": 1067, "Mux19~2": 1068, "i_array_out[3][6]": 1069, "Mux108~0": 1070, "sw_0_arr[5][1]": 1071, "sw_1_arr[5][2]": 1072, "reg_no_twiddle[6][0][9]": 1073, "twiddle_data[2][1][9]~feeder": 1074, "ram_in_reg[0][9]~feeder": 1075, "wraddress_b_bus[14]": 1076, "butterfly_st2[0][0][0]": 1077, "Add2~53": 1078, "butterfly_st2[2][1][1]": 1079, "sw_2_arr[14][3]": 1080, "reg_no_twiddle[3][1][2]": 1081, "reg_no_twiddle[0][0][15]": 1082, "data_count_sig[3]~8": 1083, "ram_data_out0[32]": 1084, "Add7~1": 1085, "op_1~22": 1086, "tdl_arr[4]": 1087, "i_array_out[1][2]": 1088, "sink_valid~input": 1089, "sel_anb_ram": 1090, "fft_imag_out[12]": 1091, "i_array_out[3][3]~feeder": 1092, "fft_imag_out[16]~feeder": 1093, "b_ram_data_in_bus[37]": 1094, "ram_data_out2~20": 1095, "ram_in_reg[3][10]~feeder": 1096, "Add16~49": 1097, "FIFOram": 1098, "reg_no_twiddle[2][0][7]~feeder": 1099, "a_ram_data_in_bus[0]~feeder": 1100, "swd_tdl[9][0]~feeder": 1101, "butterfly_st1[1][1][16]": 1102, "a_ram_data_in_bus[24]": 1103, "reg_no_twiddle[3][0][9]": 1104, "tdl_arr[4][1]": 1105, "WideNor1": 1106, "fft_real_out[9]~feeder": 1107, "Mux39~0": 1108, "reg_no_twiddle[2][1][9]~feeder": 1109, "core_real_in[4]": 1110, "blk_exp[1]": 1111, "Mux113~0": 1112, "wren_a~2": 1113, "sw_0_arr[7][0]~feeder": 1114, "sw_0_arr[9][0]": 1115, "Add0~13": 1116, "a_ram_data_in_bus[4]": 1117, "lpp_ram_data_out[0][0]": 1118, "core_imag_in[10]": 1119, "reg_no_twiddle[3][0][17]~feeder": 1120, "b_ram_data_in_bus[21]": 1121, "Add9~61": 1122, "lpp_ram_data_out[0][20]": 1123, "lpp_count_offset[6]": 1124, "Mux126~4": 1125, "reg_no_twiddle[3][0][10]": 1126, "gen_rams:2:dat_A": 1127, "tdl_arr[8]": 1128, "data_int1[34]": 1129, "Mux41~1": 1130, "a_ram_data_in_bus[98]": 1131, "butterfly_st1[2][1][17]": 1132, "ram_data_out0~24": 1133, "Mux85~3": 1134, "b_ram_data_in_bus[8]": 1135, "Mux47~1": 1136, "wraddress_b_bus[6]~feeder": 1137, "i_array_out[1][16]": 1138, "lpp_ram_data_out[2][31]": 1139, "op_1~46": 1140, "reg_no_twiddle[5][1][2]~feeder": 1141, "a_ram_data_in_bus[127]": 1142, "Selector7~0": 1143, "b_ram_data_in_bus[78]~feeder": 1144, "Mux3~1": 1145, "core_imag_in[5]": 1146, "Add15~13": 1147, "b_ram_data_in_bus[85]": 1148, "ram_in_reg[0][0]": 1149, "ram_data_out0~33": 1150, "fft_imag_out[7]": 1151, "next_pass_i": 1152, "data_imag_o[10]": 1153, "a_ram_data_in_bus[115]": 1154, "Add11~73": 1155, "Selector5~1": 1156, "butterfly_st1[1][1][8]": 1157, "a_ram_data_in_bus[131]~feeder": 1158, "Mux10~0": 1159, "ram_data_out3[27]": 1160, "op_1~141": 1161, "r_array_out[1][5]": 1162, "twad_tdl[6][3]~feeder": 1163, "b_ram_data_in_bus[132]": 1164, "i_array_out[0][12]": 1165, "ram_in_reg[1][16]~feeder": 1166, "b_ram_data_in_bus[23]": 1167, "result_r_tmp[10]": 1168, "sw_r_tdl[0][0]": 1169, "result_i_tmp[7]": 1170, "ram_in_reg[0][1]": 1171, "source_packet_error[1]": 1172, "reg_no_twiddle[6][0][16]": 1173, "reg_no_twiddle[4][1][13]~feeder": 1174, "b_ram_data_in_bus[129]~feeder": 1175, "sw_3_arr[0][1]~feeder": 1176, "data_int[10]~feeder": 1177, "Mux23~0": 1178, "i_array_out[3][0]": 1179, "Selector0~0": 1180, "data_int1[12]": 1181, "Mux127~2": 1182, "lpp_ram_data_out[2][16]": 1183, "Mux3~3": 1184, "result_i_tmp[28]": 1185, "Mux71~0": 1186, "sw_3_arr[9][3]": 1187, "data_int1[18]": 1188, "a_ram_data_in_bus[56]": 1189, "out_cnt[2]": 1190, "rdaddress_a_bus[11]~feeder": 1191, "core_real_in[17]~feeder": 1192, "data_in_i[17]": 1193, "data_real_in_reg[11]": 1194, "data_count_int1[4]": 1195, "Add11~57": 1196, "a_ram_data_in_bus[64]~feeder": 1197, "Add4~33": 1198, "reg_no_twiddle[6][0][2]": 1199, "reg_no_twiddle[0][1][5]": 1200, "output_r[17]": 1201, "gain_lut_8pts~13": 1202, "lpp_ram_data_out~104": 1203, "ram_in_reg[0][13]~feeder": 1204, "reg_no_twiddle[6][1][1]": 1205, "a_ram_data_in_bus[39]": 1206, "result_i_tmp[29]~feeder": 1207, "Add0~25": 1208, "op_1~81": 1209, "reg_no_twiddle[2][1][13]": 1210, "reg_no_twiddle[0][1][11]": 1211, "a_ram_data_in_bus[31]": 1212, "twiddle_data[1][0][10]~feeder": 1213, "a_ram_data_in_bus[100]": 1214, "data_int1[3]~feeder": 1215, "at_source_data[14]": 1216, "a_ram_data_in_bus[13]": 1217, "Mux39~2": 1218, "butterfly_st2[3][0][4]": 1219, "ram_in_reg[4][9]": 1220, "ram_in_reg[0][13]": 1221, "butterfly_st1[1][1][3]": 1222, "Add12~9": 1223, "butterfly_st2[1][1][4]": 1224, "swd_tdl[10][1]": 1225, "wraddress_a_bus[1]": 1226, "result_i_tmp[33]~feeder": 1227, "del_np_cnt~2": 1228, "ram_data_out1~24": 1229, "ram_data_out0[15]": 1230, "Add0~45": 1231, "twiddle_data[1][0][3]": 1232, "r_array_out[3][16]": 1233, "reg_no_twiddle[0][0][12]": 1234, "fft_imag_out[15]~feeder": 1235, "source_comb_update_2~2": 1236, "ram_a_not_b_vec[10]": 1237, "Add6~41": 1238, "b_ram_data_in_bus[99]~feeder": 1239, "data_count_int1[5]": 1240, "b_ram_data_in_bus[113]~feeder": 1241, "Selector5~0": 1242, "swd_tdl[15][1]": 1243, "result_i_tmp[25]~feeder": 1244, "tdl_arr[1][11]": 1245, "a_ram_data_in_bus[68]~feeder": 1246, "a_ram_data_in_bus[63]": 1247, "ram_data_out0~17": 1248, "blk_exp[3]~feeder": 1249, "fft_imag_out[10]~feeder": 1250, "lpp_ram_data_out~73": 1251, "at_source_data[7]": 1252, "at_sink_data_int[29]": 1253, "twad_tdl[4][2]~feeder": 1254, "op_1~13": 1255, "b_ram_data_in_bus[127]": 1256, "Add2~9": 1257, "tdl_arr[0][1]": 1258, "data_imag_in_reg[4]": 1259, "butterfly_st1[0][1][11]": 1260, "sw_1_arr[7][1]": 1261, "b_ram_data_in_bus[11]~feeder": 1262, "Mux3~2": 1263, "ram_in_reg[5][16]": 1264, "at_source_valid_int~1": 1265, "Mux79~0": 1266, "result_i_tmp[34]": 1267, "Add5~73": 1268, "sop": 1269, "r_array_out[1][15]": 1270, "data_real_o[13]": 1271, "Mux57~1": 1272, "Add12~45": 1273, "data_in_r[7]": 1274, "at_sink_data_int[23]": 1275, "ram_a_not_b_vec[11]~feeder": 1276, "result_r_tmp[20]": 1277, "core_real_in[15]": 1278, "ram_in_reg[4][1]": 1279, "b_ram_data_in_bus[61]": 1280, "i_array_out[0][1]": 1281, "result_r_tmp[34]": 1282, "Mux6~3": 1283, "source_real[9]~output": 1284, "Mux19~1": 1285, "data_int1[26]": 1286, "swd_tdl[8][0]": 1287, "ram_data_out3~0": 1288, "a_ram_data_in_bus[46]": 1289, "offset_counter[6]": 1290, "pipeline_dffe[11]": 1291, "Add15~37": 1292, "ram_in_reg[3][16]~feeder": 1293, "wraddress_a_bus[18]~feeder": 1294, "reg_no_twiddle[4][0][12]~feeder": 1295, "a_ram_data_in_bus[70]~feeder": 1296, "fft_real_out[17]": 1297, "data_real_in_reg[5]": 1298, "a_ram_data_in_bus[109]": 1299, "tdl_arr[1][9]~feeder": 1300, "Add3~1": 1301, "source_imag[3]~output": 1302, "at_source_data[9]": 1303, "data_count_sig[3]": 1304, "Add1~5": 1305, "ram_in_reg[1][7]~feeder": 1306, "reg_no_twiddle[4][0][5]": 1307, "b_ram_data_in_bus[119]": 1308, "data_int[11]": 1309, "Mux29~1": 1310, "swa_tdl[3][1]~feeder": 1311, "Add5~9": 1312, "r_array_out[1][3]": 1313, "ram_data_out2~22": 1314, "result_i_tmp[11]": 1315, "data_real_in_reg[4]": 1316, "i_array_out[2][3]": 1317, "Add2~65": 1318, "sw_1_arr[7][3]": 1319, "Add14~33": 1320, "sdetd.BLOCK_READY~1": 1321, "twiddle_data[0][1][10]~feeder": 1322, "b_ram_data_in_bus[13]~feeder": 1323, "slb_i[1]": 1324, "counter_comb_bita0": 1325, "reg_no_twiddle[4][0][1]~feeder": 1326, "butterfly_st1[3][0][1]": 1327, "twiddle_data[0][0][9]": 1328, "at_sink_data_int[6]~feeder": 1329, "ram_data_out3~2": 1330, "reg_no_twiddle[1][0][5]": 1331, "Mux2~0": 1332, "b_ram_data_in_bus[6]~feeder": 1333, "lpp_ram_data_out_sw[1][19]": 1334, "sw_3_arr[14][1]": 1335, "swa_tdl[12][1]": 1336, "a_ram_data_in_bus[2]": 1337, "ram_data_out3[2]": 1338, "op_1~125": 1339, "next_block_d4~feeder": 1340, "a_ram_data_in_bus[114]~feeder": 1341, "Add10~25": 1342, "b_ram_data_in_bus[106]~feeder": 1343, "r_array_out[3][15]": 1344, "Mux130~0": 1345, "a_ram_data_in_bus[95]": 1346, "Mux23~1": 1347, "lpp_ram_data_out~7": 1348, "butterfly_st2[1][1][11]": 1349, "wren_a~1": 1350, "source_real[14]~output": 1351, "blk_exp_acc[3]~0": 1352, "b_ram_data_in_bus[112]": 1353, "ram_data_out1~14": 1354, "ram_in_reg[3][0]": 1355, "next_pass_id~1": 1356, "result_i_tmp[21]~feeder": 1357, "fft_imag_out[16]": 1358, "reg_no_twiddle[5][0][17]~feeder": 1359, "butterfly_st1[3][0][17]": 1360, "butterfly_st2[2][0][15]": 1361, "tdl_arr[1][1]~feeder": 1362, "Selector3~0": 1363, "en_i~0": 1364, "slb_last~3": 1365, "sink_stall_reg": 1366, "swd_tdl[14][0]~feeder": 1367, "ram_a_not_b_vec[19]~feeder": 1368, "twiddle_data[1][1][15]": 1369, "Add1~57": 1370, "data_count_int_selected[5]~0": 1371, "sw_2_arr[14][1]": 1372, "source_imag[6]~output": 1373, "ram_data_out3[8]": 1374, "tdl_arr[0][0]": 1375, "tdl_arr[1][10]~feeder": 1376, "pipeline_dffe[5]": 1377, "a_ram_data_in_bus[77]": 1378, "at_source_data[37]": 1379, "reg_no_twiddle[5][0][4]": 1380, "Mux12~2": 1381, "Mux40~3": 1382, "op_1~121": 1383, "Add15~57": 1384, "b_ram_data_in_bus[27]": 1385, "sw_0_arr[4][0]": 1386, "Add7~61": 1387, "swa_tdl[7][1]": 1388, "ram_data_out3~13": 1389, "reg_no_twiddle[3][0][11]": 1390, "butterfly_st2[1][0][8]": 1391, "lpp_ram_data_out_sw[0][23]": 1392, "core_imag_in[6]": 1393, "reg_no_twiddle[6][0][2]~feeder": 1394, "reg_no_twiddle[2][0][2]": 1395, "Add13~37": 1396, "Add1~0": 1397, "Add9~49": 1398, "Mux0~1": 1399, "reg_no_twiddle[3][0][15]": 1400, "twiddle_data[2][0][8]~feeder": 1401, "source_real[13]~output": 1402, "data_int1[2]": 1403, "data_int[15]": 1404, "ram_in_reg[7][1]": 1405, "butterfly_st2[1][1][0]": 1406, "ram_in_reg[5][1]": 1407, "result_i_tmp[12]": 1408, "Add3~37": 1409, "ram_in_reg[2][0]~feeder": 1410, "Add11~1": 1411, "ram_data_out2[9]": 1412, "data_imag_in_reg[9]": 1413, "at_source_data[35]": 1414, "Mux72~3": 1415, "wr_addr[0]": 1416, "r_array_out[0][15]": 1417, "swd_tdl[13][0]~feeder": 1418, "sink_stall_s~feeder": 1419, "Mux110~0": 1420, "core_imag_in[6]~feeder": 1421, "Add11~25": 1422, "sw_0_arr[6][2]": 1423, "pipeline_dffe[24]": 1424, "sw_1_arr[4][1]~feeder": 1425, "twad_temp[4]": 1426, "Mux85~1": 1427, "data_imag_in_reg[1]": 1428, "Mux130~3": 1429, "twiddle_data[1][0][11]~feeder": 1430, "result_i_tmp[34]~feeder": 1431, "fft_real_out[7]": 1432, "ram_in_reg[7][4]": 1433, "reg_no_twiddle[3][0][16]~feeder": 1434, "op_1~54": 1435, "at_sink_data_int[0]": 1436, "ram_data_out3[30]": 1437, "at_source_data[40]": 1438, "data_in_i[5]": 1439, "sw_2_arr[5][1]": 1440, "ram_in_reg[2][15]~feeder": 1441, "ram_in_reg[3][14]": 1442, "pipeline_dffe[32]": 1443, "tdl_arr[1][12]~feeder": 1444, "k_state.HOLD~0": 1445, "result_i_tmp[14]": 1446, "p_tdl[8][1]~feeder": 1447, "lpp_sel~0": 1448, "sw_3_arr[8][1]": 1449, "Mux18~3": 1450, "usedw_will_be_1~0": 1451, "data_int1[41]": 1452, "a_ram_data_in_bus[62]": 1453, "fft_dirn_held_o2~0": 1454, "a_ram_data_in_bus[113]": 1455, "Add4~5": 1456, "Mux48~3": 1457, "p_tdl[3][0]": 1458, "rd_addr_b[0]": 1459, "sw_0_arr[11][4]": 1460, "b_ram_data_in_bus[77]": 1461, "ram_data_out0[3]": 1462, "data_int[3]": 1463, "Add5~29": 1464, "i_array_out[3][11]": 1465, "butterfly_st1[3][0][2]": 1466, "a_ram_data_in_bus[16]": 1467, "Selector6~1": 1468, "butterfly_st2[1][1][7]": 1469, "Add2~69": 1470, "twiddle_data[1][1][2]": 1471, "lpp_ram_data_out_sw[0][19]": 1472, "tdl_arr[0][2]": 1473, "pipeline_dffe[34]": 1474, "Add6~17": 1475, "tdl_arr[1][4]": 1476, "Add2~61": 1477, "data_real_in_reg[3]~feeder": 1478, "lpp_ram_data_out~77": 1479, "Add14~25": 1480, "sw_1_arr[2][1]": 1481, "butterfly_st1[2][1][5]": 1482, "data_real_in_reg[9]": 1483, "butterfly_st2[0][1][14]": 1484, "tdl_arr[1][5]": 1485, "ram_data_out1~10": 1486, "data_real_o[3]": 1487, "butterfly_st1[2][0][13]": 1488, "Mux134~0": 1489, "rd_addr_d[3]": 1490, "ram_in_reg[3][11]": 1491, "blk_exp[4]": 1492, "butterfly_st2[1][0][13]": 1493, "Add1~73": 1494, "Add3~0": 1495, "ram_in_reg[1][16]": 1496, "b_ram_data_in_bus[128]": 1497, "tdl_arr[0][7]": 1498, "source_state.st_err": 1499, "lpp_ram_data_out[3][25]": 1500, "Add5~45": 1501, "op_1~145": 1502, "gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_disc:delay_next_pass2": 1503, "data_in_i[16]~feeder": 1504, "a_ram_data_in_bus[15]~feeder": 1505, "exponent_out[5]": 1506, "Add3~13": 1507, "i_array_out[1][3]": 1508, "ram_in_reg[5][12]": 1509, "sink_imag[12]~input": 1510, "Add1~37": 1511, "butterfly_st2[1][0][2]": 1512, "ram_in_reg[2][4]": 1513, "Add16~5": 1514, "count[0]": 1515, "Mux86~3": 1516, "reg_no_twiddle[3][0][6]": 1517, "a_ram_data_in_bus[125]": 1518, "lpp_ram_data_out~64": 1519, "Mux42~1": 1520, "a_ram_data_in_bus[6]": 1521, "b_ram_data_in_bus[18]": 1522, "twiddle_data[2][0][0]": 1523, "twiddle_data[2][1][15]": 1524, "fft_s2_cur.IDLE~0": 1525, "sw_0_arr[3][2]": 1526, "data_in_i[12]~feeder": 1527, "reg_no_twiddle[4][0][4]": 1528, "Mux42~2": 1529, "data_rdy_vec[6]": 1530, "reg_no_twiddle[3][0][13]~feeder": 1531, "butterfly_st2[1][0][11]": 1532, "op_1~101": 1533, "ram_in_reg[4][14]": 1534, "a_ram_data_in_bus[9]~feeder": 1535, "Mux90~1": 1536, "r_array_out[3][10]": 1537, "reg_no_twiddle[1][1][16]": 1538, "Add16~21": 1539, "twiddle_data[0][1][4]": 1540, "at_source_data[37]~feeder": 1541, "sw_0_arr[14][2]~feeder": 1542, "Add7~49": 1543, "data_real_in_reg[15]~feeder": 1544, "twiddle_data[0][1][5]": 1545, "op_1~38": 1546, "ram_data_out2[28]": 1547, "Add14~45": 1548, "wraddress_a_bus[14]": 1549, "twiddle_data[0][1][8]~feeder": 1550, "reg_no_twiddle[5][1][15]": 1551, "core_imag_in[1]~feeder": 1552, "reg_no_twiddle[6][1][3]": 1553, "result_i_tmp[17]": 1554, "sw_1_arr[6][1]": 1555, "ram_in_reg[7][1]~feeder": 1556, "data_int[8]~feeder": 1557, "ram_data_out1[26]": 1558, "source_real[3]~output": 1559, "Add12~13": 1560, "Add3~69": 1561, "reg_no_twiddle[1][0][17]~feeder": 1562, "a_ram_data_in_bus[98]~feeder": 1563, "tdl_arr[13]": 1564, "ram_data_out0~14": 1565, "b_ram_data_in_bus[126]": 1566, "Mux48~2": 1567, "result_r_tmp[4]": 1568, "b_ram_data_in_bus[140]": 1569, "swa_tdl[11][0]": 1570, "r_array_out[1][12]": 1571, "a_ram_data_in_bus[29]": 1572, "result_r_tmp[29]": 1573, "b_ram_data_in_bus[17]~feeder": 1574, "data_real_o[6]": 1575, "del_npi_cnt~5": 1576, "data_real_o[10]": 1577, "reg_no_twiddle[0][0][5]": 1578, "b_ram_data_in_bus[80]": 1579, "result_i_tmp[31]": 1580, "b_ram_data_in_bus[10]": 1581, "op_1~89": 1582, "lpp_ram_data_out_sw[1][2]": 1583, "at_sink_data_int[17]": 1584, "Mux101~0": 1585, "k_state~6": 1586, "lpp_ram_data_out[2][17]": 1587, "ram_in_reg[2][17]~feeder": 1588, "fft_dirn_held_o~0": 1589, "next_block_d4": 1590, "sw_3_arr[15][1]": 1591, "op_1~70": 1592, "b_ram_data_in_bus[86]": 1593, "Mux90~2": 1594, "ram_in_reg[6][7]": 1595, "result_r_tmp[34]~feeder": 1596, "ram_data_out1[7]": 1597, "reg_no_twiddle[6][0][4]": 1598, "Add15~25": 1599, "butterfly_st1[0][1][18]": 1600, "ram_data_out2[33]": 1601, "fft_imag_out[2]~feeder": 1602, "Add3~25": 1603, "del_npi_cnt~4": 1604, "Add16~25": 1605, "out_cnt[1]": 1606, "ram_data_out1[21]": 1607, "Mux46~0": 1608, "reg_no_twiddle[1][1][8]": 1609, "ram_in_reg[1][10]": 1610, "Mux121~0": 1611, "sw_0_arr[5][4]": 1612, "Mux84~2": 1613, "Add10~73": 1614, "lpp_ram_data_out[1][9]": 1615, "Add2~17": 1616, "data_real_in_reg[6]": 1617, "ram_data_out3[7]": 1618, "lpp_ram_data_out[1][0]": 1619, "Add3~61": 1620, "butterfly_st1[3][1][10]": 1621, "rdaddress_b_bus[6]": 1622, "a_ram_data_in_bus[81]": 1623, "Add2~37": 1624, "a_ram_data_in_bus[120]~feeder": 1625, "pipeline_dffe[35]": 1626, "data_in_r[8]~feeder": 1627, "op_1~109": 1628, "butterfly_st2[3][1][13]": 1629, "butterfly_st2[1][0][10]": 1630, "at_source_data[38]~feeder": 1631, "b_ram_data_in_bus[130]": 1632, "dat_B": 1633, "rdaddress_a_bus[12]": 1634, "a_ram_data_in_bus[59]~feeder": 1635, "Add10~53": 1636, "lpp_ram_data_out[1][31]": 1637, "reg_no_twiddle[2][1][1]": 1638, "reg_no_twiddle[5][0][12]~feeder": 1639, "at_source_data[34]": 1640, "fft_imag_out[13]": 1641, "butterfly_st1[1][0][15]": 1642, "swd_tdl[11][0]": 1643, "Mux65~1": 1644, "output_i[4]": 1645, "Mux2~2": 1646, "butterfly_st1[2][1][11]": 1647, "data_count_sig[6]": 1648, "sw_2_arr[13][1]~feeder": 1649, "a_ram_data_in_bus[81]~feeder": 1650, "i_array_out[1][12]": 1651, "butterfly_st2[3][1][14]": 1652, "source_imag[14]~output": 1653, "lpp_count_offset[1]": 1654, "ram_in_reg[1][3]": 1655, "data_real_o[5]": 1656, "Add1~21": 1657, "data_in_r[16]": 1658, "pipeline_dffe[28]": 1659, "twiddle_data[0][0][12]": 1660, "butterfly_st2[2][0][12]": 1661, "twiddle_data[2][0][4]": 1662, "del_np_cnt[4]": 1663, "result_i_tmp[24]": 1664, "reg_no_twiddle[0][1][14]": 1665, "sw_2_arr[15][1]": 1666, "sw_1_arr[15][2]": 1667, "result_r_tmp[12]": 1668, "core_imag_in[16]": 1669, "butterfly_st1[1][1][6]": 1670, "Selector8~0": 1671, "valid_ctrl_int1": 1672, "lpp_ram_data_out~40": 1673, "at_sink_data_int[15]": 1674, "Mux112~0": 1675, "op_1~93": 1676, "b_ram_data_in_bus[103]": 1677, "data_int[24]": 1678, "op_1~113": 1679, "Mux18~2": 1680, "tdl_arr[1][4]~feeder": 1681, "Add14~17": 1682, "ram_data_out3~25": 1683, "p_tdl[7][0]~feeder": 1684, "ram_data_out1[10]": 1685, "reg_no_twiddle[3][0][2]": 1686, "twiddle_data[0][1][2]~feeder": 1687, "ram_in_reg[4][2]": 1688, "Mux30~0": 1689, "lpp_ram_data_out[1][3]": 1690, "Mux72~0": 1691, "i_array_out[0][6]": 1692, "count[4]": 1693, "a_ram_data_in_bus[88]": 1694, "master_source_sop": 1695, "Add8~29": 1696, "reg_no_twiddle[1][1][10]~feeder": 1697, "sw_1_arr[14][1]~feeder": 1698, "tdl_arr[0][16]": 1699, "ram_data_out3~16": 1700, "data_real_in_reg[16]": 1701, "a_ram_data_in_bus[78]~feeder": 1702, "lpp_ram_data_out[3][16]": 1703, "Mux43~1": 1704, "ram_in_reg[2][6]": 1705, "wraddress_a_bus[11]": 1706, "reg_no_twiddle[3][1][10]": 1707, "ram_in_reg[6][17]": 1708, "ram_data_out1[33]": 1709, "result_r_tmp[22]": 1710, "lpp_ram_data_out[3][14]": 1711, "rd_addr_d[0]": 1712, "butterfly_st2[3][0][16]": 1713, "pipeline_dffe[7]": 1714, "slb_last[0]": 1715, "exponent_out[2]": 1716, "at_source_data[26]~feeder": 1717, "lpp_ram_data_out_sw[1][34]": 1718, "b_ram_data_in_bus[101]": 1719, "twiddle_data[1][0][9]": 1720, "at_source_data[41]": 1721, "butterfly_st1[0][1][17]": 1722, "sink_imag[8]~input": 1723, "b_ram_data_in_bus[142]~feeder": 1724, "Add7~37": 1725, "data_real_in_reg[12]": 1726, "data_imag_o[0]~0": 1727, "reg_no_twiddle[2][0][17]~feeder": 1728, "reg_no_twiddle[3][1][11]": 1729, "a_ram_data_in_bus[6]~feeder": 1730, "sw_2_arr[8][3]": 1731, "Mux49~3": 1732, "Mux141~2": 1733, "sw_3_arr[12][3]": 1734, "rdaddress_b_bus[1]": 1735, "data_in_r[6]": 1736, "op_1~62": 1737, "ram_in_reg[1][1]": 1738, "lpp_ram_data_out_sw[0][26]": 1739, "i_array_out[2][6]": 1740, "sw_0_arr[7][2]": 1741, "send_sop_eop_p~0": 1742, "sign_sel": 1743, "sink_start~0": 1744, "data_in_i[10]": 1745, "at_source_data[21]~feeder": 1746, "Add7~53": 1747, "reg_no_twiddle[2][1][3]~feeder": 1748, "data_int[5]": 1749, "wraddress_a_bus[3]": 1750, "reg_no_twiddle[2][1][16]": 1751, "lpp_ram_data_out~120": 1752, "lut_out_tmp~2": 1753, "b_ram_data_in_bus[28]~feeder": 1754, "sdetd~8": 1755, "sw_1_arr[3][2]": 1756, "source_comb_update_2~0": 1757, "wraddress_a_bus[18]": 1758, "butterfly_st1[0][0][11]": 1759, "reg_no_twiddle[1][0][14]": 1760, "result_r_tmp[6]": 1761, "lpp_ram_data_out~114": 1762, "a_ram_data_in_bus[11]~feeder": 1763, "anb": 1764, "data_imag_o[17]~17": 1765, "sw_0_arr[0][4]": 1766, "reg_no_twiddle[2][0][15]": 1767, "lpp_ram_data_out_sw[1][4]": 1768, "ram_in_reg[1][0]~feeder": 1769, "twad_tdl[1][2]": 1770, "k_count[2]": 1771, "sink_imag[13]~input": 1772, "twiddle_data[0][0][0]~feeder": 1773, "tdl_arr[1][3]": 1774, "a_ram_data_in_bus[9]": 1775, "ram_data_out2[7]": 1776, "Mux109~0": 1777, "lpp_ram_data_out~55": 1778, "butterfly_st2[2][1][15]": 1779, "Add17~21": 1780, "lpp_ram_data_out[2][1]": 1781, "a_ram_data_in_bus[38]~feeder": 1782, "lpp_ram_data_out~60": 1783, "wr_addr[1]": 1784, "core_real_in[2]~feeder": 1785, "reg_no_twiddle[2][0][0]": 1786, "ram_data_out1[1]": 1787, "r_array_out[2][13]": 1788, "wren_a[1]": 1789, "blk_exp[2]": 1790, "at_source_data[36]": 1791, "reg_no_twiddle[4][1][5]": 1792, "lpp_ram_data_out[0][21]": 1793, "sw_1_arr[12][3]": 1794, "fft_imag_out[10]": 1795, "data_count_int[5]": 1796, "Mux29~0": 1797, "at_sink_data_int[35]": 1798, "tdl_arr[0][10]": 1799, "reg_no_twiddle[1][0][9]": 1800, "twiddle_data[2][0][7]~feeder": 1801, "reg_no_twiddle[5][0][0]": 1802, "Add16~33": 1803, "data_int1[19]~feeder": 1804, "ram_in_reg[1][17]": 1805, "lpp_ram_data_out_sw[0][17]": 1806, "lpp_ram_data_out[2][32]": 1807, "sw_3_arr[14][3]": 1808, "a_ram_data_in_bus[129]": 1809, "ram_data_out1~25": 1810, "Add0~61": 1811, "twiddle_data[0][1][11]": 1812, "lut_out_tmp[1]": 1813, "source_real[16]~output": 1814, "Add16~41": 1815, "Mux53~2": 1816, "butterfly_st1[1][0][1]": 1817, "Mux49~0": 1818, "reg_no_twiddle[1][1][3]~feeder": 1819, "ram_in_reg[3][16]": 1820, "lpp_ram_data_out[0][27]": 1821, "swd_tdl[10][1]~feeder": 1822, "Mux4~0": 1823, "twiddle_data[1][1][17]": 1824, "a_ram_data_in_bus[33]~feeder": 1825, "data_count_int[0]": 1826, "lpp_ram_data_out~71": 1827, "Mux38~2": 1828, "ram_a_not_b_vec[5]~feeder": 1829, "ram_a_not_b_vec[0]": 1830, "k[1]": 1831, "output_i[2]": 1832, "lpp_ram_data_out~93": 1833, "p_tdl[4][1]~feeder": 1834, "result_r_tmp[9]": 1835, "sw_0_arr[15][3]": 1836, "fft_s2_cur.IDLE": 1837, "swd[0]": 1838, "a_ram_data_in_bus[80]": 1839, "sw_1_arr[7][0]": 1840, "a_ram_data_in_bus[28]~feeder": 1841, "Mux74~0": 1842, "core_imag_in[0]": 1843, "reg_no_twiddle[1][0][12]": 1844, "at_source_data[38]": 1845, "sw_1_arr[14][2]": 1846, "ram_in_reg[1][8]": 1847, "packet_error0": 1848, "butterfly_st2[3][0][15]": 1849, "tdl_arr[0][9]": 1850, "lpp_ram_data_out~76": 1851, "Mux20~1": 1852, "output_r[11]": 1853, "wren_b[1]": 1854, "lpp_count[5]": 1855, "sw_0_arr[8][4]": 1856, "twiddle_data[1][1][8]": 1857, "ram_data_out2~33": 1858, "data_count_int1[3]": 1859, "b_ram_data_in_bus[34]~feeder": 1860, "ram_in_reg[3][1]~feeder": 1861, "tdl_arr[0][15]~feeder": 1862, "butterfly_st1[0][0][5]": 1863, "Add11~13": 1864, "data_real_in_reg[1]~feeder": 1865, "b_ram_data_in_bus[89]~feeder": 1866, "butterfly_st2[0][1][16]": 1867, "a_ram_data_in_bus[142]~feeder": 1868, "ram_data_out3~24": 1869, "del_np_cnt~3": 1870, "b_ram_data_in_bus[15]": 1871, "Mux36~1": 1872, "r_array_out[2][3]": 1873, "lpp_ram_data_out[2][4]": 1874, "rdaddress_c_bus[12]": 1875, "b_ram_data_in_bus[73]~feeder": 1876, "reg_no_twiddle[4][0][13]~feeder": 1877, "fft_imag_out[3]~feeder": 1878, "a_ram_data_in_bus[92]": 1879, "Mux132~1": 1880, "result_i_tmp[29]": 1881, "rd_addr_b[4]~0": 1882, "Mux5~1": 1883, "data_int[22]": 1884, "at_source_data[22]~feeder": 1885, "Mux139~2": 1886, "ram_in_reg[3][9]~feeder": 1887, "twad_tdl[6][3]": 1888, "lpp_ram_data_out_sw[0][11]": 1889, "Mux69~1": 1890, "Mux7~0": 1891, "data_int[16]~feeder": 1892, "a_ram_data_in_bus[137]": 1893, "a_ram_data_in_bus[20]~feeder": 1894, "exponent_out~4": 1895, "ram_in_reg[7][5]": 1896, "blk_exp_accum[1]": 1897, "data_rdy_vec[0]": 1898, "Mux129~3": 1899, "sw_1_arr[15][3]": 1900, "ram_in_reg[7][12]~feeder": 1901, "swa_tdl[8][1]": 1902, "sw_3_arr[4][1]": 1903, "a_ram_data_in_bus[49]~feeder": 1904, "reg_no_twiddle[3][1][17]": 1905, "max_reached": 1906, "butterfly_st2[2][0][16]": 1907, "ram_in_reg[1][2]~feeder": 1908, "butterfly_st2[3][0][19]": 1909, "at_sink_data_int[11]": 1910, "Add11~29": 1911, "Mux132~2": 1912, "sw_0_arr[3][1]": 1913, "result_r_tmp[5]": 1914, "p_tdl[5][1]": 1915, "Mux64~0": 1916, "op_1~85": 1917, "at_source_error[1]": 1918, "data_real_in_reg[17]": 1919, "a_ram_data_in_bus[39]~feeder": 1920, "fft_imag_out[11]~feeder": 1921, "out_cnt[6]": 1922, "b_ram_data_in_bus[46]": 1923, "butterfly_st1[2][1][7]": 1924, "Add1~25": 1925, "Add8~25": 1926, "result_i_tmp[18]": 1927, "r_array_out[0][14]": 1928, "lpp_ram_data_out_sw[1][32]": 1929, "butterfly_st1[3][0][8]": 1930, "ram_in_reg[0][15]": 1931, "twiddle_data[0][1][6]~feeder": 1932, "Add3~29": 1933, "Mux51~3": 1934, "Equal0~1": 1935, "result_r_tmp[19]": 1936, "fifo_wrreq~0": 1937, "lpp_count[6]": 1938, "p_tdl[11][1]": 1939, "ram_in_reg[2][16]": 1940, "data_imag_o[2]~2": 1941, "inverse~input": 1942, "sink_real[6]~input": 1943, "lpp_ram_data_out[1][22]": 1944, "Selector4~4": 1945, "sw_2_arr[6][3]~feeder": 1946, "data_int1[5]": 1947, "reg_no_twiddle[3][1][16]~feeder": 1948, "lpp_ram_data_out[1][10]": 1949, "Mux52~2": 1950, "tdl_arr[0][12]": 1951, "Mux23~2": 1952, "a_ram_data_in_bus[91]~feeder": 1953, "lpp_count_offset[0]~0": 1954, "ram_data_out3~26": 1955, "lpp_ram_data_out[1][33]": 1956, "Mux62~0": 1957, "Mux6~1": 1958, "ram_in_reg[7][7]": 1959, "wraddress_a_bus[0]": 1960, "Add6~37": 1961, "ram_in_reg[5][0]": 1962, "sw_2_arr[1][3]": 1963, "ram_data_out1~0": 1964, "butterfly_st1[1][1][18]": 1965, "sw_2_arr[2][1]": 1966, "lpp_ram_data_out_sw[1][18]": 1967, "ram_data_out2~34": 1968, "lpp_ram_data_out[0][2]": 1969, "reg_no_twiddle[5][1][9]": 1970, "result_r_tmp[27]": 1971, "wraddress_a_bus[14]~feeder": 1972, "a_ram_data_in_bus[84]~feeder": 1973, "a_ram_data_in_bus[112]": 1974, "reg_no_twiddle[4][1][0]": 1975, "a_ram_data_in_bus[53]": 1976, "wraddress_a_bus[3]~feeder": 1977, "result_i_tmp[5]": 1978, "Mux5~0": 1979, "reg_no_twiddle[1][0][6]": 1980, "Add2~45": 1981, "Mux126~5": 1982, "lpp_ram_data_out[0][6]": 1983, "r_array_out[1][9]~feeder": 1984, "wraddress_b_bus[17]": 1985, "ram_data_out2~15": 1986, "Add16~57": 1987, "r_array_out[3][2]~feeder": 1988, "sw_3_arr[15][3]": 1989, "ram_a_not_b_vec[14]~feeder": 1990, "ram_a_not_b_vec[21]~feeder": 1991, "offset_counter[3]": 1992, "butterfly_st1[1][0][18]": 1993, "butterfly_st2[0][0][5]": 1994, "reg_no_twiddle[6][1][16]": 1995, "b_ram_data_in_bus[131]~feeder": 1996, "data_rdy_vec[2]": 1997, "Add5~53": 1998, "k[2]": 1999, "result_i_tmp[9]~feeder": 2000, "core_imag_in[0]~feeder": 2001, "reg_no_twiddle[0][0][16]": 2002, "ram_in_reg[2][1]": 2003, "stall_int~0": 2004, "lpp_ram_data_out~24": 2005, "at_source_data[33]": 2006, "lpp_ram_data_out[1][6]": 2007, "ram_data_out2~4": 2008, "ram_in_reg[2][6]~feeder": 2009, "swd_tdl[7][0]~feeder": 2010, "twiddle_data[2][0][0]~feeder": 2011, "data_int1[21]": 2012, "ram_in_reg[7][0]~feeder": 2013, "butterfly_st1[1][0][0]": 2014, "butterfly_st1[2][1][15]": 2015, "ram_in_reg[1][6]~feeder": 2016, "b_ram_data_in_bus[76]~feeder": 2017, "butterfly_st2[2][1][18]": 2018, "data_int[26]~feeder": 2019, "twiddle_data[2][1][4]": 2020, "butterfly_st2[1][1][9]": 2021, "reg_no_twiddle[4][1][7]": 2022, "Add6~5": 2023, "result_r_tmp[24]": 2024, "Mux41~0": 2025, "core_real_in[12]~feeder": 2026, "Equal3~0": 2027, "ram_data_out0~16": 2028, "Add17~9": 2029, "butterfly_st1[3][0][14]": 2030, "wraddress_a_bus[0]~feeder": 2031, "core_imag_in[17]": 2032, "a_ram_data_in_bus[103]~feeder": 2033, "b_ram_data_in_bus[97]": 2034, "ram_in_reg[7][2]~feeder": 2035, "b_ram_data_in_bus[66]": 2036, "a_ram_data_in_bus[142]": 2037, "b_ram_data_in_bus[118]~feeder": 2038, "Add5~13": 2039, "butterfly_st2[1][0][1]": 2040, "Add15~5": 2041, "data_int[35]": 2042, "Add10~13": 2043, "next_pass_id": 2044, "a_ram_data_in_bus[114]": 2045, "core_imag_in[15]~feeder": 2046, "Mux20~0": 2047, "Add11~53": 2048, "Mux47~2": 2049, "r_array_out[2][9]": 2050, "fft_imag_out[6]": 2051, "exponent_out[3]": 2052, "source_state.start": 2053, "data_imag_o[7]": 2054, "b_ram_data_in_bus[95]": 2055, "reg_no_twiddle[6][0][11]~feeder": 2056, "reg_no_twiddle[2][0][10]": 2057, "Add3~57": 2058, "reg_no_twiddle[4][0][9]~feeder": 2059, "twiddle_data[1][0][14]": 2060, "sw_2_arr[10][1]~feeder": 2061, "Add17~49": 2062, "Add12~49": 2063, "twiddle_data[2][0][2]~feeder": 2064, "result_i_tmp[21]": 2065, "reg_no_twiddle[3][0][1]~feeder": 2066, "wraddress_a_bus[13]~feeder": 2067, "a_ram_data_in_bus[7]~feeder": 2068, "ram_data_out3[35]": 2069, "reg_no_twiddle[3][1][13]": 2070, "reg_no_twiddle[5][0][8]": 2071, "tdl_arr[0][6]": 2072, "b_ram_data_in_bus[141]": 2073, "sink_real[12]~input": 2074, "twiddle_data[1][0][8]~feeder": 2075, "ram_data_out2~11": 2076, "a_ram_data_in_bus[83]": 2077, "packet_error_s[1]": 2078, "counter_reg_bit[0]": 2079, "swd_tdl[16][1]~feeder": 2080, "a_ram_data_in_bus[85]~feeder": 2081, "source_exp[3]~output": 2082, "Mux51~1": 2083, "sink_imag[2]~input": 2084, "a_ram_data_in_bus[50]": 2085, "_~0": 2086, "data_int1[24]": 2087, "op_1~50": 2088, "twad_tdl[5][0]": 2089, "b_ram_data_in_bus[107]~feeder": 2090, "Mux11~2": 2091, "reg_no_twiddle[0][0][9]": 2092, "butterfly_st1[0][1][15]": 2093, "wc_vec[0]~feeder": 2094, "Mux80~2": 2095, "reg_no_twiddle[3][1][6]": 2096, "twiddle_data[0][1][13]": 2097, "rd_ptr_lsb~0": 2098, "Mux16~1": 2099, "twad_temp[2]": 2100, "Selector6~2": 2101, "ram_data_out1[8]": 2102, "reg_no_twiddle[5][1][1]": 2103, "ram_data_out1~4": 2104, "twiddle_data[0][0][10]~feeder": 2105, "del_npi_cnt~2": 2106, "Add13~5": 2107, "Mux73~0": 2108, "ram_data_out2~1": 2109, "lpp_ram_data_out~6": 2110, "data_int[19]": 2111, "Add2~0": 2112, "ram_data_out0[22]": 2113, "sw_1_arr[14][3]": 2114, "data_int1[39]": 2115, "reg_no_twiddle[6][0][10]": 2116, "ram_data_out0~3": 2117, "source_exp[2]~output": 2118, "data_in_r[4]~feeder": 2119, "ram_in_reg[6][5]": 2120, "lpp_ram_data_out~113": 2121, "twiddle_data[1][1][7]": 2122, "en_i": 2123, "source_imag[4]~output": 2124, "dffe_af~0": 2125, "exponent_out[0]~6": 2126, "butterfly_st1[2][1][3]": 2127, "Mux111~0": 2128, "at_source_data[18]~feeder": 2129, "data_int1[11]~feeder": 2130, "swa_tdl[14][1]": 2131, "b_ram_data_in_bus[12]~feeder": 2132, "ram_data_out1[35]": 2133, "b_ram_data_in_bus[27]~feeder": 2134, "a_ram_data_in_bus[30]~feeder": 2135, "Add17~57": 2136, "b_ram_data_in_bus[55]": 2137, "result_i_tmp[30]~feeder": 2138, "reg_no_twiddle[4][0][14]": 2139, "Mux140~0": 2140, "ram_a_not_b_vec[6]": 2141, "ram_data_out1[28]": 2142, "data_imag_o[12]": 2143, "reg_no_twiddle[3][1][13]~feeder": 2144, "result_r_tmp[8]": 2145, "ram_data_out2[23]": 2146, "k[3]": 2147, "butterfly_st2[2][0][14]": 2148, "Add5~41": 2149, "Mux39~1": 2150, "lpp_ram_data_out_sw[1][5]": 2151, "fft_imag_out[5]~feeder": 2152, "a_ram_data_in_bus[87]~feeder": 2153, "tdl_arr[1][17]": 2154, "lpp_ram_data_out~43": 2155, "wren_b~3": 2156, "reg_no_twiddle[4][1][16]~feeder": 2157, "rdaddress_b_bus[12]": 2158, "Add7~69": 2159, "Mux87~0": 2160, "ram_data_out2~19": 2161, "sw_0_arr[6][1]": 2162, "data_rdy_vec[8]": 2163, "i_array_out[2][7]": 2164, "b_ram_data_in_bus[37]~feeder": 2165, "lpp_ram_data_out~11": 2166, "data_imag_in_reg[0]": 2167, "reg_no_twiddle[3][0][6]~feeder": 2168, "Mux28~0": 2169, "reg_no_twiddle[5][1][10]~feeder": 2170, "rdaddress_b_bus[17]": 2171, "data_imag_o[17]": 2172, "swd_tdl[2][0]": 2173, "result_r_tmp[30]": 2174, "lpp_ram_data_out[1][17]": 2175, "ram_in_reg[6][2]": 2176, "reg_no_twiddle[5][0][16]~feeder": 2177, "ram_in_reg[6][10]": 2178, "sw_1_arr[4][3]": 2179, "twiddle_data[2][0][9]": 2180, "tdl_arr[1][16]~feeder": 2181, "butterfly_st2[1][1][6]": 2182, "Mux86~1": 2183, "ram_in_reg[3][3]": 2184, "reg_no_twiddle[0][1][8]": 2185, "twad_tdl[4][2]": 2186, "Add2~49": 2187, "sw_3_arr[9][1]": 2188, "tdl_arr[0]~feeder": 2189, "Mux54~2": 2190, "Add1~1": 2191, "wraddress_b_bus[11]": 2192, "Add13~49": 2193, "twiddle_data[1][0][2]~feeder": 2194, "reg_no_twiddle[5][0][6]~feeder": 2195, "Mux140~3": 2196, "Mux130~2": 2197, "butterfly_st2[1][0][17]": 2198, "b_ram_data_in_bus[82]~feeder": 2199, "rdaddress_c_bus[11]": 2200, "twiddle_data[1][0][6]": 2201, "r_array_out[0][4]": 2202, "source_real[15]~output": 2203, "ram_a_not_b_vec[26]": 2204, "at_source_data[26]": 2205, "exponent_out~5": 2206, "ram_in_reg[3][2]": 2207, "butterfly_st1[2][0][15]": 2208, "i_array_out[0][17]": 2209, "a_ram_data_in_bus[55]": 2210, "sw_0_arr[7][1]": 2211, "sw_3_arr[2][1]": 2212, "sw_1_arr[10][2]": 2213, "sw_2_arr[13][3]": 2214, "Mux83~0": 2215, "a_ram_data_in_bus[5]~feeder": 2216, "twiddle_data[2][1][8]": 2217, "lpp_ram_data_out[3][20]": 2218, "del_npi_cnt[1]": 2219, "at_sink_data_int[1]": 2220, "b_ram_data_in_bus[99]": 2221, "a_ram_data_in_bus[77]~feeder": 2222, "sw_1_arr[2][0]": 2223, "data_in_i[2]": 2224, "r_array_out[0][2]": 2225, "Add11~61": 2226, "a_ram_data_in_bus[104]~feeder": 2227, "gen_radix_2_last_pass:delay_mid": 2228, "sw_1_arr[10][1]": 2229, "twiddle_data[0][0][14]": 2230, "wraddress_a_bus[15]~feeder": 2231, "exponent_out~3": 2232, "ram_data_out0[0]": 2233, "at_source_data[20]": 2234, "Mux33~0": 2235, "lpp_ram_data_out[1][11]": 2236, "en_d": 2237, "lpp_ram_data_out_sw[0][31]": 2238, "Add14~69": 2239, "at_source_data[31]": 2240, "data_int1[30]~feeder": 2241, "count[3]~0": 2242, "Add5~65": 2243, "sw_1_arr[9][3]": 2244, "source_real[2]~output": 2245, "ram_data_out2~10": 2246, "reg_no_twiddle[1][1][6]": 2247, "butterfly_st1[1][1][17]": 2248, "ram_in_reg[5][7]~feeder": 2249, "ram_a_not_b_vec[9]~feeder": 2250, "sw_0_arr[11][3]~feeder": 2251, "reg_no_twiddle[6][1][0]": 2252, "swd[1]": 2253, "data_count_int1[6]": 2254, "butterfly_st2[3][1][18]": 2255, "tdl_arr[0][5]": 2256, "sw_3_arr[10][3]~feeder": 2257, "twiddle_data[1][0][10]": 2258, "blk_exp[2]~feeder": 2259, "core_real_in[3]~feeder": 2260, "data_int1[40]": 2261, "r_array_out[3][3]": 2262, "lpp_ram_data_out[3][5]": 2263, "b_ram_data_in_bus[22]~feeder": 2264, "twiddle_data[1][1][3]~feeder": 2265, "ram_in_reg[1][2]": 2266, "Mux25~1": 2267, "twiddle_data[1][1][5]": 2268, "fft_real_out[12]~feeder": 2269, "p_tdl[6][0]": 2270, "ram_data_out3~3": 2271, "sink_imag[14]~input": 2272, "butterfly_st1[0][1][12]": 2273, "lpp_ram_data_out_sw[0][18]": 2274, "sink_imag[4]~input": 2275, "sw_2_arr[13][3]~feeder": 2276, "blk_exp_accum[2]": 2277, "reg_no_twiddle[5][0][14]~feeder": 2278, "ram_a_not_b_vec[15]~feeder": 2279, "ram_data_out0[30]": 2280, "at_sink_data_int[9]": 2281, "Mux71~1": 2282, "sw_3_arr[0][1]": 2283, "reg_no_twiddle[6][1][2]~feeder": 2284, "r_array_out[1][2]": 2285, "Mux22~0": 2286, "p_tdl[10][1]": 2287, "ram_data_out1~32": 2288, "Mux37~0": 2289, "Selector1~3": 2290, "at_source_data[35]~feeder": 2291, "twiddle_data[1][1][11]": 2292, "source_sop~output": 2293, "a_ram_data_in_bus[23]~feeder": 2294, "ram_data_out0[23]": 2295, "counter_i~0": 2296, "a_ram_data_in_bus[48]~feeder": 2297, "Add10~69": 2298, "wraddress_b_bus[16]": 2299, "Mux73~1": 2300, "ram_in_reg[5][17]": 2301, "lpp_ram_data_out~95": 2302, "a_ram_data_in_bus[24]~feeder": 2303, "butterfly_st2[1][0][19]": 2304, "Add17~53": 2305, "ram_in_reg[0][11]": 2306, "sw_r_tdl[4][1]": 2307, "lpp_ram_data_out_sw[1][31]": 2308, "del_npi_cnt~3": 2309, "wraddress_a_bus[1]~feeder": 2310, "lpp_ram_data_out_sw[0][1]": 2311, "ram_a_not_b_vec[2]~feeder": 2312, "sw_0_arr[15][2]~feeder": 2313, "twiddle_data[1][0][15]~feeder": 2314, "lpp_ram_data_out~61": 2315, "at_source_data[29]~feeder": 2316, "ram_in_reg[7][9]": 2317, "reg_no_twiddle[2][1][9]": 2318, "ram_data_out1[3]": 2319, "data_in_i[13]": 2320, "lpp_ram_data_out~138": 2321, "sw_3_arr[6][3]": 2322, "reg_no_twiddle[5][1][5]": 2323, "twiddle_data[0][1][7]": 2324, "a_ram_data_in_bus[123]~feeder": 2325, "tdl_arr[1][7]~feeder": 2326, "lpp_ram_data_out~38": 2327, "reg_no_twiddle[2][1][5]": 2328, "ram_data_out1~18": 2329, "swa_tdl[14][0]": 2330, "result_i_tmp[22]": 2331, "reg_no_twiddle[4][0][1]": 2332, "tdl_arr[14]~feeder": 2333, "ram_in_reg[3][8]": 2334, "fft_real_out[15]": 2335, "sw_0_arr[10][2]~feeder": 2336, "data_real_in_reg[9]~feeder": 2337, "sw_3_arr[6][1]": 2338, "result_i_tmp[0]": 2339, "data_imag_in_reg[2]": 2340, "twad_tdl[3][3]": 2341, "Add16~53": 2342, "twiddle_data[0][0][2]": 2343, "Mux126~6": 2344, "sw_3_arr[1][1]": 2345, "Mux26~2": 2346, "Mux24~2": 2347, "sw_2_arr[1][1]~feeder": 2348, "blk_exp_accum[0]": 2349, "del_npi_cnt~1": 2350, "b_ram_data_in_bus[69]": 2351, "Mux27~2": 2352, "ram_data_out3~28": 2353, "reg_no_twiddle[0][0][10]": 2354, "lpp_ram_data_out_sw[1][0]": 2355, "max_reached~2": 2356, "butterfly_st1[2][1][6]": 2357, "data_imag_in_reg[17]": 2358, "ram_data_out0[13]": 2359, "butterfly_st2[3][1][9]": 2360, "data_int[1]": 2361, "reg_no_twiddle[5][1][6]~feeder": 2362, "count[2]": 2363, "lpp_ram_data_out[0][13]": 2364, "lpp_ram_data_out~17": 2365, "Mux126~3": 2366, "rdaddress_b_bus[0]": 2367, "at_source_data[31]~feeder": 2368, "at_source_data[24]~feeder": 2369, "butterfly_st2[1][0][3]": 2370, "Mux66~0": 2371, "sw_0_arr[9][4]": 2372, "b_ram_data_in_bus[3]~feeder": 2373, "b_ram_data_in_bus[68]~feeder": 2374, "op_1~117": 2375, "lpp_ram_data_out[1][21]": 2376, "ram_in_reg[5][11]": 2377, "i_array_out[2][14]": 2378, "butterfly_st2[3][0][10]": 2379, "reg_no_twiddle[5][0][7]": 2380, "a_ram_data_in_bus[23]": 2381, "Mux75~1": 2382, "Add12~5": 2383, "b_ram_data_in_bus[64]~feeder": 2384, "Add16~65": 2385, "source_exp[4]~output": 2386, "wraddress_b_bus[17]~feeder": 2387, "ram_data_out2~8": 2388, "result_r_tmp[14]": 2389, "Add2~21": 2390, "tdl_arr[8]~feeder": 2391, "wd_vec[2]": 2392, "reg_no_twiddle[1][1][7]~feeder": 2393, "sw_0_arr[13][2]~feeder": 2394, "a_ram_data_in_bus[116]~feeder": 2395, "Mux17~0": 2396, "source_exp[1]~output": 2397, "at_sink_ready_s": 2398, "ram_in_reg[2][16]~feeder": 2399, "ram_in_reg[0][9]": 2400, "twad_tdl[3][1]": 2401, "data_in_i[9]": 2402, "lpp_ram_data_out[1][4]": 2403, "a_ram_data_in_bus[58]": 2404, "blk_exp[5]": 2405, "Add15~41": 2406, "r_array_out[1][4]": 2407, "at_source_data[6]": 2408, "Add3~21": 2409, "low_addressa[2]": 2410, "ram_in_reg[1][9]": 2411, "offset_counter[1]": 2412, "output_i[6]": 2413, "butterfly_st2[1][0][16]": 2414, "butterfly_st2[3][1][2]": 2415, "data_in_r[14]": 2416, "Mux37~2": 2417, "ram_data_out3[3]": 2418, "reg_no_twiddle[3][0][0]~feeder": 2419, "ram_data_out0[6]": 2420, "reg_no_twiddle[2][1][17]": 2421, "sw_3_arr[12][3]~feeder": 2422, "b_ram_data_in_bus[20]": 2423, "p_tdl[8][1]": 2424, "lut_out_tmp~0": 2425, "a_ram_data_in_bus[96]~feeder": 2426, "ram_in_reg[5][5]": 2427, "Mux141~1": 2428, "Add8~69": 2429, "twiddle_data[0][1][16]": 2430, "butterfly_st2[3][1][10]": 2431, "lpp_ram_data_out[2][0]": 2432, "butterfly_st1[0][0][3]": 2433, "lpp_ram_data_out~89": 2434, "source_imag[15]~output": 2435, "sw_1_arr[5][3]": 2436, "lpp_count~0": 2437, "wr_address_i_int[2]~feeder": 2438, "b_ram_data_in_bus[122]~feeder": 2439, "wraddress_a_bus[12]": 2440, "butterfly_st2[0][1][7]": 2441, "lpp_ram_data_out[1][20]": 2442, "lpp_ram_data_out[2][25]": 2443, "reg_no_twiddle[5][1][7]": 2444, "Add9~65": 2445, "Mux50~2": 2446, "a_ram_data_in_bus[68]": 2447, "ram_in_reg[5][7]": 2448, "result_r_tmp[28]": 2449, "sw_2_arr[7][1]": 2450, "ram_in_reg[2][2]~feeder": 2451, "data_real_o[7]": 2452, "op_1~5": 2453, "sink_real[7]~input": 2454, "output_i[18]": 2455, "Mux59~1": 2456, "ram_data_out0[9]": 2457, "swa_tdl[4][1]": 2458, "r_array_out[2][0]": 2459, "reg_no_twiddle[2][0][16]": 2460, "lpp_ram_data_out_sw[1][23]": 2461, "i_array_out[1][9]": 2462, "result_r_tmp[25]": 2463, "Mux28~1": 2464, "tdl_arr[9]": 2465, "lpp_ram_data_out~54": 2466, "source_imag[5]~output": 2467, "result_r_tmp[18]~feeder": 2468, "fft_imag_out[4]~feeder": 2469, "core_imag_in[2]~feeder": 2470, "Mux18~1": 2471, "sw_0_arr[2][0]": 2472, "wr_addr[4]~feeder": 2473, "reg_no_twiddle[0][1][17]": 2474, "core_real_in[9]": 2475, "Mux33~1": 2476, "lpp_ram_data_out[2][6]": 2477, "ram_in_reg[7][12]": 2478, "r_array_out[2][5]": 2479, "Add9~45": 2480, "data_real_o[2]": 2481, "data_int1[25]": 2482, "rdaddress_a_bus[11]": 2483, "butterfly_st2[3][0][2]": 2484, "data_int1[28]": 2485, "sw_0_arr[4][4]": 2486, "a_ram_data_in_bus[35]": 2487, "twiddle_data[1][1][10]": 2488, "a_ram_data_in_bus[29]~feeder": 2489, "ram_data_out0[19]": 2490, "ram_in_reg[3][12]": 2491, "ram_in_reg[2][1]~feeder": 2492, "lpp_ram_data_out[2][11]": 2493, "p[0]~0": 2494, "data_imag_o[6]~6": 2495, "source_comb_update_2~1": 2496, "a_ram_data_in_bus[19]~feeder": 2497, "a_ram_data_in_bus[52]": 2498, "Mux115~0": 2499, "data_real_o[6]~feeder": 2500, "sw_2_arr[6][1]~feeder": 2501, "data_imag_in_reg[9]~feeder": 2502, "p[0]~3": 2503, "data_in_r[5]~feeder": 2504, "reg_no_twiddle[1][1][6]~feeder": 2505, "Add8~5": 2506, "ram_in_reg[4][9]~feeder": 2507, "data_real_o[16]~feeder": 2508, "a_ram_data_in_bus[11]": 2509, "op_1~26": 2510, "butterfly_st2[2][0][2]": 2511, "Mux43~2": 2512, "a_ram_data_in_bus[85]": 2513, "gain_lut_8pts~1": 2514, "Add8~65": 2515, "tdl_arr[10]": 2516, "result_i_tmp[2]~feeder": 2517, "sw_r_tdl[4][0]": 2518, "ram_data_out1~30": 2519, "b_ram_data_in_bus[66]~feeder": 2520, "ram_in_reg[6][9]": 2521, "tdl_arr[18]~feeder": 2522, "reg_no_twiddle[2][0][12]": 2523, "reg_no_twiddle[2][1][7]": 2524, "data_in_i[14]": 2525, "reg_no_twiddle[2][0][9]~feeder": 2526, "blk_exp_acc[0]~1": 2527, "at_source_data[19]": 2528, "Add1~49": 2529, "butterfly_st2[2][1][16]": 2530, "at_source_valid_int~2": 2531, "lpp_count[4]": 2532, "b_ram_data_in_bus[13]": 2533, "Add7~33": 2534, "a_ram_data_in_bus[92]~feeder": 2535, "Add7~5": 2536, "sw_1_arr[15][0]": 2537, "data_imag_o[9]~9": 2538, "lpp_ram_data_out~132": 2539, "reg_no_twiddle[4][0][17]~feeder": 2540, "Add2~73": 2541, "sw_1_arr[13][0]": 2542, "fft_real_out[16]~feeder": 2543, "butterfly_st1[2][0][5]": 2544, "butterfly_st1[0][0][10]": 2545, "Add12~77": 2546, "swa_tdl[10][0]": 2547, "Mux138~3": 2548, "lpp_ram_data_out~72": 2549, "at_source_sop_s": 2550, "swd_tdl[4][1]~feeder": 2551, "butterfly_st2[2][1][13]": 2552, "ram_a_not_b_vec[7]": 2553, "twiddle_data[1][0][7]": 2554, "ram_data_out0~6": 2555, "p_tdl[11][1]~feeder": 2556, "sw_1_arr[13][1]": 2557, "butterfly_st1[3][1][4]": 2558, "a_ram_data_in_bus[36]": 2559, "reg_no_twiddle[4][0][13]": 2560, "lpp_ram_data_out~19": 2561, "wraddress_b_bus[0]~feeder": 2562, "twiddle_data[0][1][8]": 2563, "fft_real_out[15]~feeder": 2564, "lpp_ram_data_out~115": 2565, "ram_in_reg[4][16]": 2566, "i_array_out[2][1]": 2567, "at_source_data[33]~feeder": 2568, "a_ram_data_in_bus[108]~feeder": 2569, "reg_no_twiddle[6][1][3]~feeder": 2570, "twiddle_data[1][0][5]~feeder": 2571, "a_ram_data_in_bus[132]": 2572, "ram_data_out3[12]": 2573, "core_real_in[17]": 2574, "Add11~21": 2575, "Add6~61": 2576, "Add5~33": 2577, "Mux131~2": 2578, "Add6~45": 2579, "r_array_out[0][2]~feeder": 2580, "ram_a_not_b_vec[20]~feeder": 2581, "Mux25~2": 2582, "ram_data_out2[19]": 2583, "butterfly_st1[3][0][3]": 2584, "Add9~57": 2585, "b_ram_data_in_bus[29]": 2586, "twiddle_data[2][0][16]": 2587, "ram_in_reg[3][2]~feeder": 2588, "data_int1[16]": 2589, "r_array_out[0][16]": 2590, "Mux56~0": 2591, "sw_0_arr[1][2]": 2592, "twiddle_data[0][0][3]": 2593, "rd_addr_b[2]": 2594, "a_ram_data_in_bus[12]": 2595, "swa_tdl[6][1]": 2596, "Mux15~1": 2597, "Add10~9": 2598, "wren[0]": 2599, "i_array_out[3][3]": 2600, "a_ram_data_in_bus[31]~feeder": 2601, "k_count[4]": 2602, "reg_no_twiddle[2][1][3]": 2603, "b_ram_data_in_bus[97]~feeder": 2604, "b_ram_data_in_bus[129]": 2605, "ram_data_out1[0]": 2606, "reg_no_twiddle[0][1][0]": 2607, "Mux43~0": 2608, "wraddress_b_bus[3]": 2609, "reg_no_twiddle[2][1][7]~feeder": 2610, "lpp_ram_data_out[1][25]": 2611, "Add3~33": 2612, "Add4~9": 2613, "Mux45~0": 2614, "wren_b~2": 2615, "a_ram_data_in_bus[37]~feeder": 2616, "butterfly_st1[1][0][5]": 2617, "Add8~77": 2618, "Add9~17": 2619, "ram_data_out0~9": 2620, "result_i_tmp[19]~feeder": 2621, "reg_no_twiddle[5][1][11]~feeder": 2622, "master_sink_ena": 2623, "a_ram_data_in_bus[15]": 2624, "op_1~18": 2625, "b_ram_data_in_bus[49]": 2626, "dffe_af": 2627, "swd_tdl[12][1]": 2628, "ram_in_reg[1][4]": 2629, "Add5~61": 2630, "Mux34~0": 2631, "Mux51~2": 2632, "core_imag_in[17]~feeder": 2633, "del_np_cnt[0]": 2634, "ram_in_reg[4][15]": 2635, "Add3~73": 2636, "Mux76~0": 2637, "reg_no_twiddle[0][0][6]": 2638, "twiddle_data[2][1][9]": 2639, "wr_address_i_int[4]~feeder": 2640, "twiddle_data[0][1][12]~feeder": 2641, "ram_in_reg[1][4]~_wirecell": 2642, "k[0]": 2643, "lpp_ram_data_out[3][9]": 2644, "butterfly_st1[1][1][1]": 2645, "a_ram_data_in_bus[61]": 2646, "Add7~73": 2647, "Selector6~3": 2648, "ram_in_reg[6][11]": 2649, "Add13~13": 2650, "a_ram_data_in_bus[105]~feeder": 2651, "Add6~33": 2652, "butterfly_st1[0][0][2]": 2653, "Add4~61": 2654, "sw_0_arr[0][0]": 2655, "b_ram_data_in_bus[30]~feeder": 2656, "Add16~45": 2657, "blk_exp_acc[4]": 2658, "sw_1_arr[14][1]": 2659, "b_ram_data_in_bus[95]~feeder": 2660, "reg_no_twiddle[1][0][3]": 2661, "data_imag_in_reg[7]": 2662, "wr_addr[0]~feeder": 2663, "data_in_r[8]": 2664, "i_array_out[0][13]": 2665, "lpp_ram_data_out[0][1]": 2666, "reg_no_twiddle[1][1][3]": 2667, "sw_2_arr[7][3]": 2668, "b_ram_data_in_bus[137]~feeder": 2669, "swd_tdl[10][0]": 2670, "at_source_data[11]": 2671, "fft_dirn_stream~0": 2672, "sw_1_arr[10][0]": 2673, "ram_data_out0[26]": 2674, "sel_we": 2675, "wd_i~0": 2676, "b_ram_data_in_bus[111]": 2677, "a_ram_data_in_bus[7]": 2678, "sw_1_arr[11][2]": 2679, "a_ram_data_in_bus[90]": 2680, "lpp_ram_data_out[3][17]": 2681, "data_imag_in_reg[7]~feeder": 2682, "Add8~9": 2683, "data_select~0": 2684, "twiddle_data[1][0][2]": 2685, "reg_no_twiddle[5][0][16]": 2686, "ram_data_out2~32": 2687, "Mux98~0": 2688, "lpp_ram_data_out~70": 2689, "twiddle_data[0][0][13]~feeder": 2690, "core_real_in[1]": 2691, "b_ram_data_in_bus[100]~feeder": 2692, "next_block_d2~feeder": 2693, "Add17~37": 2694, "ram_in_reg[1][0]": 2695, "i_array_out[1][4]": 2696, "reg_no_twiddle[4][1][4]": 2697, "sink_real[3]~input": 2698, "sink_state.st_err": 2699, "sw_2_arr[0][1]": 2700, "lpp_ram_data_out[0][32]": 2701, "b_ram_data_in_bus[65]": 2702, "Add11~9": 2703, "sdetd.SLBI~0": 2704, "a_ram_data_in_bus[46]~feeder": 2705, "lpp_ram_data_out_sw[1][11]": 2706, "ram_in_reg[1][5]": 2707, "reg_no_twiddle[4][1][1]": 2708, "sign_sel_tmp~0": 2709, "reg_no_twiddle[3][1][8]": 2710, "ram_in_reg[2][17]": 2711, "b_ram_data_in_bus[62]~feeder": 2712, "at_sink_data_int[12]~feeder": 2713, "reg_no_twiddle[0][0][0]": 2714, "data_imag_in_reg[16]": 2715, "data_int[13]": 2716, "a_ram_data_in_bus[0]": 2717, "data_int[21]": 2718, "i_array_out[0][2]": 2719, "Add16~29": 2720, "lpp_ram_data_out_sw[1][13]": 2721, "butterfly_st2[1][1][17]": 2722, "tdl_arr[0][2]~feeder": 2723, "ram_in_reg[0][16]": 2724, "Mux44~3": 2725, "Mux127~1": 2726, "Mux1~3": 2727, "ram_in_reg[5][10]": 2728, "b_ram_data_in_bus[39]~feeder": 2729, "lpp_ram_data_out[1][16]": 2730, "at_sink_data_int[22]~feeder": 2731, "Mux35~0": 2732, "sink_error[1]~input": 2733, "b_ram_data_in_bus[30]": 2734, "tdl_arr[1][1]~DUPLICATE": 2735, "reg_no_twiddle[1][0][11]": 2736, "reg_no_twiddle[4][1][2]": 2737, "stall_reg": 2738, "ram_in_reg[4][8]~feeder": 2739, "butterfly_st1[2][1][14]": 2740, "rdaddress_a_bus[6]~feeder": 2741, "at_sink_data_int[24]": 2742, "ram_a_not_b_vec[20]": 2743, "fft_imag_out[0]": 2744, "reg_no_twiddle[6][0][1]": 2745, "ram_in_reg[7][0]": 2746, "ram_data_out2[2]": 2747, "ram_data_out3~34": 2748, "a_ram_data_in_bus[124]~feeder": 2749, "butterfly_st2[3][0][5]": 2750, "lpp_ram_data_out~33": 2751, "sw_2_arr[2][1]~feeder": 2752, "count_finished~3": 2753, "twiddle_data[1][1][6]": 2754, "data_imag_o[8]~8": 2755, "lpp_ram_data_out_sw[1][28]": 2756, "ram_data_out3[29]": 2757, "r_array_out[1][13]": 2758, "ram_in_reg[5][9]": 2759, "ram_in_reg[2][4]~feeder": 2760, "sw_1_arr[12][2]": 2761, "wraddress_a_bus[11]~feeder": 2762, "rdaddress_a_bus[13]": 2763, "Mux19~0": 2764, "Mux49~1": 2765, "b_ram_data_in_bus[29]~feeder": 2766, "a_ram_data_in_bus[10]": 2767, "sink_real[11]~input": 2768, "sw_0_arr[6][3]": 2769, "data_imag_o[12]~12": 2770, "p_tdl[7][0]": 2771, "Add13~21": 2772, "tdl_arr[10]~feeder": 2773, "Mux142~3": 2774, "data_int1[0]": 2775, "b_ram_data_in_bus[21]~feeder": 2776, "fft_real_out[6]": 2777, "lpp_ram_data_out~12": 2778, "twad_tdl[0][3]": 2779, "core_real_in[14]": 2780, "at_source_data[32]~feeder": 2781, "a_ram_data_in_bus[96]": 2782, "ram_a_not_b_vec[19]": 2783, "Mux80~3": 2784, "ram_data_out3[21]": 2785, "lpp_ram_data_out~14": 2786, "tdl_arr[16]~feeder": 2787, "fft_imag_out[3]": 2788, "twad_tdl[3][0]~feeder": 2789, "ram_in_reg[1][14]": 2790, "lpp_ram_data_out~30": 2791, "wc_vec[0]": 2792, "Add7~65": 2793, "gain_lut_8pts~4": 2794, "r_array_out[3][0]": 2795, "lpp_ram_data_out_sw[1][1]": 2796, "a_ram_data_in_bus[17]": 2797, "a_ram_data_in_bus[50]~feeder": 2798, "Mux8~3": 2799, "twiddle_data[2][0][11]~feeder": 2800, "WideNor1~_wirecell": 2801, "slb_last[1]": 2802, "reg_no_twiddle[4][1][3]": 2803, "Mux139~1": 2804, "twad_tdl[3][2]~feeder": 2805, "a_ram_data_in_bus[137]~feeder": 2806, "swd_tdl[9][1]": 2807, "lpp_ram_data_out[1][14]": 2808, "ram_data_out1~12": 2809, "source_real[4]~output": 2810, "lpp_ram_data_out[2][8]": 2811, "reg_no_twiddle[6][0][8]": 2812, "offset_counter[4]": 2813, "at_source_data[8]~feeder": 2814, "butterfly_st1[3][1][7]": 2815, "wc_i~0": 2816, "sw_0_arr[10][4]~feeder": 2817, "out_cnt[4]": 2818, "sw_3_arr[10][1]": 2819, "a_ram_data_in_bus[1]": 2820, "at_sink_data_int[31]": 2821, "tdl_arr[0][11]~feeder": 2822, "butterfly_st2[2][0][10]": 2823, "Mux57~0": 2824, "LessThan0~0": 2825, "r_array_out[1][7]": 2826, "p[1]~1": 2827, "sw_0_arr[0][3]": 2828, "r_array_out[0][1]": 2829, "lpp_ram_data_out~118": 2830, "lpp_ram_data_out[3][30]": 2831, "ram_a_not_b_vec[14]": 2832, "lpp_ram_data_out[2][20]": 2833, "i_array_out[2][2]": 2834, "sdetd.IDLE": 2835, "butterfly_st1[1][0][3]": 2836, "ram_data_out2[32]": 2837, "gen_M4K_Output:dat_C": 2838, "data_int1[5]~feeder": 2839, "twad_tdl[2][0]": 2840, "swa[1]": 2841, "Mux15~2": 2842, "ram_in_reg[1][14]~feeder": 2843, "b_ram_data_in_bus[91]~feeder": 2844, "ram_data_out3[4]": 2845, "ram_data_out1[17]": 2846, "fft_s2_cur.LPP_C_OUTPUT~0": 2847, "lpp_ram_data_out~1": 2848, "butterfly_st1[1][0][6]": 2849, "at_sink_data_int[32]": 2850, "Add13~25": 2851, "rdaddress_b_bus[11]": 2852, "sw_0_arr[11][0]": 2853, "lpp_ram_data_out~94": 2854, "Add12~57": 2855, "Add12~37": 2856, "Add1~69": 2857, "Mux126~0": 2858, "ram_in_reg[0][0]~feeder": 2859, "lpp_ram_data_out_sw[1][9]": 2860, "data_int[36]": 2861, "a_ram_data_in_bus[88]~feeder": 2862, "fft_real_out[5]": 2863, "was_stalled~1": 2864, "butterfly_st2[2][1][12]": 2865, "twad_tdl[0][1]~feeder": 2866, "sw_0_arr[0][3]~feeder": 2867, "reg_no_twiddle[6][1][17]": 2868, "reg_no_twiddle[1][0][8]": 2869, "a_ram_data_in_bus[94]~feeder": 2870, "rdaddress_c_bus[0]": 2871, "sw_2_arr[8][1]": 2872, "butterfly_st2[2][0][19]": 2873, "ram_data_out0~20": 2874, "fft_imag_out[14]": 2875, "fft_imag_out[2]": 2876, "b_ram_data_in_bus[25]~feeder": 2877, "a_ram_data_in_bus[22]~feeder": 2878, "ram_data_out3~14": 2879, "b_ram_data_in_bus[28]": 2880, "ram_data_out0~8": 2881, "source_imag[7]~output": 2882, "sw_1_arr[7][0]~feeder": 2883, "data_imag_in_reg[12]": 2884, "ram_in_reg[6][4]": 2885, "Mux59~0": 2886, "sw_1_arr[12][3]~feeder": 2887, "ram_a_not_b_vec[16]~feeder": 2888, "Add2~33": 2889, "sink_real[5]~input": 2890, "p_tdl[9][1]~feeder": 2891, "lpp_ram_data_out_sw[0][21]": 2892, "data_in_i[3]": 2893, "a_ram_data_in_bus[102]~feeder": 2894, "at_source_data[4]~feeder": 2895, "output_r[9]": 2896, "Mux118~0": 2897, "ram_data_out2[13]": 2898, "ram_data_out3[34]": 2899, "i_array_out[0][15]": 2900, "r_array_out[2][3]~feeder": 2901, "sw_1_arr[12][0]~feeder": 2902, "butterfly_st2[1][0][4]": 2903, "twiddle_data[0][1][12]": 2904, "reg_no_twiddle[0][0][2]": 2905, "at_source_data[4]": 2906, "reg_no_twiddle[6][0][0]": 2907, "Add16~37": 2908, "Mux137~1": 2909, "ram_in_reg[0][12]": 2910, "ram_in_reg[0][14]": 2911, "twiddle_data[0][1][2]": 2912, "butterfly_st2[1][1][8]": 2913, "fft_real_out[0]": 2914, "rdaddress_c_bus[11]~feeder": 2915, "source_real[1]~output": 2916, "Mux138~0": 2917, "ram_in_reg[4][3]": 2918, "Mux89~0": 2919, "counter_reg_bit[2]": 2920, "at_sink_data_int[28]": 2921, "i_array_out[1][15]": 2922, "butterfly_st1[0][0][7]": 2923, "at_source_error[0]": 2924, "b_ram_data_in_bus[59]~feeder": 2925, "core_imag_in[4]~feeder": 2926, "swa_tdl[3][0]": 2927, "ram_data_out1[24]": 2928, "Add1~53": 2929, "butterfly_st1[0][0][16]": 2930, "lpp_ram_data_out[1][8]": 2931, "reg_no_twiddle[0][1][3]": 2932, "b_ram_data_in_bus[25]": 2933, "lpp_ram_data_out_sw[0][3]": 2934, "ram_in_reg[5][4]": 2935, "Add2~25": 2936, "ram_data_out3~8": 2937, "result_i_tmp[19]": 2938, "ram_data_out0~2": 2939, "ram_data_out3~21": 2940, "twiddle_data[2][0][3]~feeder": 2941, "at_sink_data_int[19]~feeder": 2942, "del_np_cnt[3]": 2943, "Add1~45": 2944, "Add10~17": 2945, "Mux95~0": 2946, "Mux81~1": 2947, "ram_data_out0[24]": 2948, "butterfly_st2[3][1][15]": 2949, "a_ram_data_in_bus[54]": 2950, "ram_in_reg[6][3]": 2951, "result_i_tmp[20]~feeder": 2952, "sw_0_arr[11][1]": 2953, "source_stall_reg": 2954, "core_real_in[0]~feeder": 2955, "b_ram_data_in_bus[56]": 2956, "ram_in_reg[3][7]": 2957, "exponent_out~2": 2958, "lpp_ram_data_out[2][23]": 2959, "p_tdl[2][0]~feeder": 2960, "ram_data_out1[13]": 2961, "core_real_in[8]": 2962, "ram_a_not_b_vec[15]": 2963, "a_ram_data_in_bus[55]~feeder": 2964, "lpp_ram_data_out[3][21]": 2965, "reg_no_twiddle[1][0][10]": 2966, "lpp_ram_data_out[3][31]": 2967, "tdl_arr[0][6]~feeder": 2968, "sw_2_arr[15][3]": 2969, "rdaddress_c_bus[14]": 2970, "data_int[0]~feeder": 2971, "Mux136~2": 2972, "Add7~57": 2973, "result_i_tmp[13]": 2974, "Add8~53": 2975, "ram_in_reg[4][17]": 2976, "b_ram_data_in_bus[31]": 2977, "lut_out_tmp[2]~1": 2978, "twiddle_data[2][1][13]": 2979, "lpp_ram_data_out_sw[0][15]": 2980, "sw_r_tdl[3][1]": 2981, "reg_no_twiddle[2][0][1]": 2982, "lpp_ram_data_out[2][28]": 2983, "a_ram_data_in_bus[44]~feeder": 2984, "butterfly_st2[1][1][2]": 2985, "p_tdl[11][0]": 2986, "twiddle_data[1][0][12]~feeder": 2987, "sw_1_arr[8][3]": 2988, "reg_no_twiddle[0][0][1]": 2989, "result_r_tmp[20]~feeder": 2990, "butterfly_st1[0][0][12]": 2991, "reg_no_twiddle[6][1][6]~feeder": 2992, "Mux81~0": 2993, "fft_real_out[13]": 2994, "data_count_sig[4]": 2995, "a_ram_data_in_bus[72]": 2996, "sw_2_arr[12][1]~feeder": 2997, "lpp_ram_data_out[2][5]": 2998, "data_in_i[8]~feeder": 2999, "sw_3_arr[11][1]": 3000, "Mux13~2": 3001, "reg_no_twiddle[1][0][16]~feeder": 3002, "send_sop_s": 3003, "gain_lut_blk[0]": 3004, "data_in_r[15]": 3005, "p_tdl[3][1]": 3006, "lpp_ram_data_out[3][13]": 3007, "ram_data_out0[28]": 3008, "p_tdl[5][0]": 3009, "butterfly_st1[2][0][18]": 3010, "result_i_tmp[2]": 3011, "lpp_ram_data_out[0][25]": 3012, "sw_0_arr[8][1]": 3013, "bfp~0": 3014, "data_int[32]": 3015, "a_ram_data_in_bus[119]~feeder": 3016, "b_ram_data_in_bus[47]": 3017, "butterfly_st1[2][0][14]": 3018, "Add14~77": 3019, "ram_in_reg[1][3]~feeder": 3020, "ram_in_reg[4][14]~feeder": 3021, "sink_imag[10]~input": 3022, "ram_in_reg[2][14]": 3023, "lpp_sel": 3024, "data_real_o[17]": 3025, "b_ram_data_in_bus[134]~feeder": 3026, "at_source_data[34]~feeder": 3027, "at_sink_data_int[20]": 3028, "lpp_ram_data_out~116": 3029, "reg_no_twiddle[4][0][6]": 3030, "sw_1_arr[4][2]~feeder": 3031, "tdl_arr[7]~feeder": 3032, "sink_imag[3]~input": 3033, "ram_data_out1[6]": 3034, "butterfly_st1[0][0][8]": 3035, "ram_data_out2~13": 3036, "ram_data_out1[34]": 3037, "butterfly_st2[2][1][9]": 3038, "ram_in_reg[5][15]": 3039, "lpp_ram_data_out~44": 3040, "b_ram_data_in_bus[3]": 3041, "lpp_ram_data_out~119": 3042, "tdl_arr[0][14]~feeder": 3043, "Add13~9": 3044, "lpp_ram_data_out~48": 3045, "sw_0_arr[1][2]~feeder": 3046, "core_real_in[16]~feeder": 3047, "b_ram_data_in_bus[43]~feeder": 3048, "a_ram_data_in_bus[5]": 3049, "source_imag[10]~output": 3050, "i_array_out[0][14]": 3051, "reg_no_twiddle[2][0][11]": 3052, "ram_read_address[0]~0": 3053, "twiddle_data[1][0][4]~feeder": 3054, "ram_data_out2[24]": 3055, "r_array_out[0][3]~feeder": 3056, "ram_in_reg[3][4]": 3057, "i_array_out[3][2]": 3058, "output_i[5]": 3059, "ram_data_out2[17]": 3060, "ram_in_reg[7][14]": 3061, "LessThan0~1": 3062, "Mux22~2": 3063, "core_imag_in[14]": 3064, "data_imag_in_reg[10]~feeder": 3065, "Add3~2": 3066, "butterfly_st2[3][0][9]": 3067, "sw_3_arr[10][3]": 3068, "reg_no_twiddle[1][1][17]": 3069, "b_ram_data_in_bus[98]~feeder": 3070, "ram_in_reg[2][0]": 3071, "butterfly_st2[0][0][14]": 3072, "tdl_arr[0][4]~feeder": 3073, "_~3": 3074, "data_int1[9]": 3075, "ram_data_out3~10": 3076, "result_i_tmp[25]": 3077, "lpp_ram_data_out~37": 3078, "source_real[12]~output": 3079, "ram_in_reg[2][13]": 3080, "reg_no_twiddle[3][0][3]": 3081, "lpp_ram_data_out~121": 3082, "Mux14~1": 3083, "i_array_out[1][17]": 3084, "butterfly_st2[3][1][7]": 3085, "butterfly_st2[2][1][7]": 3086, "data_count_sig[0]": 3087, "ram_data_out0~26": 3088, "reg_no_twiddle[1][1][2]": 3089, "ram_data_out3[19]": 3090, "lpp_ram_data_out[2][30]": 3091, "result_r_tmp[7]": 3092, "lpp_ram_data_out~26": 3093, "output_r[13]": 3094, "reg_no_twiddle[4][0][15]~feeder": 3095, "r_array_out[2][14]": 3096, "data_in_r[16]~feeder": 3097, "Mux108~5": 3098, "k_count[0]": 3099, "ram_a_not_b_vec[16]": 3100, "a_ram_data_in_bus[17]~feeder": 3101, "fft_s2_cur.LPP_C_OUTPUT~1": 3102, "Mux36~2": 3103, "i_array_out[2][9]": 3104, "swa_tdl[1][0]": 3105, "b_ram_data_in_bus[108]": 3106, "lpp_ram_data_out~42": 3107, "b_ram_data_in_bus[44]~feeder": 3108, "result_r_tmp[0]": 3109, "swa_tdl[15][0]~feeder": 3110, "lpp_ram_data_out_sw[0][12]": 3111, "str_count_en~0": 3112, "wr_address_i_int[2]": 3113, "butterfly_st2[3][0][12]": 3114, "source_exp[5]~output": 3115, "butterfly_st1[1][0][13]": 3116, "butterfly_st2[0][1][3]": 3117, "i_array_out[3][1]": 3118, "b_ram_data_in_bus[126]~feeder": 3119, "result_i_tmp[23]": 3120, "Add12~29": 3121, "swd_tdl[1][0]": 3122, "Add10~33": 3123, "fft_real_out[1]": 3124, "reg_no_twiddle[2][1][8]~feeder": 3125, "data_in_i[6]~feeder": 3126, "lpp_ram_data_out[3][12]": 3127, "swd_tdl[1][0]~feeder": 3128, "lpp_ram_data_out~126": 3129, "reg_no_twiddle[6][1][8]": 3130, "Mux46~3": 3131, "lpp_ram_data_out~45": 3132, "b_ram_data_in_bus[50]": 3133, "source_eop~output": 3134, "lpp_ram_data_out~29": 3135, "sdetd.BLOCK_READY~0": 3136, "at_source_data[39]~feeder": 3137, "at_sink_data_int[6]": 3138, "sw_2_arr[9][3]": 3139, "b_ram_data_in_bus[18]~feeder": 3140, "Add4~41": 3141, "butterfly_st2[2][1][11]": 3142, "a_ram_data_in_bus[136]": 3143, "lpp_ram_data_out_sw[1][20]": 3144, "Mux80~0": 3145, "lpp_ram_data_out~3": 3146, "twiddle_data[0][0][1]": 3147, "at_source_data[13]": 3148, "sink_imag[16]~input": 3149, "core_imag_in[14]~feeder": 3150, "ram_in_reg[1][15]": 3151, "data_in_i[0]": 3152, "ram_data_out0~4": 3153, "global_clock_enable~0": 3154, "ram_data_out3~4": 3155, "anb~0": 3156, "p_tdl[0][0]": 3157, "wraddress_b_bus[18]": 3158, "gain_lut_8pts~14": 3159, "Mux72~2": 3160, "rd_addr_b[1]": 3161, "swd_tdl[8][1]": 3162, "lpp_ram_data_out~141": 3163, "lpp_ram_data_out[0][24]": 3164, "butterfly_st2[0][0][13]": 3165, "butterfly_st2[2][1][10]": 3166, "b_ram_data_in_bus[46]~feeder": 3167, "ram_data_out2~12": 3168, "ram_data_out2[34]": 3169, "core_imag_in[11]~feeder": 3170, "r_array_out[2][16]": 3171, "b_ram_data_in_bus[58]~feeder": 3172, "dat_A": 3173, "gen_rams:1:dat_A": 3174, "data_imag_o[5]~5": 3175, "a_ram_data_in_bus[131]": 3176, "at_source_data[17]~feeder": 3177, "lpp_ram_data_out_sw[0][8]": 3178, "butterfly_st2[0][1][19]": 3179, "ram_in_reg[5][14]": 3180, "a_ram_data_in_bus[47]": 3181, "a_ram_data_in_bus[87]": 3182, "b_ram_data_in_bus[123]": 3183, "data_int[40]": 3184, "data_count_sig[4]~1": 3185, "result_r_tmp[33]": 3186, "output_r[7]": 3187, "ram_in_reg[3][15]": 3188, "p_tdl[4][1]": 3189, "a_ram_data_in_bus[76]~feeder": 3190, "ram_data_out0[33]": 3191, "data_take": 3192, "twiddle_data[1][1][9]": 3193, "Add3~5": 3194, "b_ram_data_in_bus[77]~feeder": 3195, "b_ram_data_in_bus[56]~feeder": 3196, "Mux55~0": 3197, "tdl_arr[2][1]~feeder": 3198, "counter~0": 3199, "Add13~57": 3200, "reg_no_twiddle[2][0][14]": 3201, "source_state.sop": 3202, "r_array_out[0][6]": 3203, "sw_3_arr[5][3]": 3204, "ram_in_reg[4][0]": 3205, "reg_no_twiddle[5][1][16]": 3206, "b_ram_data_in_bus[12]": 3207, "lpp_ram_data_out_sw[0][32]": 3208, "b_ram_data_in_bus[141]~feeder": 3209, "butterfly_st1[2][0][9]": 3210, "twiddle_data[0][0][7]": 3211, "rdaddress_a_bus[16]": 3212, "ram_data_out0[1]": 3213, "ram_data_out2~27": 3214, "swd_tdl[6][1]~feeder": 3215, "swa_tdl[12][0]": 3216, "output_i[12]": 3217, "lpp_ram_data_out[1][18]": 3218, "a_ram_data_in_bus[139]": 3219, "twiddle_data[2][0][17]": 3220, "ram_data_out2[6]": 3221, "output_r[14]": 3222, "b_ram_data_in_bus[33]~feeder": 3223, "wraddress_b_bus[11]~feeder": 3224, "core_real_in[15]~feeder": 3225, "lpp_count_offset[5]": 3226, "lpp_ram_data_out~99": 3227, "at_source_data[25]~feeder": 3228, "Mux26~0": 3229, "butterfly_st2[2][0][0]": 3230, "ram_data_out3[26]": 3231, "swa_tdl[12][1]~feeder": 3232, "Mux138~1": 3233, "Mux114~0": 3234, "lpp_ram_data_out[1][23]": 3235, "clk~input": 3236, "lpp_ram_data_out_sw[0][30]": 3237, "sw_2_arr[2][3]~feeder": 3238, "data_in_i[4]": 3239, "sw_1_arr[11][1]": 3240, "twad_tdl[4][3]": 3241, "core_real_in[6]~feeder": 3242, "lpp_ram_data_out[0][11]": 3243, "Mux9~3": 3244, "reg_no_twiddle[5][0][2]": 3245, "Mux108~1": 3246, "b_ram_data_in_bus[19]": 3247, "butterfly_st2[3][0][6]": 3248, "ram_a_not_b_vec[25]": 3249, "sw_0_arr[2][1]": 3250, "twiddle_data[2][0][14]~feeder": 3251, "b_ram_data_in_bus[0]": 3252, "sw_3_arr[13][3]": 3253, "r_array_out[1][17]": 3254, "data_int[11]~feeder": 3255, "butterfly_st1[3][1][6]": 3256, "ram_in_reg[5][13]": 3257, "at_source_data[30]~feeder": 3258, "b_ram_data_in_bus[100]": 3259, "result_i_tmp[11]~feeder": 3260, "Mux79~2": 3261, "reg_no_twiddle[5][0][15]": 3262, "p_tdl[0][1]": 3263, "core_real_in[11]~feeder": 3264, "wraddress_b_bus[18]~feeder": 3265, "b_ram_data_in_bus[45]~feeder": 3266, "Add14~9": 3267, "lpp_count_offset[4]": 3268, "lpp_ram_data_out~107": 3269, "b_ram_data_in_bus[76]": 3270, "a_ram_data_in_bus[53]~feeder": 3271, "b_ram_data_in_bus[89]": 3272, "result_r_tmp[25]~feeder": 3273, "Add9~13": 3274, "slb_last~2": 3275, "b_ram_data_in_bus[53]~feeder": 3276, "r_array_out[2][1]": 3277, "tdl_arr[1][5]~feeder": 3278, "fft_real_out[16]": 3279, "ram_data_out1~31": 3280, "reg_no_twiddle[5][0][12]": 3281, "lpp_ram_data_out~56": 3282, "data_in_r[2]~feeder": 3283, "Mux72~1": 3284, "twiddle_data[0][0][16]~feeder": 3285, "b_ram_data_in_bus[80]~feeder": 3286, "fft_imag_out[8]": 3287, "data_in_r[5]": 3288, "ram_data_out3[13]": 3289, "Add10~21": 3290, "ram_in_reg[5][1]~feeder": 3291, "b_ram_data_in_bus[84]": 3292, "Mux21~1": 3293, "twiddle_data[1][0][6]~feeder": 3294, "slb_last~0": 3295, "lpp_ram_data_out_sw[1][33]": 3296, "b_ram_data_in_bus[135]~feeder": 3297, "rd_addr_b[2]~feeder": 3298, "lpp_ram_data_out~81": 3299, "ram_data_out1~23": 3300, "data_count_int[4]": 3301, "twiddle_data[1][0][4]": 3302, "swa_tdl[0][1]": 3303, "data_int1[31]": 3304, "del_np_cnt~1": 3305, "Mux0~2": 3306, "lpp_ram_data_out_sw[0][0]": 3307, "ram_data_out1~2": 3308, "ram_in_reg[3][0]~feeder": 3309, "Mux135~2": 3310, "swd_tdl[12][1]~feeder": 3311, "i_array_out[2][4]": 3312, "lpp_ram_data_out[0][34]": 3313, "reg_no_twiddle[6][0][6]": 3314, "Add11~49": 3315, "lpp_ram_data_out~101": 3316, "slb_last[2]~feeder": 3317, "sink_ready~output": 3318, "data_count_sig[3]~0": 3319, "ram_data_out0[29]": 3320, "sw_r_tdl[3][0]": 3321, "sw_3_arr[4][3]~feeder": 3322, "lpp_ram_data_out~111": 3323, "ram_in_reg[6][1]~feeder": 3324, "reg_no_twiddle[2][0][4]": 3325, "rdaddress_b_bus[11]~feeder": 3326, "ram_in_reg[7][2]": 3327, "sink_state.end1": 3328, "Mux108~4": 3329, "Mux68~0": 3330, "Mux13~3": 3331, "ram_data_out2~2": 3332, "sw_1_arr[5][0]": 3333, "lpp_ram_data_out_sw[0][6]": 3334, "at_source_data[13]~feeder": 3335, "Mux35~2": 3336, "lpp_ram_data_out~109": 3337, "reg_no_twiddle[2][0][11]~feeder": 3338, "twad_tdl[1][1]": 3339, "fft_imag_out[14]~feeder": 3340, "a_ram_data_in_bus[18]": 3341, "source_imag[17]~output": 3342, "Mux30~2": 3343, "data_imag_in_reg[11]": 3344, "butterfly_st1[0][0][15]": 3345, "lpp_ram_data_out[0][3]": 3346, "Mux22~1": 3347, "butterfly_st1[1][1][4]": 3348, "wr_address_i_int[0]": 3349, "r_array_out[2][15]": 3350, "ram_data_out0[31]": 3351, "ram_data_out3~30": 3352, "butterfly_st2[2][0][13]": 3353, "lpp_ram_data_out[3][19]": 3354, "b_ram_data_in_bus[114]": 3355, "b_ram_data_in_bus[47]~feeder": 3356, "lpp_ram_data_out[3][32]": 3357, "data_int1[36]": 3358, "swa_tdl[4][0]": 3359, "a_ram_data_in_bus[64]": 3360, "ram_data_out3[1]": 3361, "Mux68~1": 3362, "a_ram_data_in_bus[26]~feeder": 3363, "b_ram_data_in_bus[26]~feeder": 3364, "at_sink_data_int[3]~feeder": 3365, "b_ram_data_in_bus[102]~feeder": 3366, "sink_stall_s": 3367, "Mux12~3": 3368, "Add9~33": 3369, "lpp_ram_data_out[0][22]": 3370, "sw_1_arr[11][0]": 3371, "sw_0_arr[14][2]": 3372, "ram_in_reg[7][17]": 3373, "send_eop_s": 3374, "data_in_i[12]": 3375, "gain_lut_8pts[0]": 3376, "core_real_in[13]~feeder": 3377, "p_tdl[9][0]": 3378, "core_imag_in[4]": 3379, "b_ram_data_in_bus[138]": 3380, "ram_data_out2[25]": 3381, "Mux119~0": 3382, "sw_0_arr[12][0]~feeder": 3383, "lpp_ram_data_out_sw[1][27]": 3384, "core_imag_in[2]": 3385, "ram_in_reg[7][10]": 3386, "sw_1_arr[10][1]~feeder": 3387, "ram_in_reg[0][16]~feeder": 3388, "ram_data_out0~0": 3389, "Mux34~2": 3390, "data_int1[14]": 3391, "reg_no_twiddle[5][0][11]": 3392, "rdaddress_c_bus[19]": 3393, "sw_0_arr[2][2]": 3394, "twiddle_data[0][0][10]": 3395, "b_ram_data_in_bus[90]": 3396, "at_source_data[25]": 3397, "data_real_in_reg[13]": 3398, "reg_no_twiddle[2][0][14]~feeder": 3399, "core_real_in[1]~feeder": 3400, "Mux36~6": 3401, "twiddle_data[2][0][5]~feeder": 3402, "twiddle_data[2][0][2]": 3403, "sw_0_arr[3][4]": 3404, "Mux30~1": 3405, "Mux83~3": 3406, "out_cnt[5]": 3407, "sw_0_arr[12][0]": 3408, "sw_1_arr[8][2]": 3409, "data_in_i[7]~feeder": 3410, "a_ram_data_in_bus[110]~feeder": 3411, "slb_i[3]": 3412, "swd_tdl[7][0]": 3413, "twiddle_data[2][0][12]": 3414, "ram_a_not_b_vec[8]~feeder": 3415, "Add17~69": 3416, "ram_data_out2~14": 3417, "ram_a_not_b_vec[4]": 3418, "data_int1[14]~feeder": 3419, "ram_data_out1[20]": 3420, "twiddle_data[0][0][14]~feeder": 3421, "lpp_ram_data_out[1][35]": 3422, "swd_tdl[15][0]": 3423, "Mux141~3": 3424, "lpp_ram_data_out~31": 3425, "lpp_ram_data_out_sw[1][7]": 3426, "butterfly_st2[0][0][18]": 3427, "core_imag_in[13]": 3428, "Mux0~4": 3429, "r_array_out[2][2]~feeder": 3430, "reg_no_twiddle[0][0][17]": 3431, "twad_tdl[1][3]": 3432, "Mux38~0": 3433, "swd_tdl[13][1]": 3434, "reg_no_twiddle[6][0][3]": 3435, "twad_temp[3]": 3436, "data_imag_o[11]": 3437, "twiddle_data[2][1][17]": 3438, "b_ram_data_in_bus[81]~feeder": 3439, "rd_addr_d[1]": 3440, "Add2~41": 3441, "sw_1_arr[5][1]": 3442, "b_ram_data_in_bus[64]": 3443, "data_in_r[9]~feeder": 3444, "reg_no_twiddle[5][0][14]": 3445, "a_ram_data_in_bus[21]~feeder": 3446, "ram_data_out0~19": 3447, "a_ram_data_in_bus[32]": 3448, "Mux82~2": 3449, "ram_data_out0~13": 3450, "twiddle_data[1][0][17]~feeder": 3451, "sw_0_arr[8][3]": 3452, "ram_data_out2~6": 3453, "ram_in_reg[7][14]~feeder": 3454, "ram_in_reg[1][12]~feeder": 3455, "reg_no_twiddle[3][1][4]": 3456, "output_r[2]": 3457, "swd_tdl[6][1]": 3458, "a_ram_data_in_bus[78]": 3459, "reg_no_twiddle[4][0][8]~feeder": 3460, "sink_imag[5]~input": 3461, "ram_in_reg[3][17]": 3462, "ram_in_reg[7][11]~feeder": 3463, "ram_in_reg[0][10]~feeder": 3464, "Add9~69": 3465, "Add8~1": 3466, "Mux136~3": 3467, "k_state.NEXT_PASS_UPD": 3468, "a_ram_data_in_bus[133]": 3469, "tdl_arr[2]~feeder": 3470, "Mux81~3": 3471, "b_ram_data_in_bus[48]~feeder": 3472, "sw_0_arr[4][2]": 3473, "wraddress_b_bus[14]~feeder": 3474, "ram_in_reg[7][5]~feeder": 3475, "Mux143~1": 3476, "Mux63~0": 3477, "sw_1_arr[11][3]": 3478, "ram_in_reg[4][12]": 3479, "b_ram_data_in_bus[65]~feeder": 3480, "ram_a_not_b_vec[11]": 3481, "ram_in_reg[7][8]~feeder": 3482, "b_ram_data_in_bus[101]~feeder": 3483, "Mux45~3": 3484, "Mux133~2": 3485, "ram_in_reg[3][11]~feeder": 3486, "a_ram_data_in_bus[122]": 3487, "sw_3_arr[2][3]": 3488, "b_ram_data_in_bus[142]": 3489, "a_ram_data_in_bus[40]~feeder": 3490, "Mux50~0": 3491, "b_ram_data_in_bus[139]": 3492, "data_real_in_reg[0]~feeder": 3493, "ram_data_out1~21": 3494, "b_ram_data_in_bus[52]~feeder": 3495, "reg_no_twiddle[3][0][12]": 3496, "twiddle_data[0][0][15]": 3497, "Mux10~1": 3498, "lpp_ram_data_out[2][18]": 3499, "reg_no_twiddle[6][1][6]": 3500, "b_ram_data_in_bus[96]": 3501, "Mux116~0": 3502, "ram_data_out1~9": 3503, "lpp_ram_data_out~105": 3504, "oe": 3505, "reg_no_twiddle[0][1][12]": 3506, "Mux14~3": 3507, "at_source_data[32]": 3508, "i_array_out[1][10]": 3509, "Mux103~0": 3510, "a_ram_data_in_bus[69]~feeder": 3511, "b_ram_data_in_bus[0]~feeder": 3512, "lpp_ram_data_out[0][35]": 3513, "at_sink_data_int[20]~feeder": 3514, "i_array_out[2][11]": 3515, "lpp_ram_data_out[0][26]": 3516, "reg_no_twiddle[0][1][15]": 3517, "source_real[5]~output": 3518, "Mux67~1": 3519, "b_ram_data_in_bus[41]~feeder": 3520, "ram_in_reg[6][13]": 3521, "Add8~45": 3522, "ram_data_out3[11]": 3523, "ram_data_out1~20": 3524, "butterfly_st1[0][0][6]": 3525, "i_array_out[0][10]": 3526, "butterfly_st1[3][1][18]": 3527, "tdl_arr[6]~feeder": 3528, "Selector4~2": 3529, "swa_tdl[9][0]": 3530, "a_ram_data_in_bus[103]": 3531, "b_ram_data_in_bus[106]": 3532, "butterfly_st1[0][1][16]": 3533, "reg_no_twiddle[2][1][0]": 3534, "blk_exp[5]~feeder": 3535, "source_real[0]~output": 3536, "Add0~65": 3537, "p_tdl[12][0]~feeder": 3538, "Mux97~0": 3539, "lpp_ram_data_out~49": 3540, "swd_tdl[16][1]": 3541, "sink_real[17]~input": 3542, "reg_no_twiddle[1][1][4]~feeder": 3543, "sw_1_arr[13][0]~feeder": 3544, "at_sink_ready_s~0": 3545, "sw_3_arr[13][1]": 3546, "Mux117~0": 3547, "reg_no_twiddle[2][0][17]": 3548, "ram_a_not_b_vec[12]~feeder": 3549, "a_ram_data_in_bus[93]": 3550, "sw_r_tdl[2][0]": 3551, "twiddle_data[0][1][9]": 3552, "reg_no_twiddle[4][1][12]": 3553, "a_ram_data_in_bus[58]~feeder": 3554, "at_sink_data_int[25]": 3555, "ram_data_out3~19": 3556, "ram_in_reg[1][1]~feeder": 3557, "butterfly_st1[3][0][5]": 3558, "ram_data_out0~5": 3559, "Mux131~1": 3560, "Mux89~3": 3561, "twiddle_data[2][0][11]": 3562, "b_ram_data_in_bus[102]": 3563, "ram_in_reg[4][10]": 3564, "Add4~21": 3565, "sw_3_arr[7][3]~feeder": 3566, "rd_addr_d[4]": 3567, "Mux87~2": 3568, "Mux53~3": 3569, "Mux90~6": 3570, "at_source_data[16]~feeder": 3571, "offset_counter[5]~0": 3572, "data_imag_o[4]~4": 3573, "wraddress_a_bus[17]~feeder": 3574, "reg_no_twiddle[4][1][9]": 3575, "ram_in_reg[3][14]~feeder": 3576, "ram_data_out2[22]": 3577, "ram_data_out0[35]": 3578, "butterfly_st2[1][0][18]": 3579, "offset_counter[2]": 3580, "Mux75~3": 3581, "Mux29~2": 3582, "ram_in_reg[6][8]~feeder": 3583, "b_ram_data_in_bus[105]": 3584, "output_i[11]": 3585, "twiddle_data[2][1][6]": 3586, "at_source_data[15]~feeder": 3587, "butterfly_st2[2][1][14]": 3588, "fft_real_out[3]": 3589, "b_ram_data_in_bus[11]": 3590, "ram_data_out1[9]": 3591, "data_imag_in_reg[5]": 3592, "Mux126~2": 3593, "Add13~17": 3594, "b_ram_data_in_bus[133]~feeder": 3595, "butterfly_st1[1][1][11]": 3596, "a_ram_data_in_bus[106]": 3597, "ram_data_out0~15": 3598, "twiddle_data[2][0][13]~feeder": 3599, "wren_a~0": 3600, "Add17~41": 3601, "data_real_o[16]": 3602, "lpp_ram_data_out~98": 3603, "sw_3_arr[4][3]": 3604, "ram_in_reg[6][12]~feeder": 3605, "data_rdy_vec[7]": 3606, "ram_in_reg[5][9]~feeder": 3607, "Add10~77": 3608, "sink_start": 3609, "ram_in_reg[2][8]": 3610, "Mux92~0": 3611, "a_ram_data_in_bus[2]~feeder": 3612, "wc_vec[2]": 3613, "wraddress_a_bus[13]": 3614, "fft_real_out[6]~feeder": 3615, "sink_state.stall": 3616, "b_ram_data_in_bus[42]~feeder": 3617, "reg_no_twiddle[4][0][7]": 3618, "lpp_ram_data_out_sw[1][8]": 3619, "a_ram_data_in_bus[40]": 3620, "sw_3_arr[11][3]": 3621, "lpp_ram_data_out[1][5]": 3622, "fft_real_out[4]~feeder": 3623, "ram_data_out0~12": 3624, "ram_data_out0~34": 3625, "at_sink_data_int[9]~feeder": 3626, "max_reached~0": 3627, "sw_0_arr[4][3]": 3628, "wraddress_b_bus[6]": 3629, "valid_ctrl_inter1~0": 3630, "sw_1_arr[14][3]~feeder": 3631, "twiddle_data[0][1][17]~feeder": 3632, "fft_real_out[9]": 3633, "sw_0_arr[2][0]~feeder": 3634, "sink_comb_update_2~0": 3635, "sw_0_arr[8][4]~feeder": 3636, "data_int[23]": 3637, "Add6~25": 3638, "butterfly_st1[2][1][16]": 3639, "b_ram_data_in_bus[74]~feeder": 3640, "twiddle_data[2][0][4]~feeder": 3641, "lpp_count_offset[3]": 3642, "out_cnt[0]": 3643, "Add0~0": 3644, "butterfly_st1[1][0][9]": 3645, "result_r_tmp[19]~feeder": 3646, "Add10~49": 3647, "valid_ctrl_inter~1": 3648, "a_ram_data_in_bus[67]~feeder": 3649, "data_real_o[9]": 3650, "r_array_out[3][14]": 3651, "ram_data_out2[14]": 3652, "lpp_ram_data_out~97": 3653, "ram_in_reg[4][12]~feeder": 3654, "Mux40~1": 3655, "ram_data_out3~15": 3656, "lpp_ram_data_out[3][34]": 3657, "ram_data_out1~6": 3658, "ram_a_not_b_vec[24]": 3659, "sw_1_arr[13][1]~feeder": 3660, "reg_no_twiddle[3][0][4]": 3661, "twiddle_data[2][0][9]~feeder": 3662, "sw_3_arr[14][3]~feeder": 3663, "a_ram_data_in_bus[32]~feeder": 3664, "en_d~feeder": 3665, "reg_no_twiddle[3][1][2]~feeder": 3666, "swa_tdl[13][1]": 3667, "Add5~21": 3668, "Mux129~1": 3669, "ram_in_reg[2][11]": 3670, "blk_done_int": 3671, "sw_0_arr[2][4]": 3672, "fft_imag_out[5]": 3673, "ram_data_out0[11]": 3674, "lpp_ram_data_out[3][11]": 3675, "sw_1_arr[8][1]": 3676, "wd_vec[3]": 3677, "sw_0_arr[11][2]": 3678, "i_array_out[0][17]~0": 3679, "ram_data_out1~29": 3680, "at_sink_data_int[33]": 3681, "b_ram_data_in_bus[88]": 3682, "tdl_arr[0][13]~feeder": 3683, "data_count_sig[1]": 3684, "lpp_ram_data_out~140": 3685, "a_ram_data_in_bus[116]": 3686, "b_ram_data_in_bus[62]": 3687, "ram_data_out2~21": 3688, "twiddle_data[0][0][9]~feeder": 3689, "Add17~61": 3690, "Mux44~2": 3691, "data_in_r[10]": 3692, "reg_no_twiddle[4][0][12]": 3693, "ram_a_not_b_vec[5]": 3694, "data_int1[35]": 3695, "swa_tdl[11][1]": 3696, "a_ram_data_in_bus[139]~feeder": 3697, "a_ram_data_in_bus[8]": 3698, "lpp_ram_data_out[2][2]": 3699, "lpp_ram_data_out~87": 3700, "twiddle_data[0][1][17]": 3701, "butterfly_st2[0][0][15]": 3702, "k_count[1]": 3703, "twiddle_data[2][0][6]": 3704, "Add4~25": 3705, "i_array_out[0][17]~1": 3706, "Add14~21": 3707, "sw_2_arr[4][3]": 3708, "stall_int": 3709, "ram_data_out3~7": 3710, "twiddle_data[0][0][12]~feeder": 3711, "Add10~65": 3712, "reg_no_twiddle[1][1][5]~feeder": 3713, "lpp_ram_data_out_sw[0][5]": 3714, "Add13~33": 3715, "sink_imag[7]~input": 3716, "reg_no_twiddle[3][1][0]": 3717, "at_source_data[3]~feeder": 3718, "Mux37~1": 3719, "a_ram_data_in_bus[10]~feeder": 3720, "b_ram_data_in_bus[117]~feeder": 3721, "Add9~41": 3722, "twiddle_data[0][0][5]~feeder": 3723, "Mux73~3": 3724, "Mux136~1": 3725, "data_int[25]": 3726, "data_real_o[1]": 3727, "Mux78~3": 3728, "data_in_i[15]~feeder": 3729, "reg_no_twiddle[6][0][13]~feeder": 3730, "swd_tdl[1][1]": 3731, "ram_in_reg[2][14]~feeder": 3732, "a_ram_data_in_bus[138]": 3733, "reg_no_twiddle[3][1][9]": 3734, "data_int1[4]": 3735, "data_real_in_reg[0]": 3736, "lpp_ram_data_out~62": 3737, "sw_0_arr[11][3]": 3738, "data_imag_in_reg[10]": 3739, "a_ram_data_in_bus[130]~feeder": 3740, "butterfly_st1[0][1][10]": 3741, "reg_no_twiddle[5][0][10]": 3742, "Mux140~2": 3743, "i_array_out[0][11]": 3744, "twad_tdl[4][3]~feeder": 3745, "b_ram_data_in_bus[111]~feeder": 3746, "twiddle_data[1][1][16]": 3747, "reg_no_twiddle[0][1][9]": 3748, "Add5~57": 3749, "ram_data_out0[25]": 3750, "ram_a_not_b_vec[4]~feeder": 3751, "data_int[7]": 3752, "butterfly_st2[0][0][4]": 3753, "butterfly_st1[0][0][13]": 3754, "reg_no_twiddle[3][1][1]~feeder": 3755, "k_state.HOLD": 3756, "Add12~33": 3757, "Add7~17": 3758, "sw_0_arr[10][0]": 3759, "Add12~21": 3760, "tdl_arr[1][2]~feeder": 3761, "twiddle_data[1][0][17]": 3762, "i_array_out[1][1]": 3763, "sw_3_arr[1][3]": 3764, "rdaddress_b_bus[6]~feeder": 3765, "butterfly_st1[2][0][11]": 3766, "b_ram_data_in_bus[128]~feeder": 3767, "result_i_tmp[9]": 3768, "ram_a_not_b_vec[23]": 3769, "at_source_data[40]~feeder": 3770, "data_real_o[0]": 3771, "data_in_r[11]": 3772, "Add0~69": 3773, "a_ram_data_in_bus[21]": 3774, "Mux40~0": 3775, "core_imag_in[9]~feeder": 3776, "lpp_ram_data_out~39": 3777, "lpp_ram_data_out_sw[0][9]": 3778, "core_imag_in[3]": 3779, "butterfly_st2[0][0][8]": 3780, "max_reached~1": 3781, "del_np_cnt[1]": 3782, "Add13~29": 3783, "twad_tdl[3][2]": 3784, "twad_tdl[6][4]~feeder": 3785, "Add13~61": 3786, "core_imag_in[8]~feeder": 3787, "reg_no_twiddle[2][1][4]~feeder": 3788, "Mux82~1": 3789, "Mux58~0": 3790, "Mux51~0": 3791, "Mux135~1": 3792, "ram_data_out2~17": 3793, "data_in_r[9]": 3794, "reg_no_twiddle[1][0][4]": 3795, "sw_0_arr[5][0]": 3796, "r_array_out[1][9]": 3797, "Mux100~0": 3798, "data_int1[7]": 3799, "reg_no_twiddle[6][1][13]~feeder": 3800, "ram_in_reg[3][13]": 3801, "ram_data_out0[4]": 3802, "data_int1[3]": 3803, "reg_no_twiddle[6][0][15]": 3804, "ram_in_reg[1][6]": 3805, "b_ram_data_in_bus[83]~feeder": 3806, "reg_no_twiddle[3][0][17]": 3807, "butterfly_st1[1][0][12]": 3808, "reg_no_twiddle[6][1][13]": 3809, "Mux99~0": 3810, "b_ram_data_in_bus[24]~feeder": 3811, "lpp_ram_data_out~134": 3812, "sink_real[14]~input": 3813, "ram_data_out3[24]": 3814, "b_ram_data_in_bus[114]~feeder": 3815, "reg_no_twiddle[6][1][12]": 3816, "a_ram_data_in_bus[95]~feeder": 3817, "Mux32~0": 3818, "r_array_out[1][0]": 3819, "Add15~29": 3820, "sw_1_arr[9][1]": 3821, "ram_data_out1~8": 3822, "a_ram_data_in_bus[13]~feeder": 3823, "lpp_ram_data_out~88": 3824, "data_int[35]~feeder": 3825, "ram_data_out0~23": 3826, "sink_real[15]~input": 3827, "ram_data_out1[16]": 3828, "del_npi_cnt[4]": 3829, "ram_data_out3~32": 3830, "Mux134~1": 3831, "butterfly_st2[3][1][6]": 3832, "reg_no_twiddle[2][1][14]~feeder": 3833, "Selector5~2": 3834, "a_ram_data_in_bus[27]~feeder": 3835, "Mux132~3": 3836, "twiddle_data[0][0][1]~feeder": 3837, "rdaddress_a_bus[3]": 3838, "reg_no_twiddle[1][1][0]": 3839, "data_int[8]": 3840, "twiddle_data[0][1][6]": 3841, "butterfly_st2[0][1][1]": 3842, "output_r[4]": 3843, "Mux128~3": 3844, "data_imag_in_reg[8]": 3845, "Add17~17": 3846, "lpp_ram_data_out_sw[1][22]": 3847, "twiddle_data[0][0][13]": 3848, "butterfly_st1[3][0][15]": 3849, "data_imag_in_reg[12]~feeder": 3850, "data_imag_o[1]": 3851, "at_source_data[2]~feeder": 3852, "reg_no_twiddle[0][0][3]": 3853, "fft_real_out[8]": 3854, "blk_exp[0]~feeder": 3855, "twiddle_data[1][1][4]": 3856, "reg_no_twiddle[4][1][14]": 3857, "r_array_out[0][12]": 3858, "p_tdl[10][0]": 3859, "Add4~65": 3860, "butterfly_st1[2][0][0]": 3861, "rdaddress_a_bus[15]~feeder": 3862, "ram_in_reg[2][9]": 3863, "result_r_tmp[27]~feeder": 3864, "lpp_ram_data_out_sw[0][2]": 3865, "reg_no_twiddle[1][1][7]": 3866, "data_in_r[17]": 3867, "data_real_in_reg[10]": 3868, "a_ram_data_in_bus[43]": 3869, "ram_a_not_b_vec[8]": 3870, "twiddle_data[1][0][7]~feeder": 3871, "b_ram_data_in_bus[52]": 3872, "butterfly_st1[1][1][5]": 3873, "source_stall_reg~0": 3874, "twiddle_data[0][0][4]~feeder": 3875, "sw_0_arr[12][3]": 3876, "ram_in_reg[6][8]": 3877, "twad_tdl[0][4]~feeder": 3878, "k[0]~0": 3879, "ram_data_out3[10]": 3880, "lpp_ram_data_out~96": 3881, "Add9~5": 3882, "sink_real[8]~input": 3883, "a_ram_data_in_bus[52]~feeder": 3884, "ram_in_reg[0][17]": 3885, "swa_tdl[9][1]": 3886, "data_int1[13]": 3887, "core_imag_in[10]~feeder": 3888, "Add12~41": 3889, "wraddress_b_bus[13]~feeder": 3890, "at_source_data[7]~feeder": 3891, "lpp_ram_data_out~9": 3892, "i_array_out[1][0]": 3893, "slb_last[2]": 3894, "b_ram_data_in_bus[42]": 3895, "ram_in_reg[5][8]~feeder": 3896, "data_imag_o[3]": 3897, "Add9~9": 3898, "core_imag_in[3]~feeder": 3899, "lpp_ram_data_out~69": 3900, "ram_in_reg[6][9]~feeder": 3901, "a_ram_data_in_bus[3]~feeder": 3902, "sw_3_arr[3][1]": 3903, "data_imag_in_reg[8]~feeder": 3904, "Mux96~0": 3905, "a_ram_data_in_bus[107]~feeder": 3906, "reg_no_twiddle[4][1][11]": 3907, "sdetd.ENABLE": 3908, "sw_2_arr[8][1]~feeder": 3909, "reg_no_twiddle[6][0][7]": 3910, "lpp_ram_data_out~124": 3911, "sop_out": 3912, "reg_no_twiddle[4][1][3]~feeder": 3913, "data_real_in_reg[14]": 3914, "ram_data_out2[16]": 3915, "reg_no_twiddle[0][0][13]": 3916, "ram_in_reg[7][10]~feeder": 3917, "reg_no_twiddle[4][0][0]": 3918, "master_source_ena": 3919, "b_ram_data_in_bus[81]": 3920, "lpp_ram_data_out~5": 3921, "master_source_sop~0": 3922, "ram_in_reg[3][17]~feeder": 3923, "swd_tdl[1][1]~feeder": 3924, "ram_data_out2~7": 3925, "ram_in_reg[4][11]": 3926, "butterfly_st1[0][1][2]": 3927, "lpp_count[0]": 3928, "twiddle_data[2][1][7]~feeder": 3929, "output_r[10]": 3930, "sop~0": 3931, "Add7~13": 3932, "sw_1_arr[0][1]": 3933, "sw_0_arr[10][3]": 3934, "sw_2_arr[8][3]~feeder": 3935, "b_ram_data_in_bus[123]~feeder": 3936, "b_ram_data_in_bus[104]~feeder": 3937, "tdl_arr[1][0]~feeder": 3938, "lpp_ram_data_out[1][34]": 3939, "ram_data_out2~24": 3940, "twiddle_data[2][1][5]": 3941, "Add8~17": 3942, "fft_s2_cur.LAST_LPP_C": 3943, "a_ram_data_in_bus[65]": 3944, "swd_tdl[7][1]": 3945, "b_ram_data_in_bus[82]": 3946, "twiddle_data[0][0][3]~feeder": 3947, "b_ram_data_in_bus[133]": 3948, "fft_s2_cur.WAIT_FOR_LPP_INPUT": 3949, "butterfly_st2[0][0][9]": 3950, "Add1~61": 3951, "i_array_out[1][13]": 3952, "Add8~21": 3953, "sw_1_arr[4][1]": 3954, "i_array_out[1][6]": 3955, "at_sink_data_int[7]": 3956, "lpp_ram_data_out_sw[1][25]": 3957, "lpp_ram_data_out~128": 3958, "Add11~17": 3959, "reg_no_twiddle[5][0][10]~feeder": 3960, "Mux65~0": 3961, "butterfly_st2[0][0][17]": 3962, "reg_no_twiddle[3][0][8]~feeder": 3963, "lpp_ram_data_out_sw[0][13]": 3964, "lpp_ram_data_out~86": 3965, "a_ram_data_in_bus[120]": 3966, "ram_data_out2~5": 3967, "twiddle_data[2][0][7]": 3968, "twad_tdl[5][4]": 3969, "ram_a_not_b_vec[13]~feeder": 3970, "valid_ctrl_inter~0": 3971, "lpp_ram_data_out[3][7]": 3972, "fft_real_out[2]": 3973, "at_sink_data_int[22]": 3974, "~GND": 3975, "data_real_in_reg[10]~feeder": 3976, "Add17~33": 3977, "lpp_ram_data_out~21": 3978, "fft_dirn~0": 3979, "Mux11~3": 3980, "Add7~29": 3981, "lpp_ram_data_out[3][24]": 3982, "ram_data_out3~6": 3983, "butterfly_st2[1][1][16]": 3984, "b_ram_data_in_bus[19]~feeder": 3985, "data_int[9]": 3986, "slb_i[0]": 3987, "ram_in_reg[0][12]~feeder": 3988, "ram_data_out3~35": 3989, "sw_1_arr[14][0]": 3990, "data_count_int[6]": 3991, "ram_a_not_b_vec[21]": 3992, "reg_no_twiddle[6][1][10]": 3993, "data_real_in_reg[12]~feeder": 3994, "Mux10~3": 3995, "sw_r_tdl[0][1]": 3996, "b_ram_data_in_bus[16]": 3997, "twad_tdl[0][0]": 3998, "en_slb": 3999, "a_ram_data_in_bus[61]~feeder": 4000, "reg_no_twiddle[4][1][1]~feeder": 4001, "twad_tdl[5][2]": 4002, "Add7~45": 4003, "r_array_out[0][0]": 4004, "sw_0_arr[15][0]": 4005, "Mux90~3": 4006, "lpp_ram_data_out[1][27]": 4007, "a_ram_data_in_bus[44]": 4008, "Mux2~3": 4009, "ram_data_out3[16]": 4010, "gain_lut_8pts[3]": 4011, "ram_in_reg[1][11]~feeder": 4012, "lpp_ram_data_out_sw[1][14]": 4013, "reg_no_twiddle[1][1][14]~feeder": 4014, "ram_data_out1~27": 4015, "Add5~25": 4016, "b_ram_data_in_bus[63]": 4017, "count[3]~1": 4018, "rdaddress_a_bus[15]": 4019, "ram_data_out0~31": 4020, "Add1~33": 4021, "source_imag[1]~output": 4022, "Mux137~3": 4023, "reg_no_twiddle[3][1][7]": 4024, "wren_b[3]~feeder": 4025, "a_ram_data_in_bus[66]~feeder": 4026, "Add2~2": 4027, "wr_addr[3]": 4028, "core_real_in[3]": 4029, "data_imag_o[6]": 4030, "b_ram_data_in_bus[94]": 4031, "Add4~69": 4032, "butterfly_st2[3][1][12]": 4033, "r_array_out[1][6]": 4034, "Add15~61": 4035, "b_ram_data_in_bus[67]": 4036, "ram_data_out1[22]": 4037, "sw_r_tdl[1][1]": 4038, "at_source_data[17]": 4039, "a_ram_data_in_bus[37]": 4040, "a_ram_data_in_bus[128]": 4041, "ram_in_reg[1][15]~feeder": 4042, "data_in_r[4]": 4043, "core_real_in[10]~feeder": 4044, "sw_2_arr[15][3]~feeder": 4045, "Mux72~4": 4046, "sink_state.run1": 4047, "twiddle_data[0][1][3]": 4048, "reg_no_twiddle[2][1][12]": 4049, "a_ram_data_in_bus[140]~feeder": 4050, "sw_1_arr[1][0]": 4051, "b_ram_data_in_bus[6]": 4052, "b_ram_data_in_bus[61]~feeder": 4053, "at_sink_data_int[5]": 4054, "source_imag[12]~output": 4055, "r_array_out[3][6]": 4056, "core_real_in[4]~feeder": 4057, "Add12~25": 4058, "ram_data_out2~23": 4059, "butterfly_st1[3][0][6]": 4060, "reg_no_twiddle[4][0][3]": 4061, "Add4~1": 4062, "tdl_arr[3][1]": 4063, "Mux56~1": 4064, "pipeline_dffe[1]": 4065, "p~2": 4066, "b_ram_data_in_bus[45]": 4067, "butterfly_st2[2][1][5]": 4068, "ram_data_out1~19": 4069, "Mux31~1": 4070, "Add0~29": 4071, "butterfly_st2[1][0][9]": 4072, "butterfly_st1[2][0][3]": 4073, "butterfly_st2[1][0][12]": 4074, "reg_no_twiddle[3][0][13]": 4075, "data_in_i[15]": 4076, "del_np_cnt~0": 4077, "b_ram_data_in_bus[92]~feeder": 4078, "reg_no_twiddle[5][1][0]": 4079, "butterfly_st1[0][1][7]": 4080, "r_array_out[0][5]": 4081, "b_ram_data_in_bus[32]": 4082, "tdl_arr[0][12]~feeder": 4083, "Add6~29": 4084, "swa_tdl[7][0]~feeder": 4085, "a_ram_data_in_bus[129]~feeder": 4086, "ram_data_out0[14]": 4087, "Mux134~2": 4088, "ram_data_out3[9]": 4089, "lpp_ram_data_out~123": 4090, "r_array_out[0][7]": 4091, "data_imag_o[15]": 4092, "b_ram_data_in_bus[132]~feeder": 4093, "ram_in_reg[2][12]": 4094, "b_ram_data_in_bus[43]": 4095, "butterfly_st1[3][0][18]": 4096, "data_imag_o[1]~1": 4097, "data_real_o[3]~feeder": 4098, "i_array_out[2][0]": 4099, "ram_data_out0[2]": 4100, "Mux46~1": 4101, "lpp_ram_data_out[0][8]": 4102, "sw_0_arr[10][1]": 4103, "lpp_ram_data_out_sw[0][4]": 4104, "ram_data_out2[3]": 4105, "source_real[6]~output": 4106, "valid_ctrl_int": 4107, "lpp_ram_data_out[3][35]": 4108, "ram_a_not_b_vec[17]": 4109, "twiddle_data[1][0][15]": 4110, "wraddress_b_bus[1]~feeder": 4111, "a_ram_data_in_bus[1]~feeder": 4112, "at_source_data[19]~feeder": 4113, "sw_r_tdl[1][0]~feeder": 4114, "rdaddress_b_bus[8]": 4115, "tdl_arr[0][7]~feeder": 4116, "Mux84~0": 4117, "lpp_ram_data_out~66": 4118, "lpp_ram_data_out[1][24]": 4119, "source_real[8]~output": 4120, "wc_i": 4121, "core_imag_in[7]": 4122, "source_real[17]~output": 4123, "a_ram_data_in_bus[70]": 4124, "a_ram_data_in_bus[28]": 4125, "lpp_ram_data_out~18": 4126, "Mux58~1": 4127, "reg_no_twiddle[4][1][4]~feeder": 4128, "core_real_in[2]": 4129, "a_ram_data_in_bus[111]~feeder": 4130, "lpp_ram_data_out~130": 4131, "a_ram_data_in_bus[134]~feeder": 4132, "butterfly_st2[3][1][0]": 4133, "butterfly_st2[0][0][2]": 4134, "ram_data_out3[17]": 4135, "lpp_ram_data_out~47": 4136, "Add17~29": 4137, "reg_no_twiddle[3][1][15]~feeder": 4138, "lpp_ram_data_out~125": 4139, "Add0~57": 4140, "Mux18~6": 4141, "swd_tdl[13][0]": 4142, "lpp_ram_data_out[0][18]": 4143, "Add9~25": 4144, "b_ram_data_in_bus[109]": 4145, "sdetd.DISABLE": 4146, "r_array_out[1][8]": 4147, "b_ram_data_in_bus[51]~feeder": 4148, "reg_no_twiddle[1][1][10]": 4149, "b_ram_data_in_bus[1]~feeder": 4150, "was_stalled": 4151, "ram_data_out1~1": 4152, "Add4~49": 4153, "ram_data_out1~17": 4154, "wraddress_a_bus[12]~feeder": 4155, "b_ram_data_in_bus[40]~feeder": 4156, "Mux142~2": 4157, "twiddle_data[0][1][9]~feeder": 4158, "ram_a_not_b_vec[25]~feeder": 4159, "lpp_ram_data_out[1][7]": 4160, "Mux128~0": 4161, "twiddle_data[1][0][8]": 4162, "lpp_ram_data_out_sw[0][24]": 4163, "a_ram_data_in_bus[105]": 4164, "a_ram_data_in_bus[80]~feeder": 4165, "wren_b[3]": 4166, "p_tdl[4][0]": 4167, "data_int[27]": 4168, "Mux5~3": 4169, "sink_out_state.normal": 4170, "lpp_ram_data_out~139": 4171, "twiddle_data[0][0][8]~feeder": 4172, "butterfly_st1[0][0][0]": 4173, "butterfly_st2[0][0][3]": 4174, "reg_no_twiddle[2][1][11]": 4175, "butterfly_st2[1][1][10]": 4176, "at_source_data[16]": 4177, "core_real_in[5]~feeder": 4178, "tdl_arr[12]": 4179, "Add15~65": 4180, "lpp_ram_data_out_sw[1][10]": 4181, "swa_tdl[6][0]": 4182, "sw_1_arr[10][3]": 4183, "butterfly_st1[2][1][4]": 4184, "a_ram_data_in_bus[34]": 4185, "reg_no_twiddle[4][0][11]~feeder": 4186, "butterfly_st2[3][1][1]": 4187, "b_ram_data_in_bus[7]~feeder": 4188, "Add9~73": 4189, "lpp_ram_data_out~8": 4190, "at_source_data[14]~feeder": 4191, "b_ram_data_in_bus[121]": 4192, "Add6~9": 4193, "data_int1[32]": 4194, "reg_no_twiddle[6][1][12]~feeder": 4195, "fft_imag_out[1]": 4196, "butterfly_st2[0][1][4]": 4197, "b_ram_data_in_bus[116]": 4198, "a_ram_data_in_bus[49]": 4199, "swd_tdl[14][0]": 4200, "data_int[38]": 4201, "tdl_arr[0][3]~feeder": 4202, "ram_data_out1~26": 4203, "butterfly_st2[2][1][17]": 4204, "b_ram_data_in_bus[58]": 4205, "data_int[37]": 4206, "wd_vec[1]": 4207, "Add11~37": 4208, "low_addressa[1]": 4209, "r_array_out[1][11]": 4210, "sw_0_arr[8][0]~feeder": 4211, "core_imag_in[15]": 4212, "a_ram_data_in_bus[65]~feeder": 4213, "Selector2~3": 4214, "twiddle_data[2][0][13]": 4215, "Add13~1": 4216, "sw_2_arr[6][1]": 4217, "wc_vec[1]": 4218, "reg_no_twiddle[1][1][9]": 4219, "a_ram_data_in_bus[127]~feeder": 4220, "lpp_ram_data_out[2][15]": 4221, "sink_imag[9]~input": 4222, "butterfly_st2[3][1][4]": 4223, "core_real_in[14]~feeder": 4224, "data_int[41]": 4225, "ram_in_reg[6][5]~feeder": 4226, "a_ram_data_in_bus[86]~feeder": 4227, "Add8~61": 4228, "reg_no_twiddle[6][1][9]~feeder": 4229, "swa[0]": 4230, "sw_3_arr[12][1]~feeder": 4231, "b_ram_data_in_bus[109]~feeder": 4232, "reg_no_twiddle[6][1][2]": 4233, "lpp_ram_data_out[3][15]": 4234, "source_error[1]~output": 4235, "butterfly_st1[2][0][10]": 4236, "wraddress_b_bus[3]~feeder": 4237, "lpp_ram_data_out[2][9]": 4238, "core_imag_in[11]": 4239, "exponent_out[1]": 4240, "ram_data_out3~27": 4241, "twiddle_data[0][0][8]": 4242, "at_source_data[18]": 4243, "sw_0_arr[6][2]~feeder": 4244, "twiddle_data[1][0][13]": 4245, "fft_real_out[5]~feeder": 4246, "rd_addr_b[3]": 4247, "gen_rams:3:dat_A": 4248, "data_int[33]": 4249, "butterfly_st1[3][0][12]": 4250, "a_ram_data_in_bus[62]~feeder": 4251, "Add9~77": 4252, "Selector9~0": 4253, "fft_imag_out[6]~feeder": 4254, "b_ram_data_in_bus[119]~feeder": 4255, "ram_data_out1~11": 4256, "sw_0_arr[2][3]": 4257, "Add15~33": 4258, "data_in_i[16]": 4259, "swa_tdl[15][0]": 4260, "b_ram_data_in_bus[69]~feeder": 4261, "a_ram_data_in_bus[12]~feeder": 4262, "sw_0_arr[13][0]": 4263, "p_cd_en[1]": 4264, "swd_tdl[5][1]": 4265, "ram_data_out1[18]": 4266, "at_source_data[12]": 4267, "data_imag_o[11]~11": 4268, "Selector5~3": 4269, "twad_tdl[6][0]": 4270, "data_int1[38]": 4271, "at_source_valid_s": 4272, "b_ram_data_in_bus[23]~feeder": 4273, "data_imag_o[13]~13": 4274, "sw_1_arr[12][1]": 4275, "twiddle_data[0][1][14]~feeder": 4276, "sw_3_arr[0][3]": 4277, "butterfly_st1[3][0][11]": 4278, "data_real_o[15]": 4279, "i_array_out[2][8]": 4280, "ram_data_out2[27]": 4281, "exponent_out[0]": 4282, "b_ram_data_in_bus[116]~feeder": 4283, "output_r[0]": 4284, "wd_i": 4285, "reg_no_twiddle[2][1][14]": 4286, "b_ram_data_in_bus[131]": 4287, "a_ram_data_in_bus[102]": 4288, "Mux7~3": 4289, "ram_a_not_b_vec[10]~feeder": 4290, "Mux120~0": 4291, "output_r[3]": 4292, "reg_no_twiddle[5][0][3]": 4293, "blk_exp_accum[3]": 4294, "Mux137~2": 4295, "sw_0_arr[12][2]": 4296, "ram_data_out0~25": 4297, "Mux15~0": 4298, "butterfly_st1[2][0][1]": 4299, "butterfly_st1[0][1][13]": 4300, "tdl_arr[18]": 4301, "reg_no_twiddle[0][1][6]": 4302, "lpp_ram_data_out_sw[0][20]": 4303, "Add3~45": 4304, "ram_in_reg[0][5]~feeder": 4305, "r_array_out[2][11]": 4306, "at_source_data[9]~feeder": 4307, "Mux143~0": 4308, "at_sink_data_int[14]~feeder": 4309, "sw_1_arr[1][3]": 4310, "ram_data_out2[31]": 4311, "lpp_ram_data_out~135": 4312, "tdl_arr[4][0]": 4313, "ram_data_out3~23": 4314, "b_ram_data_in_bus[125]": 4315, "b_ram_data_in_bus[79]~feeder": 4316, "reg_no_twiddle[2][0][12]~feeder": 4317, "twiddle_data[2][0][8]": 4318, "ram_data_out0~35": 4319, "ram_in_reg[5][5]~feeder": 4320, "ram_data_out0[10]": 4321, "reg_no_twiddle[5][1][4]~feeder": 4322, "butterfly_st2[0][1][10]": 4323, "ram_data_out2[8]": 4324, "ram_data_out1~16": 4325, "butterfly_st2[0][1][18]": 4326, "butterfly_st2[3][0][1]": 4327, "ram_in_reg[5][12]~feeder": 4328, "r_array_out[3][9]": 4329, "sink_ready_ctrl_d": 4330, "i_array_out[3][2]~feeder": 4331, "butterfly_st2[1][1][13]": 4332, "fft_real_out[2]~feeder": 4333, "output_i[0]": 4334, "lpp_ram_data_out[3][26]": 4335, "a_ram_data_in_bus[138]~feeder": 4336, "at_source_data[21]": 4337, "Mux131~3": 4338, "swa_tdl[6][1]~feeder": 4339, "b_ram_data_in_bus[85]~feeder": 4340, "Add11~5": 4341, "wr_addr[2]": 4342, "fft_real_out[3]~feeder": 4343, "butterfly_st1[1][1][7]": 4344, "data_int[2]": 4345, "p_tdl[11][0]~feeder": 4346, "ram_in_reg[6][12]": 4347, "b_ram_data_in_bus[135]": 4348, "ram_data_out2[21]": 4349, "count_finished~2": 4350, "blk_exp_acc[0]": 4351, "twiddle_data[2][0][10]~feeder": 4352, "output_i[1]": 4353, "at_source_data[10]": 4354, "sw_1_arr[7][2]~feeder": 4355, "ram_data_out2[11]": 4356, "core_imag_in[9]": 4357, "at_sink_data_int[30]": 4358, "r_array_out[3][5]": 4359, "swa_tdl[10][1]": 4360, "butterfly_st2[3][0][7]": 4361, "a_ram_data_in_bus[133]~feeder": 4362, "i_array_out[3][15]": 4363, "Add10~5": 4364, "butterfly_st2[1][0][7]": 4365, "Mux45~2": 4366, "sw_0_arr[14][1]": 4367, "butterfly_st1[2][0][6]": 4368, "rdaddress_b_bus[16]": 4369, "b_ram_data_in_bus[115]~feeder": 4370, "at_source_data[28]": 4371, "output_r[16]": 4372, "lpp_count[1]": 4373, "butterfly_st2[2][0][1]": 4374, "a_ram_data_in_bus[42]~feeder": 4375, "b_ram_data_in_bus[110]~feeder": 4376, "sink_ready_ctrl~0": 4377, "twiddle_data[0][1][0]": 4378, "Add10~61": 4379, "sw_0_arr[13][3]": 4380, "data_imag_o[4]": 4381, "butterfly_st2[1][0][14]": 4382, "result_i_tmp[16]": 4383, "p_tdl[1][0]": 4384, "ram_a_not_b_vec[6]~feeder": 4385, "source_real[7]~output": 4386, "b_ram_data_in_bus[9]~feeder": 4387, "butterfly_st2[0][1][12]": 4388, "ram_in_reg[0][8]": 4389, "data_real_o[1]~feeder": 4390, "core_imag_in[5]~feeder": 4391, "Mux54~5": 4392, "b_ram_data_in_bus[2]~feeder": 4393, "Mux37~3": 4394, "twad_temp[1]": 4395, "butterfly_st2[3][1][16]": 4396, "twiddle_data[2][0][5]": 4397, "ram_data_out2~30": 4398, "Selector4~1": 4399, "Mux38~3": 4400, "ram_in_reg[0][11]~feeder": 4401, "r_array_out[3][7]": 4402, "lpp_ram_data_out~103": 4403, "at_sink_data_int[4]": 4404, "source_state.run1": 4405, "a_ram_data_in_bus[82]~feeder": 4406, "reg_no_twiddle[6][1][15]": 4407, "Mux53~0": 4408, "sw_0_arr[6][3]~feeder": 4409, "lpp_ram_data_out[1][2]": 4410, "lpp_ram_data_out~65": 4411, "p_cd_en[0]": 4412, "core_real_in[8]~feeder": 4413, "Mux130~1": 4414, "ram_data_out1[14]": 4415, "rd_addr_b[4]": 4416, "next_block": 4417, "data_in_r[0]": 4418, "lpp_ram_data_out~20": 4419, "wren_b[0]": 4420, "ram_in_reg[5][14]~feeder": 4421, "ram_in_reg[3][6]": 4422, "twiddle_data[0][1][14]": 4423, "swa_tdl[3][1]": 4424, "Mux79~1": 4425, "data_real_o[12]": 4426, "twiddle_data[1][1][12]": 4427, "sw_1_arr[13][3]": 4428, "ram_data_out0~27": 4429, "Mux128~2": 4430, "Mux10~2": 4431, "sw_0_arr[1][0]": 4432, "ram_in_reg[1][13]": 4433, "twiddle_data[1][0][3]~feeder": 4434, "ram_data_out2~0": 4435, "Mux32~1": 4436, "i_array_out[0][0]": 4437, "ram_in_reg[4][10]~feeder": 4438, "ram_data_out3~17": 4439, "ram_data_out0[17]": 4440, "reg_no_twiddle[1][0][2]": 4441, "Mux26~1": 4442, "ram_a_not_b_vec[1]~feeder": 4443, "reg_no_twiddle[6][1][5]": 4444, "Mux141~0": 4445, "del_np_cnt~4": 4446, "reg_no_twiddle[5][0][6]": 4447, "sw_1_arr[6][3]~feeder": 4448, "ram_data_out3~5": 4449, "lpp_ram_data_out[2][26]": 4450, "twad_tdl[0][4]": 4451, "twiddle_data[2][1][12]": 4452, "at_source_data[8]": 4453, "twiddle_data[0][0][5]": 4454, "twiddle_data[1][1][16]~feeder": 4455, "Mux50~1": 4456, "Add10~1": 4457, "reg_no_twiddle[6][0][5]": 4458, "at_source_data[5]~feeder": 4459, "butterfly_st2[0][1][9]": 4460, "data_imag_o[15]~15": 4461, "sink_real[4]~input": 4462, "del_npi_cnt[3]": 4463, "Add4~13": 4464, "b_ram_data_in_bus[138]~feeder": 4465, "butterfly_st1[2][0][2]": 4466, "at_source_data[36]~feeder": 4467, "b_ram_data_in_bus[60]": 4468, "lpp_ram_data_out_sw[1][26]": 4469, "Mux55~1": 4470, "reg_no_twiddle[3][1][16]": 4471, "lpp_ram_data_out[1][15]": 4472, "lpp_ram_data_out~79": 4473, "Add11~69": 4474, "ram_read_address[2]~2": 4475, "Add13~53": 4476, "Add9~21": 4477, "b_ram_data_in_bus[1]": 4478, "Add10~41": 4479, "twad_tdl[5][0]~feeder": 4480, "a_ram_data_in_bus[93]~feeder": 4481, "butterfly_st2[1][1][19]": 4482, "data_imag_o[16]~16": 4483, "core_imag_in[13]~feeder": 4484, "lpp_ram_data_out[1][12]": 4485, "reg_no_twiddle[4][0][15]": 4486, "sw_2_arr[10][3]": 4487, "Add8~73": 4488, "Mux133~3": 4489, "lpp_ram_data_out[0][15]": 4490, "Mux17~3": 4491, "Mux21~2": 4492, "reg_no_twiddle[4][0][9]": 4493, "lpp_ram_data_out[2][14]": 4494, "Mux14~0": 4495, "at_source_data[30]": 4496, "i_array_out[1][5]": 4497, "output_i[16]": 4498, "twiddle_data[1][0][1]": 4499, "lpp_ram_data_out_sw[0][22]": 4500, "Add8~33": 4501, "lpp_ram_data_out~53": 4502, "p_tdl[7][1]": 4503, "Add1~41": 4504, "lpp_ram_data_out~22": 4505, "Add14~37": 4506, "swa_tdl[1][0]~feeder": 4507, "swd_tdl[14][1]": 4508, "wr_address_i_int[3]": 4509, "sw_0_arr[10][2]": 4510, "ram_a_not_b_vec[17]~feeder": 4511, "ram_in_reg[3][9]": 4512, "Mux138~2": 4513, "twad_tdl[1][4]~feeder": 4514, "butterfly_st1[2][1][18]": 4515, "ram_in_reg[5][3]": 4516, "wren_a[3]": 4517, "Mux64~1": 4518, "b_ram_data_in_bus[59]": 4519, "ram_a_not_b_vec[9]": 4520, "lpp_ram_data_out~137": 4521, "Mux41~3": 4522, "twad_tdl[4][0]": 4523, "r_array_out[3][8]": 4524, "sw_0_arr[14][4]": 4525, "reg_no_twiddle[3][0][14]": 4526, "at_sink_data_int[8]": 4527, "sw_0_arr[13][1]": 4528, "wraddress_a_bus[8]": 4529, "data_real_in_reg[7]~feeder": 4530, "at_source_data[12]~feeder": 4531, "twiddle_data[1][0][16]": 4532, "at_source_data[27]": 4533, "ram_data_out1[27]": 4534, "sw_0_arr[8][2]": 4535, "Mux48~1": 4536, "reg_no_twiddle[3][1][8]~feeder": 4537, "Mux127~3": 4538, "twad_tdl[6][4]": 4539, "reg_no_twiddle[1][1][14]": 4540, "Add12~1": 4541, "wc_vec[2]~feeder": 4542, "offset_counter[5]": 4543, "b_ram_data_in_bus[127]~feeder": 4544, "data_in_i[1]": 4545, "a_ram_data_in_bus[66]": 4546, "a_ram_data_in_bus[79]": 4547, "lpp_ram_data_out[1][32]": 4548, "lpp_ram_data_out[0][33]": 4549, "Add12~61": 4550, "Mux77~1": 4551, "butterfly_st2[0][1][17]": 4552, "lpp_ram_data_out~23": 4553, "butterfly_st1[0][1][8]": 4554, "at_sink_data_int[10]": 4555, "reg_no_twiddle[5][1][13]~feeder": 4556, "data_rdy_vec[3]~feeder": 4557, "ram_data_out1[4]": 4558, "gain_lut_8pts~8": 4559, "twiddle_data[0][0][7]~feeder": 4560, "Mux28~2": 4561, "wraddress_b_bus[12]": 4562, "sw_0_arr[14][0]~feeder": 4563, "reg_no_twiddle[1][1][16]~feeder": 4564, "ram_data_out3~18": 4565, "butterfly_st1[3][1][5]": 4566, "sw_r_tdl[2][1]": 4567, "lut_out_tmp~3": 4568, "ram_in_reg[2][12]~feeder": 4569, "reg_no_twiddle[3][0][5]": 4570, "butterfly_st1[0][0][17]": 4571, "a_ram_data_in_bus[90]~feeder": 4572, "reg_no_twiddle[6][0][12]~feeder": 4573, "r_array_out[0][3]": 4574, "b_ram_data_in_bus[124]~feeder": 4575, "exponent_out[4]": 4576, "Add11~41": 4577, "sw_0_arr[14][4]~feeder": 4578, "rdaddress_a_bus[14]": 4579, "data_int[6]": 4580, "reg_no_twiddle[3][1][14]": 4581, "Add14~57": 4582, "twrom": 4583, "gen_M4K:cos_2n": 4584, "gen_auto:altsyncram_component": 4585, "b_ram_data_in_bus[140]~feeder": 4586, "i_array_out[0][8]": 4587, "a_ram_data_in_bus[18]~feeder": 4588, "lpp_ram_data_out[0][4]": 4589, "sw_2_arr[9][1]": 4590, "Mux70~0": 4591, "data_int1[18]~feeder": 4592, "butterfly_st1[2][0][4]": 4593, "reg_no_twiddle[6][0][17]": 4594, "fft_imag_out[1]~feeder": 4595, "lpp_ram_data_out[3][22]": 4596, "blk_exp[3]": 4597, "lpp_ram_data_out[3][28]": 4598, "core_imag_in[1]": 4599, "at_source_data[2]": 4600, "reg_no_twiddle[0][0][4]": 4601, "ram_data_out0~29": 4602, "lpp_ram_data_out[2][3]": 4603, "sw_0_arr[1][3]": 4604, "twad_tdl[0][0]~feeder": 4605, "lpp_ram_data_out[3][3]": 4606, "sw_1_arr[7][2]": 4607, "data_rdy_vec[2]~feeder": 4608, "fft_dirn_held_o": 4609, "i_array_out[1][2]~feeder": 4610, "tdl_arr[2][1]": 4611, "fft_imag_out[17]~feeder": 4612, "rdaddress_b_bus[14]": 4613, "ram_data_out3[33]": 4614, "Add5~17": 4615, "reg_no_twiddle[4][1][16]": 4616, "sw_0_arr[4][1]": 4617, "a_ram_data_in_bus[135]~feeder": 4618, "ram_data_out0[12]": 4619, "butterfly_st1[1][1][15]": 4620, "twiddle_data[2][0][10]": 4621, "wren[2]": 4622, "sw_0_arr[8][0]": 4623, "Mux43~3": 4624, "reg_no_twiddle[5][1][8]": 4625, "ram_in_reg[7][15]": 4626, "Mux83~1": 4627, "sw_0_arr[4][3]~feeder": 4628, "fft_real_out[14]~feeder": 4629, "butterfly_st1[2][1][8]": 4630, "a_ram_data_in_bus[51]~feeder": 4631, "_~2": 4632, "ram_data_out0[8]": 4633, "data_real_o[15]~feeder": 4634, "Add6~13": 4635, "rdaddress_b_bus[3]": 4636, "reg_no_twiddle[4][0][11]": 4637, "rdaddress_c_bus[14]~feeder": 4638, "lpp_ram_data_out~51": 4639, "lpp_ram_data_out[0][19]": 4640, "Mux129~2": 4641, "b_ram_data_in_bus[31]~feeder": 4642, "twad_tdl[4][1]~feeder": 4643, "reg_no_twiddle[2][1][4]": 4644, "sw_1_arr[3][3]": 4645, "Add14~13": 4646, "twiddle_data[1][0][11]": 4647, "reg_no_twiddle[2][0][9]": 4648, "butterfly_st1[1][0][17]": 4649, "ram_data_out1[32]": 4650, "swa_tdl[8][1]~feeder": 4651, "twad_tdl[4][4]": 4652, "rdaddress_a_bus[0]": 4653, "data_int[10]": 4654, "a_ram_data_in_bus[27]": 4655, "fft_real_out[10]": 4656, "Equal1~1": 4657, "i_array_out[0][7]": 4658, "b_ram_data_in_bus[87]~feeder": 4659, "sw_1_arr[10][3]~feeder": 4660, "ram_data_out1[25]": 4661, "reg_no_twiddle[0][1][7]": 4662, "twiddle_data[2][0][12]~feeder": 4663, "twiddle_data[0][0][17]": 4664, "i_array_out[2][5]": 4665, "Add6~57": 4666, "b_ram_data_in_bus[92]": 4667, "core_real_in[11]": 4668, "butterfly_st1[0][1][0]": 4669, "Add5~5": 4670, "ram_a_not_b_vec[3]": 4671, "wren_a[0]": 4672, "lpp_ram_data_out~136": 4673, "twad_temp[0]": 4674, "sw_1_arr[8][0]": 4675, "twiddle_data[2][1][6]~feeder": 4676, "p_tdl[2][1]": 4677, "swa_tdl[9][0]~feeder": 4678, "lpp_ram_data_out~85": 4679, "reg_no_twiddle[6][0][14]": 4680, "str_count_en": 4681, "twad_tdl[1][4]": 4682, "Mux54~4": 4683, "r_array_out[2][10]": 4684, "result_r_tmp[29]~feeder": 4685, "a_ram_data_in_bus[99]": 4686, "twiddle_data[2][1][3]": 4687, "Add13~73": 4688, "butterfly_st2[1][1][12]": 4689, "b_ram_data_in_bus[88]~feeder": 4690, "source_imag[13]~output": 4691, "ram_data_out1[29]": 4692, "sink_imag[11]~input": 4693, "lpp_ram_data_out[2][10]": 4694, "butterfly_st2[0][0][7]": 4695, "lpp_ram_data_out[0][7]": 4696, "b_ram_data_in_bus[2]": 4697, "Add16~17": 4698, "lpp_ram_data_out~35": 4699, "butterfly_st2[3][0][8]": 4700, "b_ram_data_in_bus[20]~feeder": 4701, "butterfly_st1[3][0][0]": 4702, "reg_no_twiddle[3][1][11]~feeder": 4703, "b_ram_data_in_bus[137]": 4704, "twiddle_data[1][1][6]~feeder": 4705, "Mux76~1": 4706, "Mux84~1": 4707, "Add8~13": 4708, "a_ram_data_in_bus[22]": 4709, "lpp_ram_data_out~57": 4710, "swd_tdl[2][1]": 4711, "a_ram_data_in_bus[43]~feeder": 4712, "reg_no_twiddle[0][1][4]": 4713, "reg_no_twiddle[6][0][12]": 4714, "butterfly_st2[3][1][19]": 4715, "twad_tdl[5][1]": 4716, "twad_tdl[3][4]~feeder": 4717, "data_count_sig[5]": 4718, "fft_dirn_held": 4719, "butterfly_st2[0][0][6]": 4720, "ram_data_out3[20]": 4721, "lpp_ram_data_out[1][1]": 4722, "a_ram_data_in_bus[19]": 4723, "i_array_out[2][13]": 4724, "sw_1_arr[4][0]~feeder": 4725, "Add14~29": 4726, "ram_data_out2[30]": 4727, "data_in_i[11]": 4728, "sw_2_arr[10][1]": 4729, "at_source_data[11]~feeder": 4730, "reg_no_twiddle[4][1][15]": 4731, "a_ram_data_in_bus[35]~feeder": 4732, "fft_imag_out[15]": 4733, "data_int[12]": 4734, "i_array_out[0][4]": 4735, "tdl_arr[12]~feeder": 4736, "butterfly_st1[1][0][11]": 4737, "source_valid_ctrl_sop~0": 4738, "sw_2_arr[5][3]": 4739, "empty_dff": 4740, "a_ram_data_in_bus[20]": 4741, "butterfly_st1[0][1][1]": 4742, "b_ram_data_in_bus[117]": 4743, "Mux142~1": 4744, "Add5~49": 4745, "sw_1_arr[2][2]": 4746, "butterfly_st1[2][1][2]": 4747, "reg_no_twiddle[3][0][14]~feeder": 4748, "a_ram_data_in_bus[75]~feeder": 4749, "fft_imag_out[7]~feeder": 4750, "Mux128~1": 4751, "twiddle_data[0][1][1]": 4752, "data_int1[1]~feeder": 4753, "butterfly_st1[0][0][4]": 4754, "fft_s2_cur.IDLE~1": 4755, "a_ram_data_in_bus[59]": 4756, "wraddress_b_bus[15]~feeder": 4757, "data_imag_o[5]": 4758, "twad_tdl[2][1]": 4759, "ram_data_out3~33": 4760, "reg_no_twiddle[5][1][2]": 4761, "ram_data_out0~1": 4762, "twiddle_data[2][1][14]~feeder": 4763, "lpp_ram_data_out_sw[1][21]": 4764, "r_array_out[2][8]": 4765, "Mux76~2": 4766, "b_ram_data_in_bus[84]~feeder": 4767, "butterfly_st1[1][1][2]": 4768, "lpp_ram_data_out_sw[0][10]": 4769, "data_int1[1]": 4770, "reg_no_twiddle[1][0][1]": 4771, "b_ram_data_in_bus[125]~feeder": 4772, "data_imag_o[7]~7": 4773, "ram_data_out1~34": 4774, "ram_data_out1~35": 4775, "a_ram_data_in_bus[41]~feeder": 4776, "tdl_arr[16]": 4777, "Mux50~3": 4778, "b_ram_data_in_bus[15]~feeder": 4779, "reg_no_twiddle[2][0][8]": 4780, "twiddle_data[2][1][14]": 4781, "output_r[12]": 4782, "reg_no_twiddle[2][1][6]": 4783, "twiddle_data[1][0][16]~feeder": 4784, "sink_real[1]~input": 4785, "tdl_arr[3][0]": 4786, "twiddle_data[1][0][0]~feeder": 4787, "twiddle_data[0][0][11]~feeder": 4788, "butterfly_st1[2][1][1]": 4789, "ram_in_reg[1][7]": 4790, "butterfly_st1[3][1][11]": 4791, "source_valid~output": 4792, "b_ram_data_in_bus[130]~feeder": 4793, "reg_no_twiddle[3][0][1]": 4794, "ram_a_not_b_vec[13]": 4795, "reg_no_twiddle[0][0][14]": 4796, "Mux76~3": 4797, "sw_2_arr[4][1]": 4798, "rdaddress_b_bus[14]~feeder": 4799, "twiddle_data[1][1][9]~feeder": 4800, "ram_data_out1[30]": 4801, "b_ram_data_in_bus[54]~feeder": 4802, "data_in_r[1]": 4803, "Mux47~3": 4804, "reg_no_twiddle[4][0][10]~feeder": 4805, "b_ram_data_in_bus[5]": 4806, "Selector11~0": 4807, "blk_exp_acc[3]": 4808, "result_r_tmp[31]~feeder": 4809, "i_array_out[3][16]": 4810, "ram_data_out2[5]": 4811, "reg_no_twiddle[1][0][1]~feeder": 4812, "at_source_data[3]": 4813, "a_ram_data_in_bus[25]~feeder": 4814, "Add0~33": 4815, "reg_no_twiddle[5][0][17]": 4816, "lpp_ram_data_out[1][19]": 4817, "ram_data_out1[19]": 4818, "sw_1_arr[6][3]": 4819, "ram_data_out1[12]": 4820, "sw_1_arr[2][3]": 4821, "lpp_ram_data_out_sw[0][16]": 4822, "Add17~5": 4823, "fft_imag_out[8]~feeder": 4824, "a_ram_data_in_bus[117]": 4825, "i_array_out[0][5]": 4826, "b_ram_data_in_bus[34]": 4827, "ram_in_reg[5][0]~feeder": 4828, "ram_a_not_b_vec[2]": 4829, "lpp_ram_data_out[2][22]": 4830, "ram_data_out3[28]": 4831, "a_ram_data_in_bus[26]": 4832, "data_real_o[8]": 4833, "lpp_ram_data_out[0][9]": 4834, "butterfly_st1[2][0][12]": 4835, "butterfly_st2[0][0][16]": 4836, "twad_tdl[2][2]": 4837, "source_imag[2]~output": 4838, "Add2~29": 4839, "a_ram_data_in_bus[34]~feeder": 4840, "twiddle_data[0][0][2]~feeder": 4841, "ram_data_out2~25": 4842, "Add15~17": 4843, "twiddle_data[1][1][7]~feeder": 4844, "Mux69~0": 4845, "i_array_out[3][14]": 4846, "lpp_ram_data_out~106": 4847, "sw_0_arr[9][3]~feeder": 4848, "reg_no_twiddle[4][1][13]": 4849, "a_ram_data_in_bus[91]": 4850, "sw_r_tdl[1][0]": 4851, "reg_no_twiddle[2][0][15]~feeder": 4852, "reg_no_twiddle[6][0][13]": 4853, "sw_0_arr[13][4]": 4854, "reg_no_twiddle[4][1][10]~feeder": 4855, "sw_3_arr[7][3]": 4856, "reg_no_twiddle[6][1][4]": 4857, "sw_0_arr[3][0]~feeder": 4858, "Mux17~2": 4859, "result_i_tmp[23]~feeder": 4860, "wren_b~0": 4861, "data_in_r[12]": 4862, "sw_1_arr[9][0]~feeder": 4863, "twad_tdl[3][1]~feeder": 4864, "data_imag_in_reg[14]": 4865, "a_ram_data_in_bus[136]~feeder": 4866, "sink_stall": 4867, "data_imag_o[14]": 4868, "sink_imag[1]~input": 4869, "butterfly_st1[0][1][5]": 4870, "butterfly_st2[2][0][6]": 4871, "i_array_out[1][11]": 4872, "b_ram_data_in_bus[9]": 4873, "sw_0_arr[3][0]": 4874, "data_in_i[1]~feeder": 4875, "ram_data_out1~5": 4876, "reg_no_twiddle[6][1][14]": 4877, "b_ram_data_in_bus[35]~feeder": 4878, "a_ram_data_in_bus[60]": 4879, "ram_data_out1~13": 4880, "a_ram_data_in_bus[72]~feeder": 4881, "sink_sop~input": 4882, "butterfly_st1[0][0][14]": 4883, "a_ram_data_in_bus[143]~feeder": 4884, "twiddle_data[2][0][1]": 4885, "output_i[8]": 4886, "data_int1[7]~feeder": 4887, "sw_0_arr[6][0]": 4888, "wren[3]": 4889, "lpp_ram_data_out_sw[0][28]": 4890, "r_array_out[3][1]": 4891, "reg_no_twiddle[5][0][1]": 4892, "sw_1_arr[1][3]~feeder": 4893, "Mux60~0": 4894, "ram_a_not_b_vec[23]~feeder": 4895, "wraddress_b_bus[8]": 4896, "lpp_ram_data_out~41": 4897, "ram_a_not_b_vec[26]~feeder": 4898, "Add5~69": 4899, "Mux140~1": 4900, "lpp_ram_data_out~58": 4901, "Add4~73": 4902, "k_state.IDLE": 4903, "source_comb_update_2~3": 4904, "b_ram_data_in_bus[32]~feeder": 4905, "data_in_i[10]~feeder": 4906, "butterfly_st2[3][1][3]": 4907, "Mux87~3": 4908, "butterfly_st1[3][1][0]": 4909, "rdaddress_a_bus[8]": 4910, "b_ram_data_in_bus[86]~feeder": 4911, "ram_data_out3~1": 4912, "at_source_data[28]~feeder": 4913, "a_ram_data_in_bus[130]": 4914, "reg_no_twiddle[0][1][13]": 4915, "Selector3~3": 4916, "op_1~9": 4917, "lpp_ram_data_out~82": 4918, "data_rdy_vec[7]~feeder": 4919, "Mux143~2": 4920, "blk_exp[0]": 4921, "data_int[31]": 4922, "next_block_d3": 4923, "Add16~13": 4924, "sw_0_arr[9][3]": 4925, "a_ram_data_in_bus[25]": 4926, "reg_no_twiddle[5][1][14]": 4927, "at_source_data[41]~feeder": 4928, "lpp_ram_data_out[3][18]": 4929, "reg_no_twiddle[6][1][4]~feeder": 4930, "reg_no_twiddle[6][1][7]": 4931, "sw_0_arr[13][3]~feeder": 4932, "Add7~25": 4933, "r_array_out[0][8]": 4934, "ram_data_out1~15": 4935, "b_ram_data_in_bus[98]": 4936, "b_ram_data_in_bus[143]~feeder": 4937, "sink_real[16]~input": 4938, "lut_out_tmp[2]": 4939, "reg_no_twiddle[1][0][10]~feeder": 4940, "fft_imag_out[17]": 4941, "reg_no_twiddle[2][0][10]~feeder": 4942, "i_array_out[3][10]": 4943, "b_ram_data_in_bus[107]": 4944, "ram_data_out2[1]": 4945, "source_state.end1": 4946, "blk_exp_accum[4]": 4947, "Mux42~3": 4948, "swa_tdl[15][1]": 4949, "gain_lut_8pts~3": 4950, "Mux21~0": 4951, "ram_data_out0~11": 4952, "lpp_ram_data_out_sw[1][3]": 4953, "lpp_ram_data_out~27": 4954, "Mux34~1": 4955, "b_ram_data_in_bus[110]": 4956, "ram_data_out2~28": 4957, "Selector4~3": 4958, "reg_no_twiddle[5][1][6]": 4959, "at_source_valid_int~0": 4960, "sw_0_arr[1][4]": 4961, "lut_out_tmp[0]": 4962, "swd_tdl[9][0]": 4963, "reg_no_twiddle[3][1][12]": 4964, "a_ram_data_in_bus[47]~feeder": 4965, "data_int1[37]": 4966, "reg_no_twiddle[2][1][2]": 4967, "data_rdy_int": 4968, "ram_data_out1[23]": 4969, "send_eop_s~0": 4970, "sw_0_arr[1][1]": 4971, "a_ram_data_in_bus[106]~feeder": 4972, "sw_0_arr[5][3]~feeder": 4973, "Add15~49": 4974, "reg_no_twiddle[5][0][9]": 4975, "butterfly_st2[3][1][17]": 4976, "butterfly_st1[1][0][16]": 4977, "ram_data_out2~18": 4978, "fft_real_out[11]~feeder": 4979, "lpp_ram_data_out~36": 4980, "ram_in_reg[7][11]": 4981, "i_array_out[2][10]": 4982, "Mux88~2": 4983, "data_rdy_vec[1]": 4984, "Add11~33": 4985, "Mux18~0": 4986, "r_array_out[2][2]": 4987, "ram_data_out0[5]": 4988, "i_array_out[1][14]": 4989, "b_ram_data_in_bus[68]": 4990, "sw_1_arr[14][2]~feeder": 4991, "reg_no_twiddle[0][0][8]": 4992, "lpp_ram_data_out~84": 4993, "Mux90~0": 4994, "rdaddress_a_bus[1]": 4995, "b_ram_data_in_bus[38]~feeder": 4996, "a_ram_data_in_bus[86]": 4997, "wd_vec[0]": 4998, "lpp_ram_data_out[2][33]": 4999, "lpp_ram_data_out~102": 5000, "b_ram_data_in_bus[70]~feeder": 5001, "data_int1[33]": 5002, "gain_lut_8pts~10": 5003, "wraddress_b_bus[12]~feeder": 5004, "sink_out_state.empty_and_ready": 5005, "Mux86~0": 5006, "ram_data_out0[21]": 5007, "lpp_ram_data_out[0][28]": 5008, "lpp_ram_data_out_sw[1][24]": 5009, "core_real_in[6]": 5010, "data_in_r[15]~feeder": 5011, "ram_data_out1[15]": 5012, "lpp_ram_data_out[0][14]": 5013, "blk_exp_accum[5]": 5014, "lpp_ram_data_out~2": 5015, "lpp_ram_data_out~90": 5016, "r_array_out[1][14]": 5017, "sw_1_arr[8][1]~feeder": 5018, "Mux79~3": 5019, "Mux32~2": 5020, "lpp_ram_data_out[1][29]": 5021, "reg_no_twiddle[4][1][9]~feeder": 5022, "r_array_out[1][1]": 5023, "del_npi_cnt[0]": 5024, "Mux73~2": 5025, "ram_a_not_b_vec[22]": 5026, "gain_lut_8pts~5": 5027, "output_i[9]": 5028, "data_in_i[4]~feeder": 5029, "lpp_ram_data_out_sw[1][35]": 5030, "reg_no_twiddle[3][1][14]~feeder": 5031, "swa_tdl[4][0]~feeder": 5032, "data_int1[27]": 5033, "butterfly_st2[2][0][11]": 5034, "Add3~65": 5035, "Add11~65": 5036, "butterfly_st1[3][0][16]": 5037, "a_ram_data_in_bus[108]": 5038, "data_int[14]": 5039, "swa_tdl[1][1]": 5040, "lpp_ram_data_out[2][34]": 5041, "b_ram_data_in_bus[35]": 5042, "data_imag_o[9]": 5043, "b_ram_data_in_bus[136]": 5044, "butterfly_st2[2][1][0]": 5045, "lpp_ram_data_out[3][33]": 5046, "b_ram_data_in_bus[93]": 5047, "Add17~1": 5048, "reg_no_twiddle[4][1][7]~feeder": 5049, "fft_real_out[11]": 5050, "swa_tdl[8][0]~feeder": 5051, "butterfly_st2[2][1][3]": 5052, "i_array_out[0][3]": 5053, "lpp_ram_data_out[1][30]": 5054, "Mux72~5": 5055, "lpp_ram_data_out[0][23]": 5056, "sw_1_arr[12][0]": 5057, "sw_0_arr[9][2]~feeder": 5058, "wren_b[2]": 5059, "Add7~9": 5060, "a_ram_data_in_bus[71]": 5061, "sw_0_arr[1][0]~feeder": 5062, "wd_vec[3]~feeder": 5063, "b_ram_data_in_bus[71]": 5064, "fft_imag_out[4]": 5065, "data_in_i[5]~feeder": 5066, "a_ram_data_in_bus[124]": 5067, "a_ram_data_in_bus[73]~feeder": 5068, "sink_state.start": 5069, "data_count_int1[2]": 5070, "reg_no_twiddle[4][1][17]": 5071, "gen_M4K:cos_1n": 5072, "blk_done_int~0": 5073, "data_in_i[8]": 5074, "was_stalled~0": 5075, "b_ram_data_in_bus[90]~feeder": 5076, "reg_no_twiddle[0][1][10]": 5077, "ram_read_address[1]~1": 5078, "data_int1[36]~feeder": 5079, "ram_data_out3[0]": 5080, "reg_no_twiddle[1][1][5]": 5081, "sw_2_arr[3][3]~feeder": 5082, "ram_data_out0~7": 5083, "b_ram_data_in_bus[8]~feeder": 5084, "Mux88~3": 5085, "a_ram_data_in_bus[126]~feeder": 5086, "Add3~49": 5087, "swd_tdl[11][1]": 5088, "a_ram_data_in_bus[71]~feeder": 5089, "lpp_ram_data_out[2][24]": 5090, "a_ram_data_in_bus[84]": 5091, "output_i[3]": 5092, "twiddle_data[1][1][3]": 5093, "lpp_ram_data_out~80": 5094, "at_source_data[20]~feeder": 5095, "reg_no_twiddle[0][0][11]": 5096, "r_array_out[2][7]": 5097, "Mux80~1": 5098, "b_ram_data_in_bus[26]": 5099, "output_r[5]": 5100, "fft_real_out[13]~feeder": 5101, "b_ram_data_in_bus[38]": 5102, "a_ram_data_in_bus[48]": 5103, "b_ram_data_in_bus[54]": 5104, "sdetd.BLOCK_READY": 5105, "fft_real_out[17]~feeder": 5106, "twiddle_data[2][1][0]": 5107, "data_real_o[11]": 5108, "a_ram_data_in_bus[38]": 5109, "sw_0_arr[8][1]~feeder": 5110, "rdaddress_a_bus[18]": 5111, "butterfly_st1[1][1][0]": 5112, "sw_3_arr[3][3]": 5113, "sw_2_arr[2][3]": 5114, "b_ram_data_in_bus[134]": 5115, "a_ram_data_in_bus[97]": 5116, "twiddle_data[1][0][9]~feeder": 5117, "ram_data_out3[15]": 5118, "lpp_ram_data_out~129": 5119, "b_ram_data_in_bus[91]": 5120, "Mux36~4": 5121, "butterfly_st2[1][1][3]": 5122, "Add7~21": 5123, "butterfly_st2[2][1][8]": 5124, "a_ram_data_in_bus[118]": 5125, "source_real[10]~output": 5126, "reg_no_twiddle[1][0][9]~feeder": 5127, "Add1~2": 5128, "sw_3_arr[13][3]~feeder": 5129, "sw_0_arr[6][4]": 5130, "data_int[26]": 5131, "a_ram_data_in_bus[36]~feeder": 5132, "lpp_ram_data_out[3][6]": 5133, "gain_lut_8pts~0": 5134, "lpp_ram_data_out_sw[1][29]": 5135, "a_ram_data_in_bus[119]": 5136, "lpp_ram_data_out_sw[1][6]": 5137, "Add15~77": 5138, "r_array_out[0][10]": 5139, "data_count_int1[0]": 5140, "ram_data_out2[20]": 5141, "wraddress_a_bus[16]~feeder": 5142, "r_array_out[0][17]": 5143, "Add16~61": 5144, "sw_3_arr[12][1]": 5145, "butterfly_st2[3][0][18]": 5146, "fft_dirn_stream": 5147, "next_block_d": 5148, "b_ram_data_in_bus[74]": 5149, "reg_no_twiddle[2][0][6]": 5150, "b_ram_data_in_bus[50]~feeder": 5151, "butterfly_st1[3][1][15]": 5152, "Mux36~5": 5153, "wraddress_b_bus[0]": 5154, "fft_real_out[10]~feeder": 5155, "swd_tdl[4][0]": 5156, "tdl_arr[0][16]~feeder": 5157, "a_ram_data_in_bus[30]": 5158, "butterfly_st2[2][0][3]": 5159, "sw_1_arr[1][1]": 5160, "swa_tdl[5][1]": 5161, "reg_no_twiddle[5][0][3]~feeder": 5162, "b_ram_data_in_bus[41]": 5163, "data_int1[19]": 5164, "Mux78~1": 5165, "p_tdl[0][0]~feeder": 5166, "slb_last[2]~1": 5167, "i_array_out[2][15]": 5168, "reg_no_twiddle[4][0][8]": 5169, "Add10~57": 5170, "lpp_ram_data_out[3][29]": 5171, "at_sink_data_int[14]": 5172, "sw_0_arr[14][0]": 5173, "reg_no_twiddle[1][0][6]~feeder": 5174, "lpp_ram_data_out~59": 5175, "ram_data_out3[5]": 5176, "b_ram_data_in_bus[7]": 5177, "Equal1~0": 5178, "twiddle_data[0][0][4]": 5179, "Add0~41": 5180, "gain_lut_8pts~6": 5181, "b_ram_data_in_bus[139]~feeder": 5182, "output_r[8]": 5183, "lpp_ram_data_out_sw[0][7]": 5184, "sw_0_arr[3][3]": 5185, "i_array_out[1][8]": 5186, "sw_1_arr[11][0]~feeder": 5187, "a_ram_data_in_bus[83]~feeder": 5188, "at_source_data[22]": 5189, "rdaddress_b_bus[18]": 5190, "ram_in_reg[1][10]~feeder": 5191, "i_array_out[3][6]~feeder": 5192, "sw_2_arr[12][3]": 5193, "at_sink_data_int[19]": 5194, "sw_1_arr[5][1]~feeder": 5195, "reg_no_twiddle[1][0][17]": 5196, "reg_no_twiddle[2][1][8]": 5197, "core_real_in[7]": 5198, "butterfly_st1[2][1][12]": 5199, "twiddle_data[1][0][12]": 5200, "Add8~37": 5201, "wraddress_b_bus[1]": 5202, "lpp_ram_data_out_sw[0][33]": 5203, "butterfly_st2[1][0][5]": 5204, "sw_2_arr[3][3]": 5205, "ram_data_out2~26": 5206, "reg_no_twiddle[1][0][0]": 5207, "b_ram_data_in_bus[96]~feeder": 5208, "Selector12~0": 5209, "lpp_ram_data_out[0][17]": 5210, "butterfly_st1[1][0][14]": 5211, "reg_no_twiddle[2][1][10]~feeder": 5212, "data_imag_in_reg[16]~feeder": 5213, "ram_in_reg[4][0]~feeder": 5214, "b_ram_data_in_bus[5]~feeder": 5215, "ram_data_out2[35]": 5216, "data_int[39]": 5217, "data_int1[20]": 5218, "twiddle_data[2][0][3]": 5219, "ram_data_out0[7]": 5220, "a_ram_data_in_bus[82]": 5221, "butterfly_st2[1][0][15]": 5222, "core_real_in[5]": 5223, "twad_tdl[2][3]": 5224, "fft_imag_out[9]": 5225, "swa_tdl[2][0]": 5226, "sw_0_arr[13][2]": 5227, "b_ram_data_in_bus[87]": 5228, "Add17~13": 5229, "data_in_r[10]~feeder": 5230, "twiddle_data[0][0][11]": 5231, "wren_a[2]": 5232, "sdetd.IDLE~feeder": 5233, "Mux72~6": 5234, "b_ram_data_in_bus[72]": 5235, "wraddress_b_bus[15]": 5236, "p_tdl[6][1]": 5237, "fft_real_out[12]": 5238, "a_ram_data_in_bus[143]": 5239, "rdaddress_a_bus[6]": 5240, "butterfly_st2[1][1][5]": 5241, "butterfly_st2[0][0][11]": 5242, "source_real[11]~output": 5243, "usedw_is_1_dff": 5244, "ram_data_out3[22]": 5245, "swd_tdl[12][0]": 5246, "a_ram_data_in_bus[140]": 5247, "Add2~77": 5248, "a_ram_data_in_bus[67]": 5249, "ram_data_out0~22": 5250, "sw_1_arr[6][0]": 5251, "ram_a_not_b_vec[3]~feeder": 5252, "Mux84~3": 5253, "lpp_ram_data_out[2][19]": 5254, "swd_tdl[0][1]": 5255, "reg_no_twiddle[2][1][15]": 5256, "sink_error[0]~input": 5257, "butterfly_st1[3][1][13]": 5258, "lpp_ram_data_out~28": 5259, "twiddle_data[2][0][15]": 5260, "twad_tdl[2][4]": 5261, "wraddress_a_bus[6]~feeder": 5262, "fft_imag_out[13]~feeder": 5263, "b_ram_data_in_bus[17]": 5264, "ram_data_out3[31]": 5265, "swa_tdl[11][0]~feeder": 5266, "ram_in_reg[5][2]": 5267, "data_int[29]": 5268, "b_ram_data_in_bus[120]~feeder": 5269, "lpp_ram_data_out~0": 5270, "twad_tdl[0][2]": 5271, "data_real_in_reg[3]": 5272, "b_ram_data_in_bus[14]~feeder": 5273, "wraddress_a_bus[17]": 5274, "output_i[15]": 5275, "butterfly_st1[0][1][9]": 5276, "butterfly_st1[1][1][13]": 5277, "b_ram_data_in_bus[108]~feeder": 5278, "at_source_eop_s": 5279, "sdetd.SLBI": 5280, "sw_1_arr[0][2]": 5281, "Equal4~0": 5282, "gain_lut_8pts~2": 5283, "Mux89~1": 5284, "Mux94~0": 5285, "lpp_ram_data_out_sw[1][30]": 5286, "Add16~69": 5287, "sw_0_arr[4][0]~feeder": 5288, "wr_address_i_int[1]": 5289, "reg_no_twiddle[2][1][10]": 5290, "Add12~73": 5291, "reg_no_twiddle[5][1][17]~feeder": 5292, "Mux143~3": 5293, "reg_no_twiddle[6][1][15]~feeder": 5294, "Mux41~2": 5295, "output_i[7]": 5296, "at_source_error[1]~feeder": 5297, "at_sink_data_int[12]": 5298, "Add9~37": 5299, "Add3~41": 5300, "ram_data_out3[32]": 5301, "rd_ptr_lsb": 5302, "sw_2_arr[11][3]~feeder": 5303, "twad_tdl[3][0]": 5304, "reg_no_twiddle[5][1][13]": 5305, "p[1]": 5306, "ram_a_not_b_vec[24]~feeder": 5307, "data_int[0]": 5308, "swa_tdl[7][0]": 5309, "b_ram_data_in_bus[40]": 5310, "lpp_ram_data_out[2][7]": 5311, "Selector3~2": 5312, "p_tdl[8][0]": 5313, "lpp_ram_data_out~16": 5314, "lpp_ram_data_out[0][5]": 5315, "a_ram_data_in_bus[16]~feeder": 5316, "Mux102~0": 5317, "Mux91~0": 5318, "i_array_out[2][12]": 5319, "gen_M4K:cos_3n": 5320, "reg_no_twiddle[1][1][2]~feeder": 5321, "ram_in_reg[3][15]~feeder": 5322, "lpp_ram_data_out[0][30]": 5323, "lpp_ram_data_out[3][10]": 5324, "reg_no_twiddle[4][0][2]": 5325, "butterfly_st2[2][0][17]": 5326, "twiddle_data[0][1][15]": 5327, "out_cnt[3]": 5328, "swd_tdl[4][1]": 5329, "slb_i[2]": 5330, "sink_imag[15]~input": 5331, "sw_1_arr[3][1]": 5332, "b_ram_data_in_bus[53]": 5333, "lpp_ram_data_out~117": 5334, "blk_exp[1]~feeder": 5335, "Add15~21": 5336, "butterfly_st1[1][1][12]": 5337, "sw_1_arr[9][0]": 5338, "reg_no_twiddle[0][0][7]": 5339, "butterfly_st1[2][0][17]": 5340, "lpp_count_offset[0]": 5341, "a_ram_data_in_bus[141]": 5342, "b_ram_data_in_bus[72]~feeder": 5343, "fft_imag_out[9]~feeder": 5344, "lpp_ram_data_out~78": 5345, "Add5~37": 5346, "twiddle_data[0][0][6]": 5347, "i_array_out[2][2]~feeder": 5348, "b_ram_data_in_bus[60]~feeder": 5349, "ram_in_reg[7][9]~feeder": 5350, "ram_in_reg[7][6]~feeder": 5351, "ram_data_out0~21": 5352, "i_array_out[2][16]": 5353, "core_real_in[0]": 5354, "twiddle_data[2][1][15]~feeder": 5355, "Add6~65": 5356, "ram_a_not_b_vec[1]": 5357, "a_ram_data_in_bus[57]~feeder": 5358, "wr_address_i_int[4]": 5359, "ram_data_out2[18]": 5360, "butterfly_st2[0][0][10]": 5361, "data_real_in_reg[7]": 5362, "twiddle_data[2][0][15]~feeder": 5363, "sw_1_arr[0][3]": 5364, "r_array_out[2][4]": 5365, "swd_tdl[15][0]~feeder": 5366, "Add10~45": 5367, "Add7~41": 5368, "b_ram_data_in_bus[39]": 5369, "twiddle_data[2][1][7]": 5370, "data_in_r[6]~feeder": 5371, "Mux18~4": 5372, "Add1~77": 5373, "b_ram_data_in_bus[24]": 5374, "sink_imag[6]~input": 5375, "b_ram_data_in_bus[93]~feeder": 5376, "reg_no_twiddle[0][1][2]": 5377, "sw_0_arr[9][1]": 5378, "sw_2_arr[0][3]": 5379, "gain_lut_8pts~7": 5380, "core_imag_in[12]": 5381, "data_rdy_vec[6]~feeder": 5382, "Add0~37": 5383, "sw_3_arr[5][1]": 5384, "Mux39~3": 5385, "Add15~53": 5386, "butterfly_st2[3][1][8]": 5387, "reg_no_twiddle[5][1][10]": 5388, "lpp_ram_data_out~142": 5389, "source_imag[11]~output": 5390, "butterfly_st1[1][0][2]": 5391, "data_int[17]": 5392, "gain_lut_8pts~11": 5393, "sink_stall_reg~0": 5394, "Add4~53": 5395, "Mux81~2": 5396, "a_ram_data_in_bus[104]": 5397, "twiddle_data[2][1][16]": 5398, "b_ram_data_in_bus[75]~feeder": 5399, "Add0~73": 5400, "rd_addr_d[2]": 5401, "butterfly_st2[3][0][0]": 5402, "source_exp[0]~output": 5403, "swa_tdl[14][0]~feeder": 5404, "reg_no_twiddle[1][1][17]~feeder": 5405, "fft_real_out[7]~feeder": 5406, "data_real_in_reg[14]~feeder": 5407, "data_int[30]": 5408, "ram_data_out1[11]": 5409, "sw_3_arr[6][1]~feeder": 5410, "Mux74~3": 5411, "lpp_ram_data_out[1][28]": 5412, "reg_no_twiddle[1][0][7]": 5413, "reg_no_twiddle[4][0][16]": 5414, "first_data": 5415, "ram_data_out0[18]": 5416, "twiddle_data[0][0][6]~feeder": 5417, "a_ram_data_in_bus[57]": 5418, "ram_in_reg[5][11]~feeder": 5419, "swd_tdl[5][0]": 5420, "reg_no_twiddle[1][0][15]~feeder": 5421, "butterfly_st1[1][0][10]": 5422, "twiddle_data[2][1][1]": 5423, "swd_tdl[0][1]~feeder": 5424, "b_ram_data_in_bus[55]~feeder": 5425, "b_ram_data_in_bus[57]~feeder": 5426, "Mux60~1": 5427, "i_array_out[1][3]~feeder": 5428, "lpp_ram_data_out[3][4]": 5429, "Mux46~2": 5430, "Mux108~6": 5431, "output_r[15]": 5432, "reg_no_twiddle[1][1][15]": 5433, "b_ram_data_in_bus[79]": 5434, "butterfly_st2[2][1][2]": 5435, "twad_tdl[6][2]": 5436, "b_ram_data_in_bus[4]~feeder": 5437, "rdaddress_b_bus[0]~feeder": 5438, "b_ram_data_in_bus[36]": 5439, "tdl_arr[17]": 5440, "p_tdl[4][0]~feeder": 5441, "data_int1[17]~feeder": 5442, "blk_exp[4]~feeder": 5443, "swa_tdl[5][0]": 5444, "ram_a_not_b_vec[7]~feeder": 5445, "butterfly_st1[0][1][6]": 5446, "lpp_ram_data_out~50": 5447, "a_ram_data_in_bus[4]~feeder": 5448, "b_ram_data_in_bus[105]~feeder": 5449, "reg_no_twiddle[0][1][16]": 5450, "source_imag[8]~output": 5451, "sw_2_arr[13][1]": 5452, "ram_data_out2[26]": 5453, "ram_a_not_b_vec[0]~feeder": 5454, "butterfly_st2[2][1][4]": 5455, "butterfly_st1[3][1][3]": 5456, "tdl_arr[0]~0": 5457, "twiddle_data[2][0][16]~feeder": 5458, "data_int[4]": 5459, "data_imag_in_reg[4]~feeder": 5460, "sdetd.GBLK": 5461, "lpp_ram_data_out~68": 5462, "ram_in_reg[0][6]~feeder": 5463, "wraddress_b_bus[13]": 5464, "a_ram_data_in_bus[126]": 5465, "i_array_out[3][5]": 5466, "output_i[14]": 5467, "butterfly_st1[3][0][13]": 5468, "lpp_ram_data_out[2][13]": 5469, "data_imag_in_reg[6]": 5470, "b_ram_data_in_bus[122]": 5471, "reg_no_twiddle[5][0][15]~feeder": 5472, "swa_tdl[8][0]": 5473, "Mux62~1": 5474, "sink_real[9]~input": 5475, "butterfly_st1[3][0][4]": 5476, "at_source_data[1]": 5477, "ram_a_not_b_vec[22]~feeder": 5478, "reg_no_twiddle[5][1][11]": 5479, "output_i[10]": 5480, "sw_0_arr[9][2]": 5481, "at_source_data[10]~feeder": 5482, "Add9~29": 5483, "ram_data_out2[12]": 5484, "b_ram_data_in_bus[113]": 5485, "b_ram_data_in_bus[16]~feeder": 5486, "r_array_out[3][13]": 5487, "a_ram_data_in_bus[132]~feeder": 5488, "Add14~5": 5489, "Mux93~0": 5490, "lpp_ram_data_out[3][27]": 5491, "source_ready": 5492, "sink_imag[0]": 5493, "sink_real[13]": 5494, "1'b1": 5495, "36'b000000000000000000000000000000000000": 5496, "sink_real[0]": 5497, "sink_eop": 5498, "14'b00000000000000": 5499, "sink_real[10]": 5500, "sink_real[2]": 5501, "sink_imag[17]": 5502, "1'b0": 5503, "sink_valid": 5504, "sink_imag[12]": 5505, "sink_imag[8]": 5506, "sink_imag[13]": 5507, "inverse": 5508, "sink_real[6]": 5509, "sink_real[12]": 5510, "sink_imag[2]": 5511, "sink_imag[14]": 5512, "sink_imag[4]": 5513, "sink_real[7]": 5514, "sink_real[3]": 5515, "sink_error[1]": 5516, "sink_real[11]": 5517, "sink_real[5]": 5518, "sink_imag[10]": 5519, "sink_imag[3]": 5520, "sink_imag[16]": 5521, "sink_imag[5]": 5522, "sink_real[17]": 5523, "sink_imag[7]": 5524, "sink_real[14]": 5525, "sink_real[15]": 5526, "sink_real[8]": 5527, "sink_imag[9]": 5528, "sink_real[4]": 5529, "5'b00000": 5530, "sink_imag[11]": 5531, "sink_real[1]": 5532, "sink_imag[1]": 5533, "sink_sop": 5534, "sink_real[16]": 5535, "sink_error[0]": 5536, "sink_imag[15]": 5537, "sink_imag[6]": 5538, "sink_real[9]": 5539}