// Generated by CIRCT unknown git version
module c3aibadapt_rxasync_direct(	// file.cleaned.mlir:2:3
  input        pld_8g_rxelecidle,	// file.cleaned.mlir:2:43
               pld_pma_rxpll_lock,	// file.cleaned.mlir:2:71
               hip_aib_async_out,	// file.cleaned.mlir:2:100
               r_rx_async_hip_en,	// file.cleaned.mlir:2:128
  input  [1:0] r_rx_parity_sel,	// file.cleaned.mlir:2:156
  input        pld_pma_pfdmode_lock,	// file.cleaned.mlir:2:182
  input  [5:0] sr_parity_error_flag,	// file.cleaned.mlir:2:213
  input        avmm_transfer_error,	// file.cleaned.mlir:2:244
               rx_direct_transfer_testbus,	// file.cleaned.mlir:2:274
               r_rx_usertest_sel,	// file.cleaned.mlir:2:311
  output       aib_hssi_pld_pma_pfdmode_lock,	// file.cleaned.mlir:2:340
               aib_hssi_pld_8g_rxelecidle,	// file.cleaned.mlir:2:380
               aib_hssi_pld_pma_rxpll_lock	// file.cleaned.mlir:2:417
);

  wire [3:0] _GEN =
    {{avmm_transfer_error},
     {|(sr_parity_error_flag[5:3])},
     {|(sr_parity_error_flag[2:0])},
     {pld_8g_rxelecidle}};	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10
  assign aib_hssi_pld_pma_pfdmode_lock = pld_pma_pfdmode_lock;	// file.cleaned.mlir:12:5
  assign aib_hssi_pld_8g_rxelecidle =
    r_rx_async_hip_en
      ? hip_aib_async_out
      : r_rx_usertest_sel ? _GEN[r_rx_parity_sel] : rx_direct_transfer_testbus;	// file.cleaned.mlir:8:10, :9:10, :10:10, :11:10, :12:5
  assign aib_hssi_pld_pma_rxpll_lock = pld_pma_rxpll_lock;	// file.cleaned.mlir:12:5
endmodule

