
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: joker.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126625
max stack size: 8388608 (bytes)


Implementation : rev_2
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 29
FID:  path (timestamp)
0        /home/nmh6120/ce387/CE392/rtl/fifo.sv (2025-04-13 23:04:22)
1        /home/nmh6120/ce387/CE392/rtl/grayscale.vhd (2025-04-14 11:11:34)
2        /home/nmh6120/ce387/CE392/rtl/lanedetect_top.vhd (2025-04-14 13:05:20)
3        /home/nmh6120/ce387/CE392/syn/rev_2/synwork//distcomp/distcomp0/distcomp0.xmr (2025-04-14 11:09:31)
4        /home/nmh6120/ce387/CE392/syn/rev_2/synwork//distcomp/distcomp1/distcomp1.xmr (2025-04-14 11:09:31)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
24       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera_mult_add.v (2018-11-27 23:10:11)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
25       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev.v (2018-11-27 23:10:40)
26       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_atoms.v (2018-11-27 23:10:40)
27       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hps_atoms.sv (2018-11-27 23:10:40)
28       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_hssi_atoms.v (2018-11-27 23:10:40)
29       /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cyclonev_pcie_hip_atoms.v (2018-11-27 23:10:40)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/arith.vhd (2018-11-27 23:17:48)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/hyperents.vhd (2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/location.map (2018-11-28 15:40:58)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/numeric.vhd (2018-11-27 23:17:48)
15       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/snps_haps_pkg.vhd (2018-11-27 23:17:48)
16       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/std.vhd (2018-11-27 23:17:48)
17       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/std1164.vhd (2018-11-27 23:17:48)
18       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/umr_capim.vhd (2018-11-27 23:17:48)
19       /vol/synopsys/fpga/O-2018.09-SP1/lib/vhd/unsigned.vhd (2018-11-27 23:17:48)
20       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
21       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
22       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
23       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 5
MID:  lib.cell.view
0        work.fifo.verilog
1        work.grayscale.rtl
2        work.grayscale.vhdl
3        work.lanedetect_top.rtl
4        work.lanedetect_top.vhdl
