Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/FPGA_ADCInterface/ADC_Interface_TB_isim_beh.exe -prj C:/Xilinx/FPGA_ADCInterface/ADC_Interface_TB_beh.prj work.ADC_Interface_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/FPGA_ADCInterface/FPGA_ADC.vhd" into library work
Parsing VHDL file "C:/Xilinx/FPGA_ADCInterface/ADC_Interface_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package vcomponents
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",true,"0",tr...]
Compiling architecture ibufds_v of entity IBUFDS [\IBUFDS("DONT_CARE",true,"FALSE"...]
Compiling architecture iddr_v of entity IDDR [\IDDR("SAME_EDGE",'0','0',"ASYNC...]
Compiling architecture arch_interface of entity ADC_FPGA_Interface [adc_fpga_interface_default]
Compiling architecture behavior of entity adc_interface_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Xilinx/FPGA_ADCInterface/ADC_Interface_TB_isim_beh.exe
Fuse Memory Usage: 54428 KB
Fuse CPU Usage: 1233 ms
