/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_68a3235443764f74a07bef5a5fd29de4.v:1.2-7.12" *)
module top(TetR, LacI, YFP);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_68a3235443764f74a07bef5a5fd29de4.v:3.13-3.17" *)
  input LacI;
  wire LacI;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_68a3235443764f74a07bef5a5fd29de4.v:2.13-2.17" *)
  input TetR;
  wire TetR;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_68a3235443764f74a07bef5a5fd29de4.v:4.14-4.17" *)
  output YFP;
  wire YFP;
  \$_NOT_  _2_ (
    .A(TetR),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(LacI),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(YFP)
  );
endmodule
