Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Nov 26 20:42:20 2016
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_toplevel_timing_summary_routed.rpt -rpx ADC_toplevel_timing_summary_routed.rpx
| Design       : ADC_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ADC_DUT/FSM_sequential_current_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TWI_DUT/DONE_O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.747        0.000                      0                  247        0.166        0.000                      0                  247        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.747        0.000                      0                  247        0.166        0.000                      0                  247        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/inbox_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/DONE_O_DELAY/output_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.478ns (50.565%)  route 0.467ns (49.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 9.996 - 5.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.692     5.294    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  ADC_DUT/DONE_O_DELAY/inbox_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.478     5.772 r  ADC_DUT/DONE_O_DELAY/inbox_reg/Q
                         net (fo=1, routed)           0.467     6.240    ADC_DUT/DONE_O_DELAY/inbox
    SLICE_X1Y126         FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.574     9.996    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    10.271    
                         clock uncertainty           -0.035    10.236    
    SLICE_X1Y126         FDRE (Setup_fdre_C_D)       -0.249     9.987    ADC_DUT/DONE_O_DELAY/output_reg
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.893ns (37.793%)  route 3.116ns (62.207%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.807     8.393    TWI_DUT/sclCnt1
    SLICE_X5Y125         LUT3 (Prop_lut3_I2_O)        0.310     8.703 r  TWI_DUT/dataByte[7]_i_5/O
                         net (fo=5, routed)           0.908     9.611    TWI_DUT/dataByte[7]_i_5_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.577    10.311    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570    14.992    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[1]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_R)       -0.524    14.692    TWI_DUT/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.893ns (37.793%)  route 3.116ns (62.207%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.807     8.393    TWI_DUT/sclCnt1
    SLICE_X5Y125         LUT3 (Prop_lut3_I2_O)        0.310     8.703 r  TWI_DUT/dataByte[7]_i_5/O
                         net (fo=5, routed)           0.908     9.611    TWI_DUT/dataByte[7]_i_5_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.577    10.311    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570    14.992    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[2]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_R)       -0.524    14.692    TWI_DUT/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.893ns (37.793%)  route 3.116ns (62.207%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.807     8.393    TWI_DUT/sclCnt1
    SLICE_X5Y125         LUT3 (Prop_lut3_I2_O)        0.310     8.703 r  TWI_DUT/dataByte[7]_i_5/O
                         net (fo=5, routed)           0.908     9.611    TWI_DUT/dataByte[7]_i_5_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.577    10.311    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570    14.992    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[3]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_R)       -0.524    14.692    TWI_DUT/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.893ns (37.793%)  route 3.116ns (62.207%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.807     8.393    TWI_DUT/sclCnt1
    SLICE_X5Y125         LUT3 (Prop_lut3_I2_O)        0.310     8.703 r  TWI_DUT/dataByte[7]_i_5/O
                         net (fo=5, routed)           0.908     9.611    TWI_DUT/dataByte[7]_i_5_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.577    10.311    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570    14.992    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[5]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_R)       -0.524    14.692    TWI_DUT/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.893ns (37.793%)  route 3.116ns (62.207%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.807     8.393    TWI_DUT/sclCnt1
    SLICE_X5Y125         LUT3 (Prop_lut3_I2_O)        0.310     8.703 r  TWI_DUT/dataByte[7]_i_5/O
                         net (fo=5, routed)           0.908     9.611    TWI_DUT/dataByte[7]_i_5_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.124     9.735 r  TWI_DUT/dataByte[7]_i_1/O
                         net (fo=5, routed)           0.577    10.311    TWI_DUT/dataByte[7]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.570    14.992    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[7]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_R)       -0.524    14.692    TWI_DUT/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.105ns (41.180%)  route 3.007ns (58.820%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.991     8.577    TWI_DUT/sclCnt1
    SLICE_X1Y126         LUT6 (Prop_lut6_I0_O)        0.310     8.887 r  TWI_DUT/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.648     9.535    TWI_DUT/FSM_gray_state[3]_i_8_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.659    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y126         MUXF7 (Prop_muxf7_I0_O)      0.212     9.871 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    10.414    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.572    14.994    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X5Y126         FDRE (Setup_fdre_C_CE)      -0.380    14.838    TWI_DUT/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 2.105ns (41.180%)  route 3.007ns (58.820%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.991     8.577    TWI_DUT/sclCnt1
    SLICE_X1Y126         LUT6 (Prop_lut6_I0_O)        0.310     8.887 r  TWI_DUT/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.648     9.535    TWI_DUT/FSM_gray_state[3]_i_8_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.659    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y126         MUXF7 (Prop_muxf7_I0_O)      0.212     9.871 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.543    10.414    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.572    14.994    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X5Y126         FDRE (Setup_fdre_C_CE)      -0.380    14.838    TWI_DUT/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 2.105ns (41.540%)  route 2.962ns (58.459%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.991     8.577    TWI_DUT/sclCnt1
    SLICE_X1Y126         LUT6 (Prop_lut6_I0_O)        0.310     8.887 r  TWI_DUT/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.648     9.535    TWI_DUT/FSM_gray_state[3]_i_8_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.659    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y126         MUXF7 (Prop_muxf7_I0_O)      0.212     9.871 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.499    10.370    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.574    14.996    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X2Y126         FDRE (Setup_fdre_C_CE)      -0.344    14.876    TWI_DUT/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.105ns (42.763%)  route 2.817ns (57.237%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.700     5.302    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y117         FDSE                                         r  TWI_DUT/sclCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDSE (Prop_fdse_C_Q)         0.456     5.758 f  TWI_DUT/sclCnt_reg[5]/Q
                         net (fo=3, routed)           0.824     6.583    TWI_DUT/sclCnt_reg[5]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     6.707 r  TWI_DUT/sclCnt1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.707    TWI_DUT/sclCnt1_carry_i_3_n_0
    SLICE_X2Y119         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.240 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.240    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.357 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.357    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.586 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.991     8.577    TWI_DUT/sclCnt1
    SLICE_X1Y126         LUT6 (Prop_lut6_I0_O)        0.310     8.887 r  TWI_DUT/FSM_gray_state[3]_i_8/O
                         net (fo=1, routed)           0.648     9.535    TWI_DUT/FSM_gray_state[3]_i_8_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.659    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X1Y126         MUXF7 (Prop_muxf7_I0_O)      0.212     9.871 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.354    10.225    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.572    14.994    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X4Y126         FDRE (Setup_fdre_C_CE)      -0.380    14.838    TWI_DUT/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TWI_DUT/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.489%)  route 0.123ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.584     1.503    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  TWI_DUT/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWI_DUT/dataByte_reg[0]/Q
                         net (fo=7, routed)           0.123     1.767    TWI_DUT/D_O_sig[0]
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.851     2.017    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  TWI_DUT/dataByte_reg[1]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X6Y124         FDRE (Hold_fdre_C_D)         0.085     1.601    TWI_DUT/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TWI_DUT/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.420%)  route 0.122ns (39.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWI_DUT/FSM_gray_state_reg[0]/Q
                         net (fo=33, routed)          0.122     1.767    TWI_DUT/state[0]
    SLICE_X5Y126         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  TWI_DUT/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    TWI_DUT/FSM_gray_state[2]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     2.018    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.092     1.609    TWI_DUT/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 TWI_DUT/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.679%)  route 0.178ns (48.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  TWI_DUT/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWI_DUT/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.178     1.823    TWI_DUT/bitCount[0]
    SLICE_X0Y126         LUT5 (Prop_lut5_I2_O)        0.049     1.872 r  TWI_DUT/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    TWI_DUT/bitCount[2]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  TWI_DUT/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.021    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  TWI_DUT/bitCount_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.107     1.625    TWI_DUT/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TWI_DUT/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.590%)  route 0.168ns (47.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  TWI_DUT/FSM_gray_state_reg[1]/Q
                         net (fo=36, routed)          0.168     1.813    TWI_DUT/state[1]
    SLICE_X4Y126         LUT5 (Prop_lut5_I3_O)        0.045     1.858 r  TWI_DUT/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    TWI_DUT/FSM_gray_state[0]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     2.018    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.091     1.608    TWI_DUT/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 TWI_DUT/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.148%)  route 0.178ns (48.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  TWI_DUT/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWI_DUT/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.178     1.823    TWI_DUT/bitCount[0]
    SLICE_X0Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.868 r  TWI_DUT/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    TWI_DUT/bitCount[1]_i_1_n_0
    SLICE_X0Y126         FDRE                                         r  TWI_DUT/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.021    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  TWI_DUT/bitCount_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.092     1.610    TWI_DUT/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DIVIDER/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.516    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  DIVIDER/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  DIVIDER/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.775    DIVIDER/count[4]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  DIVIDER/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.883    DIVIDER/data0[4]
    SLICE_X1Y108         FDRE                                         r  DIVIDER/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.870     2.035    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  DIVIDER/count_reg[4]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.621    DIVIDER/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWI_DUT/int_Rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/int_Rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  TWI_DUT/int_Rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWI_DUT/int_Rst_reg/Q
                         net (fo=10, routed)          0.168     1.814    TWI_DUT/int_Rst
    SLICE_X1Y125         LUT6 (Prop_lut6_I0_O)        0.045     1.859 r  TWI_DUT/int_Rst_i_1/O
                         net (fo=1, routed)           0.000     1.859    TWI_DUT/int_Rst_i_1_n_0
    SLICE_X1Y125         FDRE                                         r  TWI_DUT/int_Rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.020    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  TWI_DUT/int_Rst_reg/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.091     1.595    TWI_DUT/int_Rst_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWI_DUT/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/rSda_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  TWI_DUT/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWI_DUT/rSda_reg/Q
                         net (fo=3, routed)           0.168     1.814    TWI_DUT/AD2_SDA_TRI
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.859 r  TWI_DUT/rSda_i_1/O
                         net (fo=1, routed)           0.000     1.859    TWI_DUT/rSda_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  TWI_DUT/rSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.852     2.018    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  TWI_DUT/rSda_reg/C
                         clock pessimism             -0.513     1.504    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.091     1.595    TWI_DUT/rSda_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TWI_DUT/busState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.585     1.504    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWI_DUT/busState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  TWI_DUT/busState_reg[0]/Q
                         net (fo=2, routed)           0.175     1.844    TWI_DUT/busState_reg_n_0_[0]
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  TWI_DUT/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    TWI_DUT/busState[0]_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  TWI_DUT/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.855     2.020    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWI_DUT/busState_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.120     1.624    TWI_DUT/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DIVIDER/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  DIVIDER/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  DIVIDER/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.777    DIVIDER/count[12]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  DIVIDER/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.885    DIVIDER/data0[12]
    SLICE_X1Y110         FDRE                                         r  DIVIDER/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  DIVIDER/count_reg[12]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    DIVIDER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y126    ADC_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y126    ADC_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y126    ADC_DUT/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y126    ADC_DUT/FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    DIVIDER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    DIVIDER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    DIVIDER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    DIVIDER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    DIVIDER/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    DIVIDER/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    DIVIDER/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    DIVIDER/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    DIVIDER/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    DIVIDER/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    TWI_DUT/dataByte_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    TWI_DUT/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    TWI_DUT/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    TWI_DUT/dataByte_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    TWI_DUT/dataByte_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    DIVIDER/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    DIVIDER/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    DIVIDER/count_reg[19]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    TWI_DUT/busFreeCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    TWI_DUT/sclCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    TWI_DUT/sclCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    TWI_DUT/sclCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    TWI_DUT/sclCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y128    ADC_DUT/count_last_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y127    ADC_DUT/count_last_reg[2]/C



