
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.17

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.04    0.37    0.76    0.96 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.37    0.00    0.96 ^ shift_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.96   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.40    0.40   library removal time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: serial_in (input port clocked by core_clock)
Endpoint: shift_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ serial_in (in)
                                         serial_in (net)
                  0.00    0.00    0.20 ^ _17_/A1 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.11    0.31 ^ _17_/X (sky130_fd_sc_hd__mux2_4)
                                         _07_ (net)
                  0.03    0.00    0.31 ^ shift_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.04    0.37    0.76    0.96 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.37    0.00    0.96 ^ shift_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.96   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.13    5.13   library recovery time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _09_/A (sky130_fd_sc_hd__buf_6)
     8    0.05    0.11    0.13    0.33 ^ _09_/X (sky130_fd_sc_hd__buf_6)
                                         _08_ (net)
                  0.11    0.00    0.33 ^ _11_/S (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.05    0.30    0.63 v _11_/X (sky130_fd_sc_hd__mux2_4)
                                         _01_ (net)
                  0.05    0.00    0.63 v shift_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.63   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     8    0.04    0.37    0.76    0.96 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.37    0.00    0.96 ^ shift_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.96   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.13    5.13   library recovery time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  4.17   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _09_/A (sky130_fd_sc_hd__buf_6)
     8    0.05    0.11    0.13    0.33 ^ _09_/X (sky130_fd_sc_hd__buf_6)
                                         _08_ (net)
                  0.11    0.00    0.33 ^ _11_/S (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.05    0.30    0.63 v _11_/X (sky130_fd_sc_hd__mux2_4)
                                         _01_ (net)
                  0.05    0.00    0.63 v shift_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.63   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ shift_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  4.24   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.43e-05   8.70e-06   9.35e-11   9.30e-05  74.4%
Combinational          2.54e-05   6.50e-06   7.59e-11   3.19e-05  25.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.10e-04   1.52e-05   1.69e-10   1.25e-04 100.0%
                          87.8%      12.2%       0.0%
