Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date             : Wed Dec  7 19:00:54 2016
| Host             : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command          : report_power -file ./post_route_power.rpt
| Design           : bsp
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.457 |
| Dynamic (W)              | 0.348 |
| Device Static (W)        | 0.109 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 82.9  |
| Junction Temperature (C) | 27.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.017 |        7 |       --- |             --- |
| Slice Logic              |     0.019 |     5821 |       --- |             --- |
|   LUT as Logic           |     0.016 |     2364 |     63400 |            3.73 |
|   Register               |     0.002 |     2602 |    126800 |            2.05 |
|   CARRY4                 |     0.002 |      331 |     15850 |            2.09 |
|   LUT as Distributed RAM |    <0.001 |       48 |     19000 |            0.25 |
|   LUT as Shift Register  |    <0.001 |        1 |     19000 |           <0.01 |
|   F7/F8 Muxes            |    <0.001 |        1 |     63400 |           <0.01 |
|   Others                 |     0.000 |       57 |       --- |             --- |
| Signals                  |     0.030 |     5163 |       --- |             --- |
| Block RAM                |     0.049 |       22 |       135 |           16.30 |
| MMCM                     |     0.095 |        1 |         6 |           16.67 |
| PLL                      |     0.094 |        1 |         6 |           16.67 |
| DSPs                     |     0.018 |       19 |       240 |            7.92 |
| I/O                      |     0.025 |       18 |       210 |            8.57 |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     0.457 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.154 |       0.138 |      0.017 |
| Vccaux    |       1.800 |     0.120 |       0.102 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.009 |       0.005 |      0.004 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------------------------------------------------------------+-----------------+
| Clock       | Domain                                                          | Constraint (ns) |
+-------------+-----------------------------------------------------------------+-----------------+
| clk0        | clk0                                                            |            10.0 |
| clk_100_s   | transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s |            10.0 |
| clk_400_s   | transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_400_s |             2.5 |
| clkfbout    | transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clkfbout  |            10.0 |
| sys_clk_pin | clk_in                                                          |            10.0 |
+-------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| bsp                               |     0.348 |
|   pps1                            |    <0.001 |
|   serial_input_inst_1             |     0.008 |
|     fifo_1                        |     0.008 |
|   serial_input_inst_2             |     0.007 |
|     fifo_1                        |     0.006 |
|   serial_output_inst_1            |    <0.001 |
|   serial_output_inst_2            |    <0.001 |
|   transmitter_inst_1              |     0.168 |
|     dac_interface_inst_1          |     0.114 |
|       lfsr_0                      |     0.002 |
|       lfsr_1                      |     0.002 |
|       lfsr_2                      |     0.002 |
|       lfsr_3                      |     0.002 |
|       lfsr_4                      |     0.002 |
|       lfsr_5                      |     0.002 |
|       lfsr_6                      |     0.002 |
|       lfsr_7                      |     0.002 |
|       serdes_inst_1               |     0.098 |
|     interpolate_inst_1            |     0.005 |
|     interpolate_inst_2            |     0.005 |
|     nco_inst_1                    |     0.027 |
|   user_design_inst_1              |     0.042 |
|     main_0_139851204832288        |     0.042 |
|       registers_reg_r1_0_15_0_5   |    <0.001 |
|       registers_reg_r1_0_15_12_17 |    <0.001 |
|       registers_reg_r1_0_15_18_23 |    <0.001 |
|       registers_reg_r1_0_15_24_29 |    <0.001 |
|       registers_reg_r1_0_15_30_31 |    <0.001 |
|       registers_reg_r1_0_15_6_11  |    <0.001 |
|       registers_reg_r2_0_15_0_5   |    <0.001 |
|       registers_reg_r2_0_15_12_17 |    <0.001 |
|       registers_reg_r2_0_15_18_23 |    <0.001 |
|       registers_reg_r2_0_15_24_29 |    <0.001 |
|       registers_reg_r2_0_15_30_31 |    <0.001 |
|       registers_reg_r2_0_15_6_11  |    <0.001 |
+-----------------------------------+-----------+


