{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521342720199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342720201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:12:00 2018 " "Processing started: Sat Mar 17 23:12:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342720201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342720201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342720201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521342720685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732741 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732745 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealystatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealystatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MealyStatemachine-behaviour " "Found design unit 1: MealyStatemachine-behaviour" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MealyStatemachine " "Found entity 1: MealyStatemachine" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732756 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732760 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx4.vhd " "Can't analyze file -- file compx4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521342732763 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "compx1.vhd " "Can't analyze file -- file compx1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521342732766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-SM " "Found design unit 1: Extender-SM" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSingle-mux_logic " "Found design unit 1: muxSingle-mux_logic" {  } { { "muxSingle.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/muxSingle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732774 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSingle " "Found entity 1: muxSingle" {  } { { "muxSingle.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/muxSingle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flashcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flashcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlashCounter-one " "Found design unit 1: FlashCounter-one" {  } { { "FlashCounter.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/FlashCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732778 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlashCounter " "Found entity 1: FlashCounter" {  } { { "FlashCounter.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/FlashCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342732778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342732778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521342733032 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733041 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1XTARGET " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1XTARGET\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1XTARGET" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733043 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1521342733070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.vhd 2 1 " "Using design file mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_logic " "Found design unit 1: mux-mux_logic" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733071 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521342733071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:INST13MUX_X " "Elaborating entity \"mux\" for hierarchy \"mux:INST13MUX_X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13MUX_X" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlashCounter FlashCounter:INST19FLASH " "Elaborating entity \"FlashCounter\" for hierarchy \"FlashCounter:INST19FLASH\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST19FLASH" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733078 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter FlashCounter.vhd(37) " "VHDL Process Statement warning at FlashCounter.vhd(37): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FlashCounter.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/FlashCounter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521342733082 "|LogicalStep_Lab4_top|FlashCounter:INST19FLASH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_counter4bit.vhd 2 1 " "Using design file bin_counter4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin_Counter4bit-one " "Found design unit 1: Bin_Counter4bit-one" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin_Counter4bit " "Found entity 1: Bin_Counter4bit" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521342733107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin_Counter4bit Bin_Counter4bit:INST4X " "Elaborating entity \"Bin_Counter4bit\" for hierarchy \"Bin_Counter4bit:INST4X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST4X" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733108 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter bin_counter4bit.vhd(36) " "VHDL Process Statement warning at bin_counter4bit.vhd(36): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521342733111 "|LogicalStep_Lab4_top|Bin_Counter4bit:INST4X"}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitcomparator.vhd 2 1 " "Using design file fourbitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOurBitComparator-Behavioural " "Found design unit 1: FOurBitComparator-Behavioural" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733123 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitComparator " "Found entity 1: FourBitComparator" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521342733123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitComparator FourBitComparator:INST6X " "Elaborating entity \"FourBitComparator\" for hierarchy \"FourBitComparator:INST6X\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6X" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A3LTB3 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A3LTB3\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521342733128 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2LTB2 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A2LTB2\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521342733129 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A1LTB1 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A1LTB1\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521342733129 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0LTB0 fourbitcomparator.vhd(31) " "Verilog HDL or VHDL warning at fourbitcomparator.vhd(31): object \"A0LTB0\" assigned a value but never read" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521342733129 "|LogicalStep_Lab4_top|FourBitComparator:INST6X"}
{ "Warning" "WSGN_SEARCH_FILE" "singlebitcomparator.vhd 2 1 " "Using design file singlebitcomparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleBitComparator-Behavioural " "Found design unit 1: SingleBitComparator-Behavioural" {  } { { "singlebitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/singlebitcomparator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733147 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleBitComparator " "Found entity 1: SingleBitComparator" {  } { { "singlebitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/singlebitcomparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733147 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521342733147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleBitComparator FourBitComparator:INST6X\|SingleBitComparator:INST1 " "Elaborating entity \"SingleBitComparator\" for hierarchy \"FourBitComparator:INST6X\|SingleBitComparator:INST1\"" {  } { { "fourbitcomparator.vhd" "INST1" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "grappler.vhd 2 1 " "Using design file grappler.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Grappler-STATEMACHINE " "Found design unit 1: Grappler-STATEMACHINE" {  } { { "grappler.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/grappler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733175 ""} { "Info" "ISGN_ENTITY_NAME" "1 Grappler " "Found entity 1: Grappler" {  } { { "grappler.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/grappler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733175 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521342733175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Grappler Grappler:INST8GrapplerSM " "Elaborating entity \"Grappler\" for hierarchy \"Grappler:INST8GrapplerSM\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8GrapplerSM" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733176 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bidir_shift_reg.vhd 2 1 " "Using design file bidir_shift_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bidir_shift_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bidir_shift_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521342733231 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521342733231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST9 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733231 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg bidir_shift_reg.vhd(36) " "VHDL Process Statement warning at bidir_shift_reg.vhd(36): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bidir_shift_reg.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1521342733236 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:INST10 " "Elaborating entity \"Extender\" for hierarchy \"Extender:INST10\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST10" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733237 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bitShiftDirection Extender.vhd(99) " "VHDL Process Statement warning at Extender.vhd(99): inferring latch(es) for signal or variable \"bitShiftDirection\", which holds its previous value in one or more paths through the process" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733243 "|LogicalStep_Lab4_top|Extender:INST10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bitShiftDirection Extender.vhd(99) " "Inferred latch for \"bitShiftDirection\" at Extender.vhd(99)" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733244 "|LogicalStep_Lab4_top|Extender:INST10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MealyStatemachine MealyStatemachine:INSTMEALY " "Elaborating entity \"MealyStatemachine\" for hierarchy \"MealyStatemachine:INSTMEALY\"" {  } { { "LogicalStep_Lab4_top.vhd" "INSTMEALY" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342733245 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_Clk_en MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"X_Clk_en\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733251 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_Clk_en MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"Y_Clk_en\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733251 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "isError MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"isError\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733251 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ExtenderEnable MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"ExtenderEnable\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733251 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X_UPorDOWN MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"X_UPorDOWN\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y_UPorDOWN MealyStatemachine.vhd(174) " "VHDL Process Statement warning at MealyStatemachine.vhd(174): inferring latch(es) for signal or variable \"Y_UPorDOWN\", which holds its previous value in one or more paths through the process" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_UPorDOWN MealyStatemachine.vhd(174) " "Inferred latch for \"Y_UPorDOWN\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_UPorDOWN MealyStatemachine.vhd(174) " "Inferred latch for \"X_UPorDOWN\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ExtenderEnable MealyStatemachine.vhd(174) " "Inferred latch for \"ExtenderEnable\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isError MealyStatemachine.vhd(174) " "Inferred latch for \"isError\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Clk_en MealyStatemachine.vhd(174) " "Inferred latch for \"Y_Clk_en\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X_Clk_en MealyStatemachine.vhd(174) " "Inferred latch for \"X_Clk_en\" at MealyStatemachine.vhd(174)" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342733252 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|isError " "Latch MealyStatemachine:INSTMEALY\|isError has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MealyStatemachine:INSTMEALY\|current_state.ERROR " "Ports D and ENA on the latch are fed by the same signal MealyStatemachine:INSTMEALY\|current_state.ERROR" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521342733828 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521342733828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Extender:INST10\|bitShiftDirection " "Latch Extender:INST10\|bitShiftDirection has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Extender:INST10\|current_state.FULLYEXTENDED " "Ports D and ENA on the latch are fed by the same signal Extender:INST10\|current_state.FULLYEXTENDED" {  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521342733829 ""}  } { { "Extender.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/Extender.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521342733829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|X_UPorDOWN " "Latch MealyStatemachine:INSTMEALY\|X_UPorDOWN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FourBitComparator:INST6X\|AGTB " "Ports D and ENA on the latch are fed by the same signal FourBitComparator:INST6X\|AGTB" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521342733829 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521342733829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|Y_UPorDOWN " "Latch MealyStatemachine:INSTMEALY\|Y_UPorDOWN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FourBitComparator:INST7Y\|AGTB " "Ports D and ENA on the latch are fed by the same signal FourBitComparator:INST7Y\|AGTB" {  } { { "fourbitcomparator.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/fourbitcomparator.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521342733829 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521342733829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MealyStatemachine:INSTMEALY\|ExtenderEnable " "Latch MealyStatemachine:INSTMEALY\|ExtenderEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MealyStatemachine:INSTMEALY\|current_state.ERROR " "Ports D and ENA on the latch are fed by the same signal MealyStatemachine:INSTMEALY\|current_state.ERROR" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521342733829 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521342733829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521342733922 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521342733922 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521342733922 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521342733970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521342734290 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521342734626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521342734626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521342734856 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521342734856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521342734856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521342734856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "858 " "Peak virtual memory: 858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342734933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:12:14 2018 " "Processing ended: Sat Mar 17 23:12:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342734933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342734933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342734933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521342734933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1521342739131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342739133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:12:18 2018 " "Processing started: Sat Mar 17 23:12:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342739133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521342739133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521342739133 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521342739251 ""}
{ "Info" "0" "" "Project  = LogicalStep_Lab4" {  } {  } 0 0 "Project  = LogicalStep_Lab4" 0 0 "Fitter" 0 0 1521342739252 ""}
{ "Info" "0" "" "Revision = LogicalStep_Lab4_top" {  } {  } 0 0 "Revision = LogicalStep_Lab4_top" 0 0 "Fitter" 0 0 1521342739252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1521342739722 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521342739790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521342739815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521342739815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521342739905 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1521342739990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521342740001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521342740001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521342740001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521342740001 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521342740001 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 490 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521342740003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 492 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521342740003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 494 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521342740003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 496 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1521342740003 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1521342740003 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521342740006 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521342740006 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521342740006 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521342740006 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521342740006 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1521342740740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1521342740740 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1521342740741 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INSTMEALY\|Y_UPorDOWN~0  from: dataa  to: combout " "Cell: INSTMEALY\|Y_UPorDOWN~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342740743 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1521342740743 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1521342740744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1521342740746 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1521342740747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521342740761 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 483 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521342740761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST4X\|ud_bin_counter\[1\] " "Destination node Bin_Counter4bit:INST4X\|ud_bin_counter\[1\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 190 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST4X\|ud_bin_counter\[2\] " "Destination node Bin_Counter4bit:INST4X\|ud_bin_counter\[2\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 189 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST4X\|ud_bin_counter\[3\] " "Destination node Bin_Counter4bit:INST4X\|ud_bin_counter\[3\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 188 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST5Y\|ud_bin_counter\[1\] " "Destination node Bin_Counter4bit:INST5Y\|ud_bin_counter\[1\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST5Y\|ud_bin_counter\[2\] " "Destination node Bin_Counter4bit:INST5Y\|ud_bin_counter\[2\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST5Y\|ud_bin_counter\[3\] " "Destination node Bin_Counter4bit:INST5Y\|ud_bin_counter\[3\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 239 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST4X\|ud_bin_counter\[0\] " "Destination node Bin_Counter4bit:INST4X\|ud_bin_counter\[0\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 187 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bin_Counter4bit:INST5Y\|ud_bin_counter\[0\] " "Destination node Bin_Counter4bit:INST5Y\|ud_bin_counter\[0\]" {  } { { "bin_counter4bit.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/bin_counter4bit.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MealyStatemachine:INSTMEALY\|current_state.STOP " "Destination node MealyStatemachine:INSTMEALY\|current_state.STOP" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 136 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1521342740761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521342740761 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 193 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 234 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521342740761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MealyStatemachine:INSTMEALY\|WideOr1~0  " "Automatically promoted node MealyStatemachine:INSTMEALY\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521342740763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MealyStatemachine:INSTMEALY\|Selector14~4 " "Destination node MealyStatemachine:INSTMEALY\|Selector14~4" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 178 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 446 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740763 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MealyStatemachine:INSTMEALY\|Selector12~4 " "Destination node MealyStatemachine:INSTMEALY\|Selector12~4" {  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 178 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 447 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1521342740763 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1521342740763 ""}  } { { "MealyStatemachine.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/MealyStatemachine.vhd" 178 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 306 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521342740763 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521342741917 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521342741917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521342741918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521342741918 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521342741919 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521342741920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521342741920 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521342741920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521342741933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1521342741934 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521342741934 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1521342741981 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1521342741981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521342741992 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521342742019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521342743400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521342743447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521342743456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521342743847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521342743847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521342744981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1521342745385 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521342745385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1521342745874 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521342745874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521342745876 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1521342745884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521342746150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521342746545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521342746769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521342747279 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521342748028 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1521342748147 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 40 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 41 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab4/ECE124Lab4-master_rev2/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab4/ECE124Lab4-master_rev2/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521342748153 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1521342748153 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748157 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748157 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748157 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748157 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748157 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748159 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748160 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748160 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748160 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748160 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1521342748160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab4/ECE124Lab4-master_rev2/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab4/ECE124Lab4-master_rev2/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521342748232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1454 " "Peak virtual memory: 1454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342749964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:12:29 2018 " "Processing ended: Sat Mar 17 23:12:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342749964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342749964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342749964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521342749964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1521342754508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342754510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:12:34 2018 " "Processing started: Sat Mar 17 23:12:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342754510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1521342754510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1521342754510 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1521342755318 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1521342755362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342756232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:12:36 2018 " "Processing ended: Sat Mar 17 23:12:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342756232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342756232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342756232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1521342756232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1521342760144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342760146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:12:39 2018 " "Processing started: Sat Mar 17 23:12:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342760146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760504 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760868 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bin_counter\[10\] clkin_50 " "Register bin_counter\[10\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760869 "|LogicalStep_Lab4_top|clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bin_counter\[23\] " "Node: bin_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Bin_Counter4bit:INST4X\|ud_bin_counter\[1\] bin_counter\[23\] " "Register Bin_Counter4bit:INST4X\|ud_bin_counter\[1\] is being clocked by bin_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760869 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760869 "|LogicalStep_Lab4_top|bin_counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw\[4\] " "Node: sw\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MealyStatemachine:INSTMEALY\|X_UPorDOWN sw\[4\] " "Latch MealyStatemachine:INSTMEALY\|X_UPorDOWN is being clocked by sw\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760870 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760870 "|LogicalStep_Lab4_top|sw[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MealyStatemachine:INSTMEALY\|current_state.ERROR " "Node: MealyStatemachine:INSTMEALY\|current_state.ERROR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MealyStatemachine:INSTMEALY\|ExtenderEnable MealyStatemachine:INSTMEALY\|current_state.ERROR " "Latch MealyStatemachine:INSTMEALY\|ExtenderEnable is being clocked by MealyStatemachine:INSTMEALY\|current_state.ERROR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760871 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY|current_state.ERROR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MealyStatemachine:INSTMEALY\|current_state.XMOVE " "Node: MealyStatemachine:INSTMEALY\|current_state.XMOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MealyStatemachine:INSTMEALY\|Y_Clk_en MealyStatemachine:INSTMEALY\|current_state.XMOVE " "Latch MealyStatemachine:INSTMEALY\|Y_Clk_en is being clocked by MealyStatemachine:INSTMEALY\|current_state.XMOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760871 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY|current_state.XMOVE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw\[0\] " "Node: sw\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MealyStatemachine:INSTMEALY\|Y_UPorDOWN sw\[0\] " "Latch MealyStatemachine:INSTMEALY\|Y_UPorDOWN is being clocked by sw\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760871 "|LogicalStep_Lab4_top|sw[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Extender:INST10\|current_state.FULLYEXTENDED " "Node: Extender:INST10\|current_state.FULLYEXTENDED was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Extender:INST10\|bitShiftDirection Extender:INST10\|current_state.FULLYEXTENDED " "Latch Extender:INST10\|bitShiftDirection is being clocked by Extender:INST10\|current_state.FULLYEXTENDED" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760871 "|LogicalStep_Lab4_top|Extender:INST10|current_state.FULLYEXTENDED"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MealyStatemachine:INSTMEALY\|current_state.YMOVE " "Node: MealyStatemachine:INSTMEALY\|current_state.YMOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MealyStatemachine:INSTMEALY\|X_Clk_en MealyStatemachine:INSTMEALY\|current_state.YMOVE " "Latch MealyStatemachine:INSTMEALY\|X_Clk_en is being clocked by MealyStatemachine:INSTMEALY\|current_state.YMOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1521342760871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760871 "|LogicalStep_Lab4_top|MealyStatemachine:INSTMEALY|current_state.YMOVE"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760873 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760883 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760884 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342760888 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342761237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342761290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342761810 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342762095 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.83 mW " "Total thermal power estimate for the design is 159.83 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342762157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 12 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342762727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:12:42 2018 " "Processing ended: Sat Mar 17 23:12:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342762727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342762727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342762727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342762727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1521342767070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342767073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:12:46 2018 " "Processing started: Sat Mar 17 23:12:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342767073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767073 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1521342767197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767441 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767601 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767602 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin_50 clkin_50 " "create_clock -period 1.000 -name clkin_50 clkin_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\] " "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[4\] sw\[4\] " "create_clock -period 1.000 -name sw\[4\] sw\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MealyStatemachine:INSTMEALY\|current_state.ERROR MealyStatemachine:INSTMEALY\|current_state.ERROR " "create_clock -period 1.000 -name MealyStatemachine:INSTMEALY\|current_state.ERROR MealyStatemachine:INSTMEALY\|current_state.ERROR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MealyStatemachine:INSTMEALY\|current_state.XMOVE MealyStatemachine:INSTMEALY\|current_state.XMOVE " "create_clock -period 1.000 -name MealyStatemachine:INSTMEALY\|current_state.XMOVE MealyStatemachine:INSTMEALY\|current_state.XMOVE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Extender:INST10\|current_state.FULLYEXTENDED Extender:INST10\|current_state.FULLYEXTENDED " "create_clock -period 1.000 -name Extender:INST10\|current_state.FULLYEXTENDED Extender:INST10\|current_state.FULLYEXTENDED" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MealyStatemachine:INSTMEALY\|current_state.YMOVE MealyStatemachine:INSTMEALY\|current_state.YMOVE " "create_clock -period 1.000 -name MealyStatemachine:INSTMEALY\|current_state.YMOVE MealyStatemachine:INSTMEALY\|current_state.YMOVE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521342767606 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767606 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST6X\|AEQB~0  from: dataa  to: combout " "Cell: INST6X\|AEQB~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342767685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INSTMEALY\|Y_UPorDOWN~0  from: datad  to: combout " "Cell: INSTMEALY\|Y_UPorDOWN~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342767685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767685 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767686 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767688 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1521342767689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521342767750 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1521342767767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.870 " "Worst-case setup slack is -7.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.870            -100.098 bin_counter\[23\]  " "   -7.870            -100.098 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.510             -12.404 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "   -6.510             -12.404 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.470              -8.531 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "   -6.470              -8.531 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.694              -9.541 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "   -5.694              -9.541 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132              -3.132 sw\[0\]  " "   -3.132              -3.132 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.336             -36.394 clkin_50  " "   -2.336             -36.394 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909              -0.909 Extender:INST10\|current_state.FULLYEXTENDED  " "   -0.909              -0.909 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.198 sw\[4\]  " "   -0.198              -0.198 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.811 " "Worst-case hold slack is -3.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.811              -3.811 sw\[4\]  " "   -3.811              -3.811 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "    0.186               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 bin_counter\[23\]  " "    0.363               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clkin_50  " "    0.381               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Extender:INST10\|current_state.FULLYEXTENDED  " "    0.405               0.000 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "    0.617               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "    0.816               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 sw\[0\]  " "    1.168               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[0\]  " "   -3.000              -3.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sw\[4\]  " "   -3.000              -3.000 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "    0.368               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "    0.388               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 Extender:INST10\|current_state.FULLYEXTENDED  " "    0.411               0.000 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "    0.478               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342767848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767848 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521342767873 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342767891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768442 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST6X\|AEQB~0  from: dataa  to: combout " "Cell: INST6X\|AEQB~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342768619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INSTMEALY\|Y_UPorDOWN~0  from: datad  to: combout " "Cell: INSTMEALY\|Y_UPorDOWN~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342768619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.122 " "Worst-case setup slack is -7.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.122             -92.187 bin_counter\[23\]  " "   -7.122             -92.187 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.356              -8.518 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "   -6.356              -8.518 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.955             -11.685 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "   -5.955             -11.685 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.506              -9.024 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "   -5.506              -9.024 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.142              -3.142 sw\[0\]  " "   -3.142              -3.142 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -30.767 clkin_50  " "   -2.002             -30.767 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -0.854 Extender:INST10\|current_state.FULLYEXTENDED  " "   -0.854              -0.854 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433              -0.433 sw\[4\]  " "   -0.433              -0.433 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.405 " "Worst-case hold slack is -3.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.405              -3.405 sw\[4\]  " "   -3.405              -3.405 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "    0.165               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 bin_counter\[23\]  " "    0.325               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clkin_50  " "    0.340               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Extender:INST10\|current_state.FULLYEXTENDED  " "    0.342               0.000 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "    0.580               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "    0.729               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 sw\[0\]  " "    1.042               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.562 sw\[4\]  " "   -3.000              -3.562 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.407 sw\[0\]  " "   -3.000              -3.407 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.257 bin_counter\[23\]  " "   -1.487             -37.257 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "    0.238               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "    0.243               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "    0.414               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 Extender:INST10\|current_state.FULLYEXTENDED  " "    0.435               0.000 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342768731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342768731 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521342768761 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST6X\|AEQB~0  from: dataa  to: combout " "Cell: INST6X\|AEQB~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342769276 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INSTMEALY\|Y_UPorDOWN~0  from: datad  to: combout " "Cell: INSTMEALY\|Y_UPorDOWN~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1521342769276 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.208 " "Worst-case setup slack is -3.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.208             -36.245 bin_counter\[23\]  " "   -3.208             -36.245 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.742              -4.721 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "   -2.742              -4.721 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034              -2.311 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "   -2.034              -2.311 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.885              -3.386 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "   -1.885              -3.386 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624              -0.624 sw\[0\]  " "   -0.624              -0.624 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -1.665 clkin_50  " "   -0.405              -1.665 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 Extender:INST10\|current_state.FULLYEXTENDED  " "   -0.005              -0.005 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 sw\[4\]  " "    0.748               0.000 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.685 " "Worst-case hold slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685              -1.685 sw\[4\]  " "   -1.685              -1.685 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "    0.053               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 bin_counter\[23\]  " "    0.112               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clkin_50  " "    0.155               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "    0.194               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 Extender:INST10\|current_state.FULLYEXTENDED  " "    0.229               0.000 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "    0.432               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 sw\[0\]  " "    0.502               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.056 clkin_50  " "   -3.000             -31.056 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.833 sw\[4\]  " "   -3.000              -5.833 sw\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.911 sw\[0\]  " "   -3.000              -3.911 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 bin_counter\[23\]  " "   -1.000             -25.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR  " "    0.355               0.000 MealyStatemachine:INSTMEALY\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE  " "    0.413               0.000 MealyStatemachine:INSTMEALY\|current_state.YMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE  " "    0.430               0.000 MealyStatemachine:INSTMEALY\|current_state.XMOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Extender:INST10\|current_state.FULLYEXTENDED  " "    0.460               0.000 Extender:INST10\|current_state.FULLYEXTENDED " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521342769363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342769363 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342771237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342771237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342771501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:12:51 2018 " "Processing ended: Sat Mar 17 23:12:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342771501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342771501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342771501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342771501 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521342775835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342775837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:12:55 2018 " "Processing started: Sat Mar 17 23:12:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342775837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521342775837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1521342775837 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1521342776304 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LogicalStep_Lab4_top.vho N:/ECE124/Lab4/ECE124Lab4-master_rev2/simulation/modelsim/ simulation " "Generated file LogicalStep_Lab4_top.vho in folder \"N:/ECE124/Lab4/ECE124Lab4-master_rev2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1521342776523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342776619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:12:56 2018 " "Processing ended: Sat Mar 17 23:12:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342776619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342776619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342776619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521342776619 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 145 s " "Quartus Prime Full Compilation was successful. 0 errors, 145 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1521342777392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521342785029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342785031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:13:04 2018 " "Processing started: Sat Mar 17 23:13:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342785031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1521342785031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sgate " "Command: quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1521342785031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342785328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:13:05 2018 " "Processing ended: Sat Mar 17 23:13:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342785328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342785328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342785328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1521342785328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521342814776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521342814777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 23:13:34 2018 " "Processing started: Sat Mar 17 23:13:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521342814777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1521342814777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sm_process " "Command: quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1521342814777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521342815083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 23:13:35 2018 " "Processing ended: Sat Mar 17 23:13:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521342815083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521342815083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521342815083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1521342815083 ""}
