	component fifo_wrapper is
		port (
			clk_clk                                      : in  std_logic                     := 'X';             -- clk
			fifo_wrapper_0_conduit_end_writebyteenable_n : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- writebyteenable_n
			fifo_wrapper_0_conduit_end_readdata          : out std_logic_vector(3 downto 0);                     -- readdata
			fifo_wrapper_0_s1_address                    : in  std_logic_vector(4 downto 0)  := (others => 'X'); -- address
			fifo_wrapper_0_s1_write                      : in  std_logic                     := 'X';             -- write
			fifo_wrapper_0_s1_writedata                  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			fifo_wrapper_0_s1_read                       : in  std_logic                     := 'X';             -- read
			fifo_wrapper_0_s1_readdata                   : out std_logic_vector(31 downto 0);                    -- readdata
			reset_reset_n                                : in  std_logic                     := 'X'              -- reset_n
		);
	end component fifo_wrapper;

