
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.1.288.0

// backanno -o FPGA_Intan_Driver_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml FPGA_Intan_Driver_impl_1.udb 
// Netlist created on Sat Dec 13 10:47:56 2025
// Netlist written on Sat Dec 13 10:48:16 2025
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top_level ( o_STM32_SPI_CS_n, o_STM32_SPI_Clk, o_STM32_SPI_MOSI, 
                   o_BOOST_ENABLE, o_RHD_SPI_CS_n, o_RHD_SPI_Clk, 
                   o_RHD_SPI_MOSI, i_STM32_SPI_MISO, LED1_OUT, LED2_OUT, 
                   LED3_OUT, LED4_OUT, o_Controller_Mode, o_reset, i_clk, 
                   i_RHD_SPI_MISO, RGB0_OUT, RGB1_OUT, RGB2_OUT, CTRL0_IN );
  input  i_clk, i_RHD_SPI_MISO, CTRL0_IN;
  output o_BOOST_ENABLE, o_RHD_SPI_CS_n, o_RHD_SPI_Clk, o_RHD_SPI_MOSI, 
         i_STM32_SPI_MISO, LED1_OUT, LED2_OUT, LED3_OUT, LED4_OUT;
  output [3:0] o_Controller_Mode;
  output o_reset, RGB0_OUT, RGB1_OUT, RGB2_OUT;
  inout  o_STM32_SPI_CS_n, o_STM32_SPI_Clk, o_STM32_SPI_MOSI;
  wire   \reset_counter_27__N_513[26] , \reset_counter_27__N_513[25] , n26831, 
         \reset_counter[26] , n20170, \reset_counter[25] , pll_clk_int, n20172, 
         \reset_counter_27__N_513[24] , \reset_counter_27__N_513[23] , n26828, 
         \reset_counter[24] , n20168, \reset_counter[23] , 
         \reset_counter_27__N_513[22] , \reset_counter_27__N_513[21] , n26825, 
         \reset_counter[22] , n20166, \reset_counter[21] , 
         \reset_counter_27__N_513[20] , \reset_counter_27__N_513[19] , n26822, 
         \reset_counter[20] , n20164, \reset_counter[19] , 
         \reset_counter_27__N_513[18] , \reset_counter_27__N_513[17] , n26819, 
         \reset_counter[18] , n20162, \reset_counter[17] , 
         \reset_counter_27__N_513[16] , \reset_counter_27__N_513[15] , n26816, 
         \reset_counter[16] , n20160, \reset_counter[15] , 
         \reset_counter_27__N_513[14] , \reset_counter_27__N_513[13] , n26813, 
         \reset_counter[14] , n20158, \reset_counter[13] , 
         \reset_counter_27__N_513[12] , \reset_counter_27__N_513[11] , n26810, 
         \reset_counter[12] , n20156, \reset_counter[11] , 
         \reset_counter_27__N_513[10] , \reset_counter_27__N_513[9] , n26807, 
         \reset_counter[10] , n20154, \reset_counter[9] , 
         \reset_counter_27__N_513[8] , \reset_counter_27__N_513[7] , n26804, 
         \reset_counter[8] , n20152, \reset_counter[7] , 
         \reset_counter_27__N_513[6] , \reset_counter_27__N_513[5] , n26801, 
         \reset_counter[6] , n20150, \reset_counter[5] , 
         \reset_counter_27__N_513[4] , \reset_counter_27__N_513[3] , n26798, 
         \reset_counter[4] , n20148, \reset_counter[3] , 
         \reset_counter_27__N_513[2] , \reset_counter_27__N_513[1] , n26795, 
         \reset_counter[2] , n20146, \reset_counter[1] , 
         \reset_counter_27__N_513[0] , n26582, \reset_counter[0] , n10095, 
         \reset_counter_27__N_513[27] , n26834, \reset_counter[27] , 
         \Controller_inst.n26468 , VCC_net, \Controller_inst.NUM_DATA[0] , 
         \Controller_inst.n167[0] , \Controller_inst.n20087 , 
         \Controller_inst.n26618 , \Controller_inst.stm32_counter[14] , 
         \Controller_inst.n19963 , \Controller_inst.stm32_counter[13] , 
         \Controller_inst.n133[13] , \Controller_inst.n133[14] , 
         \Controller_inst.n19965 , \Controller_inst.n26711 , 
         \Controller_inst.full_cycle_count[6] , \Controller_inst.n20039 , 
         \Controller_inst.full_cycle_count[5] , 
         \Controller_inst.n133_adj_2775[5] , 
         \Controller_inst.n133_adj_2775[6] , \Controller_inst.n20041 , 
         \Controller_inst.n26621 , \Controller_inst.stm32_counter[16] , 
         \Controller_inst.stm32_counter[15] , \Controller_inst.n133[15] , 
         \Controller_inst.n133[16] , \Controller_inst.n19967 , 
         \Controller_inst.n26708 , \Controller_inst.full_cycle_count[4] , 
         \Controller_inst.n20037 , \Controller_inst.full_cycle_count[3] , 
         \Controller_inst.n133_adj_2775[3] , 
         \Controller_inst.n133_adj_2775[4] , \Controller_inst.n26705 , 
         \Controller_inst.full_cycle_count[2] , \Controller_inst.n20035 , 
         \Controller_inst.full_cycle_count[1] , 
         \Controller_inst.n133_adj_2775[1] , 
         \Controller_inst.n133_adj_2775[2] , \Controller_inst.n26552 , 
         \Controller_inst.full_cycle_count[0] , 
         \Controller_inst.n133_adj_2775[0] , \Controller_inst.n26615 , 
         \Controller_inst.stm32_counter[12] , \Controller_inst.n19961 , 
         \Controller_inst.stm32_counter[11] , \Controller_inst.n133[11] , 
         \Controller_inst.n133[12] , \Controller_inst.n26612 , 
         \Controller_inst.stm32_counter[10] , \Controller_inst.n19959 , 
         \Controller_inst.stm32_counter[9] , \Controller_inst.n133[9] , 
         \Controller_inst.n133[10] , \Controller_inst.n26702 , 
         \Controller_inst.data_array_send_count[6] , \Controller_inst.n20021 , 
         \Controller_inst.data_array_send_count[5] , 
         \Controller_inst.n33_2[5] , \Controller_inst.n33_2[6] , 
         \Controller_inst.n26699 , \Controller_inst.data_array_send_count[4] , 
         \Controller_inst.n20019 , \Controller_inst.data_array_send_count[3] , 
         \Controller_inst.n33_2[3] , \Controller_inst.n33_2[4] , 
         \Controller_inst.n26696 , \Controller_inst.data_array_send_count[2] , 
         \Controller_inst.n20017 , \Controller_inst.data_array_send_count[1] , 
         \Controller_inst.n33_2[1] , \Controller_inst.n33_2[2] , 
         \Controller_inst.n26609 , \Controller_inst.stm32_counter[8] , 
         \Controller_inst.n19957 , \Controller_inst.stm32_counter[7] , 
         \Controller_inst.n133[7] , \Controller_inst.n133[8] , 
         \Controller_inst.n26549 , \Controller_inst.data_array_send_count[0] , 
         \Controller_inst.n17469 , \Controller_inst.n33_2[0] , 
         \Controller_inst.n26750 , \Controller_inst.n20065 , 
         \Controller_inst.full_cycle_count[31] , 
         \Controller_inst.n133_adj_2775[31] , \Controller_inst.n26693 , 
         \Controller_inst.n20014 , \Controller_inst.rhd_index[31]_2 , 
         \Controller_inst.n133_adj_2779[31] , \Controller_inst.n26690 , 
         \Controller_inst.rhd_index[30]_2 , \Controller_inst.n20012 , 
         \Controller_inst.rhd_index[29]_2 , 
         \Controller_inst.n133_adj_2779[29] , 
         \Controller_inst.n133_adj_2779[30] , \Controller_inst.n26747 , 
         \Controller_inst.full_cycle_count[30] , \Controller_inst.n20063 , 
         \Controller_inst.full_cycle_count[29] , 
         \Controller_inst.n133_adj_2775[29] , 
         \Controller_inst.n133_adj_2775[30] , \Controller_inst.n26687 , 
         \Controller_inst.rhd_index[28]_2 , \Controller_inst.n20010 , 
         \Controller_inst.rhd_index[27]_2 , 
         \Controller_inst.n133_adj_2779[27] , 
         \Controller_inst.n133_adj_2779[28] , \Controller_inst.n26684 , 
         \Controller_inst.rhd_index[26]_2 , \Controller_inst.n20008 , 
         \Controller_inst.rhd_index[25]_2 , 
         \Controller_inst.n133_adj_2779[25] , 
         \Controller_inst.n133_adj_2779[26] , \Controller_inst.n26681 , 
         \Controller_inst.rhd_index[24]_2 , \Controller_inst.n20006 , 
         \Controller_inst.rhd_index[23]_2 , 
         \Controller_inst.n133_adj_2779[23] , 
         \Controller_inst.n133_adj_2779[24] , \Controller_inst.n26627 , 
         \Controller_inst.stm32_counter[20] , \Controller_inst.n19969 , 
         \Controller_inst.stm32_counter[19] , \Controller_inst.n133[19] , 
         \Controller_inst.n133[20] , \Controller_inst.n19971 , 
         \Controller_inst.n26744 , \Controller_inst.full_cycle_count[28] , 
         \Controller_inst.n20061 , \Controller_inst.full_cycle_count[27] , 
         \Controller_inst.n133_adj_2775[27] , 
         \Controller_inst.n133_adj_2775[28] , \Controller_inst.n26741 , 
         \Controller_inst.full_cycle_count[26] , \Controller_inst.n20059 , 
         \Controller_inst.full_cycle_count[25] , 
         \Controller_inst.n133_adj_2775[25] , 
         \Controller_inst.n133_adj_2775[26] , \Controller_inst.n26678 , 
         \Controller_inst.rhd_index[22]_2 , \Controller_inst.n20004 , 
         \Controller_inst.rhd_index[21]_2 , 
         \Controller_inst.n133_adj_2779[21] , 
         \Controller_inst.n133_adj_2779[22] , \Controller_inst.n26738 , 
         \Controller_inst.full_cycle_count[24] , \Controller_inst.n20057 , 
         \Controller_inst.full_cycle_count[23] , 
         \Controller_inst.n133_adj_2775[23] , 
         \Controller_inst.n133_adj_2775[24] , \Controller_inst.n26516 , 
         \Controller_inst.n20117 , \Controller_inst.NUM_DATA[31] , 
         \Controller_inst.n167[31] , \Controller_inst.n26735 , 
         \Controller_inst.full_cycle_count[22] , \Controller_inst.n20055 , 
         \Controller_inst.full_cycle_count[21] , 
         \Controller_inst.n133_adj_2775[21] , 
         \Controller_inst.n133_adj_2775[22] , \Controller_inst.n26606 , 
         \Controller_inst.stm32_counter[6] , \Controller_inst.n19955 , 
         \Controller_inst.stm32_counter[5] , \Controller_inst.n133[5] , 
         \Controller_inst.n133[6] , \Controller_inst.n26675 , 
         \Controller_inst.rhd_index[20]_2 , \Controller_inst.n20002 , 
         \Controller_inst.rhd_index[19]_2 , 
         \Controller_inst.n133_adj_2779[19] , 
         \Controller_inst.n133_adj_2779[20] , \Controller_inst.n26732 , 
         \Controller_inst.full_cycle_count[20] , \Controller_inst.n20053 , 
         \Controller_inst.full_cycle_count[19] , 
         \Controller_inst.n133_adj_2775[19] , 
         \Controller_inst.n133_adj_2775[20] , \Controller_inst.n26513 , 
         \Controller_inst.NUM_DATA[30] , \Controller_inst.n20115 , 
         \Controller_inst.NUM_DATA[29] , \Controller_inst.n59 , 
         \Controller_inst.n61 , \Controller_inst.n26672 , 
         \Controller_inst.rhd_index[18]_2 , \Controller_inst.n20000 , 
         \Controller_inst.rhd_index[17]_2 , 
         \Controller_inst.n133_adj_2779[17] , 
         \Controller_inst.n133_adj_2779[18] , \Controller_inst.n26510 , 
         \Controller_inst.NUM_DATA[28] , \Controller_inst.n20113 , 
         \Controller_inst.NUM_DATA[27] , \Controller_inst.n55 , 
         \Controller_inst.n57 , \Controller_inst.n26729 , 
         \Controller_inst.full_cycle_count[18] , \Controller_inst.n20051 , 
         \Controller_inst.full_cycle_count[17] , 
         \Controller_inst.n133_adj_2775[17] , 
         \Controller_inst.n133_adj_2775[18] , \Controller_inst.n26507 , 
         \Controller_inst.NUM_DATA[26] , \Controller_inst.n20111 , 
         \Controller_inst.NUM_DATA[25] , \Controller_inst.n51 , 
         \Controller_inst.n53 , \Controller_inst.n26726 , 
         \Controller_inst.full_cycle_count[16] , \Controller_inst.n20049 , 
         \Controller_inst.full_cycle_count[15] , 
         \Controller_inst.n133_adj_2775[15] , 
         \Controller_inst.n133_adj_2775[16] , \Controller_inst.n26669 , 
         \Controller_inst.rhd_index[16]_2 , \Controller_inst.n19998 , 
         \Controller_inst.rhd_index[15]_2 , 
         \Controller_inst.n133_adj_2779[15] , 
         \Controller_inst.n133_adj_2779[16] , \Controller_inst.n26504 , 
         \Controller_inst.NUM_DATA[24] , \Controller_inst.n20109 , 
         \Controller_inst.NUM_DATA[23] , \Controller_inst.n47 , 
         \Controller_inst.n49 , \Controller_inst.n26501 , 
         \Controller_inst.NUM_DATA[22] , \Controller_inst.n20107 , 
         \Controller_inst.NUM_DATA[21] , \Controller_inst.n43_adj_2753 , 
         \Controller_inst.n45 , \Controller_inst.n26666 , 
         \Controller_inst.rhd_index[14]_2 , \Controller_inst.n19996 , 
         \Controller_inst.rhd_index[13]_2 , 
         \Controller_inst.n133_adj_2779[13] , 
         \Controller_inst.n133_adj_2779[14] , \Controller_inst.n26663 , 
         \Controller_inst.rhd_index[12]_2 , \Controller_inst.n19994 , 
         \Controller_inst.rhd_index[11]_2 , 
         \Controller_inst.n133_adj_2779[11] , 
         \Controller_inst.n133_adj_2779[12] , \Controller_inst.n26498 , 
         \Controller_inst.NUM_DATA[20] , \Controller_inst.n20105 , 
         \Controller_inst.NUM_DATA[19] , \Controller_inst.n39_adj_2747 , 
         \Controller_inst.n41_adj_2749 , \Controller_inst.n26495 , 
         \Controller_inst.NUM_DATA[18] , \Controller_inst.n20103 , 
         \Controller_inst.NUM_DATA[17] , \Controller_inst.n35_adj_2746 , 
         \Controller_inst.n37_adj_2750 , \Controller_inst.n26660 , 
         \Controller_inst.rhd_index[10]_2 , \Controller_inst.n19992 , 
         \Controller_inst.rhd_index[9]_2 , \Controller_inst.n133_adj_2779[9] , 
         \Controller_inst.n133_adj_2779[10] , \Controller_inst.n26492 , 
         \Controller_inst.NUM_DATA[16] , \Controller_inst.n20101 , 
         \Controller_inst.NUM_DATA[15] , \Controller_inst.n31 , 
         \Controller_inst.n33 , \Controller_inst.n26489 , 
         \Controller_inst.NUM_DATA[14] , \Controller_inst.n20099 , 
         \Controller_inst.NUM_DATA[13] , \Controller_inst.n27_adj_2754 , 
         \Controller_inst.n29_adj_2748 , \Controller_inst.n26723 , 
         \Controller_inst.full_cycle_count[14] , \Controller_inst.n20047 , 
         \Controller_inst.full_cycle_count[13] , 
         \Controller_inst.n133_adj_2775[13] , 
         \Controller_inst.n133_adj_2775[14] , \Controller_inst.n26603 , 
         \Controller_inst.stm32_counter[4] , \Controller_inst.n19953 , 
         \Controller_inst.stm32_counter[3] , \Controller_inst.n133[3] , 
         \Controller_inst.n133[4] , \Controller_inst.n26720 , 
         \Controller_inst.full_cycle_count[12] , \Controller_inst.n20045 , 
         \Controller_inst.full_cycle_count[11] , 
         \Controller_inst.n133_adj_2775[11] , 
         \Controller_inst.n133_adj_2775[12] , \Controller_inst.n26657 , 
         \Controller_inst.rhd_index[8]_2 , \Controller_inst.n19990 , 
         \Controller_inst.rhd_index[7]_2 , \Controller_inst.n133_adj_2779[7] , 
         \Controller_inst.n133_adj_2779[8] , \Controller_inst.n26486 , 
         \Controller_inst.NUM_DATA[12] , \Controller_inst.n20097 , 
         \Controller_inst.NUM_DATA[11] , \Controller_inst.n23 , 
         \Controller_inst.n25 , \Controller_inst.n26483 , 
         \Controller_inst.NUM_DATA[10] , \Controller_inst.n20095 , 
         \Controller_inst.NUM_DATA[9] , \Controller_inst.n19_adj_2752 , 
         \Controller_inst.n21 , \Controller_inst.n26717 , 
         \Controller_inst.full_cycle_count[10] , \Controller_inst.n20043 , 
         \Controller_inst.full_cycle_count[9] , 
         \Controller_inst.n133_adj_2775[9] , 
         \Controller_inst.n133_adj_2775[10] , \Controller_inst.n26714 , 
         \Controller_inst.full_cycle_count[8] , 
         \Controller_inst.full_cycle_count[7] , 
         \Controller_inst.n133_adj_2775[7] , 
         \Controller_inst.n133_adj_2775[8] , \Controller_inst.n26654 , 
         \Controller_inst.rhd_index[6]_2 , \Controller_inst.n19988 , 
         \rhd_index[5] , \Controller_inst.n133_adj_2779[5] , 
         \Controller_inst.n133_adj_2779[6] , \Controller_inst.n26651 , 
         \rhd_index[4] , \Controller_inst.n19986 , \rhd_index[3] , 
         \Controller_inst.n133_adj_2779[3] , 
         \Controller_inst.n133_adj_2779[4] , \Controller_inst.n26480 , 
         \Controller_inst.NUM_DATA[8] , \Controller_inst.n20093 , 
         \Controller_inst.NUM_DATA[7] , \Controller_inst.n167[7] , 
         \Controller_inst.n17 , \Controller_inst.n26600 , 
         \Controller_inst.stm32_counter[2] , \Controller_inst.n19951 , 
         \Controller_inst.stm32_counter[1] , \Controller_inst.n133[1] , 
         \Controller_inst.n133[2] , \Controller_inst.n26624 , 
         \Controller_inst.stm32_counter[18] , 
         \Controller_inst.stm32_counter[17] , \Controller_inst.n133[17] , 
         \Controller_inst.n133[18] , \Controller_inst.n26543 , 
         \Controller_inst.stm32_counter[0] , \Controller_inst.n1221 , 
         \Controller_inst.n133[0] , \Controller_inst.n26477 , 
         \Controller_inst.NUM_DATA[6] , \Controller_inst.n20091 , 
         \Controller_inst.NUM_DATA[5] , \Controller_inst.n167[5] , 
         \Controller_inst.n167[6] , \Controller_inst.n26648 , \rhd_index[2] , 
         \Controller_inst.n19984 , \rhd_index[1] , 
         \Controller_inst.n133_adj_2779[1] , 
         \Controller_inst.n133_adj_2779[2] , \Controller_inst.n26474 , 
         \Controller_inst.NUM_DATA[4] , \Controller_inst.n20089 , 
         \Controller_inst.NUM_DATA[3] , \Controller_inst.n167[3] , 
         \Controller_inst.n167[4] , \Controller_inst.n26546 , \rhd_index[0] , 
         \Controller_inst.n133_adj_2779[0] , \Controller_inst.n26645 , 
         \Controller_inst.n19981 , \Controller_inst.stm32_counter[31] , 
         \Controller_inst.n133[31] , \Controller_inst.n26630 , 
         \Controller_inst.stm32_counter[22] , 
         \Controller_inst.stm32_counter[21] , \Controller_inst.n133[21] , 
         \Controller_inst.n133[22] , \Controller_inst.n19973 , 
         \Controller_inst.n26642 , \Controller_inst.stm32_counter[30] , 
         \Controller_inst.n19979 , \Controller_inst.stm32_counter[29] , 
         \Controller_inst.n133[29] , \Controller_inst.n133[30] , 
         \Controller_inst.n26639 , \Controller_inst.stm32_counter[28] , 
         \Controller_inst.n19977 , \Controller_inst.stm32_counter[27] , 
         \Controller_inst.n133[27] , \Controller_inst.n133[28] , 
         \Controller_inst.n26636 , \Controller_inst.stm32_counter[26] , 
         \Controller_inst.n19975 , \Controller_inst.stm32_counter[25] , 
         \Controller_inst.n133[25] , \Controller_inst.n133[26] , 
         \Controller_inst.n26471 , \Controller_inst.NUM_DATA[2] , 
         \Controller_inst.NUM_DATA[1] , \Controller_inst.n167[1] , 
         \Controller_inst.n167[2] , \Controller_inst.n26633 , 
         \Controller_inst.stm32_counter[24] , 
         \Controller_inst.stm32_counter[23] , \Controller_inst.n133[23] , 
         \Controller_inst.n133[24] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26597 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19947 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26594 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19945 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26591 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19943 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26588 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19941 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26540 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2557 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26585 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20076 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26762 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20031 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26759 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20029 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26756 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20027 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26753 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20025 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26555 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26531 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20074 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26528 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20072 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26525 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20070 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26522 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20068 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26519 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26771 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20084 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26768 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20082 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26765 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20080 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26576 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26792 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12223 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20142 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12225 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[6] 
         , maxfan_replicated_net_1485, \Controller_inst.int_FIFO_COUNT[6] , 
         \Controller_inst.int_FIFO_COUNT[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26789 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12227 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20140 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12229 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[4] 
         , \Controller_inst.int_FIFO_COUNT[4] , 
         \Controller_inst.int_FIFO_COUNT[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26786 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12231 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20138 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12233 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26579 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12235 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12018 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26783 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20135 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26780 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20133 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26777 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20131 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26774 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20129 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26573 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26570 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20126 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26567 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20124 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26564 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20122 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26561 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20120 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26558 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] 
         , \n17529$n0 , \n17529$n1 , n14, n9, maxfan_replicated_net_999, 
         \Controller_inst.int_FIFO_Q[13].sig_002.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_001.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13] , \Controller_inst.int_FIFO_Q[12] , 
         \Controller_inst.n10211 , o_reset_c, 
         \Controller_inst.temp_array[5][12] , 
         \Controller_inst.temp_array[5][13] , 
         \Controller_inst.int_FIFO_Q[15].sig_004.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_003.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15] , \Controller_inst.int_FIFO_Q[14] , 
         \Controller_inst.temp_array[5][14] , 
         \Controller_inst.temp_array[5][15] , 
         \Controller_inst.int_FIFO_Q[0].sig_030.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[1].sig_005.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0] , \Controller_inst.int_FIFO_Q[1] , 
         \Controller_inst.n10217 , \Controller_inst.temp_array[6][1] , 
         \Controller_inst.temp_array[6][0] , \Controller_inst.n2 , 
         \Controller_inst.n21543 , \Controller_inst.int_RHD_TX_Ready , 
         \Controller_inst.rhd_state[0] , \Controller_inst.rhd_state[1] , 
         \Controller_inst.n3 , \Controller_inst.n21307 , 
         \Controller_inst.n25771 , \Controller_inst.n22467 , 
         \Controller_inst.n5 , \Controller_inst.n14561 , 
         \Controller_inst.n22417 , \Controller_inst.n12_adj_2757 , 
         \Controller_inst.n14436 , \Controller_inst.n15858 , 
         \Controller_inst.n14705 , \Controller_inst.stm32_state[0] , 
         \Controller_inst.stm32_state[1] , 
         \Controller_inst.int_FIFO_Q[3].sig_007.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_006.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3] , \Controller_inst.int_FIFO_Q[2] , 
         \Controller_inst.temp_array[6][2] , 
         \Controller_inst.temp_array[6][3] , 
         \Controller_inst.int_FIFO_Q[1].sig_1523.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_008.FeedThruLUT , 
         \Controller_inst.n10191 , \Controller_inst.temp_array[1][0] , 
         \Controller_inst.temp_array[1][1] , 
         \Controller_inst.int_FIFO_Q[5].sig_010.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_009.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5] , \Controller_inst.int_FIFO_Q[4] , 
         \Controller_inst.temp_array[6][4] , 
         \Controller_inst.temp_array[6][5] , 
         \Controller_inst.int_FIFO_Q[7].sig_012.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_011.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7] , \Controller_inst.int_FIFO_Q[6] , 
         \Controller_inst.temp_array[6][6] , 
         \Controller_inst.temp_array[6][7] , 
         \Controller_inst.int_FIFO_Q[9].sig_014.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_013.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9] , \Controller_inst.int_FIFO_Q[8] , 
         \Controller_inst.temp_array[6][8] , 
         \Controller_inst.temp_array[6][9] , 
         \Controller_inst.int_FIFO_Q[11].sig_016.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_015.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11] , \Controller_inst.int_FIFO_Q[10] , 
         \Controller_inst.temp_array[6][10] , 
         \Controller_inst.temp_array[6][11] , 
         \Controller_inst.int_FIFO_Q[13].sig_018.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_017.FeedThruLUT , 
         \Controller_inst.temp_array[6][12] , 
         \Controller_inst.temp_array[6][13] , 
         \Controller_inst.int_FIFO_Q[15].sig_021.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_019.FeedThruLUT , 
         \Controller_inst.temp_array[6][14] , 
         \Controller_inst.temp_array[6][15] , 
         \Controller_inst.int_FIFO_Q[9].sig_2169.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_020.FeedThruLUT , 
         \Controller_inst.temp_array[5][8] , 
         \Controller_inst.temp_array[5][9] , 
         \Controller_inst.int_FIFO_Q[1].sig_1503.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_022.FeedThruLUT , 
         \Controller_inst.n10193 , \Controller_inst.temp_array[2][0] , 
         \Controller_inst.temp_array[2][1] , 
         \Controller_inst.int_FIFO_Q[0].sig_031.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[1].sig_023.FeedThruLUT , 
         \Controller_inst.n10231 , \Controller_inst.temp_array[7][1] , 
         \Controller_inst.temp_array[7][0] , 
         \Controller_inst.int_FIFO_Q[6].sig_025.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_024.FeedThruLUT , 
         \Controller_inst.temp_array[5][7] , 
         \Controller_inst.temp_array[5][6] , 
         \Controller_inst.int_FIFO_Q[3].sig_059.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_026.FeedThruLUT , 
         \Controller_inst.temp_array[7][2] , 
         \Controller_inst.temp_array[7][3] , 
         \Controller_inst.int_FIFO_Q[1].sig_1344.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_027.FeedThruLUT , 
         \Controller_inst.n10199 , \Controller_inst.temp_array[3][0] , 
         \Controller_inst.temp_array[3][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1314.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_028.FeedThruLUT , 
         \Controller_inst.n10205 , \Controller_inst.temp_array[4][0] , 
         \Controller_inst.temp_array[4][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_083.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_029.FeedThruLUT , 
         \Controller_inst.temp_array[5][0] , 
         \Controller_inst.temp_array[5][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_074.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_032.FeedThruLUT , 
         \Controller_inst.n10181 , \Controller_inst.temp_array[8][0] , 
         \Controller_inst.temp_array[8][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_093.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_033.FeedThruLUT , 
         \Controller_inst.n10185 , \Controller_inst.temp_array[9][0] , 
         \Controller_inst.temp_array[9][1] , 
         \Controller_inst.int_FIFO_Q[0].sig_034.FeedThruLUT , 
         \Controller_inst.n10195 , \Controller_inst.temp_array[10][0] , 
         \Controller_inst.int_FIFO_Q[1].sig_225.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_035.FeedThruLUT , 
         \Controller_inst.n10201 , \Controller_inst.temp_array[11][0] , 
         \Controller_inst.temp_array[11][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1487.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_036.FeedThruLUT , 
         \Controller_inst.n10203 , \Controller_inst.temp_array[12][0] , 
         \Controller_inst.temp_array[12][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1472.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_037.FeedThruLUT , 
         \Controller_inst.n10209 , \Controller_inst.temp_array[13][0] , 
         \Controller_inst.temp_array[13][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1457.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_038.FeedThruLUT , 
         \Controller_inst.n10225 , \Controller_inst.temp_array[14][0] , 
         \Controller_inst.temp_array[14][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1442.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_039.FeedThruLUT , 
         \Controller_inst.n10233 , \Controller_inst.temp_array[15][0] , 
         \Controller_inst.temp_array[15][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1427.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_040.FeedThruLUT , 
         \Controller_inst.n10239 , \Controller_inst.temp_array[16][0] , 
         \Controller_inst.temp_array[16][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1412.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_041.FeedThruLUT , 
         \Controller_inst.n10247 , \Controller_inst.temp_array[17][0] , 
         \Controller_inst.temp_array[17][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1397.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_042.FeedThruLUT , 
         \Controller_inst.n10255 , \Controller_inst.temp_array[18][0] , 
         \Controller_inst.temp_array[18][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1382.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_043.FeedThruLUT , 
         \Controller_inst.n10263 , \Controller_inst.temp_array[19][0] , 
         \Controller_inst.temp_array[19][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1367.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_044.FeedThruLUT , 
         \Controller_inst.n10265 , \Controller_inst.temp_array[20][0] , 
         \Controller_inst.temp_array[20][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1347.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_045.FeedThruLUT , 
         \Controller_inst.n10267 , \Controller_inst.temp_array[21][0] , 
         \Controller_inst.temp_array[21][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1317.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_046.FeedThruLUT , 
         \Controller_inst.n10269 , \Controller_inst.temp_array[22][0] , 
         \Controller_inst.temp_array[22][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1299.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_047.FeedThruLUT , 
         \Controller_inst.n10271 , \Controller_inst.temp_array[23][0] , 
         \Controller_inst.temp_array[23][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1279.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_048.FeedThruLUT , 
         \Controller_inst.n10245 , \Controller_inst.temp_array[24][0] , 
         \Controller_inst.temp_array[24][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1264.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_049.FeedThruLUT , 
         \Controller_inst.n10261 , \Controller_inst.temp_array[25][0] , 
         \Controller_inst.temp_array[25][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1249.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_050.FeedThruLUT , 
         \Controller_inst.n10139 , \Controller_inst.temp_array[26][0] , 
         \Controller_inst.temp_array[26][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1234.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_051.FeedThruLUT , 
         \Controller_inst.n10145 , \Controller_inst.temp_array[27][0] , 
         \Controller_inst.temp_array[27][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1219.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_052.FeedThruLUT , 
         \Controller_inst.n10153 , \Controller_inst.temp_array[28][0] , 
         \Controller_inst.temp_array[28][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1204.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_053.FeedThruLUT , 
         \Controller_inst.n10159 , \Controller_inst.temp_array[29][0] , 
         \Controller_inst.temp_array[29][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1189.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_054.FeedThruLUT , 
         \Controller_inst.n10165 , \Controller_inst.temp_array[30][0] , 
         \Controller_inst.temp_array[30][1] , 
         \Controller_inst.int_FIFO_Q[1].sig_1172.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_055.FeedThruLUT , 
         \Controller_inst.n10169 , \Controller_inst.temp_array[31][0] , 
         \Controller_inst.temp_array[31][1] , 
         \Controller_inst.temp_buffer[0].sig_056.FeedThruLUT , 
         \Controller_inst.temp_buffer[0] , \Controller_inst.n10213 , 
         \Controller_inst.int_STM32_TX_Byte[0] , 
         \Controller_inst.int_FIFO_Q[4].sig_064.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_057.FeedThruLUT , 
         \Controller_inst.temp_array[5][5] , 
         \Controller_inst.temp_array[5][4] , 
         \Controller_inst.temp_array[31][0].sig_058.FeedThruLUT , 
         \Controller_inst.n10177 , 
         \Controller_inst.int_FIFO_Q[4].sig_060.FeedThruLUT , 
         \Controller_inst.temp_array[7][4] , 
         \Controller_inst.int_FIFO_Q[6].sig_062.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_061.FeedThruLUT , 
         \Controller_inst.temp_array[7][5] , 
         \Controller_inst.temp_array[7][6] , 
         \Controller_inst.int_FIFO_Q[7].sig_063.FeedThruLUT , 
         \Controller_inst.temp_array[7][7] , 
         \Controller_inst.int_FIFO_Q[10].sig_068.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_065.FeedThruLUT , 
         \Controller_inst.temp_array[7][8] , 
         \Controller_inst.temp_array[7][10] , \Controller_inst.n7990 , 
         \Controller_inst.alt_counter[0] , \Controller_inst.n5_adj_2585 , 
         \Controller_inst.int_FIFO_Q[9].sig_066.FeedThruLUT , 
         \Controller_inst.temp_array[7][9] , 
         \Controller_inst.int_FIFO_Q[11].sig_1535.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_067.FeedThruLUT , 
         \Controller_inst.temp_array[5][3] , 
         \Controller_inst.temp_array[5][11] , 
         \Controller_inst.int_FIFO_Q[11].sig_069.FeedThruLUT , 
         \Controller_inst.temp_array[7][11] , 
         \Controller_inst.int_FIFO_Q[13].sig_071.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_070.FeedThruLUT , 
         \Controller_inst.temp_array[7][12] , 
         \Controller_inst.temp_array[7][13] , 
         \Controller_inst.int_FIFO_Q[15].sig_073.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_072.FeedThruLUT , 
         \Controller_inst.temp_array[7][14] , 
         \Controller_inst.temp_array[7][15] , 
         \Controller_inst.int_FIFO_Q[3].sig_076.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_075.FeedThruLUT , 
         \Controller_inst.temp_array[8][2] , 
         \Controller_inst.temp_array[8][3] , 
         \Controller_inst.int_FIFO_Q[4].sig_077.FeedThruLUT , 
         \Controller_inst.temp_array[8][4] , 
         \Controller_inst.int_FIFO_Q[2].sig_078.FeedThruLUT , 
         \Controller_inst.temp_array[5][2] , 
         \Controller_inst.int_FIFO_Q[6].sig_080.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_079.FeedThruLUT , 
         \Controller_inst.temp_array[8][5] , 
         \Controller_inst.temp_array[8][6] , 
         \Controller_inst.int_FIFO_Q[11].sig_087.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_081.FeedThruLUT , 
         \Controller_inst.temp_array[8][7] , 
         \Controller_inst.temp_array[8][11] , 
         \Controller_inst.int_FIFO_Q[8].sig_082.FeedThruLUT , 
         \Controller_inst.temp_array[8][8] , 
         \Controller_inst.n167_adj_2777[0] , \Controller_inst.n9668 , 
         \Controller_inst.n4_adj_2589 , \Controller_inst.n15506 , 
         \Controller_inst.n15507 , n21818, 
         \Controller_inst.int_RHD_TX_Byte[6] , \Controller_inst.n4_adj_2586 , 
         \Controller_inst.int_RHD_TX_Byte[7] , 
         \Controller_inst.int_FIFO_Q[14].sig_091.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_084.FeedThruLUT , 
         \Controller_inst.temp_array[4][15] , 
         \Controller_inst.temp_array[4][14] , \Controller_inst.n15501 , 
         \Controller_inst.init_FIFO_Read , o_Controller_Mode_c_0, 
         o_Controller_Mode_c_1, 
         \Controller_inst.int_FIFO_Q[10].sig_086.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_085.FeedThruLUT , 
         \Controller_inst.temp_array[8][9] , 
         \Controller_inst.temp_array[8][10] , 
         \Controller_inst.int_FIFO_Q[13].sig_089.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_088.FeedThruLUT , 
         \Controller_inst.temp_array[8][12] , 
         \Controller_inst.temp_array[8][13] , 
         \Controller_inst.n33_2[0].sig_2170.FeedThruLUT , 
         \Controller_inst.n10207 , 
         \Controller_inst.int_FIFO_Q[15].sig_092.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_090.FeedThruLUT , 
         \Controller_inst.temp_array[8][14] , 
         \Controller_inst.temp_array[8][15] , 
         \Controller_inst.int_FIFO_Q[3].sig_096.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_094.FeedThruLUT , 
         \Controller_inst.temp_array[9][2] , 
         \Controller_inst.temp_array[9][3] , 
         \Controller_inst.temp_array[0][15].sig_095.FeedThruLUT , 
         \Controller_inst.temp_array[0][15] , 
         \Controller_inst.temp_buffer[511] , 
         \Controller_inst.temp_array[0][13].sig_098.FeedThruLUT , 
         \Controller_inst.temp_array[0][14].sig_097.FeedThruLUT , 
         \Controller_inst.temp_array[0][13] , 
         \Controller_inst.temp_array[0][14] , 
         \Controller_inst.temp_buffer[510] , 
         \Controller_inst.temp_buffer[509] , \Controller_inst.n21137 , 
         \Controller_inst.n15468 , \Controller_inst.int_RHD_TX_DV , 
         \Controller_inst.temp_array[0][12].sig_099.FeedThruLUT , 
         \Controller_inst.temp_array[0][12] , 
         \Controller_inst.temp_buffer[508] , 
         \Controller_inst.temp_array[0][11].sig_100.FeedThruLUT , 
         \Controller_inst.temp_array[0][11] , 
         \Controller_inst.temp_buffer[507] , 
         \Controller_inst.int_FIFO_Q[5].sig_102.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_101.FeedThruLUT , 
         \Controller_inst.temp_array[9][4] , 
         \Controller_inst.temp_array[9][5] , 
         \Controller_inst.int_FIFO_Q[6].sig_103.FeedThruLUT , 
         \Controller_inst.temp_array[9][6] , 
         \Controller_inst.temp_array[0][9].sig_105.FeedThruLUT , 
         \Controller_inst.temp_array[0][10].sig_104.FeedThruLUT , 
         \Controller_inst.temp_array[0][9] , 
         \Controller_inst.temp_array[0][10] , 
         \Controller_inst.temp_buffer[506] , 
         \Controller_inst.temp_buffer[505] , 
         \Controller_inst.int_FIFO_Q[8].sig_113.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_106.FeedThruLUT , 
         \Controller_inst.temp_array[9][7] , 
         \Controller_inst.temp_array[9][8] , 
         \Controller_inst.temp_array[0][8].sig_107.FeedThruLUT , 
         \Controller_inst.temp_array[0][8] , 
         \Controller_inst.temp_buffer[504] , 
         \Controller_inst.temp_array[0][0].sig_117.FeedThruLUT , 
         \Controller_inst.temp_array[0][7].sig_108.FeedThruLUT , 
         \Controller_inst.temp_array[0][0] , 
         \Controller_inst.temp_array[0][7] , 
         \Controller_inst.temp_buffer[503] , 
         \Controller_inst.temp_buffer[496] , 
         \Controller_inst.temp_array[0][5].sig_110.FeedThruLUT , 
         \Controller_inst.temp_array[0][6].sig_109.FeedThruLUT , 
         \Controller_inst.temp_array[0][5] , 
         \Controller_inst.temp_array[0][6] , 
         \Controller_inst.temp_buffer[502] , 
         \Controller_inst.temp_buffer[501] , 
         \Controller_inst.temp_array[0][3].sig_112.FeedThruLUT , 
         \Controller_inst.temp_array[0][4].sig_111.FeedThruLUT , 
         \Controller_inst.temp_array[0][3] , 
         \Controller_inst.temp_array[0][4] , 
         \Controller_inst.temp_buffer[500] , 
         \Controller_inst.temp_buffer[499] , 
         \Controller_inst.temp_array[0][1].sig_116.FeedThruLUT , 
         \Controller_inst.temp_array[0][2].sig_114.FeedThruLUT , 
         \Controller_inst.temp_array[0][1] , 
         \Controller_inst.temp_array[0][2] , 
         \Controller_inst.temp_buffer[498] , 
         \Controller_inst.temp_buffer[497] , 
         \Controller_inst.int_FIFO_Q[9].sig_115.FeedThruLUT , 
         \Controller_inst.temp_array[9][9] , 
         \Controller_inst.int_FIFO_Q[11].sig_133.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_118.FeedThruLUT , 
         \Controller_inst.temp_array[9][10] , 
         \Controller_inst.temp_array[9][11] , 
         \Controller_inst.temp_array[1][15].sig_119.FeedThruLUT , 
         \Controller_inst.temp_array[1][15] , 
         \Controller_inst.temp_buffer[495] , 
         \Controller_inst.temp_array[1][14].sig_120.FeedThruLUT , 
         \Controller_inst.temp_array[1][14] , 
         \Controller_inst.temp_buffer[494] , 
         \Controller_inst.temp_array[1][12].sig_122.FeedThruLUT , 
         \Controller_inst.temp_array[1][13].sig_121.FeedThruLUT , 
         \Controller_inst.temp_array[1][12] , 
         \Controller_inst.temp_array[1][13] , 
         \Controller_inst.temp_buffer[493] , 
         \Controller_inst.temp_buffer[492] , 
         \Controller_inst.temp_array[1][10].sig_124.FeedThruLUT , 
         \Controller_inst.temp_array[1][11].sig_123.FeedThruLUT , 
         \Controller_inst.temp_array[1][10] , 
         \Controller_inst.temp_array[1][11] , 
         \Controller_inst.temp_buffer[491] , 
         \Controller_inst.temp_buffer[490] , 
         \Controller_inst.temp_array[4][4].sig_197.FeedThruLUT , 
         \Controller_inst.temp_array[1][9].sig_125.FeedThruLUT , 
         \Controller_inst.temp_array[4][4] , 
         \Controller_inst.temp_array[1][9] , 
         \Controller_inst.temp_buffer[489] , 
         \Controller_inst.temp_buffer[436] , 
         \Controller_inst.temp_array[1][8].sig_126.FeedThruLUT , 
         \Controller_inst.temp_array[1][8] , 
         \Controller_inst.temp_buffer[488] , 
         \Controller_inst.temp_array[1][5].sig_129.FeedThruLUT , 
         \Controller_inst.temp_array[1][7].sig_127.FeedThruLUT , 
         \Controller_inst.temp_array[1][5] , 
         \Controller_inst.temp_array[1][7] , 
         \Controller_inst.temp_buffer[487] , 
         \Controller_inst.temp_buffer[485] , 
         \Controller_inst.temp_array[1][6].sig_128.FeedThruLUT , 
         \Controller_inst.temp_array[1][6] , 
         \Controller_inst.temp_buffer[486] , 
         \Controller_inst.temp_array[1][3].sig_131.FeedThruLUT , 
         \Controller_inst.temp_array[1][4].sig_130.FeedThruLUT , 
         \Controller_inst.temp_array[1][3] , 
         \Controller_inst.temp_array[1][4] , 
         \Controller_inst.temp_buffer[484] , 
         \Controller_inst.temp_buffer[483] , 
         \Controller_inst.temp_array[1][1].sig_134.FeedThruLUT , 
         \Controller_inst.temp_array[1][2].sig_132.FeedThruLUT , 
         \Controller_inst.temp_array[1][2] , 
         \Controller_inst.temp_buffer[482] , 
         \Controller_inst.temp_buffer[481] , 
         \Controller_inst.int_FIFO_Q[12].sig_135.FeedThruLUT , 
         \Controller_inst.temp_array[9][12] , 
         \Controller_inst.int_FIFO_Q[14].sig_139.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_136.FeedThruLUT , 
         \Controller_inst.temp_array[9][13] , 
         \Controller_inst.temp_array[9][14] , 
         \Controller_inst.temp_array[2][15].sig_138.FeedThruLUT , 
         \Controller_inst.temp_array[1][0].sig_137.FeedThruLUT , 
         \Controller_inst.temp_array[2][15] , 
         \Controller_inst.temp_buffer[480] , 
         \Controller_inst.temp_buffer[479] , 
         \Controller_inst.temp_array[2][14].sig_140.FeedThruLUT , 
         \Controller_inst.temp_array[2][14] , 
         \Controller_inst.temp_buffer[478] , 
         \Controller_inst.temp_array[2][13].sig_141.FeedThruLUT , 
         \Controller_inst.temp_array[2][13] , 
         \Controller_inst.temp_buffer[477] , 
         \Controller_inst.temp_array[2][11].sig_143.FeedThruLUT , 
         \Controller_inst.temp_array[2][12].sig_142.FeedThruLUT , 
         \Controller_inst.temp_array[2][11] , 
         \Controller_inst.temp_array[2][12] , 
         \Controller_inst.temp_buffer[476] , 
         \Controller_inst.temp_buffer[475] , 
         \Controller_inst.temp_array[2][9].sig_145.FeedThruLUT , 
         \Controller_inst.temp_array[2][10].sig_144.FeedThruLUT , 
         \Controller_inst.temp_array[2][9] , 
         \Controller_inst.temp_array[2][10] , 
         \Controller_inst.temp_buffer[474] , 
         \Controller_inst.temp_buffer[473] , 
         \Controller_inst.temp_array[2][7].sig_147.FeedThruLUT , 
         \Controller_inst.temp_array[2][8].sig_146.FeedThruLUT , 
         \Controller_inst.temp_array[2][7] , 
         \Controller_inst.temp_array[2][8] , 
         \Controller_inst.temp_buffer[472] , 
         \Controller_inst.temp_buffer[471] , 
         \Controller_inst.temp_array[2][5].sig_149.FeedThruLUT , 
         \Controller_inst.temp_array[2][6].sig_148.FeedThruLUT , 
         \Controller_inst.temp_array[2][5] , 
         \Controller_inst.temp_array[2][6] , 
         \Controller_inst.temp_buffer[470] , 
         \Controller_inst.temp_buffer[469] , 
         \Controller_inst.temp_array[2][3].sig_151.FeedThruLUT , 
         \Controller_inst.temp_array[2][4].sig_150.FeedThruLUT , 
         \Controller_inst.temp_array[2][3] , 
         \Controller_inst.temp_array[2][4] , 
         \Controller_inst.temp_buffer[468] , 
         \Controller_inst.temp_buffer[467] , 
         \Controller_inst.temp_array[2][1].sig_153.FeedThruLUT , 
         \Controller_inst.temp_array[2][2].sig_152.FeedThruLUT , 
         \Controller_inst.temp_array[2][2] , 
         \Controller_inst.temp_buffer[466] , 
         \Controller_inst.temp_buffer[465] , 
         \Controller_inst.temp_array[3][15].sig_155.FeedThruLUT , 
         \Controller_inst.temp_array[2][0].sig_154.FeedThruLUT , 
         \Controller_inst.temp_array[3][15] , 
         \Controller_inst.temp_buffer[464] , 
         \Controller_inst.temp_buffer[463] , 
         \Controller_inst.temp_array[3][13].sig_157.FeedThruLUT , 
         \Controller_inst.temp_array[3][14].sig_156.FeedThruLUT , 
         \Controller_inst.temp_array[3][13] , 
         \Controller_inst.temp_array[3][14] , 
         \Controller_inst.temp_buffer[462] , 
         \Controller_inst.temp_buffer[461] , 
         \Controller_inst.temp_array[3][11].sig_159.FeedThruLUT , 
         \Controller_inst.temp_array[3][12].sig_158.FeedThruLUT , 
         \Controller_inst.temp_array[3][11] , 
         \Controller_inst.temp_array[3][12] , 
         \Controller_inst.temp_buffer[460] , 
         \Controller_inst.temp_buffer[459] , 
         \Controller_inst.temp_array[3][9].sig_161.FeedThruLUT , 
         \Controller_inst.temp_array[3][10].sig_160.FeedThruLUT , 
         \Controller_inst.temp_array[3][9] , 
         \Controller_inst.temp_array[3][10] , 
         \Controller_inst.temp_buffer[458] , 
         \Controller_inst.temp_buffer[457] , 
         \Controller_inst.int_FIFO_Q[15].sig_162.FeedThruLUT , 
         \Controller_inst.temp_array[9][15] , 
         \Controller_inst.int_FIFO_Q[1].sig_163.FeedThruLUT , 
         \Controller_inst.temp_array[10][1] , 
         \Controller_inst.int_FIFO_Q[3].sig_165.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_164.FeedThruLUT , 
         \Controller_inst.temp_array[10][2] , 
         \Controller_inst.temp_array[10][3] , 
         \Controller_inst.temp_array[25][8].sig_541.FeedThruLUT , 
         \Controller_inst.temp_array[3][8].sig_166.FeedThruLUT , 
         \Controller_inst.temp_array[25][8] , 
         \Controller_inst.temp_array[3][8] , 
         \Controller_inst.temp_buffer[456] , 
         \Controller_inst.temp_buffer[104] , 
         \Controller_inst.int_FIFO_Q[4].sig_167.FeedThruLUT , 
         \Controller_inst.temp_array[10][4] , 
         \Controller_inst.int_FIFO_Q[5].sig_168.FeedThruLUT , 
         \Controller_inst.temp_array[10][5] , 
         \Controller_inst.temp_array[3][6].sig_172.FeedThruLUT , 
         \Controller_inst.temp_array[3][7].sig_169.FeedThruLUT , 
         \Controller_inst.temp_array[3][6] , 
         \Controller_inst.temp_array[3][7] , 
         \Controller_inst.temp_buffer[455] , 
         \Controller_inst.temp_buffer[454] , 
         \Controller_inst.int_FIFO_Q[6].sig_170.FeedThruLUT , 
         \Controller_inst.temp_array[10][6] , 
         \Controller_inst.int_FIFO_Q[7].sig_171.FeedThruLUT , 
         \Controller_inst.temp_array[10][7] , 
         \Controller_inst.int_FIFO_Q[9].sig_175.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_173.FeedThruLUT , 
         \Controller_inst.temp_array[10][8] , 
         \Controller_inst.temp_array[10][9] , 
         \Controller_inst.temp_array[3][4].sig_176.FeedThruLUT , 
         \Controller_inst.temp_array[3][5].sig_174.FeedThruLUT , 
         \Controller_inst.temp_array[3][4] , 
         \Controller_inst.temp_array[3][5] , 
         \Controller_inst.temp_buffer[453] , 
         \Controller_inst.temp_buffer[452] , 
         \Controller_inst.int_FIFO_Q[11].sig_179.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_177.FeedThruLUT , 
         \Controller_inst.temp_array[10][10] , 
         \Controller_inst.temp_array[10][11] , 
         \Controller_inst.temp_array[3][2].sig_180.FeedThruLUT , 
         \Controller_inst.temp_array[3][3].sig_178.FeedThruLUT , 
         \Controller_inst.temp_array[3][2] , 
         \Controller_inst.temp_array[3][3] , 
         \Controller_inst.temp_buffer[451] , 
         \Controller_inst.temp_buffer[450] , 
         \Controller_inst.int_FIFO_Q[13].sig_217.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_181.FeedThruLUT , 
         \Controller_inst.temp_array[10][12] , 
         \Controller_inst.temp_array[10][13] , 
         \Controller_inst.temp_array[3][1].sig_182.FeedThruLUT , 
         \Controller_inst.temp_buffer[449] , 
         \Controller_inst.int_FIFO_Q[13].sig_183.FeedThruLUT , 
         \Controller_inst.temp_array[4][13] , 
         \Controller_inst.temp_array[3][0].sig_184.FeedThruLUT , 
         \Controller_inst.temp_buffer[448] , 
         \Controller_inst.temp_array[4][15].sig_185.FeedThruLUT , 
         \Controller_inst.temp_buffer[447] , 
         \Controller_inst.temp_array[4][14].sig_186.FeedThruLUT , 
         \Controller_inst.temp_buffer[446] , 
         \Controller_inst.temp_array[4][12].sig_189.FeedThruLUT , 
         \Controller_inst.temp_array[4][13].sig_187.FeedThruLUT , 
         \Controller_inst.temp_array[4][12] , 
         \Controller_inst.temp_buffer[445] , 
         \Controller_inst.temp_buffer[444] , 
         \Controller_inst.int_FIFO_Q[12].sig_188.FeedThruLUT , 
         \Controller_inst.temp_array[4][10].sig_191.FeedThruLUT , 
         \Controller_inst.temp_array[4][11].sig_190.FeedThruLUT , 
         \Controller_inst.temp_array[4][10] , 
         \Controller_inst.temp_array[4][11] , 
         \Controller_inst.temp_buffer[443] , 
         \Controller_inst.temp_buffer[442] , 
         \Controller_inst.temp_array[4][8].sig_193.FeedThruLUT , 
         \Controller_inst.temp_array[4][9].sig_192.FeedThruLUT , 
         \Controller_inst.temp_array[4][8] , 
         \Controller_inst.temp_array[4][9] , 
         \Controller_inst.temp_buffer[441] , 
         \Controller_inst.temp_buffer[440] , 
         \Controller_inst.temp_array[4][7].sig_194.FeedThruLUT , 
         \Controller_inst.temp_array[4][7] , 
         \Controller_inst.temp_buffer[439] , 
         \Controller_inst.temp_array[4][6].sig_195.FeedThruLUT , 
         \Controller_inst.temp_array[4][6] , 
         \Controller_inst.temp_buffer[438] , 
         \Controller_inst.temp_array[4][5].sig_196.FeedThruLUT , 
         \Controller_inst.temp_array[4][5] , 
         \Controller_inst.temp_buffer[437] , 
         \Controller_inst.temp_array[4][3].sig_198.FeedThruLUT , 
         \Controller_inst.temp_array[4][3] , 
         \Controller_inst.temp_buffer[435] , 
         \Controller_inst.temp_array[4][1].sig_200.FeedThruLUT , 
         \Controller_inst.temp_array[4][2].sig_199.FeedThruLUT , 
         \Controller_inst.temp_array[4][2] , 
         \Controller_inst.temp_buffer[434] , 
         \Controller_inst.temp_buffer[433] , 
         \Controller_inst.temp_array[5][15].sig_202.FeedThruLUT , 
         \Controller_inst.temp_array[4][0].sig_201.FeedThruLUT , 
         \Controller_inst.temp_buffer[432] , 
         \Controller_inst.temp_buffer[431] , 
         \Controller_inst.temp_array[5][13].sig_204.FeedThruLUT , 
         \Controller_inst.temp_array[5][14].sig_203.FeedThruLUT , 
         \Controller_inst.temp_buffer[430] , 
         \Controller_inst.temp_buffer[429] , 
         \Controller_inst.temp_array[5][12].sig_205.FeedThruLUT , 
         \Controller_inst.temp_buffer[428] , 
         \Controller_inst.temp_array[5][11].sig_206.FeedThruLUT , 
         \Controller_inst.temp_buffer[427] , 
         \Controller_inst.temp_array[5][10].sig_207.FeedThruLUT , 
         \Controller_inst.temp_array[5][10] , 
         \Controller_inst.temp_buffer[426] , 
         \Controller_inst.temp_array[5][9].sig_208.FeedThruLUT , 
         \Controller_inst.temp_buffer[425] , 
         \Controller_inst.temp_array[5][8].sig_209.FeedThruLUT , 
         \Controller_inst.temp_buffer[424] , 
         \Controller_inst.temp_array[5][7].sig_210.FeedThruLUT , 
         \Controller_inst.temp_buffer[423] , 
         \Controller_inst.temp_array[5][5].sig_212.FeedThruLUT , 
         \Controller_inst.temp_array[5][6].sig_211.FeedThruLUT , 
         \Controller_inst.temp_buffer[422] , 
         \Controller_inst.temp_buffer[421] , 
         \Controller_inst.temp_array[5][3].sig_214.FeedThruLUT , 
         \Controller_inst.temp_array[5][4].sig_213.FeedThruLUT , 
         \Controller_inst.temp_buffer[420] , 
         \Controller_inst.temp_buffer[419] , 
         \Controller_inst.temp_array[5][1].sig_216.FeedThruLUT , 
         \Controller_inst.temp_array[5][2].sig_215.FeedThruLUT , 
         \Controller_inst.temp_buffer[418] , 
         \Controller_inst.temp_buffer[417] , 
         \Controller_inst.temp_array[5][0].sig_218.FeedThruLUT , 
         \Controller_inst.temp_buffer[416] , 
         \Controller_inst.int_FIFO_Q[15].sig_221.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_219.FeedThruLUT , 
         \Controller_inst.temp_array[10][14] , 
         \Controller_inst.temp_array[10][15] , 
         \Controller_inst.temp_array[6][14].sig_222.FeedThruLUT , 
         \Controller_inst.temp_array[6][15].sig_220.FeedThruLUT , 
         \Controller_inst.temp_buffer[415] , 
         \Controller_inst.temp_buffer[414] , 
         \Controller_inst.temp_array[6][12].sig_224.FeedThruLUT , 
         \Controller_inst.temp_array[6][13].sig_223.FeedThruLUT , 
         \Controller_inst.temp_buffer[413] , 
         \Controller_inst.temp_buffer[412] , 
         \Controller_inst.temp_array[6][10].sig_227.FeedThruLUT , 
         \Controller_inst.temp_array[6][11].sig_226.FeedThruLUT , 
         \Controller_inst.temp_buffer[411] , 
         \Controller_inst.temp_buffer[410] , 
         \Controller_inst.temp_array[6][8].sig_229.FeedThruLUT , 
         \Controller_inst.temp_array[6][9].sig_228.FeedThruLUT , 
         \Controller_inst.temp_buffer[409] , 
         \Controller_inst.temp_buffer[408] , 
         \Controller_inst.temp_array[6][7].sig_230.FeedThruLUT , 
         \Controller_inst.temp_buffer[407] , 
         \Controller_inst.temp_array[6][6].sig_231.FeedThruLUT , 
         \Controller_inst.temp_buffer[406] , 
         \Controller_inst.temp_array[6][4].sig_233.FeedThruLUT , 
         \Controller_inst.temp_array[6][5].sig_232.FeedThruLUT , 
         \Controller_inst.temp_buffer[405] , 
         \Controller_inst.temp_buffer[404] , 
         \Controller_inst.temp_array[6][2].sig_235.FeedThruLUT , 
         \Controller_inst.temp_array[6][3].sig_234.FeedThruLUT , 
         \Controller_inst.temp_buffer[403] , 
         \Controller_inst.temp_buffer[402] , 
         \Controller_inst.temp_array[6][0].sig_237.FeedThruLUT , 
         \Controller_inst.temp_array[6][1].sig_236.FeedThruLUT , 
         \Controller_inst.temp_buffer[401] , 
         \Controller_inst.temp_buffer[400] , 
         \Controller_inst.temp_array[7][14].sig_239.FeedThruLUT , 
         \Controller_inst.temp_array[7][15].sig_238.FeedThruLUT , 
         \Controller_inst.temp_buffer[399] , 
         \Controller_inst.temp_buffer[398] , 
         \Controller_inst.temp_array[7][12].sig_241.FeedThruLUT , 
         \Controller_inst.temp_array[7][13].sig_240.FeedThruLUT , 
         \Controller_inst.temp_buffer[397] , 
         \Controller_inst.temp_buffer[396] , 
         \Controller_inst.temp_array[7][10].sig_243.FeedThruLUT , 
         \Controller_inst.temp_array[7][11].sig_242.FeedThruLUT , 
         \Controller_inst.temp_buffer[395] , 
         \Controller_inst.temp_buffer[394] , 
         \Controller_inst.temp_array[7][8].sig_245.FeedThruLUT , 
         \Controller_inst.temp_array[7][9].sig_244.FeedThruLUT , 
         \Controller_inst.temp_buffer[393] , 
         \Controller_inst.temp_buffer[392] , 
         \Controller_inst.temp_array[7][6].sig_247.FeedThruLUT , 
         \Controller_inst.temp_array[7][7].sig_246.FeedThruLUT , 
         \Controller_inst.temp_buffer[391] , 
         \Controller_inst.temp_buffer[390] , 
         \Controller_inst.temp_array[7][4].sig_249.FeedThruLUT , 
         \Controller_inst.temp_array[7][5].sig_248.FeedThruLUT , 
         \Controller_inst.temp_buffer[389] , 
         \Controller_inst.temp_buffer[388] , 
         \Controller_inst.temp_array[7][2].sig_251.FeedThruLUT , 
         \Controller_inst.temp_array[7][3].sig_250.FeedThruLUT , 
         \Controller_inst.temp_buffer[387] , 
         \Controller_inst.temp_buffer[386] , 
         \Controller_inst.temp_array[7][0].sig_253.FeedThruLUT , 
         \Controller_inst.temp_array[7][1].sig_252.FeedThruLUT , 
         \Controller_inst.temp_buffer[385] , 
         \Controller_inst.temp_buffer[384] , 
         \Controller_inst.temp_array[8][14].sig_255.FeedThruLUT , 
         \Controller_inst.temp_array[8][15].sig_254.FeedThruLUT , 
         \Controller_inst.temp_buffer[383] , 
         \Controller_inst.temp_buffer[382] , 
         \Controller_inst.temp_array[8][12].sig_257.FeedThruLUT , 
         \Controller_inst.temp_array[8][13].sig_256.FeedThruLUT , 
         \Controller_inst.temp_buffer[381] , 
         \Controller_inst.temp_buffer[380] , 
         \Controller_inst.temp_array[8][10].sig_259.FeedThruLUT , 
         \Controller_inst.temp_array[8][11].sig_258.FeedThruLUT , 
         \Controller_inst.temp_buffer[379] , 
         \Controller_inst.temp_buffer[378] , 
         \Controller_inst.temp_array[8][8].sig_261.FeedThruLUT , 
         \Controller_inst.temp_array[8][9].sig_260.FeedThruLUT , 
         \Controller_inst.temp_buffer[377] , 
         \Controller_inst.temp_buffer[376] , 
         \Controller_inst.temp_array[8][6].sig_263.FeedThruLUT , 
         \Controller_inst.temp_array[8][7].sig_262.FeedThruLUT , 
         \Controller_inst.temp_buffer[375] , 
         \Controller_inst.temp_buffer[374] , 
         \Controller_inst.temp_array[8][4].sig_265.FeedThruLUT , 
         \Controller_inst.temp_array[8][5].sig_264.FeedThruLUT , 
         \Controller_inst.temp_buffer[373] , 
         \Controller_inst.temp_buffer[372] , 
         \Controller_inst.temp_array[8][2].sig_267.FeedThruLUT , 
         \Controller_inst.temp_array[8][3].sig_266.FeedThruLUT , 
         \Controller_inst.temp_buffer[371] , 
         \Controller_inst.temp_buffer[370] , 
         \Controller_inst.temp_array[8][0].sig_269.FeedThruLUT , 
         \Controller_inst.temp_array[8][1].sig_268.FeedThruLUT , 
         \Controller_inst.temp_buffer[369] , 
         \Controller_inst.temp_buffer[368] , 
         \Controller_inst.temp_array[9][14].sig_271.FeedThruLUT , 
         \Controller_inst.temp_array[9][15].sig_270.FeedThruLUT , 
         \Controller_inst.temp_buffer[367] , 
         \Controller_inst.temp_buffer[366] , 
         \Controller_inst.temp_array[9][12].sig_273.FeedThruLUT , 
         \Controller_inst.temp_array[9][13].sig_272.FeedThruLUT , 
         \Controller_inst.temp_buffer[365] , 
         \Controller_inst.temp_buffer[364] , 
         \Controller_inst.temp_array[9][10].sig_275.FeedThruLUT , 
         \Controller_inst.temp_array[9][11].sig_274.FeedThruLUT , 
         \Controller_inst.temp_buffer[363] , 
         \Controller_inst.temp_buffer[362] , 
         \Controller_inst.temp_array[9][8].sig_277.FeedThruLUT , 
         \Controller_inst.temp_array[9][9].sig_276.FeedThruLUT , 
         \Controller_inst.temp_buffer[361] , 
         \Controller_inst.temp_buffer[360] , 
         \Controller_inst.temp_array[9][6].sig_279.FeedThruLUT , 
         \Controller_inst.temp_array[9][7].sig_278.FeedThruLUT , 
         \Controller_inst.temp_buffer[359] , 
         \Controller_inst.temp_buffer[358] , 
         \Controller_inst.temp_array[9][4].sig_281.FeedThruLUT , 
         \Controller_inst.temp_array[9][5].sig_280.FeedThruLUT , 
         \Controller_inst.temp_buffer[357] , 
         \Controller_inst.temp_buffer[356] , 
         \Controller_inst.temp_array[9][2].sig_283.FeedThruLUT , 
         \Controller_inst.temp_array[9][3].sig_282.FeedThruLUT , 
         \Controller_inst.temp_buffer[355] , 
         \Controller_inst.temp_buffer[354] , 
         \Controller_inst.temp_array[9][0].sig_285.FeedThruLUT , 
         \Controller_inst.temp_array[9][1].sig_284.FeedThruLUT , 
         \Controller_inst.temp_buffer[353] , 
         \Controller_inst.temp_buffer[352] , 
         \Controller_inst.temp_array[10][14].sig_287.FeedThruLUT , 
         \Controller_inst.temp_array[10][15].sig_286.FeedThruLUT , 
         \Controller_inst.temp_buffer[351] , 
         \Controller_inst.temp_buffer[350] , 
         \Controller_inst.temp_array[10][12].sig_289.FeedThruLUT , 
         \Controller_inst.temp_array[10][13].sig_288.FeedThruLUT , 
         \Controller_inst.temp_buffer[349] , 
         \Controller_inst.temp_buffer[348] , 
         \Controller_inst.temp_array[10][10].sig_291.FeedThruLUT , 
         \Controller_inst.temp_array[10][11].sig_290.FeedThruLUT , 
         \Controller_inst.temp_buffer[347] , 
         \Controller_inst.temp_buffer[346] , 
         \Controller_inst.temp_array[10][8].sig_293.FeedThruLUT , 
         \Controller_inst.temp_array[10][9].sig_292.FeedThruLUT , 
         \Controller_inst.temp_buffer[345] , 
         \Controller_inst.temp_buffer[344] , 
         \Controller_inst.temp_array[10][6].sig_295.FeedThruLUT , 
         \Controller_inst.temp_array[10][7].sig_294.FeedThruLUT , 
         \Controller_inst.temp_buffer[343] , 
         \Controller_inst.temp_buffer[342] , 
         \Controller_inst.temp_array[10][4].sig_297.FeedThruLUT , 
         \Controller_inst.temp_array[10][5].sig_296.FeedThruLUT , 
         \Controller_inst.temp_buffer[341] , 
         \Controller_inst.temp_buffer[340] , 
         \Controller_inst.temp_array[10][2].sig_299.FeedThruLUT , 
         \Controller_inst.temp_array[10][3].sig_298.FeedThruLUT , 
         \Controller_inst.temp_buffer[339] , 
         \Controller_inst.temp_buffer[338] , 
         \Controller_inst.temp_array[10][0].sig_301.FeedThruLUT , 
         \Controller_inst.temp_array[10][1].sig_300.FeedThruLUT , 
         \Controller_inst.temp_buffer[337] , 
         \Controller_inst.temp_buffer[336] , 
         \Controller_inst.temp_array[11][14].sig_303.FeedThruLUT , 
         \Controller_inst.temp_array[11][15].sig_302.FeedThruLUT , 
         \Controller_inst.temp_array[11][14] , 
         \Controller_inst.temp_array[11][15] , 
         \Controller_inst.temp_buffer[335] , 
         \Controller_inst.temp_buffer[334] , 
         \Controller_inst.temp_array[11][12].sig_305.FeedThruLUT , 
         \Controller_inst.temp_array[11][13].sig_304.FeedThruLUT , 
         \Controller_inst.temp_array[11][12] , 
         \Controller_inst.temp_array[11][13] , 
         \Controller_inst.temp_buffer[333] , 
         \Controller_inst.temp_buffer[332] , \Controller_inst.n15497 , 
         \Controller_inst.n15498 , \channel_array[0][13] , 
         \Controller_inst.n14203 , \channel_array[0][14] , 
         \Controller_inst.temp_array[11][10].sig_307.FeedThruLUT , 
         \Controller_inst.temp_array[11][11].sig_306.FeedThruLUT , 
         \Controller_inst.temp_array[11][10] , 
         \Controller_inst.temp_array[11][11] , 
         \Controller_inst.temp_buffer[331] , 
         \Controller_inst.temp_buffer[330] , 
         \Controller_inst.temp_array[11][8].sig_309.FeedThruLUT , 
         \Controller_inst.temp_array[11][9].sig_308.FeedThruLUT , 
         \Controller_inst.temp_array[11][8] , 
         \Controller_inst.temp_array[11][9] , 
         \Controller_inst.temp_buffer[329] , 
         \Controller_inst.temp_buffer[328] , 
         \Controller_inst.temp_array[11][6].sig_311.FeedThruLUT , 
         \Controller_inst.temp_array[11][7].sig_310.FeedThruLUT , 
         \Controller_inst.temp_array[11][6] , 
         \Controller_inst.temp_array[11][7] , 
         \Controller_inst.temp_buffer[327] , 
         \Controller_inst.temp_buffer[326] , 
         \Controller_inst.temp_array[11][4].sig_313.FeedThruLUT , 
         \Controller_inst.temp_array[11][5].sig_312.FeedThruLUT , 
         \Controller_inst.temp_array[11][4] , 
         \Controller_inst.temp_array[11][5] , 
         \Controller_inst.temp_buffer[325] , 
         \Controller_inst.temp_buffer[324] , 
         \Controller_inst.temp_array[11][2].sig_315.FeedThruLUT , 
         \Controller_inst.temp_array[11][3].sig_314.FeedThruLUT , 
         \Controller_inst.temp_array[11][2] , 
         \Controller_inst.temp_array[11][3] , 
         \Controller_inst.temp_buffer[323] , 
         \Controller_inst.temp_buffer[322] , 
         \Controller_inst.temp_array[11][0].sig_317.FeedThruLUT , 
         \Controller_inst.temp_array[11][1].sig_316.FeedThruLUT , 
         \Controller_inst.temp_buffer[321] , 
         \Controller_inst.temp_buffer[320] , 
         \Controller_inst.temp_array[12][14].sig_319.FeedThruLUT , 
         \Controller_inst.temp_array[12][15].sig_318.FeedThruLUT , 
         \Controller_inst.temp_array[12][14] , 
         \Controller_inst.temp_array[12][15] , 
         \Controller_inst.temp_buffer[319] , 
         \Controller_inst.temp_buffer[318] , 
         \Controller_inst.temp_array[12][12].sig_321.FeedThruLUT , 
         \Controller_inst.temp_array[12][13].sig_320.FeedThruLUT , 
         \Controller_inst.temp_array[12][12] , 
         \Controller_inst.temp_array[12][13] , 
         \Controller_inst.temp_buffer[317] , 
         \Controller_inst.temp_buffer[316] , 
         \Controller_inst.temp_array[12][10].sig_323.FeedThruLUT , 
         \Controller_inst.temp_array[12][11].sig_322.FeedThruLUT , 
         \Controller_inst.temp_array[12][10] , 
         \Controller_inst.temp_array[12][11] , 
         \Controller_inst.temp_buffer[315] , 
         \Controller_inst.temp_buffer[314] , 
         \Controller_inst.temp_array[12][8].sig_325.FeedThruLUT , 
         \Controller_inst.temp_array[12][9].sig_324.FeedThruLUT , 
         \Controller_inst.temp_array[12][8] , 
         \Controller_inst.temp_array[12][9] , 
         \Controller_inst.temp_buffer[313] , 
         \Controller_inst.temp_buffer[312] , 
         \Controller_inst.temp_array[12][6].sig_327.FeedThruLUT , 
         \Controller_inst.temp_array[12][7].sig_326.FeedThruLUT , 
         \Controller_inst.temp_array[12][6] , 
         \Controller_inst.temp_array[12][7] , 
         \Controller_inst.temp_buffer[311] , 
         \Controller_inst.temp_buffer[310] , 
         \Controller_inst.temp_array[12][4].sig_329.FeedThruLUT , 
         \Controller_inst.temp_array[12][5].sig_328.FeedThruLUT , 
         \Controller_inst.temp_array[12][4] , 
         \Controller_inst.temp_array[12][5] , 
         \Controller_inst.temp_buffer[309] , 
         \Controller_inst.temp_buffer[308] , 
         \Controller_inst.temp_array[12][2].sig_331.FeedThruLUT , 
         \Controller_inst.temp_array[12][3].sig_330.FeedThruLUT , 
         \Controller_inst.temp_array[12][2] , 
         \Controller_inst.temp_array[12][3] , 
         \Controller_inst.temp_buffer[307] , 
         \Controller_inst.temp_buffer[306] , 
         \Controller_inst.temp_array[12][0].sig_333.FeedThruLUT , 
         \Controller_inst.temp_array[12][1].sig_332.FeedThruLUT , 
         \Controller_inst.temp_buffer[305] , 
         \Controller_inst.temp_buffer[304] , 
         \Controller_inst.temp_array[13][14].sig_335.FeedThruLUT , 
         \Controller_inst.temp_array[13][15].sig_334.FeedThruLUT , 
         \Controller_inst.temp_array[13][14] , 
         \Controller_inst.temp_array[13][15] , 
         \Controller_inst.temp_buffer[303] , 
         \Controller_inst.temp_buffer[302] , 
         \Controller_inst.temp_array[13][12].sig_337.FeedThruLUT , 
         \Controller_inst.temp_array[13][13].sig_336.FeedThruLUT , 
         \Controller_inst.temp_array[13][12] , 
         \Controller_inst.temp_array[13][13] , 
         \Controller_inst.temp_buffer[301] , 
         \Controller_inst.temp_buffer[300] , 
         \Controller_inst.temp_array[13][10].sig_339.FeedThruLUT , 
         \Controller_inst.temp_array[13][11].sig_338.FeedThruLUT , 
         \Controller_inst.temp_array[13][10] , 
         \Controller_inst.temp_array[13][11] , 
         \Controller_inst.temp_buffer[299] , 
         \Controller_inst.temp_buffer[298] , 
         \Controller_inst.temp_array[13][8].sig_341.FeedThruLUT , 
         \Controller_inst.temp_array[13][9].sig_340.FeedThruLUT , 
         \Controller_inst.temp_array[13][8] , 
         \Controller_inst.temp_array[13][9] , 
         \Controller_inst.temp_buffer[297] , 
         \Controller_inst.temp_buffer[296] , 
         \Controller_inst.temp_array[13][6].sig_343.FeedThruLUT , 
         \Controller_inst.temp_array[13][7].sig_342.FeedThruLUT , 
         \Controller_inst.temp_array[13][6] , 
         \Controller_inst.temp_array[13][7] , 
         \Controller_inst.temp_buffer[295] , 
         \Controller_inst.temp_buffer[294] , 
         \Controller_inst.temp_array[13][4].sig_345.FeedThruLUT , 
         \Controller_inst.temp_array[13][5].sig_344.FeedThruLUT , 
         \Controller_inst.temp_array[13][4] , 
         \Controller_inst.temp_array[13][5] , 
         \Controller_inst.temp_buffer[293] , 
         \Controller_inst.temp_buffer[292] , 
         \Controller_inst.temp_array[13][2].sig_347.FeedThruLUT , 
         \Controller_inst.temp_array[13][3].sig_346.FeedThruLUT , 
         \Controller_inst.temp_array[13][2] , 
         \Controller_inst.temp_array[13][3] , 
         \Controller_inst.temp_buffer[291] , 
         \Controller_inst.temp_buffer[290] , 
         \Controller_inst.temp_array[13][0].sig_349.FeedThruLUT , 
         \Controller_inst.temp_array[13][1].sig_348.FeedThruLUT , 
         \Controller_inst.temp_buffer[289] , 
         \Controller_inst.temp_buffer[288] , 
         \Controller_inst.temp_array[14][14].sig_351.FeedThruLUT , 
         \Controller_inst.temp_array[14][15].sig_350.FeedThruLUT , 
         \Controller_inst.temp_array[14][14] , 
         \Controller_inst.temp_array[14][15] , 
         \Controller_inst.temp_buffer[287] , 
         \Controller_inst.temp_buffer[286] , 
         \Controller_inst.temp_array[14][12].sig_353.FeedThruLUT , 
         \Controller_inst.temp_array[14][13].sig_352.FeedThruLUT , 
         \Controller_inst.temp_array[14][12] , 
         \Controller_inst.temp_array[14][13] , 
         \Controller_inst.temp_buffer[285] , 
         \Controller_inst.temp_buffer[284] , 
         \Controller_inst.temp_array[14][10].sig_355.FeedThruLUT , 
         \Controller_inst.temp_array[14][11].sig_354.FeedThruLUT , 
         \Controller_inst.temp_array[14][10] , 
         \Controller_inst.temp_array[14][11] , 
         \Controller_inst.temp_buffer[283] , 
         \Controller_inst.temp_buffer[282] , 
         \Controller_inst.temp_array[14][8].sig_357.FeedThruLUT , 
         \Controller_inst.temp_array[14][9].sig_356.FeedThruLUT , 
         \Controller_inst.temp_array[14][8] , 
         \Controller_inst.temp_array[14][9] , 
         \Controller_inst.temp_buffer[281] , 
         \Controller_inst.temp_buffer[280] , 
         \Controller_inst.temp_array[14][6].sig_359.FeedThruLUT , 
         \Controller_inst.temp_array[14][7].sig_358.FeedThruLUT , 
         \Controller_inst.temp_array[14][6] , 
         \Controller_inst.temp_array[14][7] , 
         \Controller_inst.temp_buffer[279] , 
         \Controller_inst.temp_buffer[278] , 
         \Controller_inst.temp_array[14][4].sig_361.FeedThruLUT , 
         \Controller_inst.temp_array[14][5].sig_360.FeedThruLUT , 
         \Controller_inst.temp_array[14][4] , 
         \Controller_inst.temp_array[14][5] , 
         \Controller_inst.temp_buffer[277] , 
         \Controller_inst.temp_buffer[276] , 
         \Controller_inst.temp_array[14][2].sig_363.FeedThruLUT , 
         \Controller_inst.temp_array[14][3].sig_362.FeedThruLUT , 
         \Controller_inst.temp_array[14][2] , 
         \Controller_inst.temp_array[14][3] , 
         \Controller_inst.temp_buffer[275] , 
         \Controller_inst.temp_buffer[274] , 
         \Controller_inst.temp_array[14][0].sig_365.FeedThruLUT , 
         \Controller_inst.temp_array[14][1].sig_364.FeedThruLUT , 
         \Controller_inst.temp_buffer[273] , 
         \Controller_inst.temp_buffer[272] , 
         \Controller_inst.temp_array[15][14].sig_367.FeedThruLUT , 
         \Controller_inst.temp_array[15][15].sig_366.FeedThruLUT , 
         \Controller_inst.temp_array[15][14] , 
         \Controller_inst.temp_array[15][15] , 
         \Controller_inst.temp_buffer[271] , 
         \Controller_inst.temp_buffer[270] , 
         \Controller_inst.temp_array[15][12].sig_369.FeedThruLUT , 
         \Controller_inst.temp_array[15][13].sig_368.FeedThruLUT , 
         \Controller_inst.temp_array[15][12] , 
         \Controller_inst.temp_array[15][13] , 
         \Controller_inst.temp_buffer[269] , 
         \Controller_inst.temp_buffer[268] , 
         \Controller_inst.temp_array[15][10].sig_371.FeedThruLUT , 
         \Controller_inst.temp_array[15][11].sig_370.FeedThruLUT , 
         \Controller_inst.temp_array[15][10] , 
         \Controller_inst.temp_array[15][11] , 
         \Controller_inst.temp_buffer[267] , 
         \Controller_inst.temp_buffer[266] , 
         \Controller_inst.temp_array[15][8].sig_373.FeedThruLUT , 
         \Controller_inst.temp_array[15][9].sig_372.FeedThruLUT , 
         \Controller_inst.temp_array[15][8] , 
         \Controller_inst.temp_array[15][9] , 
         \Controller_inst.temp_buffer[265] , 
         \Controller_inst.temp_buffer[264] , 
         \Controller_inst.temp_array[15][6].sig_375.FeedThruLUT , 
         \Controller_inst.temp_array[15][7].sig_374.FeedThruLUT , 
         \Controller_inst.temp_array[15][6] , 
         \Controller_inst.temp_array[15][7] , 
         \Controller_inst.temp_buffer[263] , 
         \Controller_inst.temp_buffer[262] , 
         \Controller_inst.temp_array[15][4].sig_377.FeedThruLUT , 
         \Controller_inst.temp_array[15][5].sig_376.FeedThruLUT , 
         \Controller_inst.temp_array[15][4] , 
         \Controller_inst.temp_array[15][5] , 
         \Controller_inst.temp_buffer[261] , 
         \Controller_inst.temp_buffer[260] , 
         \Controller_inst.temp_array[15][2].sig_379.FeedThruLUT , 
         \Controller_inst.temp_array[15][3].sig_378.FeedThruLUT , 
         \Controller_inst.temp_array[15][2] , 
         \Controller_inst.temp_array[15][3] , 
         \Controller_inst.temp_buffer[259] , 
         \Controller_inst.temp_buffer[258] , 
         \Controller_inst.temp_array[15][0].sig_381.FeedThruLUT , 
         \Controller_inst.temp_array[15][1].sig_380.FeedThruLUT , 
         \Controller_inst.temp_buffer[257] , 
         \Controller_inst.temp_buffer[256] , 
         \Controller_inst.temp_array[16][14].sig_383.FeedThruLUT , 
         \Controller_inst.temp_array[16][15].sig_382.FeedThruLUT , 
         \Controller_inst.temp_array[16][14] , 
         \Controller_inst.temp_array[16][15] , 
         \Controller_inst.temp_buffer[255] , 
         \Controller_inst.temp_buffer[254] , 
         \Controller_inst.temp_array[16][12].sig_385.FeedThruLUT , 
         \Controller_inst.temp_array[16][13].sig_384.FeedThruLUT , 
         \Controller_inst.temp_array[16][12] , 
         \Controller_inst.temp_array[16][13] , 
         \Controller_inst.temp_buffer[253] , 
         \Controller_inst.temp_buffer[252] , 
         \Controller_inst.temp_array[16][10].sig_387.FeedThruLUT , 
         \Controller_inst.temp_array[16][11].sig_386.FeedThruLUT , 
         \Controller_inst.temp_array[16][10] , 
         \Controller_inst.temp_array[16][11] , 
         \Controller_inst.temp_buffer[251] , 
         \Controller_inst.temp_buffer[250] , 
         \Controller_inst.temp_array[16][8].sig_389.FeedThruLUT , 
         \Controller_inst.temp_array[16][9].sig_388.FeedThruLUT , 
         \Controller_inst.temp_array[16][8] , 
         \Controller_inst.temp_array[16][9] , 
         \Controller_inst.temp_buffer[249] , 
         \Controller_inst.temp_buffer[248] , 
         \Controller_inst.temp_array[16][6].sig_391.FeedThruLUT , 
         \Controller_inst.temp_array[16][7].sig_390.FeedThruLUT , 
         \Controller_inst.temp_array[16][6] , 
         \Controller_inst.temp_array[16][7] , 
         \Controller_inst.temp_buffer[247] , 
         \Controller_inst.temp_buffer[246] , 
         \Controller_inst.temp_array[16][4].sig_393.FeedThruLUT , 
         \Controller_inst.temp_array[16][5].sig_392.FeedThruLUT , 
         \Controller_inst.temp_array[16][4] , 
         \Controller_inst.temp_array[16][5] , 
         \Controller_inst.temp_buffer[245] , 
         \Controller_inst.temp_buffer[244] , 
         \Controller_inst.temp_array[16][2].sig_395.FeedThruLUT , 
         \Controller_inst.temp_array[16][3].sig_394.FeedThruLUT , 
         \Controller_inst.temp_array[16][2] , 
         \Controller_inst.temp_array[16][3] , 
         \Controller_inst.temp_buffer[243] , 
         \Controller_inst.temp_buffer[242] , 
         \Controller_inst.temp_array[16][0].sig_397.FeedThruLUT , 
         \Controller_inst.temp_array[16][1].sig_396.FeedThruLUT , 
         \Controller_inst.temp_buffer[241] , 
         \Controller_inst.temp_buffer[240] , 
         \Controller_inst.temp_array[17][14].sig_399.FeedThruLUT , 
         \Controller_inst.temp_array[17][15].sig_398.FeedThruLUT , 
         \Controller_inst.temp_array[17][14] , 
         \Controller_inst.temp_array[17][15] , 
         \Controller_inst.temp_buffer[239] , 
         \Controller_inst.temp_buffer[238] , 
         \Controller_inst.temp_array[17][12].sig_401.FeedThruLUT , 
         \Controller_inst.temp_array[17][13].sig_400.FeedThruLUT , 
         \Controller_inst.temp_array[17][12] , 
         \Controller_inst.temp_array[17][13] , 
         \Controller_inst.temp_buffer[237] , 
         \Controller_inst.temp_buffer[236] , 
         \Controller_inst.temp_array[17][10].sig_403.FeedThruLUT , 
         \Controller_inst.temp_array[17][11].sig_402.FeedThruLUT , 
         \Controller_inst.temp_array[17][10] , 
         \Controller_inst.temp_array[17][11] , 
         \Controller_inst.temp_buffer[235] , 
         \Controller_inst.temp_buffer[234] , 
         \Controller_inst.temp_array[17][8].sig_405.FeedThruLUT , 
         \Controller_inst.temp_array[17][9].sig_404.FeedThruLUT , 
         \Controller_inst.temp_array[17][8] , 
         \Controller_inst.temp_array[17][9] , 
         \Controller_inst.temp_buffer[233] , 
         \Controller_inst.temp_buffer[232] , 
         \Controller_inst.temp_array[17][6].sig_407.FeedThruLUT , 
         \Controller_inst.temp_array[17][7].sig_406.FeedThruLUT , 
         \Controller_inst.temp_array[17][6] , 
         \Controller_inst.temp_array[17][7] , 
         \Controller_inst.temp_buffer[231] , 
         \Controller_inst.temp_buffer[230] , 
         \Controller_inst.temp_array[17][4].sig_409.FeedThruLUT , 
         \Controller_inst.temp_array[17][5].sig_408.FeedThruLUT , 
         \Controller_inst.temp_array[17][4] , 
         \Controller_inst.temp_array[17][5] , 
         \Controller_inst.temp_buffer[229] , 
         \Controller_inst.temp_buffer[228] , 
         \Controller_inst.temp_array[17][2].sig_411.FeedThruLUT , 
         \Controller_inst.temp_array[17][3].sig_410.FeedThruLUT , 
         \Controller_inst.temp_array[17][2] , 
         \Controller_inst.temp_array[17][3] , 
         \Controller_inst.temp_buffer[227] , 
         \Controller_inst.temp_buffer[226] , 
         \Controller_inst.temp_array[17][0].sig_413.FeedThruLUT , 
         \Controller_inst.temp_array[17][1].sig_412.FeedThruLUT , 
         \Controller_inst.temp_buffer[225] , 
         \Controller_inst.temp_buffer[224] , 
         \Controller_inst.temp_array[18][14].sig_415.FeedThruLUT , 
         \Controller_inst.temp_array[18][15].sig_414.FeedThruLUT , 
         \Controller_inst.temp_array[18][14] , 
         \Controller_inst.temp_array[18][15] , 
         \Controller_inst.temp_buffer[223] , 
         \Controller_inst.temp_buffer[222] , 
         \Controller_inst.temp_array[18][12].sig_417.FeedThruLUT , 
         \Controller_inst.temp_array[18][13].sig_416.FeedThruLUT , 
         \Controller_inst.temp_array[18][12] , 
         \Controller_inst.temp_array[18][13] , 
         \Controller_inst.temp_buffer[221] , 
         \Controller_inst.temp_buffer[220] , 
         \Controller_inst.temp_array[18][10].sig_419.FeedThruLUT , 
         \Controller_inst.temp_array[18][11].sig_418.FeedThruLUT , 
         \Controller_inst.temp_array[18][10] , 
         \Controller_inst.temp_array[18][11] , 
         \Controller_inst.temp_buffer[219] , 
         \Controller_inst.temp_buffer[218] , 
         \Controller_inst.temp_array[18][8].sig_421.FeedThruLUT , 
         \Controller_inst.temp_array[18][9].sig_420.FeedThruLUT , 
         \Controller_inst.temp_array[18][8] , 
         \Controller_inst.temp_array[18][9] , 
         \Controller_inst.temp_buffer[217] , 
         \Controller_inst.temp_buffer[216] , 
         \Controller_inst.temp_array[18][6].sig_423.FeedThruLUT , 
         \Controller_inst.temp_array[18][7].sig_422.FeedThruLUT , 
         \Controller_inst.temp_array[18][6] , 
         \Controller_inst.temp_array[18][7] , 
         \Controller_inst.temp_buffer[215] , 
         \Controller_inst.temp_buffer[214] , 
         \Controller_inst.temp_array[18][4].sig_425.FeedThruLUT , 
         \Controller_inst.temp_array[18][5].sig_424.FeedThruLUT , 
         \Controller_inst.temp_array[18][4] , 
         \Controller_inst.temp_array[18][5] , 
         \Controller_inst.temp_buffer[213] , 
         \Controller_inst.temp_buffer[212] , 
         \Controller_inst.temp_array[18][2].sig_427.FeedThruLUT , 
         \Controller_inst.temp_array[18][3].sig_426.FeedThruLUT , 
         \Controller_inst.temp_array[18][2] , 
         \Controller_inst.temp_array[18][3] , 
         \Controller_inst.temp_buffer[211] , 
         \Controller_inst.temp_buffer[210] , 
         \Controller_inst.temp_array[18][1].sig_428.FeedThruLUT , 
         \Controller_inst.temp_buffer[209] , 
         \Controller_inst.temp_array[19][15].sig_430.FeedThruLUT , 
         \Controller_inst.temp_array[18][0].sig_429.FeedThruLUT , 
         \Controller_inst.temp_array[19][15] , 
         \Controller_inst.temp_buffer[208] , 
         \Controller_inst.temp_buffer[207] , 
         \Controller_inst.temp_array[19][14].sig_431.FeedThruLUT , 
         \Controller_inst.temp_array[19][14] , 
         \Controller_inst.temp_buffer[206] , 
         \Controller_inst.temp_array[19][13].sig_432.FeedThruLUT , 
         \Controller_inst.temp_array[19][13] , 
         \Controller_inst.temp_buffer[205] , 
         \Controller_inst.temp_array[19][11].sig_434.FeedThruLUT , 
         \Controller_inst.temp_array[19][12].sig_433.FeedThruLUT , 
         \Controller_inst.temp_array[19][11] , 
         \Controller_inst.temp_array[19][12] , 
         \Controller_inst.temp_buffer[204] , 
         \Controller_inst.temp_buffer[203] , 
         \Controller_inst.temp_array[19][9].sig_436.FeedThruLUT , 
         \Controller_inst.temp_array[19][10].sig_435.FeedThruLUT , 
         \Controller_inst.temp_array[19][9] , 
         \Controller_inst.temp_array[19][10] , 
         \Controller_inst.temp_buffer[202] , 
         \Controller_inst.temp_buffer[201] , 
         \Controller_inst.temp_array[19][7].sig_438.FeedThruLUT , 
         \Controller_inst.temp_array[19][8].sig_437.FeedThruLUT , 
         \Controller_inst.temp_array[19][7] , 
         \Controller_inst.temp_array[19][8] , 
         \Controller_inst.temp_buffer[200] , 
         \Controller_inst.temp_buffer[199] , 
         \Controller_inst.temp_array[19][6].sig_439.FeedThruLUT , 
         \Controller_inst.temp_array[19][6] , 
         \Controller_inst.temp_buffer[198] , 
         \Controller_inst.temp_array[19][4].sig_441.FeedThruLUT , 
         \Controller_inst.temp_array[19][5].sig_440.FeedThruLUT , 
         \Controller_inst.temp_array[19][4] , 
         \Controller_inst.temp_array[19][5] , 
         \Controller_inst.temp_buffer[197] , 
         \Controller_inst.temp_buffer[196] , 
         \Controller_inst.temp_array[19][2].sig_443.FeedThruLUT , 
         \Controller_inst.temp_array[19][3].sig_442.FeedThruLUT , 
         \Controller_inst.temp_array[19][2] , 
         \Controller_inst.temp_array[19][3] , 
         \Controller_inst.temp_buffer[195] , 
         \Controller_inst.temp_buffer[194] , 
         \Controller_inst.temp_array[19][0].sig_445.FeedThruLUT , 
         \Controller_inst.temp_array[19][1].sig_444.FeedThruLUT , 
         \Controller_inst.temp_buffer[193] , 
         \Controller_inst.temp_buffer[192] , 
         \Controller_inst.temp_array[20][14].sig_447.FeedThruLUT , 
         \Controller_inst.temp_array[20][15].sig_446.FeedThruLUT , 
         \Controller_inst.temp_array[20][14] , 
         \Controller_inst.temp_array[20][15] , 
         \Controller_inst.temp_buffer[191] , 
         \Controller_inst.temp_buffer[190] , 
         \Controller_inst.temp_array[20][12].sig_449.FeedThruLUT , 
         \Controller_inst.temp_array[20][13].sig_448.FeedThruLUT , 
         \Controller_inst.temp_array[20][12] , 
         \Controller_inst.temp_array[20][13] , 
         \Controller_inst.temp_buffer[189] , 
         \Controller_inst.temp_buffer[188] , 
         \Controller_inst.temp_array[20][10].sig_451.FeedThruLUT , 
         \Controller_inst.temp_array[20][11].sig_450.FeedThruLUT , 
         \Controller_inst.temp_array[20][10] , 
         \Controller_inst.temp_array[20][11] , 
         \Controller_inst.temp_buffer[187] , 
         \Controller_inst.temp_buffer[186] , 
         \Controller_inst.temp_array[20][8].sig_453.FeedThruLUT , 
         \Controller_inst.temp_array[20][9].sig_452.FeedThruLUT , 
         \Controller_inst.temp_array[20][8] , 
         \Controller_inst.temp_array[20][9] , 
         \Controller_inst.temp_buffer[185] , 
         \Controller_inst.temp_buffer[184] , 
         \Controller_inst.temp_array[20][6].sig_455.FeedThruLUT , 
         \Controller_inst.temp_array[20][7].sig_454.FeedThruLUT , 
         \Controller_inst.temp_array[20][6] , 
         \Controller_inst.temp_array[20][7] , 
         \Controller_inst.temp_buffer[183] , 
         \Controller_inst.temp_buffer[182] , 
         \Controller_inst.temp_array[20][4].sig_457.FeedThruLUT , 
         \Controller_inst.temp_array[20][5].sig_456.FeedThruLUT , 
         \Controller_inst.temp_array[20][4] , 
         \Controller_inst.temp_array[20][5] , 
         \Controller_inst.temp_buffer[181] , 
         \Controller_inst.temp_buffer[180] , 
         \Controller_inst.temp_array[20][2].sig_459.FeedThruLUT , 
         \Controller_inst.temp_array[20][3].sig_458.FeedThruLUT , 
         \Controller_inst.temp_array[20][2] , 
         \Controller_inst.temp_array[20][3] , 
         \Controller_inst.temp_buffer[179] , 
         \Controller_inst.temp_buffer[178] , 
         \Controller_inst.temp_array[20][0].sig_461.FeedThruLUT , 
         \Controller_inst.temp_array[20][1].sig_460.FeedThruLUT , 
         \Controller_inst.temp_buffer[177] , 
         \Controller_inst.temp_buffer[176] , 
         \Controller_inst.temp_array[21][14].sig_463.FeedThruLUT , 
         \Controller_inst.temp_array[21][15].sig_462.FeedThruLUT , 
         \Controller_inst.temp_array[21][14] , 
         \Controller_inst.temp_array[21][15] , 
         \Controller_inst.temp_buffer[175] , 
         \Controller_inst.temp_buffer[174] , 
         \Controller_inst.temp_array[21][12].sig_466.FeedThruLUT , 
         \Controller_inst.temp_array[21][13].sig_464.FeedThruLUT , 
         \Controller_inst.temp_array[21][12] , 
         \Controller_inst.temp_array[21][13] , 
         \Controller_inst.temp_buffer[173] , 
         \Controller_inst.temp_buffer[172] , 
         \Controller_inst.int_FIFO_Q[3].sig_467.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_465.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_474.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_468.FeedThruLUT , 
         \Controller_inst.temp_array[21][10].sig_470.FeedThruLUT , 
         \Controller_inst.temp_array[21][11].sig_469.FeedThruLUT , 
         \Controller_inst.temp_array[21][10] , 
         \Controller_inst.temp_array[21][11] , 
         \Controller_inst.temp_buffer[171] , 
         \Controller_inst.temp_buffer[170] , 
         \Controller_inst.temp_array[21][8].sig_472.FeedThruLUT , 
         \Controller_inst.temp_array[21][9].sig_471.FeedThruLUT , 
         \Controller_inst.temp_array[21][8] , 
         \Controller_inst.temp_array[21][9] , 
         \Controller_inst.temp_buffer[169] , 
         \Controller_inst.temp_buffer[168] , 
         \Controller_inst.temp_array[21][6].sig_476.FeedThruLUT , 
         \Controller_inst.temp_array[21][7].sig_473.FeedThruLUT , 
         \Controller_inst.temp_array[21][6] , 
         \Controller_inst.temp_array[21][7] , 
         \Controller_inst.temp_buffer[167] , 
         \Controller_inst.temp_buffer[166] , 
         \Controller_inst.int_FIFO_Q[7].sig_483.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_475.FeedThruLUT , 
         \Controller_inst.temp_array[21][4].sig_478.FeedThruLUT , 
         \Controller_inst.temp_array[21][5].sig_477.FeedThruLUT , 
         \Controller_inst.temp_array[21][4] , 
         \Controller_inst.temp_array[21][5] , 
         \Controller_inst.temp_buffer[165] , 
         \Controller_inst.temp_buffer[164] , 
         \Controller_inst.temp_array[21][2].sig_480.FeedThruLUT , 
         \Controller_inst.temp_array[21][3].sig_479.FeedThruLUT , 
         \Controller_inst.temp_array[21][2] , 
         \Controller_inst.temp_array[21][3] , 
         \Controller_inst.temp_buffer[163] , 
         \Controller_inst.temp_buffer[162] , 
         \Controller_inst.temp_array[21][0].sig_482.FeedThruLUT , 
         \Controller_inst.temp_array[21][1].sig_481.FeedThruLUT , 
         \Controller_inst.temp_buffer[161] , 
         \Controller_inst.temp_buffer[160] , 
         \Controller_inst.temp_array[22][14].sig_486.FeedThruLUT , 
         \Controller_inst.temp_array[22][15].sig_484.FeedThruLUT , 
         \Controller_inst.temp_array[22][14] , 
         \Controller_inst.temp_array[22][15] , 
         \Controller_inst.temp_buffer[159] , 
         \Controller_inst.temp_buffer[158] , 
         \Controller_inst.int_FIFO_Q[9].sig_1494.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_485.FeedThruLUT , 
         \Controller_inst.temp_array[22][12].sig_488.FeedThruLUT , 
         \Controller_inst.temp_array[22][13].sig_487.FeedThruLUT , 
         \Controller_inst.temp_array[22][12] , 
         \Controller_inst.temp_array[22][13] , 
         \Controller_inst.temp_buffer[157] , 
         \Controller_inst.temp_buffer[156] , 
         \Controller_inst.temp_array[22][10].sig_490.FeedThruLUT , 
         \Controller_inst.temp_array[22][11].sig_489.FeedThruLUT , 
         \Controller_inst.temp_array[22][10] , 
         \Controller_inst.temp_array[22][11] , 
         \Controller_inst.temp_buffer[155] , 
         \Controller_inst.temp_buffer[154] , 
         \Controller_inst.temp_array[22][8].sig_492.FeedThruLUT , 
         \Controller_inst.temp_array[22][9].sig_491.FeedThruLUT , 
         \Controller_inst.temp_array[22][8] , 
         \Controller_inst.temp_array[22][9] , 
         \Controller_inst.temp_buffer[153] , 
         \Controller_inst.temp_buffer[152] , 
         \Controller_inst.temp_array[22][6].sig_494.FeedThruLUT , 
         \Controller_inst.temp_array[22][7].sig_493.FeedThruLUT , 
         \Controller_inst.temp_array[22][6] , 
         \Controller_inst.temp_array[22][7] , 
         \Controller_inst.temp_buffer[151] , 
         \Controller_inst.temp_buffer[150] , 
         \Controller_inst.temp_array[22][4].sig_496.FeedThruLUT , 
         \Controller_inst.temp_array[22][5].sig_495.FeedThruLUT , 
         \Controller_inst.temp_array[22][4] , 
         \Controller_inst.temp_array[22][5] , 
         \Controller_inst.temp_buffer[149] , 
         \Controller_inst.temp_buffer[148] , 
         \Controller_inst.temp_array[22][2].sig_498.FeedThruLUT , 
         \Controller_inst.temp_array[22][3].sig_497.FeedThruLUT , 
         \Controller_inst.temp_array[22][2] , 
         \Controller_inst.temp_array[22][3] , 
         \Controller_inst.temp_buffer[147] , 
         \Controller_inst.temp_buffer[146] , 
         \Controller_inst.int_FIFO_Q[10].sig_499.FeedThruLUT , 
         \Controller_inst.temp_array[22][1].sig_500.FeedThruLUT , 
         \Controller_inst.temp_buffer[145] , \Controller_inst.n8316[0] , 
         \Controller_inst.stm32_state[2] , \Controller_inst.n21798 , 
         \Controller_inst.int_STM32_TX_DV , 
         \Controller_inst.temp_array[22][0].sig_501.FeedThruLUT , 
         \Controller_inst.temp_buffer[144] , 
         \Controller_inst.temp_array[23][15].sig_502.FeedThruLUT , 
         \Controller_inst.temp_array[23][15] , 
         \Controller_inst.temp_buffer[143] , 
         \Controller_inst.temp_array[23][14].sig_503.FeedThruLUT , 
         \Controller_inst.temp_array[23][14] , 
         \Controller_inst.temp_buffer[142] , 
         \Controller_inst.temp_array[23][12].sig_505.FeedThruLUT , 
         \Controller_inst.temp_array[23][13].sig_504.FeedThruLUT , 
         \Controller_inst.temp_array[23][12] , 
         \Controller_inst.temp_array[23][13] , 
         \Controller_inst.temp_buffer[141] , 
         \Controller_inst.temp_buffer[140] , 
         \Controller_inst.temp_array[23][10].sig_507.FeedThruLUT , 
         \Controller_inst.temp_array[23][11].sig_506.FeedThruLUT , 
         \Controller_inst.temp_array[23][10] , 
         \Controller_inst.temp_array[23][11] , 
         \Controller_inst.temp_buffer[139] , 
         \Controller_inst.temp_buffer[138] , 
         \Controller_inst.temp_array[23][8].sig_509.FeedThruLUT , 
         \Controller_inst.temp_array[23][9].sig_508.FeedThruLUT , 
         \Controller_inst.temp_array[23][8] , 
         \Controller_inst.temp_array[23][9] , 
         \Controller_inst.temp_buffer[137] , 
         \Controller_inst.temp_buffer[136] , \Controller_inst.n14554 , 
         \Controller_inst.n14567 , \Controller_inst.stm32_state[3] , 
         \Controller_inst.temp_array[23][7].sig_510.FeedThruLUT , 
         \Controller_inst.temp_array[23][7] , 
         \Controller_inst.temp_buffer[135] , 
         \Controller_inst.temp_array[23][6].sig_511.FeedThruLUT , 
         \Controller_inst.temp_array[23][6] , 
         \Controller_inst.temp_buffer[134] , 
         \Controller_inst.temp_array[23][4].sig_513.FeedThruLUT , 
         \Controller_inst.temp_array[23][5].sig_512.FeedThruLUT , 
         \Controller_inst.temp_array[23][4] , 
         \Controller_inst.temp_array[23][5] , 
         \Controller_inst.temp_buffer[133] , 
         \Controller_inst.temp_buffer[132] , 
         \Controller_inst.temp_array[23][3].sig_514.FeedThruLUT , 
         \Controller_inst.temp_array[23][3] , 
         \Controller_inst.temp_buffer[131] , 
         \Controller_inst.temp_array[23][2].sig_515.FeedThruLUT , 
         \Controller_inst.temp_array[23][2] , 
         \Controller_inst.temp_buffer[130] , 
         \Controller_inst.temp_array[23][0].sig_517.FeedThruLUT , 
         \Controller_inst.temp_array[23][1].sig_516.FeedThruLUT , 
         \Controller_inst.temp_buffer[129] , 
         \Controller_inst.temp_buffer[128] , 
         \Controller_inst.temp_array[24][15].sig_518.FeedThruLUT , 
         \Controller_inst.temp_array[24][15] , 
         \Controller_inst.temp_buffer[127] , 
         \Controller_inst.temp_array[24][13].sig_520.FeedThruLUT , 
         \Controller_inst.temp_array[24][14].sig_519.FeedThruLUT , 
         \Controller_inst.temp_array[24][13] , 
         \Controller_inst.temp_array[24][14] , 
         \Controller_inst.temp_buffer[126] , 
         \Controller_inst.temp_buffer[125] , 
         \Controller_inst.temp_array[24][11].sig_522.FeedThruLUT , 
         \Controller_inst.temp_array[24][12].sig_521.FeedThruLUT , 
         \Controller_inst.temp_array[24][11] , 
         \Controller_inst.temp_array[24][12] , 
         \Controller_inst.temp_buffer[124] , 
         \Controller_inst.temp_buffer[123] , 
         \Controller_inst.temp_array[24][9].sig_524.FeedThruLUT , 
         \Controller_inst.temp_array[24][10].sig_523.FeedThruLUT , 
         \Controller_inst.temp_array[24][9] , 
         \Controller_inst.temp_array[24][10] , 
         \Controller_inst.temp_buffer[122] , 
         \Controller_inst.temp_buffer[121] , 
         \Controller_inst.temp_array[24][7].sig_526.FeedThruLUT , 
         \Controller_inst.temp_array[24][8].sig_525.FeedThruLUT , 
         \Controller_inst.temp_array[24][7] , 
         \Controller_inst.temp_array[24][8] , 
         \Controller_inst.temp_buffer[120] , 
         \Controller_inst.temp_buffer[119] , 
         \Controller_inst.temp_array[24][5].sig_528.FeedThruLUT , 
         \Controller_inst.temp_array[24][6].sig_527.FeedThruLUT , 
         \Controller_inst.temp_array[24][5] , 
         \Controller_inst.temp_array[24][6] , 
         \Controller_inst.temp_buffer[118] , 
         \Controller_inst.temp_buffer[117] , 
         \Controller_inst.temp_array[24][3].sig_530.FeedThruLUT , 
         \Controller_inst.temp_array[24][4].sig_529.FeedThruLUT , 
         \Controller_inst.temp_array[24][3] , 
         \Controller_inst.temp_array[24][4] , 
         \Controller_inst.temp_buffer[116] , 
         \Controller_inst.temp_buffer[115] , 
         \Controller_inst.temp_array[24][1].sig_532.FeedThruLUT , 
         \Controller_inst.temp_array[24][2].sig_531.FeedThruLUT , 
         \Controller_inst.temp_array[24][2] , 
         \Controller_inst.temp_buffer[114] , 
         \Controller_inst.temp_buffer[113] , 
         \Controller_inst.temp_array[25][15].sig_534.FeedThruLUT , 
         \Controller_inst.temp_array[24][0].sig_533.FeedThruLUT , 
         \Controller_inst.temp_array[25][15] , 
         \Controller_inst.temp_buffer[112] , 
         \Controller_inst.temp_buffer[111] , 
         \Controller_inst.temp_array[25][13].sig_536.FeedThruLUT , 
         \Controller_inst.temp_array[25][14].sig_535.FeedThruLUT , 
         \Controller_inst.temp_array[25][13] , 
         \Controller_inst.temp_array[25][14] , 
         \Controller_inst.temp_buffer[110] , 
         \Controller_inst.temp_buffer[109] , 
         \Controller_inst.temp_array[25][11].sig_538.FeedThruLUT , 
         \Controller_inst.temp_array[25][12].sig_537.FeedThruLUT , 
         \Controller_inst.temp_array[25][11] , 
         \Controller_inst.temp_array[25][12] , 
         \Controller_inst.temp_buffer[108] , 
         \Controller_inst.temp_buffer[107] , 
         \Controller_inst.temp_array[25][9].sig_540.FeedThruLUT , 
         \Controller_inst.temp_array[25][10].sig_539.FeedThruLUT , 
         \Controller_inst.temp_array[25][9] , 
         \Controller_inst.temp_array[25][10] , 
         \Controller_inst.temp_buffer[106] , 
         \Controller_inst.temp_buffer[105] , 
         \Controller_inst.temp_array[25][6].sig_543.FeedThruLUT , 
         \Controller_inst.temp_array[25][7].sig_542.FeedThruLUT , 
         \Controller_inst.temp_array[25][6] , 
         \Controller_inst.temp_array[25][7] , 
         \Controller_inst.temp_buffer[103] , 
         \Controller_inst.temp_buffer[102] , 
         \Controller_inst.temp_array[25][4].sig_545.FeedThruLUT , 
         \Controller_inst.temp_array[25][5].sig_544.FeedThruLUT , 
         \Controller_inst.temp_array[25][4] , 
         \Controller_inst.temp_array[25][5] , 
         \Controller_inst.temp_buffer[101] , 
         \Controller_inst.temp_buffer[100] , 
         \Controller_inst.temp_array[25][2].sig_547.FeedThruLUT , 
         \Controller_inst.temp_array[25][3].sig_546.FeedThruLUT , 
         \Controller_inst.temp_array[25][2] , 
         \Controller_inst.temp_array[25][3] , 
         \Controller_inst.temp_buffer[99] , \Controller_inst.temp_buffer[98] , 
         \Controller_inst.temp_array[25][0].sig_549.FeedThruLUT , 
         \Controller_inst.temp_array[25][1].sig_548.FeedThruLUT , 
         \Controller_inst.temp_buffer[97] , \Controller_inst.temp_buffer[96] , 
         \Controller_inst.temp_array[26][14].sig_551.FeedThruLUT , 
         \Controller_inst.temp_array[26][15].sig_550.FeedThruLUT , 
         \Controller_inst.temp_array[26][14] , 
         \Controller_inst.temp_array[26][15] , 
         \Controller_inst.temp_buffer[95] , \Controller_inst.temp_buffer[94] , 
         \Controller_inst.temp_array[26][12].sig_553.FeedThruLUT , 
         \Controller_inst.temp_array[26][13].sig_552.FeedThruLUT , 
         \Controller_inst.temp_array[26][12] , 
         \Controller_inst.temp_array[26][13] , 
         \Controller_inst.temp_buffer[93] , \Controller_inst.temp_buffer[92] , 
         \Controller_inst.temp_array[26][10].sig_555.FeedThruLUT , 
         \Controller_inst.temp_array[26][11].sig_554.FeedThruLUT , 
         \Controller_inst.temp_array[26][10] , 
         \Controller_inst.temp_array[26][11] , 
         \Controller_inst.temp_buffer[91] , \Controller_inst.temp_buffer[90] , 
         \Controller_inst.temp_array[26][8].sig_558.FeedThruLUT , 
         \Controller_inst.temp_array[26][9].sig_556.FeedThruLUT , 
         \Controller_inst.temp_array[26][8] , 
         \Controller_inst.temp_array[26][9] , 
         \Controller_inst.temp_buffer[89] , \Controller_inst.temp_buffer[88] , 
         \Controller_inst.int_FIFO_Q[10].sig_565.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_557.FeedThruLUT , 
         \Controller_inst.temp_array[26][6].sig_560.FeedThruLUT , 
         \Controller_inst.temp_array[26][7].sig_559.FeedThruLUT , 
         \Controller_inst.temp_array[26][6] , 
         \Controller_inst.temp_array[26][7] , 
         \Controller_inst.temp_buffer[87] , \Controller_inst.temp_buffer[86] , 
         \Controller_inst.temp_array[26][4].sig_562.FeedThruLUT , 
         \Controller_inst.temp_array[26][5].sig_561.FeedThruLUT , 
         \Controller_inst.temp_array[26][4] , 
         \Controller_inst.temp_array[26][5] , 
         \Controller_inst.temp_buffer[85] , \Controller_inst.temp_buffer[84] , 
         \Controller_inst.temp_array[26][2].sig_564.FeedThruLUT , 
         \Controller_inst.temp_array[26][3].sig_563.FeedThruLUT , 
         \Controller_inst.temp_array[26][2] , 
         \Controller_inst.temp_array[26][3] , 
         \Controller_inst.temp_buffer[83] , \Controller_inst.temp_buffer[82] , 
         \Controller_inst.temp_array[26][0].sig_567.FeedThruLUT , 
         \Controller_inst.temp_array[26][1].sig_566.FeedThruLUT , 
         \Controller_inst.temp_buffer[81] , \Controller_inst.temp_buffer[80] , 
         \Controller_inst.temp_array[27][14].sig_569.FeedThruLUT , 
         \Controller_inst.temp_array[27][15].sig_568.FeedThruLUT , 
         \Controller_inst.temp_array[27][14] , 
         \Controller_inst.temp_array[27][15] , 
         \Controller_inst.temp_buffer[79] , \Controller_inst.temp_buffer[78] , 
         \Controller_inst.temp_array[27][12].sig_571.FeedThruLUT , 
         \Controller_inst.temp_array[27][13].sig_570.FeedThruLUT , 
         \Controller_inst.temp_array[27][12] , 
         \Controller_inst.temp_array[27][13] , 
         \Controller_inst.temp_buffer[77] , \Controller_inst.temp_buffer[76] , 
         \Controller_inst.temp_array[27][10].sig_573.FeedThruLUT , 
         \Controller_inst.temp_array[27][11].sig_572.FeedThruLUT , 
         \Controller_inst.temp_array[27][10] , 
         \Controller_inst.temp_array[27][11] , 
         \Controller_inst.temp_buffer[75] , \Controller_inst.temp_buffer[74] , 
         \Controller_inst.temp_array[27][8].sig_575.FeedThruLUT , 
         \Controller_inst.temp_array[27][9].sig_574.FeedThruLUT , 
         \Controller_inst.temp_array[27][8] , 
         \Controller_inst.temp_array[27][9] , 
         \Controller_inst.temp_buffer[73] , \Controller_inst.temp_buffer[72] , 
         \Controller_inst.temp_array[27][6].sig_577.FeedThruLUT , 
         \Controller_inst.temp_array[27][7].sig_576.FeedThruLUT , 
         \Controller_inst.temp_array[27][6] , 
         \Controller_inst.temp_array[27][7] , 
         \Controller_inst.temp_buffer[71] , \Controller_inst.temp_buffer[70] , 
         \Controller_inst.temp_array[27][4].sig_579.FeedThruLUT , 
         \Controller_inst.temp_array[27][5].sig_578.FeedThruLUT , 
         \Controller_inst.temp_array[27][4] , 
         \Controller_inst.temp_array[27][5] , 
         \Controller_inst.temp_buffer[69] , \Controller_inst.temp_buffer[68] , 
         \Controller_inst.temp_array[27][2].sig_581.FeedThruLUT , 
         \Controller_inst.temp_array[27][3].sig_580.FeedThruLUT , 
         \Controller_inst.temp_array[27][2] , 
         \Controller_inst.temp_array[27][3] , 
         \Controller_inst.temp_buffer[67] , \Controller_inst.temp_buffer[66] , 
         \Controller_inst.temp_array[27][0].sig_583.FeedThruLUT , 
         \Controller_inst.temp_array[27][1].sig_582.FeedThruLUT , 
         \Controller_inst.temp_buffer[65] , \Controller_inst.temp_buffer[64] , 
         \Controller_inst.temp_array[28][14].sig_585.FeedThruLUT , 
         \Controller_inst.temp_array[28][15].sig_584.FeedThruLUT , 
         \Controller_inst.temp_array[28][14] , 
         \Controller_inst.temp_array[28][15] , 
         \Controller_inst.temp_buffer[63] , \Controller_inst.temp_buffer[62] , 
         \Controller_inst.temp_array[28][12].sig_587.FeedThruLUT , 
         \Controller_inst.temp_array[28][13].sig_586.FeedThruLUT , 
         \Controller_inst.temp_array[28][12] , 
         \Controller_inst.temp_array[28][13] , 
         \Controller_inst.temp_buffer[61] , \Controller_inst.temp_buffer[60] , 
         \Controller_inst.temp_array[28][10].sig_589.FeedThruLUT , 
         \Controller_inst.temp_array[28][11].sig_588.FeedThruLUT , 
         \Controller_inst.temp_array[28][10] , 
         \Controller_inst.temp_array[28][11] , 
         \Controller_inst.temp_buffer[59] , \Controller_inst.temp_buffer[58] , 
         \Controller_inst.temp_array[28][8].sig_591.FeedThruLUT , 
         \Controller_inst.temp_array[28][9].sig_590.FeedThruLUT , 
         \Controller_inst.temp_array[28][8] , 
         \Controller_inst.temp_array[28][9] , 
         \Controller_inst.temp_buffer[57] , \Controller_inst.temp_buffer[56] , 
         \Controller_inst.temp_array[28][6].sig_593.FeedThruLUT , 
         \Controller_inst.temp_array[28][7].sig_592.FeedThruLUT , 
         \Controller_inst.temp_array[28][6] , 
         \Controller_inst.temp_array[28][7] , 
         \Controller_inst.temp_buffer[55] , \Controller_inst.temp_buffer[54] , 
         \Controller_inst.temp_array[28][4].sig_595.FeedThruLUT , 
         \Controller_inst.temp_array[28][5].sig_594.FeedThruLUT , 
         \Controller_inst.temp_array[28][4] , 
         \Controller_inst.temp_array[28][5] , 
         \Controller_inst.temp_buffer[53] , \Controller_inst.temp_buffer[52] , 
         \Controller_inst.temp_array[28][2].sig_597.FeedThruLUT , 
         \Controller_inst.temp_array[28][3].sig_596.FeedThruLUT , 
         \Controller_inst.temp_array[28][2] , 
         \Controller_inst.temp_array[28][3] , 
         \Controller_inst.temp_buffer[51] , \Controller_inst.temp_buffer[50] , 
         \Controller_inst.temp_array[28][0].sig_599.FeedThruLUT , 
         \Controller_inst.temp_array[28][1].sig_598.FeedThruLUT , 
         \Controller_inst.temp_buffer[49] , \Controller_inst.temp_buffer[48] , 
         \Controller_inst.temp_array[29][14].sig_601.FeedThruLUT , 
         \Controller_inst.temp_array[29][15].sig_600.FeedThruLUT , 
         \Controller_inst.temp_array[29][14] , 
         \Controller_inst.temp_array[29][15] , 
         \Controller_inst.temp_buffer[47] , \Controller_inst.temp_buffer[46] , 
         \Controller_inst.temp_array[29][12].sig_603.FeedThruLUT , 
         \Controller_inst.temp_array[29][13].sig_602.FeedThruLUT , 
         \Controller_inst.temp_array[29][12] , 
         \Controller_inst.temp_array[29][13] , 
         \Controller_inst.temp_buffer[45] , \Controller_inst.temp_buffer[44] , 
         \Controller_inst.temp_array[29][10].sig_605.FeedThruLUT , 
         \Controller_inst.temp_array[29][11].sig_604.FeedThruLUT , 
         \Controller_inst.temp_array[29][10] , 
         \Controller_inst.temp_array[29][11] , 
         \Controller_inst.temp_buffer[43] , \Controller_inst.temp_buffer[42] , 
         \Controller_inst.temp_array[29][8].sig_607.FeedThruLUT , 
         \Controller_inst.temp_array[29][9].sig_606.FeedThruLUT , 
         \Controller_inst.temp_array[29][8] , 
         \Controller_inst.temp_array[29][9] , 
         \Controller_inst.temp_buffer[41] , \Controller_inst.temp_buffer[40] , 
         \Controller_inst.temp_array[29][6].sig_609.FeedThruLUT , 
         \Controller_inst.temp_array[29][7].sig_608.FeedThruLUT , 
         \Controller_inst.temp_array[29][6] , 
         \Controller_inst.temp_array[29][7] , 
         \Controller_inst.temp_buffer[39] , \Controller_inst.temp_buffer[38] , 
         \Controller_inst.temp_array[29][4].sig_611.FeedThruLUT , 
         \Controller_inst.temp_array[29][5].sig_610.FeedThruLUT , 
         \Controller_inst.temp_array[29][4] , 
         \Controller_inst.temp_array[29][5] , 
         \Controller_inst.temp_buffer[37] , \Controller_inst.temp_buffer[36] , 
         \Controller_inst.temp_array[29][2].sig_613.FeedThruLUT , 
         \Controller_inst.temp_array[29][3].sig_612.FeedThruLUT , 
         \Controller_inst.temp_array[29][2] , 
         \Controller_inst.temp_array[29][3] , 
         \Controller_inst.temp_buffer[35] , \Controller_inst.temp_buffer[34] , 
         \Controller_inst.temp_array[29][0].sig_615.FeedThruLUT , 
         \Controller_inst.temp_array[29][1].sig_614.FeedThruLUT , 
         \Controller_inst.temp_buffer[33] , \Controller_inst.temp_buffer[32] , 
         \Controller_inst.temp_array[30][14].sig_617.FeedThruLUT , 
         \Controller_inst.temp_array[30][15].sig_616.FeedThruLUT , 
         \Controller_inst.temp_array[30][14] , 
         \Controller_inst.temp_array[30][15] , 
         \Controller_inst.temp_buffer[31] , \Controller_inst.temp_buffer[30] , 
         \Controller_inst.temp_array[30][12].sig_619.FeedThruLUT , 
         \Controller_inst.temp_array[30][13].sig_618.FeedThruLUT , 
         \Controller_inst.temp_array[30][12] , 
         \Controller_inst.temp_array[30][13] , 
         \Controller_inst.temp_buffer[29] , \Controller_inst.temp_buffer[28] , 
         \Controller_inst.temp_array[30][10].sig_621.FeedThruLUT , 
         \Controller_inst.temp_array[30][11].sig_620.FeedThruLUT , 
         \Controller_inst.temp_array[30][10] , 
         \Controller_inst.temp_array[30][11] , 
         \Controller_inst.temp_buffer[27] , \Controller_inst.temp_buffer[26] , 
         \Controller_inst.temp_array[30][8].sig_623.FeedThruLUT , 
         \Controller_inst.temp_array[30][9].sig_622.FeedThruLUT , 
         \Controller_inst.temp_array[30][8] , 
         \Controller_inst.temp_array[30][9] , 
         \Controller_inst.temp_buffer[25] , \Controller_inst.temp_buffer[24] , 
         \Controller_inst.temp_array[30][6].sig_625.FeedThruLUT , 
         \Controller_inst.temp_array[30][7].sig_624.FeedThruLUT , 
         \Controller_inst.temp_array[30][6] , 
         \Controller_inst.temp_array[30][7] , 
         \Controller_inst.temp_buffer[23] , \Controller_inst.temp_buffer[22] , 
         \Controller_inst.temp_array[30][4].sig_627.FeedThruLUT , 
         \Controller_inst.temp_array[30][5].sig_626.FeedThruLUT , 
         \Controller_inst.temp_array[30][4] , 
         \Controller_inst.temp_array[30][5] , 
         \Controller_inst.temp_buffer[21] , \Controller_inst.temp_buffer[20] , 
         \Controller_inst.temp_array[30][2].sig_629.FeedThruLUT , 
         \Controller_inst.temp_array[30][3].sig_628.FeedThruLUT , 
         \Controller_inst.temp_array[30][2] , 
         \Controller_inst.temp_array[30][3] , 
         \Controller_inst.temp_buffer[19] , \Controller_inst.temp_buffer[18] , 
         \Controller_inst.temp_array[30][0].sig_631.FeedThruLUT , 
         \Controller_inst.temp_array[30][1].sig_630.FeedThruLUT , 
         \Controller_inst.temp_buffer[17] , \Controller_inst.temp_buffer[16] , 
         \Controller_inst.temp_array[31][14].sig_633.FeedThruLUT , 
         \Controller_inst.temp_array[31][15].sig_632.FeedThruLUT , 
         \Controller_inst.temp_array[31][14] , 
         \Controller_inst.temp_array[31][15] , 
         \Controller_inst.temp_buffer[15] , \Controller_inst.temp_buffer[14] , 
         \Controller_inst.temp_array[31][12].sig_635.FeedThruLUT , 
         \Controller_inst.temp_array[31][13].sig_634.FeedThruLUT , 
         \Controller_inst.temp_array[31][12] , 
         \Controller_inst.temp_array[31][13] , 
         \Controller_inst.temp_buffer[13] , \Controller_inst.temp_buffer[12] , 
         \Controller_inst.temp_array[31][10].sig_637.FeedThruLUT , 
         \Controller_inst.temp_array[31][11].sig_636.FeedThruLUT , 
         \Controller_inst.temp_array[31][10] , 
         \Controller_inst.temp_array[31][11] , 
         \Controller_inst.temp_buffer[11] , \Controller_inst.temp_buffer[10] , 
         \Controller_inst.temp_array[31][8].sig_639.FeedThruLUT , 
         \Controller_inst.temp_array[31][9].sig_638.FeedThruLUT , 
         \Controller_inst.temp_array[31][8] , 
         \Controller_inst.temp_array[31][9] , \Controller_inst.temp_buffer[9] , 
         \Controller_inst.temp_buffer[8] , 
         \Controller_inst.temp_array[31][6].sig_641.FeedThruLUT , 
         \Controller_inst.temp_array[31][7].sig_640.FeedThruLUT , 
         \Controller_inst.temp_array[31][6] , 
         \Controller_inst.temp_array[31][7] , \Controller_inst.temp_buffer[7] , 
         \Controller_inst.temp_buffer[6] , 
         \Controller_inst.temp_array[31][4].sig_643.FeedThruLUT , 
         \Controller_inst.temp_array[31][5].sig_642.FeedThruLUT , 
         \Controller_inst.temp_array[31][4] , 
         \Controller_inst.temp_array[31][5] , \Controller_inst.temp_buffer[5] , 
         \Controller_inst.temp_buffer[4] , 
         \Controller_inst.temp_array[31][2].sig_645.FeedThruLUT , 
         \Controller_inst.temp_array[31][3].sig_644.FeedThruLUT , 
         \Controller_inst.temp_array[31][2] , 
         \Controller_inst.temp_array[31][3] , \Controller_inst.temp_buffer[3] , 
         \Controller_inst.temp_buffer[2] , 
         \Controller_inst.temp_array[31][1].sig_646.FeedThruLUT , 
         \Controller_inst.temp_buffer[1] , 
         \Controller_inst.temp_buffer[511].sig_647.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[511] , 
         \Controller_inst.temp_buffer[510].sig_648.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[510] , 
         \Controller_inst.temp_buffer[508].sig_650.FeedThruLUT , 
         \Controller_inst.temp_buffer[509].sig_649.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[509] , 
         \Controller_inst.int_STM32_TX_Byte[508] , 
         \Controller_inst.temp_buffer[506].sig_652.FeedThruLUT , 
         \Controller_inst.temp_buffer[507].sig_651.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[507] , 
         \Controller_inst.int_STM32_TX_Byte[506] , 
         \Controller_inst.temp_buffer[504].sig_654.FeedThruLUT , 
         \Controller_inst.temp_buffer[505].sig_653.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[505] , 
         \Controller_inst.int_STM32_TX_Byte[504] , 
         \Controller_inst.temp_buffer[502].sig_656.FeedThruLUT , 
         \Controller_inst.temp_buffer[503].sig_655.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[503] , 
         \Controller_inst.int_STM32_TX_Byte[502] , 
         \Controller_inst.temp_buffer[500].sig_658.FeedThruLUT , 
         \Controller_inst.temp_buffer[501].sig_657.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[501] , 
         \Controller_inst.int_STM32_TX_Byte[500] , 
         \Controller_inst.temp_buffer[498].sig_660.FeedThruLUT , 
         \Controller_inst.temp_buffer[499].sig_659.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[499] , 
         \Controller_inst.int_STM32_TX_Byte[498] , 
         \Controller_inst.temp_buffer[496].sig_662.FeedThruLUT , 
         \Controller_inst.temp_buffer[497].sig_661.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[497] , 
         \Controller_inst.int_STM32_TX_Byte[496] , 
         \Controller_inst.temp_buffer[494].sig_664.FeedThruLUT , 
         \Controller_inst.temp_buffer[495].sig_663.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[495] , 
         \Controller_inst.int_STM32_TX_Byte[494] , 
         \Controller_inst.temp_buffer[492].sig_666.FeedThruLUT , 
         \Controller_inst.temp_buffer[493].sig_665.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[493] , 
         \Controller_inst.int_STM32_TX_Byte[492] , 
         \Controller_inst.temp_buffer[490].sig_668.FeedThruLUT , 
         \Controller_inst.temp_buffer[491].sig_667.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[491] , 
         \Controller_inst.int_STM32_TX_Byte[490] , 
         \Controller_inst.temp_buffer[488].sig_670.FeedThruLUT , 
         \Controller_inst.temp_buffer[489].sig_669.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[489] , 
         \Controller_inst.int_STM32_TX_Byte[488] , 
         \Controller_inst.temp_buffer[486].sig_672.FeedThruLUT , 
         \Controller_inst.temp_buffer[487].sig_671.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[487] , 
         \Controller_inst.int_STM32_TX_Byte[486] , 
         \Controller_inst.temp_buffer[484].sig_674.FeedThruLUT , 
         \Controller_inst.temp_buffer[485].sig_673.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[485] , 
         \Controller_inst.int_STM32_TX_Byte[484] , 
         \Controller_inst.temp_buffer[482].sig_676.FeedThruLUT , 
         \Controller_inst.temp_buffer[483].sig_675.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[483] , 
         \Controller_inst.int_STM32_TX_Byte[482] , 
         \Controller_inst.temp_buffer[480].sig_678.FeedThruLUT , 
         \Controller_inst.temp_buffer[481].sig_677.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[481] , 
         \Controller_inst.int_STM32_TX_Byte[480] , 
         \Controller_inst.temp_buffer[478].sig_680.FeedThruLUT , 
         \Controller_inst.temp_buffer[479].sig_679.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[479] , 
         \Controller_inst.int_STM32_TX_Byte[478] , 
         \Controller_inst.temp_buffer[477].sig_681.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[477] , 
         \Controller_inst.temp_buffer[475].sig_683.FeedThruLUT , 
         \Controller_inst.temp_buffer[476].sig_682.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[476] , 
         \Controller_inst.int_STM32_TX_Byte[475] , 
         \Controller_inst.temp_buffer[473].sig_685.FeedThruLUT , 
         \Controller_inst.temp_buffer[474].sig_684.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[474] , 
         \Controller_inst.int_STM32_TX_Byte[473] , 
         \Controller_inst.temp_buffer[471].sig_687.FeedThruLUT , 
         \Controller_inst.temp_buffer[472].sig_686.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[471] , 
         \Controller_inst.temp_buffer[469].sig_689.FeedThruLUT , 
         \Controller_inst.temp_buffer[470].sig_688.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[470] , 
         \Controller_inst.int_STM32_TX_Byte[469] , 
         \Controller_inst.temp_buffer[467].sig_691.FeedThruLUT , 
         \Controller_inst.temp_buffer[468].sig_690.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[468] , 
         \Controller_inst.int_STM32_TX_Byte[467] , 
         \Controller_inst.temp_buffer[465].sig_693.FeedThruLUT , 
         \Controller_inst.temp_buffer[466].sig_692.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[465] , 
         \Controller_inst.temp_buffer[463].sig_695.FeedThruLUT , 
         \Controller_inst.temp_buffer[464].sig_694.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[464] , 
         \Controller_inst.int_STM32_TX_Byte[463] , 
         \Controller_inst.temp_buffer[461].sig_697.FeedThruLUT , 
         \Controller_inst.temp_buffer[462].sig_696.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[461] , 
         \Controller_inst.temp_buffer[459].sig_699.FeedThruLUT , 
         \Controller_inst.temp_buffer[460].sig_698.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[459] , 
         \Controller_inst.temp_buffer[457].sig_701.FeedThruLUT , 
         \Controller_inst.temp_buffer[458].sig_700.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[457] , 
         \Controller_inst.temp_buffer[455].sig_703.FeedThruLUT , 
         \Controller_inst.temp_buffer[456].sig_702.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[455] , 
         \Controller_inst.temp_buffer[453].sig_705.FeedThruLUT , 
         \Controller_inst.temp_buffer[454].sig_704.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[453] , 
         \Controller_inst.temp_buffer[451].sig_707.FeedThruLUT , 
         \Controller_inst.temp_buffer[452].sig_706.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[451] , 
         \Controller_inst.temp_buffer[449].sig_709.FeedThruLUT , 
         \Controller_inst.temp_buffer[450].sig_708.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[449] , 
         \Controller_inst.temp_buffer[447].sig_711.FeedThruLUT , 
         \Controller_inst.temp_buffer[448].sig_710.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[447] , 
         \Controller_inst.temp_buffer[445].sig_713.FeedThruLUT , 
         \Controller_inst.temp_buffer[446].sig_712.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[445] , 
         \Controller_inst.temp_buffer[443].sig_715.FeedThruLUT , 
         \Controller_inst.temp_buffer[444].sig_714.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[443] , 
         \Controller_inst.temp_buffer[441].sig_717.FeedThruLUT , 
         \Controller_inst.temp_buffer[442].sig_716.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[441] , 
         \Controller_inst.temp_buffer[439].sig_719.FeedThruLUT , 
         \Controller_inst.temp_buffer[440].sig_718.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[439] , 
         \Controller_inst.temp_buffer[437].sig_721.FeedThruLUT , 
         \Controller_inst.temp_buffer[438].sig_720.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[437] , 
         \Controller_inst.temp_buffer[435].sig_723.FeedThruLUT , 
         \Controller_inst.temp_buffer[436].sig_722.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[435] , 
         \Controller_inst.temp_buffer[433].sig_725.FeedThruLUT , 
         \Controller_inst.temp_buffer[434].sig_724.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[433] , 
         \Controller_inst.temp_buffer[431].sig_727.FeedThruLUT , 
         \Controller_inst.temp_buffer[432].sig_726.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[432] , 
         \Controller_inst.int_STM32_TX_Byte[431] , 
         \Controller_inst.temp_buffer[429].sig_729.FeedThruLUT , 
         \Controller_inst.temp_buffer[430].sig_728.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[429] , 
         \Controller_inst.temp_buffer[427].sig_731.FeedThruLUT , 
         \Controller_inst.temp_buffer[428].sig_730.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[427] , 
         \Controller_inst.temp_buffer[425].sig_733.FeedThruLUT , 
         \Controller_inst.temp_buffer[426].sig_732.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[425] , 
         \Controller_inst.temp_buffer[423].sig_735.FeedThruLUT , 
         \Controller_inst.temp_buffer[424].sig_734.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[424] , 
         \Controller_inst.int_STM32_TX_Byte[423] , 
         \Controller_inst.temp_buffer[421].sig_737.FeedThruLUT , 
         \Controller_inst.temp_buffer[422].sig_736.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[421] , 
         \Controller_inst.temp_buffer[419].sig_739.FeedThruLUT , 
         \Controller_inst.temp_buffer[420].sig_738.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[419] , 
         \Controller_inst.temp_buffer[417].sig_741.FeedThruLUT , 
         \Controller_inst.temp_buffer[418].sig_740.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[417] , 
         \Controller_inst.temp_buffer[415].sig_743.FeedThruLUT , 
         \Controller_inst.temp_buffer[416].sig_742.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[416] , 
         \Controller_inst.int_STM32_TX_Byte[415] , 
         \Controller_inst.temp_buffer[413].sig_745.FeedThruLUT , 
         \Controller_inst.temp_buffer[414].sig_744.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[414] , 
         \Controller_inst.int_STM32_TX_Byte[413] , 
         \Controller_inst.temp_buffer[411].sig_747.FeedThruLUT , 
         \Controller_inst.temp_buffer[412].sig_746.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[412] , 
         \Controller_inst.int_STM32_TX_Byte[411] , 
         \Controller_inst.temp_buffer[409].sig_749.FeedThruLUT , 
         \Controller_inst.temp_buffer[410].sig_748.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[409] , 
         \Controller_inst.temp_buffer[407].sig_751.FeedThruLUT , 
         \Controller_inst.temp_buffer[408].sig_750.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[407] , 
         \Controller_inst.temp_buffer[405].sig_753.FeedThruLUT , 
         \Controller_inst.temp_buffer[406].sig_752.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[405] , 
         \Controller_inst.temp_buffer[403].sig_755.FeedThruLUT , 
         \Controller_inst.temp_buffer[404].sig_754.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[404] , 
         \Controller_inst.int_STM32_TX_Byte[403] , 
         \Controller_inst.temp_buffer[401].sig_757.FeedThruLUT , 
         \Controller_inst.temp_buffer[402].sig_756.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[402] , 
         \Controller_inst.int_STM32_TX_Byte[401] , 
         \Controller_inst.temp_buffer[399].sig_759.FeedThruLUT , 
         \Controller_inst.temp_buffer[400].sig_758.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[399] , 
         \Controller_inst.temp_buffer[397].sig_761.FeedThruLUT , 
         \Controller_inst.temp_buffer[398].sig_760.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[397] , 
         \Controller_inst.temp_buffer[395].sig_763.FeedThruLUT , 
         \Controller_inst.temp_buffer[396].sig_762.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[395] , 
         \Controller_inst.temp_buffer[393].sig_765.FeedThruLUT , 
         \Controller_inst.temp_buffer[394].sig_764.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[393] , 
         \Controller_inst.temp_buffer[391].sig_767.FeedThruLUT , 
         \Controller_inst.temp_buffer[392].sig_766.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[391] , 
         \Controller_inst.temp_buffer[389].sig_769.FeedThruLUT , 
         \Controller_inst.temp_buffer[390].sig_768.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[389] , 
         \Controller_inst.temp_buffer[387].sig_771.FeedThruLUT , 
         \Controller_inst.temp_buffer[388].sig_770.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[388] , 
         \Controller_inst.int_STM32_TX_Byte[387] , 
         \Controller_inst.temp_buffer[385].sig_773.FeedThruLUT , 
         \Controller_inst.temp_buffer[386].sig_772.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[386] , 
         \Controller_inst.int_STM32_TX_Byte[385] , 
         \Controller_inst.temp_buffer[383].sig_775.FeedThruLUT , 
         \Controller_inst.temp_buffer[384].sig_774.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[384] , 
         \Controller_inst.int_STM32_TX_Byte[383] , 
         \Controller_inst.temp_buffer[381].sig_777.FeedThruLUT , 
         \Controller_inst.temp_buffer[382].sig_776.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[382] , 
         \Controller_inst.int_STM32_TX_Byte[381] , 
         \Controller_inst.temp_buffer[379].sig_779.FeedThruLUT , 
         \Controller_inst.temp_buffer[380].sig_778.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[380] , 
         \Controller_inst.int_STM32_TX_Byte[379] , 
         \Controller_inst.temp_buffer[377].sig_781.FeedThruLUT , 
         \Controller_inst.temp_buffer[378].sig_780.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[378] , 
         \Controller_inst.int_STM32_TX_Byte[377] , 
         \Controller_inst.temp_buffer[375].sig_783.FeedThruLUT , 
         \Controller_inst.temp_buffer[376].sig_782.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[376] , 
         \Controller_inst.int_STM32_TX_Byte[375] , 
         \Controller_inst.temp_buffer[373].sig_785.FeedThruLUT , 
         \Controller_inst.temp_buffer[374].sig_784.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[374] , 
         \Controller_inst.int_STM32_TX_Byte[373] , 
         \Controller_inst.temp_buffer[371].sig_787.FeedThruLUT , 
         \Controller_inst.temp_buffer[372].sig_786.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[372] , 
         \Controller_inst.int_STM32_TX_Byte[371] , 
         \Controller_inst.temp_buffer[369].sig_789.FeedThruLUT , 
         \Controller_inst.temp_buffer[370].sig_788.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[370] , 
         \Controller_inst.int_STM32_TX_Byte[369] , 
         \Controller_inst.temp_buffer[367].sig_791.FeedThruLUT , 
         \Controller_inst.temp_buffer[368].sig_790.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[368] , 
         \Controller_inst.int_STM32_TX_Byte[367] , 
         \Controller_inst.temp_buffer[365].sig_793.FeedThruLUT , 
         \Controller_inst.temp_buffer[366].sig_792.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[366] , 
         \Controller_inst.int_STM32_TX_Byte[365] , 
         \Controller_inst.temp_buffer[363].sig_795.FeedThruLUT , 
         \Controller_inst.temp_buffer[364].sig_794.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[364] , 
         \Controller_inst.int_STM32_TX_Byte[363] , 
         \Controller_inst.temp_buffer[361].sig_797.FeedThruLUT , 
         \Controller_inst.temp_buffer[362].sig_796.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[362] , 
         \Controller_inst.int_STM32_TX_Byte[361] , 
         \Controller_inst.temp_buffer[359].sig_799.FeedThruLUT , 
         \Controller_inst.temp_buffer[360].sig_798.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[360] , 
         \Controller_inst.int_STM32_TX_Byte[359] , 
         \Controller_inst.temp_buffer[357].sig_801.FeedThruLUT , 
         \Controller_inst.temp_buffer[358].sig_800.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[358] , 
         \Controller_inst.int_STM32_TX_Byte[357] , 
         \Controller_inst.temp_buffer[355].sig_803.FeedThruLUT , 
         \Controller_inst.temp_buffer[356].sig_802.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[356] , 
         \Controller_inst.int_STM32_TX_Byte[355] , 
         \Controller_inst.temp_buffer[353].sig_805.FeedThruLUT , 
         \Controller_inst.temp_buffer[354].sig_804.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[354] , 
         \Controller_inst.int_STM32_TX_Byte[353] , 
         \Controller_inst.temp_buffer[351].sig_807.FeedThruLUT , 
         \Controller_inst.temp_buffer[352].sig_806.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[352] , 
         \Controller_inst.int_STM32_TX_Byte[351] , 
         \Controller_inst.temp_buffer[349].sig_809.FeedThruLUT , 
         \Controller_inst.temp_buffer[350].sig_808.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[350] , 
         \Controller_inst.int_STM32_TX_Byte[349] , 
         \Controller_inst.temp_buffer[347].sig_811.FeedThruLUT , 
         \Controller_inst.temp_buffer[348].sig_810.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[348] , 
         \Controller_inst.int_STM32_TX_Byte[347] , 
         \Controller_inst.temp_buffer[345].sig_813.FeedThruLUT , 
         \Controller_inst.temp_buffer[346].sig_812.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[346] , 
         \Controller_inst.int_STM32_TX_Byte[345] , 
         \Controller_inst.temp_buffer[343].sig_815.FeedThruLUT , 
         \Controller_inst.temp_buffer[344].sig_814.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[344] , 
         \Controller_inst.int_STM32_TX_Byte[343] , 
         \Controller_inst.temp_buffer[341].sig_817.FeedThruLUT , 
         \Controller_inst.temp_buffer[342].sig_816.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[342] , 
         \Controller_inst.int_STM32_TX_Byte[341] , 
         \Controller_inst.temp_buffer[339].sig_819.FeedThruLUT , 
         \Controller_inst.temp_buffer[340].sig_818.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[340] , 
         \Controller_inst.int_STM32_TX_Byte[339] , 
         \Controller_inst.temp_buffer[337].sig_821.FeedThruLUT , 
         \Controller_inst.temp_buffer[338].sig_820.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[338] , 
         \Controller_inst.int_STM32_TX_Byte[337] , 
         \Controller_inst.temp_buffer[335].sig_823.FeedThruLUT , 
         \Controller_inst.temp_buffer[336].sig_822.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[336] , 
         \Controller_inst.int_STM32_TX_Byte[335] , 
         \Controller_inst.temp_buffer[333].sig_825.FeedThruLUT , 
         \Controller_inst.temp_buffer[334].sig_824.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[334] , 
         \Controller_inst.int_STM32_TX_Byte[333] , 
         \Controller_inst.temp_buffer[331].sig_827.FeedThruLUT , 
         \Controller_inst.temp_buffer[332].sig_826.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[332] , 
         \Controller_inst.int_STM32_TX_Byte[331] , 
         \Controller_inst.temp_buffer[329].sig_829.FeedThruLUT , 
         \Controller_inst.temp_buffer[330].sig_828.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[330] , 
         \Controller_inst.int_STM32_TX_Byte[329] , 
         \Controller_inst.temp_buffer[327].sig_831.FeedThruLUT , 
         \Controller_inst.temp_buffer[328].sig_830.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[328] , 
         \Controller_inst.int_STM32_TX_Byte[327] , 
         \Controller_inst.temp_buffer[325].sig_833.FeedThruLUT , 
         \Controller_inst.temp_buffer[326].sig_832.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[326] , 
         \Controller_inst.int_STM32_TX_Byte[325] , 
         \Controller_inst.temp_buffer[323].sig_835.FeedThruLUT , 
         \Controller_inst.temp_buffer[324].sig_834.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[324] , 
         \Controller_inst.int_STM32_TX_Byte[323] , 
         \Controller_inst.temp_buffer[321].sig_837.FeedThruLUT , 
         \Controller_inst.temp_buffer[322].sig_836.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[322] , 
         \Controller_inst.int_STM32_TX_Byte[321] , 
         \Controller_inst.temp_buffer[319].sig_839.FeedThruLUT , 
         \Controller_inst.temp_buffer[320].sig_838.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[320] , 
         \Controller_inst.int_STM32_TX_Byte[319] , 
         \Controller_inst.temp_buffer[317].sig_841.FeedThruLUT , 
         \Controller_inst.temp_buffer[318].sig_840.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[318] , 
         \Controller_inst.int_STM32_TX_Byte[317] , 
         \Controller_inst.temp_buffer[315].sig_843.FeedThruLUT , 
         \Controller_inst.temp_buffer[316].sig_842.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[316] , 
         \Controller_inst.int_STM32_TX_Byte[315] , 
         \Controller_inst.temp_buffer[313].sig_845.FeedThruLUT , 
         \Controller_inst.temp_buffer[314].sig_844.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[314] , 
         \Controller_inst.int_STM32_TX_Byte[313] , 
         \Controller_inst.temp_buffer[311].sig_847.FeedThruLUT , 
         \Controller_inst.temp_buffer[312].sig_846.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[312] , 
         \Controller_inst.int_STM32_TX_Byte[311] , 
         \Controller_inst.temp_buffer[309].sig_849.FeedThruLUT , 
         \Controller_inst.temp_buffer[310].sig_848.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[310] , 
         \Controller_inst.int_STM32_TX_Byte[309] , 
         \Controller_inst.temp_buffer[307].sig_851.FeedThruLUT , 
         \Controller_inst.temp_buffer[308].sig_850.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[308] , 
         \Controller_inst.int_STM32_TX_Byte[307] , 
         \Controller_inst.temp_buffer[305].sig_853.FeedThruLUT , 
         \Controller_inst.temp_buffer[306].sig_852.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[306] , 
         \Controller_inst.int_STM32_TX_Byte[305] , 
         \Controller_inst.temp_buffer[303].sig_855.FeedThruLUT , 
         \Controller_inst.temp_buffer[304].sig_854.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[304] , 
         \Controller_inst.int_STM32_TX_Byte[303] , 
         \Controller_inst.temp_buffer[301].sig_857.FeedThruLUT , 
         \Controller_inst.temp_buffer[302].sig_856.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[302] , 
         \Controller_inst.int_STM32_TX_Byte[301] , 
         \Controller_inst.temp_buffer[299].sig_859.FeedThruLUT , 
         \Controller_inst.temp_buffer[300].sig_858.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[300] , 
         \Controller_inst.int_STM32_TX_Byte[299] , 
         \Controller_inst.temp_buffer[297].sig_861.FeedThruLUT , 
         \Controller_inst.temp_buffer[298].sig_860.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[298] , 
         \Controller_inst.int_STM32_TX_Byte[297] , 
         \Controller_inst.temp_buffer[295].sig_863.FeedThruLUT , 
         \Controller_inst.temp_buffer[296].sig_862.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[296] , 
         \Controller_inst.int_STM32_TX_Byte[295] , 
         \Controller_inst.temp_buffer[293].sig_865.FeedThruLUT , 
         \Controller_inst.temp_buffer[294].sig_864.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[294] , 
         \Controller_inst.int_STM32_TX_Byte[293] , 
         \Controller_inst.temp_buffer[291].sig_867.FeedThruLUT , 
         \Controller_inst.temp_buffer[292].sig_866.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[292] , 
         \Controller_inst.int_STM32_TX_Byte[291] , 
         \Controller_inst.temp_buffer[289].sig_869.FeedThruLUT , 
         \Controller_inst.temp_buffer[290].sig_868.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[290] , 
         \Controller_inst.int_STM32_TX_Byte[289] , 
         \Controller_inst.temp_buffer[287].sig_871.FeedThruLUT , 
         \Controller_inst.temp_buffer[288].sig_870.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[288] , 
         \Controller_inst.int_STM32_TX_Byte[287] , 
         \Controller_inst.temp_buffer[285].sig_873.FeedThruLUT , 
         \Controller_inst.temp_buffer[286].sig_872.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[286] , 
         \Controller_inst.int_STM32_TX_Byte[285] , 
         \Controller_inst.temp_buffer[283].sig_875.FeedThruLUT , 
         \Controller_inst.temp_buffer[284].sig_874.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[284] , 
         \Controller_inst.int_STM32_TX_Byte[283] , 
         \Controller_inst.temp_buffer[281].sig_877.FeedThruLUT , 
         \Controller_inst.temp_buffer[282].sig_876.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[282] , 
         \Controller_inst.int_STM32_TX_Byte[281] , 
         \Controller_inst.temp_buffer[279].sig_879.FeedThruLUT , 
         \Controller_inst.temp_buffer[280].sig_878.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[280] , 
         \Controller_inst.int_STM32_TX_Byte[279] , 
         \Controller_inst.temp_buffer[277].sig_881.FeedThruLUT , 
         \Controller_inst.temp_buffer[278].sig_880.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[278] , 
         \Controller_inst.int_STM32_TX_Byte[277] , 
         \Controller_inst.temp_buffer[275].sig_883.FeedThruLUT , 
         \Controller_inst.temp_buffer[276].sig_882.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[276] , 
         \Controller_inst.int_STM32_TX_Byte[275] , 
         \Controller_inst.temp_buffer[273].sig_885.FeedThruLUT , 
         \Controller_inst.temp_buffer[274].sig_884.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[274] , 
         \Controller_inst.int_STM32_TX_Byte[273] , 
         \Controller_inst.temp_buffer[271].sig_887.FeedThruLUT , 
         \Controller_inst.temp_buffer[272].sig_886.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[272] , 
         \Controller_inst.int_STM32_TX_Byte[271] , 
         \Controller_inst.temp_buffer[269].sig_889.FeedThruLUT , 
         \Controller_inst.temp_buffer[270].sig_888.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[270] , 
         \Controller_inst.int_STM32_TX_Byte[269] , 
         \Controller_inst.temp_buffer[267].sig_891.FeedThruLUT , 
         \Controller_inst.temp_buffer[268].sig_890.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[268] , 
         \Controller_inst.int_STM32_TX_Byte[267] , 
         \Controller_inst.temp_buffer[265].sig_893.FeedThruLUT , 
         \Controller_inst.temp_buffer[266].sig_892.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[266] , 
         \Controller_inst.int_STM32_TX_Byte[265] , 
         \Controller_inst.temp_buffer[263].sig_895.FeedThruLUT , 
         \Controller_inst.temp_buffer[264].sig_894.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[264] , 
         \Controller_inst.int_STM32_TX_Byte[263] , 
         \Controller_inst.temp_buffer[261].sig_897.FeedThruLUT , 
         \Controller_inst.temp_buffer[262].sig_896.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[262] , 
         \Controller_inst.int_STM32_TX_Byte[261] , 
         \Controller_inst.temp_buffer[259].sig_899.FeedThruLUT , 
         \Controller_inst.temp_buffer[260].sig_898.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[260] , 
         \Controller_inst.int_STM32_TX_Byte[259] , 
         \Controller_inst.temp_buffer[257].sig_901.FeedThruLUT , 
         \Controller_inst.temp_buffer[258].sig_900.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[258] , 
         \Controller_inst.int_STM32_TX_Byte[257] , 
         \Controller_inst.temp_buffer[255].sig_903.FeedThruLUT , 
         \Controller_inst.temp_buffer[256].sig_902.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[256] , 
         \Controller_inst.int_STM32_TX_Byte[255] , 
         \Controller_inst.temp_buffer[253].sig_905.FeedThruLUT , 
         \Controller_inst.temp_buffer[254].sig_904.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[254] , 
         \Controller_inst.int_STM32_TX_Byte[253] , 
         \Controller_inst.temp_buffer[251].sig_907.FeedThruLUT , 
         \Controller_inst.temp_buffer[252].sig_906.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[252] , 
         \Controller_inst.int_STM32_TX_Byte[251] , 
         \Controller_inst.temp_buffer[249].sig_909.FeedThruLUT , 
         \Controller_inst.temp_buffer[250].sig_908.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[250] , 
         \Controller_inst.int_STM32_TX_Byte[249] , 
         \Controller_inst.temp_buffer[247].sig_911.FeedThruLUT , 
         \Controller_inst.temp_buffer[248].sig_910.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[248] , 
         \Controller_inst.int_STM32_TX_Byte[247] , 
         \Controller_inst.temp_buffer[245].sig_913.FeedThruLUT , 
         \Controller_inst.temp_buffer[246].sig_912.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[246] , 
         \Controller_inst.int_STM32_TX_Byte[245] , 
         \Controller_inst.temp_buffer[243].sig_915.FeedThruLUT , 
         \Controller_inst.temp_buffer[244].sig_914.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[244] , 
         \Controller_inst.int_STM32_TX_Byte[243] , 
         \Controller_inst.temp_buffer[241].sig_917.FeedThruLUT , 
         \Controller_inst.temp_buffer[242].sig_916.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[242] , 
         \Controller_inst.int_STM32_TX_Byte[241] , 
         \Controller_inst.temp_buffer[239].sig_919.FeedThruLUT , 
         \Controller_inst.temp_buffer[240].sig_918.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[240] , 
         \Controller_inst.int_STM32_TX_Byte[239] , 
         \Controller_inst.temp_buffer[237].sig_921.FeedThruLUT , 
         \Controller_inst.temp_buffer[238].sig_920.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[238] , 
         \Controller_inst.int_STM32_TX_Byte[237] , 
         \Controller_inst.temp_buffer[235].sig_923.FeedThruLUT , 
         \Controller_inst.temp_buffer[236].sig_922.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[236] , 
         \Controller_inst.int_STM32_TX_Byte[235] , 
         \Controller_inst.temp_buffer[233].sig_925.FeedThruLUT , 
         \Controller_inst.temp_buffer[234].sig_924.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[234] , 
         \Controller_inst.int_STM32_TX_Byte[233] , 
         \Controller_inst.temp_buffer[231].sig_927.FeedThruLUT , 
         \Controller_inst.temp_buffer[232].sig_926.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[232] , 
         \Controller_inst.int_STM32_TX_Byte[231] , 
         \Controller_inst.temp_buffer[229].sig_929.FeedThruLUT , 
         \Controller_inst.temp_buffer[230].sig_928.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[230] , 
         \Controller_inst.int_STM32_TX_Byte[229] , 
         \Controller_inst.temp_buffer[227].sig_931.FeedThruLUT , 
         \Controller_inst.temp_buffer[228].sig_930.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[228] , 
         \Controller_inst.int_STM32_TX_Byte[227] , 
         \Controller_inst.temp_buffer[225].sig_933.FeedThruLUT , 
         \Controller_inst.temp_buffer[226].sig_932.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[226] , 
         \Controller_inst.int_STM32_TX_Byte[225] , 
         \Controller_inst.temp_buffer[223].sig_935.FeedThruLUT , 
         \Controller_inst.temp_buffer[224].sig_934.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[224] , 
         \Controller_inst.int_STM32_TX_Byte[223] , 
         \Controller_inst.temp_buffer[221].sig_937.FeedThruLUT , 
         \Controller_inst.temp_buffer[222].sig_936.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[222] , 
         \Controller_inst.int_STM32_TX_Byte[221] , 
         \Controller_inst.temp_buffer[219].sig_939.FeedThruLUT , 
         \Controller_inst.temp_buffer[220].sig_938.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[220] , 
         \Controller_inst.int_STM32_TX_Byte[219] , 
         \Controller_inst.temp_buffer[217].sig_941.FeedThruLUT , 
         \Controller_inst.temp_buffer[218].sig_940.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[218] , 
         \Controller_inst.int_STM32_TX_Byte[217] , 
         \Controller_inst.temp_buffer[215].sig_943.FeedThruLUT , 
         \Controller_inst.temp_buffer[216].sig_942.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[216] , 
         \Controller_inst.int_STM32_TX_Byte[215] , 
         \Controller_inst.temp_buffer[213].sig_945.FeedThruLUT , 
         \Controller_inst.temp_buffer[214].sig_944.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[214] , 
         \Controller_inst.int_STM32_TX_Byte[213] , 
         \Controller_inst.temp_buffer[211].sig_947.FeedThruLUT , 
         \Controller_inst.temp_buffer[212].sig_946.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[212] , 
         \Controller_inst.int_STM32_TX_Byte[211] , 
         \Controller_inst.temp_buffer[209].sig_949.FeedThruLUT , 
         \Controller_inst.temp_buffer[210].sig_948.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[210] , 
         \Controller_inst.int_STM32_TX_Byte[209] , 
         \Controller_inst.temp_buffer[207].sig_951.FeedThruLUT , 
         \Controller_inst.temp_buffer[208].sig_950.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[208] , 
         \Controller_inst.int_STM32_TX_Byte[207] , 
         \Controller_inst.temp_buffer[205].sig_953.FeedThruLUT , 
         \Controller_inst.temp_buffer[206].sig_952.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[206] , 
         \Controller_inst.int_STM32_TX_Byte[205] , 
         \Controller_inst.temp_buffer[203].sig_955.FeedThruLUT , 
         \Controller_inst.temp_buffer[204].sig_954.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[204] , 
         \Controller_inst.int_STM32_TX_Byte[203] , 
         \Controller_inst.temp_buffer[201].sig_957.FeedThruLUT , 
         \Controller_inst.temp_buffer[202].sig_956.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[202] , 
         \Controller_inst.int_STM32_TX_Byte[201] , 
         \Controller_inst.temp_buffer[199].sig_959.FeedThruLUT , 
         \Controller_inst.temp_buffer[200].sig_958.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[200] , 
         \Controller_inst.int_STM32_TX_Byte[199] , 
         \Controller_inst.temp_buffer[197].sig_961.FeedThruLUT , 
         \Controller_inst.temp_buffer[198].sig_960.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[198] , 
         \Controller_inst.int_STM32_TX_Byte[197] , 
         \Controller_inst.temp_buffer[195].sig_963.FeedThruLUT , 
         \Controller_inst.temp_buffer[196].sig_962.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[196] , 
         \Controller_inst.int_STM32_TX_Byte[195] , 
         \Controller_inst.temp_buffer[193].sig_965.FeedThruLUT , 
         \Controller_inst.temp_buffer[194].sig_964.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[194] , 
         \Controller_inst.int_STM32_TX_Byte[193] , 
         \Controller_inst.temp_buffer[191].sig_967.FeedThruLUT , 
         \Controller_inst.temp_buffer[192].sig_966.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[192] , 
         \Controller_inst.int_STM32_TX_Byte[191] , 
         \Controller_inst.temp_buffer[189].sig_969.FeedThruLUT , 
         \Controller_inst.temp_buffer[190].sig_968.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[190] , 
         \Controller_inst.int_STM32_TX_Byte[189] , 
         \Controller_inst.temp_buffer[187].sig_971.FeedThruLUT , 
         \Controller_inst.temp_buffer[188].sig_970.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[188] , 
         \Controller_inst.int_STM32_TX_Byte[187] , 
         \Controller_inst.temp_buffer[185].sig_973.FeedThruLUT , 
         \Controller_inst.temp_buffer[186].sig_972.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[186] , 
         \Controller_inst.int_STM32_TX_Byte[185] , 
         \Controller_inst.temp_buffer[183].sig_975.FeedThruLUT , 
         \Controller_inst.temp_buffer[184].sig_974.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[184] , 
         \Controller_inst.int_STM32_TX_Byte[183] , 
         \Controller_inst.temp_buffer[181].sig_977.FeedThruLUT , 
         \Controller_inst.temp_buffer[182].sig_976.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[182] , 
         \Controller_inst.int_STM32_TX_Byte[181] , 
         \Controller_inst.temp_buffer[179].sig_979.FeedThruLUT , 
         \Controller_inst.temp_buffer[180].sig_978.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[180] , 
         \Controller_inst.int_STM32_TX_Byte[179] , 
         \Controller_inst.temp_buffer[177].sig_981.FeedThruLUT , 
         \Controller_inst.temp_buffer[178].sig_980.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[178] , 
         \Controller_inst.int_STM32_TX_Byte[177] , 
         \Controller_inst.temp_buffer[175].sig_983.FeedThruLUT , 
         \Controller_inst.temp_buffer[176].sig_982.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[176] , 
         \Controller_inst.int_STM32_TX_Byte[175] , 
         \Controller_inst.temp_buffer[173].sig_985.FeedThruLUT , 
         \Controller_inst.temp_buffer[174].sig_984.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[174] , 
         \Controller_inst.int_STM32_TX_Byte[173] , 
         \Controller_inst.temp_buffer[171].sig_987.FeedThruLUT , 
         \Controller_inst.temp_buffer[172].sig_986.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[172] , 
         \Controller_inst.int_STM32_TX_Byte[171] , 
         \Controller_inst.temp_buffer[169].sig_989.FeedThruLUT , 
         \Controller_inst.temp_buffer[170].sig_988.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[170] , 
         \Controller_inst.int_STM32_TX_Byte[169] , 
         \Controller_inst.temp_buffer[167].sig_991.FeedThruLUT , 
         \Controller_inst.temp_buffer[168].sig_990.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[168] , 
         \Controller_inst.int_STM32_TX_Byte[167] , 
         \Controller_inst.temp_buffer[165].sig_993.FeedThruLUT , 
         \Controller_inst.temp_buffer[166].sig_992.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[166] , 
         \Controller_inst.int_STM32_TX_Byte[165] , 
         \Controller_inst.temp_buffer[163].sig_995.FeedThruLUT , 
         \Controller_inst.temp_buffer[164].sig_994.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[164] , 
         \Controller_inst.int_STM32_TX_Byte[163] , 
         \Controller_inst.temp_buffer[161].sig_997.FeedThruLUT , 
         \Controller_inst.temp_buffer[162].sig_996.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[162] , 
         \Controller_inst.int_STM32_TX_Byte[161] , 
         \Controller_inst.temp_buffer[159].sig_999.FeedThruLUT , 
         \Controller_inst.temp_buffer[160].sig_998.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[160] , 
         \Controller_inst.int_STM32_TX_Byte[159] , 
         \Controller_inst.temp_buffer[157].sig_1001.FeedThruLUT , 
         \Controller_inst.temp_buffer[158].sig_1000.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[158] , 
         \Controller_inst.int_STM32_TX_Byte[157] , 
         \Controller_inst.temp_buffer[155].sig_1003.FeedThruLUT , 
         \Controller_inst.temp_buffer[156].sig_1002.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[156] , 
         \Controller_inst.int_STM32_TX_Byte[155] , 
         \Controller_inst.temp_buffer[153].sig_1005.FeedThruLUT , 
         \Controller_inst.temp_buffer[154].sig_1004.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[154] , 
         \Controller_inst.int_STM32_TX_Byte[153] , 
         \Controller_inst.temp_buffer[151].sig_1007.FeedThruLUT , 
         \Controller_inst.temp_buffer[152].sig_1006.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[152] , 
         \Controller_inst.int_STM32_TX_Byte[151] , 
         \Controller_inst.temp_buffer[149].sig_1009.FeedThruLUT , 
         \Controller_inst.temp_buffer[150].sig_1008.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[150] , 
         \Controller_inst.int_STM32_TX_Byte[149] , 
         \Controller_inst.temp_buffer[147].sig_1011.FeedThruLUT , 
         \Controller_inst.temp_buffer[148].sig_1010.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[148] , 
         \Controller_inst.int_STM32_TX_Byte[147] , 
         \Controller_inst.temp_buffer[145].sig_1013.FeedThruLUT , 
         \Controller_inst.temp_buffer[146].sig_1012.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[146] , 
         \Controller_inst.int_STM32_TX_Byte[145] , 
         \Controller_inst.temp_buffer[143].sig_1015.FeedThruLUT , 
         \Controller_inst.temp_buffer[144].sig_1014.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[144] , 
         \Controller_inst.int_STM32_TX_Byte[143] , 
         \Controller_inst.temp_buffer[141].sig_1017.FeedThruLUT , 
         \Controller_inst.temp_buffer[142].sig_1016.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[142] , 
         \Controller_inst.int_STM32_TX_Byte[141] , 
         \Controller_inst.temp_buffer[139].sig_1019.FeedThruLUT , 
         \Controller_inst.temp_buffer[140].sig_1018.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[140] , 
         \Controller_inst.int_STM32_TX_Byte[139] , 
         \Controller_inst.temp_buffer[137].sig_1021.FeedThruLUT , 
         \Controller_inst.temp_buffer[138].sig_1020.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[138] , 
         \Controller_inst.int_STM32_TX_Byte[137] , 
         \Controller_inst.temp_buffer[135].sig_1023.FeedThruLUT , 
         \Controller_inst.temp_buffer[136].sig_1022.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[136] , 
         \Controller_inst.int_STM32_TX_Byte[135] , 
         \Controller_inst.temp_buffer[133].sig_1025.FeedThruLUT , 
         \Controller_inst.temp_buffer[134].sig_1024.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[134] , 
         \Controller_inst.int_STM32_TX_Byte[133] , 
         \Controller_inst.temp_buffer[131].sig_1027.FeedThruLUT , 
         \Controller_inst.temp_buffer[132].sig_1026.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[132] , 
         \Controller_inst.int_STM32_TX_Byte[131] , 
         \Controller_inst.temp_buffer[129].sig_1029.FeedThruLUT , 
         \Controller_inst.temp_buffer[130].sig_1028.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[130] , 
         \Controller_inst.int_STM32_TX_Byte[129] , 
         \Controller_inst.temp_buffer[127].sig_1031.FeedThruLUT , 
         \Controller_inst.temp_buffer[128].sig_1030.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[128] , 
         \Controller_inst.int_STM32_TX_Byte[127] , 
         \Controller_inst.temp_buffer[125].sig_1033.FeedThruLUT , 
         \Controller_inst.temp_buffer[126].sig_1032.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[126] , 
         \Controller_inst.int_STM32_TX_Byte[125] , 
         \Controller_inst.temp_buffer[123].sig_1035.FeedThruLUT , 
         \Controller_inst.temp_buffer[124].sig_1034.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[124] , 
         \Controller_inst.int_STM32_TX_Byte[123] , 
         \Controller_inst.temp_buffer[121].sig_1037.FeedThruLUT , 
         \Controller_inst.temp_buffer[122].sig_1036.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[122] , 
         \Controller_inst.int_STM32_TX_Byte[121] , 
         \Controller_inst.temp_buffer[119].sig_1039.FeedThruLUT , 
         \Controller_inst.temp_buffer[120].sig_1038.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[120] , 
         \Controller_inst.int_STM32_TX_Byte[119] , 
         \Controller_inst.temp_buffer[117].sig_1041.FeedThruLUT , 
         \Controller_inst.temp_buffer[118].sig_1040.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[118] , 
         \Controller_inst.int_STM32_TX_Byte[117] , 
         \Controller_inst.temp_buffer[115].sig_1043.FeedThruLUT , 
         \Controller_inst.temp_buffer[116].sig_1042.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[116] , 
         \Controller_inst.int_STM32_TX_Byte[115] , 
         \Controller_inst.temp_buffer[113].sig_1045.FeedThruLUT , 
         \Controller_inst.temp_buffer[114].sig_1044.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[114] , 
         \Controller_inst.int_STM32_TX_Byte[113] , 
         \Controller_inst.temp_buffer[111].sig_1047.FeedThruLUT , 
         \Controller_inst.temp_buffer[112].sig_1046.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[112] , 
         \Controller_inst.int_STM32_TX_Byte[111] , 
         \Controller_inst.temp_buffer[109].sig_1049.FeedThruLUT , 
         \Controller_inst.temp_buffer[110].sig_1048.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[110] , 
         \Controller_inst.int_STM32_TX_Byte[109] , 
         \Controller_inst.temp_buffer[107].sig_1051.FeedThruLUT , 
         \Controller_inst.temp_buffer[108].sig_1050.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[108] , 
         \Controller_inst.int_STM32_TX_Byte[107] , 
         \Controller_inst.temp_buffer[105].sig_1053.FeedThruLUT , 
         \Controller_inst.temp_buffer[106].sig_1052.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[106] , 
         \Controller_inst.int_STM32_TX_Byte[105] , 
         \Controller_inst.temp_buffer[103].sig_1055.FeedThruLUT , 
         \Controller_inst.temp_buffer[104].sig_1054.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[104] , 
         \Controller_inst.int_STM32_TX_Byte[103] , 
         \Controller_inst.temp_buffer[101].sig_1057.FeedThruLUT , 
         \Controller_inst.temp_buffer[102].sig_1056.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[102] , 
         \Controller_inst.int_STM32_TX_Byte[101] , 
         \Controller_inst.temp_buffer[99].sig_1059.FeedThruLUT , 
         \Controller_inst.temp_buffer[100].sig_1058.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[100] , 
         \Controller_inst.int_STM32_TX_Byte[99] , 
         \Controller_inst.temp_buffer[97].sig_1061.FeedThruLUT , 
         \Controller_inst.temp_buffer[98].sig_1060.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[98] , 
         \Controller_inst.int_STM32_TX_Byte[97] , 
         \Controller_inst.temp_buffer[95].sig_1063.FeedThruLUT , 
         \Controller_inst.temp_buffer[96].sig_1062.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[96] , 
         \Controller_inst.int_STM32_TX_Byte[95] , 
         \Controller_inst.temp_buffer[93].sig_1065.FeedThruLUT , 
         \Controller_inst.temp_buffer[94].sig_1064.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[94] , 
         \Controller_inst.int_STM32_TX_Byte[93] , 
         \Controller_inst.temp_buffer[91].sig_1067.FeedThruLUT , 
         \Controller_inst.temp_buffer[92].sig_1066.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[92] , 
         \Controller_inst.int_STM32_TX_Byte[91] , 
         \Controller_inst.temp_buffer[89].sig_1069.FeedThruLUT , 
         \Controller_inst.temp_buffer[90].sig_1068.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[90] , 
         \Controller_inst.int_STM32_TX_Byte[89] , 
         \Controller_inst.temp_buffer[87].sig_1071.FeedThruLUT , 
         \Controller_inst.temp_buffer[88].sig_1070.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[88] , 
         \Controller_inst.int_STM32_TX_Byte[87] , 
         \Controller_inst.temp_buffer[85].sig_1073.FeedThruLUT , 
         \Controller_inst.temp_buffer[86].sig_1072.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[86] , 
         \Controller_inst.int_STM32_TX_Byte[85] , 
         \Controller_inst.temp_buffer[83].sig_1075.FeedThruLUT , 
         \Controller_inst.temp_buffer[84].sig_1074.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[84] , 
         \Controller_inst.int_STM32_TX_Byte[83] , 
         \Controller_inst.temp_buffer[81].sig_1077.FeedThruLUT , 
         \Controller_inst.temp_buffer[82].sig_1076.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[82] , 
         \Controller_inst.int_STM32_TX_Byte[81] , 
         \Controller_inst.temp_buffer[79].sig_1079.FeedThruLUT , 
         \Controller_inst.temp_buffer[80].sig_1078.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[80] , 
         \Controller_inst.int_STM32_TX_Byte[79] , 
         \Controller_inst.temp_buffer[77].sig_1081.FeedThruLUT , 
         \Controller_inst.temp_buffer[78].sig_1080.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[78] , 
         \Controller_inst.int_STM32_TX_Byte[77] , 
         \Controller_inst.temp_buffer[75].sig_1083.FeedThruLUT , 
         \Controller_inst.temp_buffer[76].sig_1082.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[76] , 
         \Controller_inst.int_STM32_TX_Byte[75] , 
         \Controller_inst.temp_buffer[73].sig_1085.FeedThruLUT , 
         \Controller_inst.temp_buffer[74].sig_1084.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[74] , 
         \Controller_inst.int_STM32_TX_Byte[73] , 
         \Controller_inst.temp_buffer[71].sig_1087.FeedThruLUT , 
         \Controller_inst.temp_buffer[72].sig_1086.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[72] , 
         \Controller_inst.int_STM32_TX_Byte[71] , 
         \Controller_inst.temp_buffer[69].sig_1089.FeedThruLUT , 
         \Controller_inst.temp_buffer[70].sig_1088.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[70] , 
         \Controller_inst.int_STM32_TX_Byte[69] , 
         \Controller_inst.temp_buffer[67].sig_1091.FeedThruLUT , 
         \Controller_inst.temp_buffer[68].sig_1090.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[68] , 
         \Controller_inst.int_STM32_TX_Byte[67] , 
         \Controller_inst.temp_buffer[65].sig_1093.FeedThruLUT , 
         \Controller_inst.temp_buffer[66].sig_1092.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[66] , 
         \Controller_inst.int_STM32_TX_Byte[65] , 
         \Controller_inst.temp_buffer[63].sig_1095.FeedThruLUT , 
         \Controller_inst.temp_buffer[64].sig_1094.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[64] , 
         \Controller_inst.int_STM32_TX_Byte[63] , 
         \Controller_inst.temp_buffer[61].sig_1097.FeedThruLUT , 
         \Controller_inst.temp_buffer[62].sig_1096.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[62] , 
         \Controller_inst.int_STM32_TX_Byte[61] , 
         \Controller_inst.temp_buffer[59].sig_1099.FeedThruLUT , 
         \Controller_inst.temp_buffer[60].sig_1098.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[60] , 
         \Controller_inst.int_STM32_TX_Byte[59] , 
         \Controller_inst.temp_buffer[57].sig_1101.FeedThruLUT , 
         \Controller_inst.temp_buffer[58].sig_1100.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[58] , 
         \Controller_inst.int_STM32_TX_Byte[57] , 
         \Controller_inst.temp_buffer[55].sig_1103.FeedThruLUT , 
         \Controller_inst.temp_buffer[56].sig_1102.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[56] , 
         \Controller_inst.int_STM32_TX_Byte[55] , 
         \Controller_inst.temp_buffer[53].sig_1105.FeedThruLUT , 
         \Controller_inst.temp_buffer[54].sig_1104.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[54] , 
         \Controller_inst.int_STM32_TX_Byte[53] , 
         \Controller_inst.temp_buffer[51].sig_1107.FeedThruLUT , 
         \Controller_inst.temp_buffer[52].sig_1106.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[52] , 
         \Controller_inst.int_STM32_TX_Byte[51] , 
         \Controller_inst.temp_buffer[49].sig_1109.FeedThruLUT , 
         \Controller_inst.temp_buffer[50].sig_1108.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[50] , 
         \Controller_inst.int_STM32_TX_Byte[49] , 
         \Controller_inst.temp_buffer[47].sig_1111.FeedThruLUT , 
         \Controller_inst.temp_buffer[48].sig_1110.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[48] , 
         \Controller_inst.int_STM32_TX_Byte[47] , 
         \Controller_inst.temp_buffer[45].sig_1113.FeedThruLUT , 
         \Controller_inst.temp_buffer[46].sig_1112.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[46] , 
         \Controller_inst.int_STM32_TX_Byte[45] , 
         \Controller_inst.temp_buffer[43].sig_1115.FeedThruLUT , 
         \Controller_inst.temp_buffer[44].sig_1114.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[44] , 
         \Controller_inst.int_STM32_TX_Byte[43] , 
         \Controller_inst.temp_buffer[41].sig_1117.FeedThruLUT , 
         \Controller_inst.temp_buffer[42].sig_1116.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[42] , 
         \Controller_inst.int_STM32_TX_Byte[41] , 
         \Controller_inst.temp_buffer[39].sig_1119.FeedThruLUT , 
         \Controller_inst.temp_buffer[40].sig_1118.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[40] , 
         \Controller_inst.int_STM32_TX_Byte[39] , 
         \Controller_inst.temp_buffer[37].sig_1121.FeedThruLUT , 
         \Controller_inst.temp_buffer[38].sig_1120.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[38] , 
         \Controller_inst.int_STM32_TX_Byte[37] , 
         \Controller_inst.temp_buffer[35].sig_1123.FeedThruLUT , 
         \Controller_inst.temp_buffer[36].sig_1122.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[36] , 
         \Controller_inst.int_STM32_TX_Byte[35] , 
         \Controller_inst.temp_buffer[33].sig_1125.FeedThruLUT , 
         \Controller_inst.temp_buffer[34].sig_1124.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[34] , 
         \Controller_inst.int_STM32_TX_Byte[33] , 
         \Controller_inst.temp_buffer[31].sig_1127.FeedThruLUT , 
         \Controller_inst.temp_buffer[32].sig_1126.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[32] , 
         \Controller_inst.int_STM32_TX_Byte[31] , 
         \Controller_inst.temp_buffer[29].sig_1129.FeedThruLUT , 
         \Controller_inst.temp_buffer[30].sig_1128.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[30] , 
         \Controller_inst.int_STM32_TX_Byte[29] , 
         \Controller_inst.temp_buffer[27].sig_1131.FeedThruLUT , 
         \Controller_inst.temp_buffer[28].sig_1130.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[28] , 
         \Controller_inst.int_STM32_TX_Byte[27] , 
         \Controller_inst.temp_buffer[25].sig_1133.FeedThruLUT , 
         \Controller_inst.temp_buffer[26].sig_1132.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[26] , 
         \Controller_inst.int_STM32_TX_Byte[25] , 
         \Controller_inst.temp_buffer[23].sig_1135.FeedThruLUT , 
         \Controller_inst.temp_buffer[24].sig_1134.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[24] , 
         \Controller_inst.int_STM32_TX_Byte[23] , 
         \Controller_inst.temp_buffer[21].sig_1137.FeedThruLUT , 
         \Controller_inst.temp_buffer[22].sig_1136.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[22] , 
         \Controller_inst.int_STM32_TX_Byte[21] , 
         \Controller_inst.temp_buffer[19].sig_1139.FeedThruLUT , 
         \Controller_inst.temp_buffer[20].sig_1138.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[20] , 
         \Controller_inst.int_STM32_TX_Byte[19] , 
         \Controller_inst.temp_buffer[17].sig_1141.FeedThruLUT , 
         \Controller_inst.temp_buffer[18].sig_1140.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[18] , 
         \Controller_inst.int_STM32_TX_Byte[17] , 
         \Controller_inst.temp_buffer[15].sig_1143.FeedThruLUT , 
         \Controller_inst.temp_buffer[16].sig_1142.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[16] , 
         \Controller_inst.int_STM32_TX_Byte[15] , 
         \Controller_inst.temp_buffer[13].sig_1145.FeedThruLUT , 
         \Controller_inst.temp_buffer[14].sig_1144.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[14] , 
         \Controller_inst.int_STM32_TX_Byte[13] , 
         \Controller_inst.temp_buffer[11].sig_1147.FeedThruLUT , 
         \Controller_inst.temp_buffer[12].sig_1146.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[12] , 
         \Controller_inst.int_STM32_TX_Byte[11] , 
         \Controller_inst.temp_buffer[9].sig_1149.FeedThruLUT , 
         \Controller_inst.temp_buffer[10].sig_1148.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[10] , 
         \Controller_inst.int_STM32_TX_Byte[9] , 
         \Controller_inst.temp_buffer[7].sig_1151.FeedThruLUT , 
         \Controller_inst.temp_buffer[8].sig_1150.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[8] , 
         \Controller_inst.int_STM32_TX_Byte[7] , 
         \Controller_inst.temp_buffer[5].sig_1153.FeedThruLUT , 
         \Controller_inst.temp_buffer[6].sig_1152.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[6] , 
         \Controller_inst.int_STM32_TX_Byte[5] , 
         \Controller_inst.temp_buffer[3].sig_1155.FeedThruLUT , 
         \Controller_inst.temp_buffer[4].sig_1154.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[4] , 
         \Controller_inst.int_STM32_TX_Byte[3] , 
         \Controller_inst.temp_buffer[1].sig_1157.FeedThruLUT , 
         \Controller_inst.temp_buffer[2].sig_1156.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[2] , 
         \Controller_inst.int_STM32_TX_Byte[1] , 
         \Controller_inst.int_FIFO_Q[14].sig_1159.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1158.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1161.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1160.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1163.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1162.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1165.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1164.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1167.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1166.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1169.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1168.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1171.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1170.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1174.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1173.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1176.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1175.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1178.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1177.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1180.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1179.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1182.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1181.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1185.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1183.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1186.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1184.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1188.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1187.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1191.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1190.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1193.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1192.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1195.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1194.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1197.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1196.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1199.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1198.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1201.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1200.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1203.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1202.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1206.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1205.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1208.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1207.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1210.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1209.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1212.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1211.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1214.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1213.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1216.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1215.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1218.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1217.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1221.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1220.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1223.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1222.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1225.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1224.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1227.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1226.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1229.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1228.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1231.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1230.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1233.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1232.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1236.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1235.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1238.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1237.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1240.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1239.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1242.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1241.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1244.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1243.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1246.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1245.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1248.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1247.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1251.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1250.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1253.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1252.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1255.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1254.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1257.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1256.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1259.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1258.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1261.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1260.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1263.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1262.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1266.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1265.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1268.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1267.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1270.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1269.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1272.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1271.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1274.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1273.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1276.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1275.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1278.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1277.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1282.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1280.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1283.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1281.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1286.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1284.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1287.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1285.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1312.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1288.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1290.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1289.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1292.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1291.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1294.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1293.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1296.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1295.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1298.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1297.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1301.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1300.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1303.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1302.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1305.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1304.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1307.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1306.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1309.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1308.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1311.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1310.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1315.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1313.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1318.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1316.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1321.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1319.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1322.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1320.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1325.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1323.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1326.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1324.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1329.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1327.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1330.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1328.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1333.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1331.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1334.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1332.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1337.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1335.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1338.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1336.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1341.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1339.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1342.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1340.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1345.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1343.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1348.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1346.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1351.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1349.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1352.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1350.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1355.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1353.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1356.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1354.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1358.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1357.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1360.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1359.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1362.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1361.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1364.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1363.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1366.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1365.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1369.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1368.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1371.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1370.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1373.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1372.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1375.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1374.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1377.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1376.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1379.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1378.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1381.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1380.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1384.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1383.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1386.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1385.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1388.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1387.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1390.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1389.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1392.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1391.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1394.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1393.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1396.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1395.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1399.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1398.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1401.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1400.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1403.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1402.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1405.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1404.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1407.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1406.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1409.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1408.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1411.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1410.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1414.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1413.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1416.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1415.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1418.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1417.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1420.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1419.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1422.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1421.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1424.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1423.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1426.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1425.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1429.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1428.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1431.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1430.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1433.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1432.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1435.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1434.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1437.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1436.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1439.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1438.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1441.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1440.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1444.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1443.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1446.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1445.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1448.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1447.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1450.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1449.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1452.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1451.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1454.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1453.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1456.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1455.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1459.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1458.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1461.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1460.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1463.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1462.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1465.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1464.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1467.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1466.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1469.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1468.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1471.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1470.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1474.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1473.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1476.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1475.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1478.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1477.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1480.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1479.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1482.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1481.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1484.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1483.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1486.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1485.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1489.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1488.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1491.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1490.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1493.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1492.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1496.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1495.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1498.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1497.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1500.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1499.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1502.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1501.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1505.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1504.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1507.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1506.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1509.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1508.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1511.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1510.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1513.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1512.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[12].sig_1520.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[15].sig_1514.FeedThruLUT , 
         \Controller_inst.n10189 , 
         \Controller_inst.int_FIFO_Q[4].sig_1517.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1515.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[13].sig_1518.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[14].sig_1516.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1521.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1519.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[10].sig_1524.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[11].sig_1522.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[9].sig_1525.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[8].sig_1526.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[6].sig_1528.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[7].sig_1527.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[4].sig_1530.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[5].sig_1529.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[2].sig_1532.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[3].sig_1531.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[0].sig_1534.FeedThruLUT , 
         \Controller_inst.int_FIFO_Q[1].sig_1533.FeedThruLUT , n21821, n21817, 
         n14937, n14943, n21816, n14929, n23228, 
         \Controller_inst.int_RHD_TX_Byte[1] , 
         \Controller_inst.int_RHD_TX_Byte[2] , n21820, n21819, n14946, n14939, 
         n23226, \Controller_inst.int_RHD_TX_Byte[3] , 
         \Controller_inst.int_RHD_TX_Byte[4] , n21623, n9605, n22335, n12, 
         rhd_done_config, n62, n31, \Controller_inst.int_RHD_TX_Byte[8] , 
         \Controller_inst.int_RHD_TX_Byte[9] , n9602, n17448, n24401, n5, 
         \Controller_inst.int_RHD_TX_Byte[10] , 
         \Controller_inst.int_RHD_TX_Byte[11] , n9600, n24887, n23237, n21811, 
         n23236, n23235, n24884, \Controller_inst.int_RHD_TX_Byte[12] , 
         \Controller_inst.int_RHD_TX_Byte[13] , n11, n9599, n21803, n16, 
         n23240, n15210, \Controller_inst.int_RHD_TX_Byte[14] , 
         \Controller_inst.int_RHD_TX_Byte[15] , 
         \Controller_inst.n167_adj_2776[2] , 
         \Controller_inst.n167_adj_2776[1] , \Controller_inst.n4_adj_2587 , 
         \Controller_inst.n167_adj_2776[4] , 
         \Controller_inst.n167_adj_2776[3] , 
         \Controller_inst.n167_adj_2776[6] , 
         \Controller_inst.n167_adj_2776[5] , 
         \Controller_inst.n167_adj_2776[8] , 
         \Controller_inst.n167_adj_2776[7] , 
         \Controller_inst.n167_adj_2776[10] , 
         \Controller_inst.n167_adj_2776[9] , 
         \Controller_inst.n167_adj_2776[12] , 
         \Controller_inst.n167_adj_2776[11] , 
         \Controller_inst.n167_adj_2776[14] , 
         \Controller_inst.n167_adj_2776[13] , 
         \Controller_inst.n167_adj_2776[16] , 
         \Controller_inst.n167_adj_2776[15] , 
         \Controller_inst.n167_adj_2776[18] , 
         \Controller_inst.n167_adj_2776[17] , 
         \Controller_inst.n167_adj_2776[20] , 
         \Controller_inst.n167_adj_2776[19] , 
         \Controller_inst.n167_adj_2776[22] , 
         \Controller_inst.n167_adj_2776[21] , 
         \Controller_inst.n167_adj_2776[24] , 
         \Controller_inst.n167_adj_2776[23] , 
         \Controller_inst.n167_adj_2776[26] , 
         \Controller_inst.n167_adj_2776[25] , 
         \Controller_inst.n167_adj_2776[28] , 
         \Controller_inst.n167_adj_2776[27] , 
         \Controller_inst.n167_adj_2776[30] , 
         \Controller_inst.n167_adj_2776[29] , 
         \Controller_inst.n167_adj_2777[2] , 
         \Controller_inst.n167_adj_2777[1] , 
         \Controller_inst.n167_adj_2777[4] , 
         \Controller_inst.n167_adj_2777[3] , 
         \Controller_inst.n167_adj_2777[5] , 
         \Controller_inst.n167_adj_2777[7] , 
         \Controller_inst.n167_adj_2777[6] , 
         \Controller_inst.n167_adj_2777[9] , 
         \Controller_inst.n167_adj_2777[8] , 
         \Controller_inst.n167_adj_2777[11] , 
         \Controller_inst.n167_adj_2777[10] , 
         \Controller_inst.n167_adj_2777[13] , 
         \Controller_inst.n167_adj_2777[12] , 
         \Controller_inst.n167_adj_2777[15] , 
         \Controller_inst.n167_adj_2777[14] , 
         \Controller_inst.n167_adj_2777[17] , 
         \Controller_inst.n167_adj_2777[16] , 
         \Controller_inst.n167_adj_2777[21] , 
         \Controller_inst.n167_adj_2777[20] , 
         \Controller_inst.n167_adj_2777[23] , 
         \Controller_inst.n167_adj_2777[22] , 
         \Controller_inst.n167_adj_2777[25] , 
         \Controller_inst.n167_adj_2777[24] , 
         \Controller_inst.n167_adj_2777[31] , 
         \Controller_inst.n167_adj_2777[27] , 
         \Controller_inst.n33_2[2].sig_2172.FeedThruLUT , 
         \Controller_inst.n33_2[1].sig_2171.FeedThruLUT , 
         \Controller_inst.n33_2[4].sig_2174.FeedThruLUT , 
         \Controller_inst.n33_2[3].sig_2173.FeedThruLUT , 
         \Controller_inst.n33_2[6].sig_2176.FeedThruLUT , 
         \Controller_inst.n33_2[5].sig_2175.FeedThruLUT , 
         \Controller_inst.n167_adj_2778[2] , 
         \Controller_inst.n167_adj_2778[1] , \Controller_inst.n9724 , 
         \Controller_inst.n5_adj_2591 , \Controller_inst.n167_adj_2778[4] , 
         \Controller_inst.n167_adj_2778[3] , 
         \Controller_inst.n167_adj_2778[6] , 
         \Controller_inst.n167_adj_2778[5] , 
         \Controller_inst.n167_adj_2778[8] , 
         \Controller_inst.n167_adj_2778[7] , 
         \Controller_inst.n167_adj_2778[10] , 
         \Controller_inst.n167_adj_2778[9] , 
         \Controller_inst.n167_adj_2778[12] , 
         \Controller_inst.n167_adj_2778[11] , 
         \Controller_inst.n167_adj_2778[14] , 
         \Controller_inst.n167_adj_2778[13] , 
         \Controller_inst.n167_adj_2778[16] , 
         \Controller_inst.n167_adj_2778[15] , 
         \Controller_inst.n167_adj_2778[18] , 
         \Controller_inst.n167_adj_2778[17] , 
         \Controller_inst.n167_adj_2778[20] , 
         \Controller_inst.n167_adj_2778[19] , 
         \Controller_inst.n167_adj_2778[22] , 
         \Controller_inst.n167_adj_2778[21] , 
         \Controller_inst.n167_adj_2778[24] , 
         \Controller_inst.n167_adj_2778[23] , 
         \Controller_inst.n167_adj_2778[26] , 
         \Controller_inst.n167_adj_2778[25] , 
         \Controller_inst.n167_adj_2778[28] , 
         \Controller_inst.n167_adj_2778[27] , 
         \Controller_inst.n167_adj_2778[29] , 
         \Controller_inst.n167_adj_2778[31] , 
         \Controller_inst.n167_adj_2778[30] , \Controller_inst.n15495 , 
         \Controller_inst.n15496 , \channel_array[0][8] , 
         \channel_array[0][11] , n29, RGB1_OUT_c, 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2606[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14714 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1627 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2606[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14722 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12556 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12558 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n14500 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n12557 , int_STM32_SPI_CS_n, 
         \Controller_inst.SPI_Master_CS_STM32_1.n2606[0] , 
         \Controller_inst.n19 , 
         \Controller_inst.int_STM32_TX_DV.sig_1536.FeedThruLUT , 
         \Controller_inst.n18 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15471 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15475 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15473 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15481 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21134 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1821[0] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1823[10] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15477 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15462 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15469 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21140 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24533 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14736 , 
         int_STM32_SPI_MOSI, 
         \Controller_inst.int_STM32_TX_Byte[0].sig_1537.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1538.FeedThruLUT 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk , 
         int_STM32_SPI_Clk, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16576 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2997 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[3] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[2] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[5] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[4] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[7] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[6] 
         , \Controller_inst.int_STM32_TX_Byte[2].sig_1540.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[1].sig_1539.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] , 
         \Controller_inst.int_STM32_TX_Byte[4].sig_1542.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[3].sig_1541.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] , 
         \Controller_inst.int_STM32_TX_Byte[6].sig_1544.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[5].sig_1543.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] , 
         \Controller_inst.int_STM32_TX_Byte[8].sig_1546.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[7].sig_1545.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] , 
         \Controller_inst.int_STM32_TX_Byte[10].sig_1548.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[9].sig_1547.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] , 
         \Controller_inst.int_STM32_TX_Byte[12].sig_1550.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[11].sig_1549.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] , 
         \Controller_inst.int_STM32_TX_Byte[14].sig_1552.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[13].sig_1551.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] , 
         \Controller_inst.int_STM32_TX_Byte[16].sig_1554.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[15].sig_1553.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] , 
         \Controller_inst.int_STM32_TX_Byte[18].sig_1556.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[17].sig_1555.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] , 
         \Controller_inst.int_STM32_TX_Byte[20].sig_1558.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[19].sig_1557.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] , 
         \Controller_inst.int_STM32_TX_Byte[22].sig_1560.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[21].sig_1559.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] , 
         \Controller_inst.int_STM32_TX_Byte[24].sig_1562.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[23].sig_1561.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] , 
         \Controller_inst.int_STM32_TX_Byte[26].sig_1564.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[25].sig_1563.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] , 
         \Controller_inst.int_STM32_TX_Byte[28].sig_1566.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[27].sig_1565.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] , 
         \Controller_inst.int_STM32_TX_Byte[30].sig_1568.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[29].sig_1567.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] , 
         \Controller_inst.int_STM32_TX_Byte[32].sig_1570.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[31].sig_1569.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] , 
         \Controller_inst.int_STM32_TX_Byte[34].sig_1572.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[33].sig_1571.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] , 
         \Controller_inst.int_STM32_TX_Byte[36].sig_1574.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[35].sig_1573.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] , 
         \Controller_inst.int_STM32_TX_Byte[38].sig_1576.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[37].sig_1575.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] , 
         \Controller_inst.int_STM32_TX_Byte[40].sig_1578.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[39].sig_1577.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] , 
         \Controller_inst.int_STM32_TX_Byte[42].sig_1580.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[41].sig_1579.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] , 
         \Controller_inst.int_STM32_TX_Byte[44].sig_1582.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[43].sig_1581.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] , 
         \Controller_inst.int_STM32_TX_Byte[46].sig_1584.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[45].sig_1583.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] , 
         \Controller_inst.int_STM32_TX_Byte[48].sig_1586.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[47].sig_1585.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] , 
         \Controller_inst.int_STM32_TX_Byte[50].sig_1588.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[49].sig_1587.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] , 
         \Controller_inst.int_STM32_TX_Byte[52].sig_1590.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[51].sig_1589.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] , 
         \Controller_inst.int_STM32_TX_Byte[54].sig_1592.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[53].sig_1591.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] , 
         \Controller_inst.int_STM32_TX_Byte[56].sig_1594.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[55].sig_1593.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] , 
         \Controller_inst.int_STM32_TX_Byte[58].sig_1596.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[57].sig_1595.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] , 
         \Controller_inst.int_STM32_TX_Byte[60].sig_1598.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[59].sig_1597.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] , 
         \Controller_inst.int_STM32_TX_Byte[62].sig_1600.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[61].sig_1599.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] , 
         \Controller_inst.int_STM32_TX_Byte[64].sig_1602.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[63].sig_1601.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] , 
         \Controller_inst.int_STM32_TX_Byte[66].sig_1604.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[65].sig_1603.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] , 
         \Controller_inst.int_STM32_TX_Byte[68].sig_1606.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[67].sig_1605.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] , 
         \Controller_inst.int_STM32_TX_Byte[70].sig_1608.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[69].sig_1607.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] , 
         \Controller_inst.int_STM32_TX_Byte[72].sig_1610.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[71].sig_1609.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] , 
         \Controller_inst.int_STM32_TX_Byte[74].sig_1612.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[73].sig_1611.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] , 
         \Controller_inst.int_STM32_TX_Byte[76].sig_1614.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[75].sig_1613.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] , 
         \Controller_inst.int_STM32_TX_Byte[78].sig_1616.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[77].sig_1615.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] , 
         \Controller_inst.int_STM32_TX_Byte[80].sig_1618.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[79].sig_1617.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] , 
         \Controller_inst.int_STM32_TX_Byte[82].sig_1620.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[81].sig_1619.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] , 
         \Controller_inst.int_STM32_TX_Byte[84].sig_1622.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[83].sig_1621.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] , 
         \Controller_inst.int_STM32_TX_Byte[86].sig_1624.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[85].sig_1623.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] , 
         \Controller_inst.int_STM32_TX_Byte[88].sig_1626.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[87].sig_1625.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] , 
         \Controller_inst.int_STM32_TX_Byte[90].sig_1628.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[89].sig_1627.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] , 
         \Controller_inst.int_STM32_TX_Byte[92].sig_1630.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[91].sig_1629.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] , 
         \Controller_inst.int_STM32_TX_Byte[94].sig_1632.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[93].sig_1631.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] , 
         \Controller_inst.int_STM32_TX_Byte[96].sig_1634.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[95].sig_1633.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] , 
         \Controller_inst.int_STM32_TX_Byte[98].sig_1636.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[97].sig_1635.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] , 
         \Controller_inst.int_STM32_TX_Byte[100].sig_1638.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[99].sig_1637.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] , 
         \Controller_inst.int_STM32_TX_Byte[102].sig_1640.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[101].sig_1639.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] , 
         \Controller_inst.int_STM32_TX_Byte[104].sig_1642.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[103].sig_1641.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] , 
         \Controller_inst.int_STM32_TX_Byte[106].sig_1644.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[105].sig_1643.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] , 
         \Controller_inst.int_STM32_TX_Byte[108].sig_1646.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[107].sig_1645.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] , 
         \Controller_inst.int_STM32_TX_Byte[110].sig_1648.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[109].sig_1647.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] , 
         \Controller_inst.int_STM32_TX_Byte[112].sig_1650.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[111].sig_1649.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] , 
         \Controller_inst.int_STM32_TX_Byte[114].sig_1652.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[113].sig_1651.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] , 
         \Controller_inst.int_STM32_TX_Byte[116].sig_1654.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[115].sig_1653.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] , 
         \Controller_inst.int_STM32_TX_Byte[118].sig_1656.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[117].sig_1655.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] , 
         \Controller_inst.int_STM32_TX_Byte[120].sig_1658.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[119].sig_1657.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] , 
         \Controller_inst.int_STM32_TX_Byte[122].sig_1660.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[121].sig_1659.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] , 
         \Controller_inst.int_STM32_TX_Byte[124].sig_1662.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[123].sig_1661.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] , 
         \Controller_inst.int_STM32_TX_Byte[126].sig_1664.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[125].sig_1663.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] , 
         \Controller_inst.int_STM32_TX_Byte[128].sig_1666.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[127].sig_1665.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] , 
         \Controller_inst.int_STM32_TX_Byte[130].sig_1668.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[129].sig_1667.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] , 
         \Controller_inst.int_STM32_TX_Byte[132].sig_1670.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[131].sig_1669.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] , 
         \Controller_inst.int_STM32_TX_Byte[134].sig_1672.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[133].sig_1671.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] , 
         \Controller_inst.int_STM32_TX_Byte[136].sig_1674.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[135].sig_1673.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] , 
         \Controller_inst.int_STM32_TX_Byte[138].sig_1676.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[137].sig_1675.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] , 
         \Controller_inst.int_STM32_TX_Byte[140].sig_1678.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[139].sig_1677.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] , 
         \Controller_inst.int_STM32_TX_Byte[142].sig_1680.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[141].sig_1679.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] , 
         \Controller_inst.int_STM32_TX_Byte[144].sig_1682.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[143].sig_1681.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] , 
         \Controller_inst.int_STM32_TX_Byte[146].sig_1684.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[145].sig_1683.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] , 
         \Controller_inst.int_STM32_TX_Byte[148].sig_1686.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[147].sig_1685.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] , 
         \Controller_inst.int_STM32_TX_Byte[150].sig_1688.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[149].sig_1687.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] , 
         \Controller_inst.int_STM32_TX_Byte[152].sig_1690.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[151].sig_1689.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] , 
         \Controller_inst.int_STM32_TX_Byte[154].sig_1692.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[153].sig_1691.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] , 
         \Controller_inst.int_STM32_TX_Byte[156].sig_1694.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[155].sig_1693.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] , 
         \Controller_inst.int_STM32_TX_Byte[158].sig_1696.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[157].sig_1695.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] , 
         \Controller_inst.int_STM32_TX_Byte[160].sig_1698.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[159].sig_1697.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] , 
         \Controller_inst.int_STM32_TX_Byte[162].sig_1700.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[161].sig_1699.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] , 
         \Controller_inst.int_STM32_TX_Byte[164].sig_1702.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[163].sig_1701.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] , 
         \Controller_inst.int_STM32_TX_Byte[166].sig_1704.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[165].sig_1703.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] , 
         \Controller_inst.int_STM32_TX_Byte[168].sig_1706.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[167].sig_1705.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] , 
         \Controller_inst.int_STM32_TX_Byte[170].sig_1708.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[169].sig_1707.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] , 
         \Controller_inst.int_STM32_TX_Byte[172].sig_1710.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[171].sig_1709.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] , 
         \Controller_inst.int_STM32_TX_Byte[174].sig_1712.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[173].sig_1711.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] , 
         \Controller_inst.int_STM32_TX_Byte[176].sig_1714.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[175].sig_1713.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] , 
         \Controller_inst.int_STM32_TX_Byte[178].sig_1716.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[177].sig_1715.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] , 
         \Controller_inst.int_STM32_TX_Byte[180].sig_1718.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[179].sig_1717.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] , 
         \Controller_inst.int_STM32_TX_Byte[182].sig_1720.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[181].sig_1719.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] , 
         \Controller_inst.int_STM32_TX_Byte[184].sig_1722.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[183].sig_1721.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] , 
         \Controller_inst.int_STM32_TX_Byte[186].sig_1724.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[185].sig_1723.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] , 
         \Controller_inst.int_STM32_TX_Byte[188].sig_1726.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[187].sig_1725.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] , 
         \Controller_inst.int_STM32_TX_Byte[190].sig_1728.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[189].sig_1727.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] , 
         \Controller_inst.int_STM32_TX_Byte[192].sig_1730.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[191].sig_1729.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] , 
         \Controller_inst.int_STM32_TX_Byte[194].sig_1732.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[193].sig_1731.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] , 
         \Controller_inst.int_STM32_TX_Byte[196].sig_1734.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[195].sig_1733.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] , 
         \Controller_inst.int_STM32_TX_Byte[198].sig_1736.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[197].sig_1735.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] , 
         \Controller_inst.int_STM32_TX_Byte[200].sig_1738.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[199].sig_1737.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] , 
         \Controller_inst.int_STM32_TX_Byte[202].sig_1740.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[201].sig_1739.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] , 
         \Controller_inst.int_STM32_TX_Byte[204].sig_1742.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[203].sig_1741.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] , 
         \Controller_inst.int_STM32_TX_Byte[206].sig_1744.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[205].sig_1743.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] , 
         \Controller_inst.int_STM32_TX_Byte[208].sig_1746.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[207].sig_1745.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] , 
         \Controller_inst.int_STM32_TX_Byte[210].sig_1748.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[209].sig_1747.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] , 
         \Controller_inst.int_STM32_TX_Byte[212].sig_1750.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[211].sig_1749.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] , 
         \Controller_inst.int_STM32_TX_Byte[214].sig_1752.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[213].sig_1751.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] , 
         \Controller_inst.int_STM32_TX_Byte[216].sig_1754.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[215].sig_1753.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] , 
         \Controller_inst.int_STM32_TX_Byte[218].sig_1756.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[217].sig_1755.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] , 
         \Controller_inst.int_STM32_TX_Byte[220].sig_1758.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[219].sig_1757.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] , 
         \Controller_inst.int_STM32_TX_Byte[222].sig_1760.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[221].sig_1759.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] , 
         \Controller_inst.int_STM32_TX_Byte[224].sig_1762.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[223].sig_1761.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] , 
         \Controller_inst.int_STM32_TX_Byte[226].sig_1764.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[225].sig_1763.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] , 
         \Controller_inst.int_STM32_TX_Byte[228].sig_1766.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[227].sig_1765.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] , 
         \Controller_inst.int_STM32_TX_Byte[230].sig_1768.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[229].sig_1767.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] , 
         \Controller_inst.int_STM32_TX_Byte[232].sig_1770.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[231].sig_1769.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] , 
         \Controller_inst.int_STM32_TX_Byte[234].sig_1772.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[233].sig_1771.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] , 
         \Controller_inst.int_STM32_TX_Byte[236].sig_1774.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[235].sig_1773.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] , 
         \Controller_inst.int_STM32_TX_Byte[238].sig_1776.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[237].sig_1775.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] , 
         \Controller_inst.int_STM32_TX_Byte[240].sig_1778.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[239].sig_1777.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] , 
         \Controller_inst.int_STM32_TX_Byte[242].sig_1780.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[241].sig_1779.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] , 
         \Controller_inst.int_STM32_TX_Byte[244].sig_1782.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[243].sig_1781.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] , 
         \Controller_inst.int_STM32_TX_Byte[246].sig_1784.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[245].sig_1783.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] , 
         \Controller_inst.int_STM32_TX_Byte[248].sig_1786.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[247].sig_1785.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] , 
         \Controller_inst.int_STM32_TX_Byte[250].sig_1788.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[249].sig_1787.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] , 
         \Controller_inst.int_STM32_TX_Byte[252].sig_1790.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[251].sig_1789.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] , 
         \Controller_inst.int_STM32_TX_Byte[254].sig_1792.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[253].sig_1791.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] , 
         \Controller_inst.int_STM32_TX_Byte[256].sig_1794.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[255].sig_1793.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] , 
         \Controller_inst.int_STM32_TX_Byte[258].sig_1796.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[257].sig_1795.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] , 
         \Controller_inst.int_STM32_TX_Byte[260].sig_1798.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[259].sig_1797.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] , 
         \Controller_inst.int_STM32_TX_Byte[262].sig_1800.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[261].sig_1799.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] , 
         \Controller_inst.int_STM32_TX_Byte[264].sig_1802.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[263].sig_1801.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] , 
         \Controller_inst.int_STM32_TX_Byte[266].sig_1804.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[265].sig_1803.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] , 
         \Controller_inst.int_STM32_TX_Byte[268].sig_1806.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[267].sig_1805.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] , 
         \Controller_inst.int_STM32_TX_Byte[270].sig_1808.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[269].sig_1807.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] , 
         \Controller_inst.int_STM32_TX_Byte[272].sig_1810.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[271].sig_1809.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] , 
         \Controller_inst.int_STM32_TX_Byte[274].sig_1812.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[273].sig_1811.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] , 
         \Controller_inst.int_STM32_TX_Byte[276].sig_1814.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[275].sig_1813.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] , 
         \Controller_inst.int_STM32_TX_Byte[278].sig_1816.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[277].sig_1815.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] , 
         \Controller_inst.int_STM32_TX_Byte[280].sig_1818.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[279].sig_1817.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] , 
         \Controller_inst.int_STM32_TX_Byte[282].sig_1820.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[281].sig_1819.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] , 
         \Controller_inst.int_STM32_TX_Byte[284].sig_1822.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[283].sig_1821.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] , 
         \Controller_inst.int_STM32_TX_Byte[286].sig_1824.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[285].sig_1823.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] , 
         \Controller_inst.int_STM32_TX_Byte[288].sig_1826.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[287].sig_1825.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] , 
         \Controller_inst.int_STM32_TX_Byte[290].sig_1828.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[289].sig_1827.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] , 
         \Controller_inst.int_STM32_TX_Byte[292].sig_1830.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[291].sig_1829.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] , 
         \Controller_inst.int_STM32_TX_Byte[294].sig_1832.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[293].sig_1831.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] , 
         \Controller_inst.int_STM32_TX_Byte[296].sig_1834.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[295].sig_1833.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] , 
         \Controller_inst.int_STM32_TX_Byte[298].sig_1836.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[297].sig_1835.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] , 
         \Controller_inst.int_STM32_TX_Byte[300].sig_1838.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[299].sig_1837.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] , 
         \Controller_inst.int_STM32_TX_Byte[302].sig_1840.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[301].sig_1839.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] , 
         \Controller_inst.int_STM32_TX_Byte[304].sig_1842.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[303].sig_1841.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] , 
         \Controller_inst.int_STM32_TX_Byte[306].sig_1844.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[305].sig_1843.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] , 
         \Controller_inst.int_STM32_TX_Byte[308].sig_1846.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[307].sig_1845.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] , 
         \Controller_inst.int_STM32_TX_Byte[310].sig_1848.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[309].sig_1847.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] , 
         \Controller_inst.int_STM32_TX_Byte[312].sig_1850.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[311].sig_1849.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] , 
         \Controller_inst.int_STM32_TX_Byte[314].sig_1852.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[313].sig_1851.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] , 
         \Controller_inst.int_STM32_TX_Byte[316].sig_1854.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[315].sig_1853.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] , 
         \Controller_inst.int_STM32_TX_Byte[318].sig_1856.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[317].sig_1855.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] , 
         \Controller_inst.int_STM32_TX_Byte[320].sig_1858.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[319].sig_1857.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] , 
         \Controller_inst.int_STM32_TX_Byte[322].sig_1860.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[321].sig_1859.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] , 
         \Controller_inst.int_STM32_TX_Byte[324].sig_1862.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[323].sig_1861.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] , 
         \Controller_inst.int_STM32_TX_Byte[326].sig_1864.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[325].sig_1863.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] , 
         \Controller_inst.int_STM32_TX_Byte[328].sig_1866.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[327].sig_1865.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] , 
         \Controller_inst.int_STM32_TX_Byte[330].sig_1868.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[329].sig_1867.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] , 
         \Controller_inst.int_STM32_TX_Byte[332].sig_1870.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[331].sig_1869.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] , 
         \Controller_inst.int_STM32_TX_Byte[334].sig_1872.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[333].sig_1871.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] , 
         \Controller_inst.int_STM32_TX_Byte[336].sig_1874.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[335].sig_1873.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] , 
         \Controller_inst.int_STM32_TX_Byte[338].sig_1876.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[337].sig_1875.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] , 
         \Controller_inst.int_STM32_TX_Byte[340].sig_1878.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[339].sig_1877.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] , 
         \Controller_inst.int_STM32_TX_Byte[342].sig_1880.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[341].sig_1879.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] , 
         \Controller_inst.int_STM32_TX_Byte[344].sig_1882.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[343].sig_1881.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] , 
         \Controller_inst.int_STM32_TX_Byte[346].sig_1884.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[345].sig_1883.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] , 
         \Controller_inst.int_STM32_TX_Byte[348].sig_1886.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[347].sig_1885.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] , 
         \Controller_inst.int_STM32_TX_Byte[350].sig_1888.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[349].sig_1887.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] , 
         \Controller_inst.int_STM32_TX_Byte[352].sig_1890.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[351].sig_1889.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] , 
         \Controller_inst.int_STM32_TX_Byte[354].sig_1892.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[353].sig_1891.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] , 
         \Controller_inst.int_STM32_TX_Byte[356].sig_1894.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[355].sig_1893.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] , 
         \Controller_inst.int_STM32_TX_Byte[358].sig_1896.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[357].sig_1895.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] , 
         \Controller_inst.int_STM32_TX_Byte[360].sig_1898.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[359].sig_1897.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] , 
         \Controller_inst.int_STM32_TX_Byte[362].sig_1900.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[361].sig_1899.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] , 
         \Controller_inst.int_STM32_TX_Byte[364].sig_1902.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[363].sig_1901.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] , 
         \Controller_inst.int_STM32_TX_Byte[366].sig_1904.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[365].sig_1903.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] , 
         \Controller_inst.int_STM32_TX_Byte[368].sig_1906.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[367].sig_1905.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] , 
         \Controller_inst.int_STM32_TX_Byte[370].sig_1908.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[369].sig_1907.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] , 
         \Controller_inst.int_STM32_TX_Byte[372].sig_1910.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[371].sig_1909.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] , 
         \Controller_inst.int_STM32_TX_Byte[374].sig_1912.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[373].sig_1911.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] , 
         \Controller_inst.int_STM32_TX_Byte[376].sig_1914.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[375].sig_1913.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] , 
         \Controller_inst.int_STM32_TX_Byte[378].sig_1916.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[377].sig_1915.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] , 
         \Controller_inst.int_STM32_TX_Byte[380].sig_1918.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[379].sig_1917.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] , 
         \Controller_inst.int_STM32_TX_Byte[382].sig_1920.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[381].sig_1919.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] , 
         \Controller_inst.int_STM32_TX_Byte[384].sig_1922.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[383].sig_1921.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] , 
         \Controller_inst.int_STM32_TX_Byte[386].sig_1924.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[385].sig_1923.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] , 
         \Controller_inst.int_STM32_TX_Byte[388].sig_1926.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[387].sig_1925.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] , 
         \Controller_inst.int_STM32_TX_Byte[390].sig_1928.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[389].sig_1927.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[392].sig_1930.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[391].sig_1929.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[394].sig_1932.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[393].sig_1931.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[396].sig_1934.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[395].sig_1933.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[398].sig_1936.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[397].sig_1935.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[400].sig_1938.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[399].sig_1937.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[402].sig_1940.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[401].sig_1939.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] , 
         \Controller_inst.int_STM32_TX_Byte[404].sig_1942.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[403].sig_1941.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] , 
         \Controller_inst.int_STM32_TX_Byte[406].sig_1944.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[405].sig_1943.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[408].sig_1946.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[407].sig_1945.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[410].sig_1948.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[409].sig_1947.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[412].sig_1950.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[411].sig_1949.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] , 
         \Controller_inst.int_STM32_TX_Byte[414].sig_1952.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[413].sig_1951.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] , 
         \Controller_inst.int_STM32_TX_Byte[416].sig_1954.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[415].sig_1953.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] , 
         \Controller_inst.int_STM32_TX_Byte[418].sig_1956.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[417].sig_1955.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[420].sig_1958.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[419].sig_1957.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[422].sig_1960.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[421].sig_1959.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[424].sig_1962.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[423].sig_1961.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] , 
         \Controller_inst.int_STM32_TX_Byte[426].sig_1964.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[425].sig_1963.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[428].sig_1966.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[427].sig_1965.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[430].sig_1968.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[429].sig_1967.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[432].sig_1970.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[431].sig_1969.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] , 
         \Controller_inst.int_STM32_TX_Byte[434].sig_1972.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[433].sig_1971.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[436].sig_1974.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[435].sig_1973.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[438].sig_1976.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[437].sig_1975.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[440].sig_1978.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[439].sig_1977.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[442].sig_1980.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[441].sig_1979.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[444].sig_1982.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[443].sig_1981.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[446].sig_1984.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[445].sig_1983.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[448].sig_1986.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[447].sig_1985.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[450].sig_1988.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[449].sig_1987.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[452].sig_1990.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[451].sig_1989.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[454].sig_1992.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[453].sig_1991.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[456].sig_1994.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[455].sig_1993.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[458].sig_1996.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[457].sig_1995.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[460].sig_1998.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[459].sig_1997.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[462].sig_2000.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[461].sig_1999.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[464].sig_2002.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[463].sig_2001.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] , 
         \Controller_inst.int_STM32_TX_Byte[466].sig_2004.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[465].sig_2003.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[468].sig_2006.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[467].sig_2005.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] , 
         \Controller_inst.int_STM32_TX_Byte[470].sig_2008.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[469].sig_2007.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] , 
         \Controller_inst.int_STM32_TX_Byte[472].sig_2010.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[471].sig_2009.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[474].sig_2012.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[473].sig_2011.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] , 
         \Controller_inst.int_STM32_TX_Byte[476].sig_2014.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[475].sig_2013.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] , 
         \Controller_inst.int_STM32_TX_Byte[478].sig_2016.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[477].sig_2015.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] , 
         \Controller_inst.int_STM32_TX_Byte[480].sig_2018.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[479].sig_2017.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] , 
         \Controller_inst.int_STM32_TX_Byte[482].sig_2020.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[481].sig_2019.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] , 
         \Controller_inst.int_STM32_TX_Byte[484].sig_2022.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[483].sig_2021.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] , 
         \Controller_inst.int_STM32_TX_Byte[486].sig_2024.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[485].sig_2023.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] , 
         \Controller_inst.int_STM32_TX_Byte[488].sig_2026.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[487].sig_2025.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] , 
         \Controller_inst.int_STM32_TX_Byte[490].sig_2028.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[489].sig_2027.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] , 
         \Controller_inst.int_STM32_TX_Byte[492].sig_2030.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[491].sig_2029.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] , 
         \Controller_inst.int_STM32_TX_Byte[494].sig_2032.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[493].sig_2031.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] , 
         \Controller_inst.int_STM32_TX_Byte[496].sig_2034.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[495].sig_2033.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] , 
         \Controller_inst.int_STM32_TX_Byte[498].sig_2036.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[497].sig_2035.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] , 
         \Controller_inst.int_STM32_TX_Byte[500].sig_2038.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[499].sig_2037.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] , 
         \Controller_inst.int_STM32_TX_Byte[502].sig_2040.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[501].sig_2039.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] , 
         \Controller_inst.int_STM32_TX_Byte[504].sig_2042.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[503].sig_2041.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] , 
         \Controller_inst.int_STM32_TX_Byte[506].sig_2044.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[505].sig_2043.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] , 
         \Controller_inst.int_STM32_TX_Byte[508].sig_2046.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[507].sig_2045.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] , 
         \Controller_inst.int_STM32_TX_Byte[510].sig_2048.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[509].sig_2047.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] , 
         \Controller_inst.int_STM32_TX_Byte[511].sig_2049.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15485 , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_2052.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_2051.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.n2981 , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_2054.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_2053.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_2056.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_2055.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_2058.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_2057.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_2060.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_2059.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_2062.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_2061.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_2064.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_2063.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_2065.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[2] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n17481 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n4 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14712 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[1] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n114 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] 
         , \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14715 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19921 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12550 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12552 , 
         \Controller_inst.n14497 , \Controller_inst.n70 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12551 , 
         int_RHD_SPI_CS_n, \Controller_inst.n2714[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] , 
         \Controller_inst.int_RHD_TX_Byte[0].sig_2066.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15509 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15510 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14545 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2578 
         , int_RHD_SPI_MISO, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17231 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15508 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15500 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7 , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] , 
         \Controller_inst.int_RHD_TX_DV.sig_2067.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_2068.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk 
         , int_RHD_SPI_Clk, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2355[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n25772 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2355[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2567 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21147 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n146 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14734 
         , int_RHD_SPI_MOSI, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n23277 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12383 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15464 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15465 
         , \Controller_inst.int_RHD_TX_Byte[1].sig_2069.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[1] 
         , \Controller_inst.int_RHD_TX_Byte[2].sig_2070.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[2] 
         , \Controller_inst.int_RHD_TX_Byte[4].sig_2072.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[3].sig_2071.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[4] 
         , \Controller_inst.int_RHD_TX_Byte[6].sig_2074.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[5].sig_2073.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[6] 
         , \Controller_inst.int_RHD_TX_Byte[8].sig_2076.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[7].sig_2075.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] 
         , \Controller_inst.int_RHD_TX_Byte[10].sig_2078.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[9].sig_2077.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] 
         , \Controller_inst.int_RHD_TX_Byte[12].sig_2080.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[11].sig_2079.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[12] 
         , \Controller_inst.int_RHD_TX_Byte[14].sig_2082.FeedThruLUT , 
         \Controller_inst.int_RHD_TX_Byte[13].sig_2081.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[13] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15491 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15493 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12797 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12795 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14790 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12801 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12799 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2577 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14798 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15487 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15489 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15520 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15521 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14580 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14576 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15518 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15519 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2580 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17459 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14556 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15516 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15517 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15514 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15515 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2579 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15512 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15513 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2102.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2084.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r 
         , \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2114.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2085.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2109.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2086.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_2115.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_2087.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2122.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2088.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2129.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2089.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r 
         , \Controller_inst.int_FIFO_RE , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2136.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2090.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2143.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2091.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_2150.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0].sig_2092.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22433 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21782 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21149 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_2093.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_2096.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_2095.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_2098.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_2097.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_2100.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_2099.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2104.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2103.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2106.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2105.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2108.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2107.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2111.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2110.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2113.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2112.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_2117.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_2116.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_2119.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_2118.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_2121.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_2120.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2124.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2123.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2126.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2125.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2128.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2127.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2131.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2130.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2133.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2132.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2135.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2134.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2138.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2137.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2140.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2139.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2142.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2141.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2145.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2144.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2147.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2146.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2149.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2148.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_2152.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_2151.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_2154.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_2153.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_2156.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_2155.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_2158.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_2157.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_2160.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_2159.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_2162.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_2161.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_2164.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_2163.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_2094.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2].sig_2165.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3].sig_2166.FeedThruLUT 
         , \Controller_inst.int_FIFO_COUNT[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_2168.FeedThruLUT 
         , \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] , n12905, 
         n24398, n23218, n23210, n6, n15205, n23231, n7, n23233, n15, n14951, 
         n23216, n14986, \Controller_inst.n4_adj_2733 , \Controller_inst.n62 , 
         \Controller_inst.n60 , \Controller_inst.n58 , \Controller_inst.n56 , 
         \Controller_inst.n54 , \Controller_inst.n52 , \Controller_inst.n50 , 
         \Controller_inst.n48_adj_2773 , \Controller_inst.n46_adj_2772 , 
         \Controller_inst.n44 , \Controller_inst.n42_adj_2771 , 
         \Controller_inst.n40_adj_2770 , \Controller_inst.n38_adj_2769 , 
         \Controller_inst.n36_adj_2768 , \Controller_inst.n34_adj_2767 , 
         \Controller_inst.n32 , \Controller_inst.n6_adj_2758 , 
         \Controller_inst.n8_adj_2759 , \Controller_inst.n10_adj_2760 , 
         \Controller_inst.n12_adj_2761 , \n17529$n2 , 
         \Controller_inst.n30_adj_2766 , \Controller_inst.n28_adj_2765 , 
         \Controller_inst.n14_adj_2762 , \Controller_inst.n16_adj_2763 , 
         \Controller_inst.n18_adj_2764 , \Controller_inst.n20 , 
         \Controller_inst.n22 , \Controller_inst.n24 , \Controller_inst.n26 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24500 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24503 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23087 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23099 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24731 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24995 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24416 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23060 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23051 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25091 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24641 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24419 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25298 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23196 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n394 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n393 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25292 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24431 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25295 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n390 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n391 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22992 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25286 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22945 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25280 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25283 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25274 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22951 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25268 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22954 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25262 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22960 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25256 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22963 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25250 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22966 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25244 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22969 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25238 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22972 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25232 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22975 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25226 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22978 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25220 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22981 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25214 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25217 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25208 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22987 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25202 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22990 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23061 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23062 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24578 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23040 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23041 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24581 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24449 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25196 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24437 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22993 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25190 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22996 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25184 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22999 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25178 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23002 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25172 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23008 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24491 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25166 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24569 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23011 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24479 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24800 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25160 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23014 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24815 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24869 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25154 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25157 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24761 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24971 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23018 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23192 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24917 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24914 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25148 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23177 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24407 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24404 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n2 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23021 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25142 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23023 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25136 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23026 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25130 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23029 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24539 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25124 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24527 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23032 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25118 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23035 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25112 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24617 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25115 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24551 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23039 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25106 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25100 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23044 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24845 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23185 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25094 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24635 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23047 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24683 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25055 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24878 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25088 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25082 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23053 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24572 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24575 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25076 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23056 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25070 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25073 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25064 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25058 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25061 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25052 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25046 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23071 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25040 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23074 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24629 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25034 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24611 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23077 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24953 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25028 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24530 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23081 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23096 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24413 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25022 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25025 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24494 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24497 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25016 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25019 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24473 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24566 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24455 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24599 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25010 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24719 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25013 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23090 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24488 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25004 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25007 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24560 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23006 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24998 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24992 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24482 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24485 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23130 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23131 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24554 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23121 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23122 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24557 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24986 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24989 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24980 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24983 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24476 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24695 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24974 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24755 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23107 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24689 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24770 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24968 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24962 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24965 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24548 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24956 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24959 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24470 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23183 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22985 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24515 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24950 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24395 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23174 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24392 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n64 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n65 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24542 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24545 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24944 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24947 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24464 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24467 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24938 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23119 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24536 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24926 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24929 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23124 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23125 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24458 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23118 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24461 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24920 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n27 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24452 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23129 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23117 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24803 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24881 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24908 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23197 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n36 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n35 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24902 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23204 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23201 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24410 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n32 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n33 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24896 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23066 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23114 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24767 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n43_adj_2583 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n42 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24890 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n40 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n39 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24446 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24524 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n68 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n67 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24605 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24602 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24872 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n5 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n4 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24440 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24443 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24866 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24434 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24518 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24521 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24860 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24863 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n387 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n386 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24428 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n384 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n383 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24854 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24857 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24386 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24389 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24842 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n210 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n209 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24422 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n206 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n207 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24425 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24836 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24839 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24830 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24833 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24824 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24827 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24818 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24821 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24812 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24806 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n376 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n375 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24794 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23138 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24797 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n373 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n372 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22957 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24512 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24788 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24782 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24776 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24701 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24587 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24698 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24773 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24764 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24758 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24659 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24752 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24647 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24746 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24749 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23102 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23105 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24740 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23093 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23084 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24707 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24743 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24734 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24737 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24728 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24722 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24725 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24509 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24716 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24710 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24713 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24704 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24593 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24692 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24686 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24680 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24674 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24677 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24668 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24662 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24665 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24656 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24644 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24638 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24632 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24626 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24506 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24620 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24614 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24608 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24596 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24590 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24584 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24932 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24935 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24848 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24851 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24650 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n23189 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24653 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8 , 
         n12838, n23220, n21123, n14952, n15_adj_2780, n22423, n22415, n22427, 
         n23, n17520, n22429, 
         \Controller_inst.int_RHD_TX_Byte[15].sig_2083.FeedThruLUT , n14919, 
         n14_adj_2783, n23213, n15_adj_2782, n21768, n22461, n26, n10, n21763, 
         n21826, n17529, n17535, n17523, n12_adj_2781, i_RHD_SPI_MISO_c, n1102, 
         \Controller_inst.n14433 , \Controller_inst.n63 , 
         \Controller_inst.n22315 , n21765, n21773, \Controller_inst.n15499 , 
         \channel_array[0][15] , n22449, n22451, \Controller_inst.n14594 , 
         n7982, \Controller_inst.n12537 , \Controller_inst.n14469 , 
         \Controller_inst.n21204 , \Controller_inst.n37 , 
         \Controller_inst.n48 , \Controller_inst.n38 , \Controller_inst.n43 , 
         n23221, \Controller_inst.n14539 , 
         \Controller_inst.int_STM32_TX_Ready , \Controller_inst.n21824 , 
         \Controller_inst.n8312 , \Controller_inst.n10084 , 
         \Controller_inst.n4 , \Controller_inst.n21778 , \Controller_inst.n15 , 
         \Controller_inst.n2953 , \Controller_inst.n1213 , 
         \Controller_inst.n11_c , \Controller_inst.n17126 , 
         \Controller_inst.n6 , \Controller_inst.n5_adj_2584 , 
         \Controller_inst.n22306 , \Controller_inst.n14515 , 
         \Controller_inst.n21173 , \Controller_inst.n21206 , 
         \Controller_inst.n28 , \Controller_inst.n30 , \Controller_inst.n27 , 
         \Controller_inst.n29_c , \Controller_inst.n167_adj_2777[26] , 
         \Controller_inst.n42 , \Controller_inst.n41 , \Controller_inst.n39 , 
         \Controller_inst.n40_adj_2594 , \Controller_inst.n167_adj_2777[29] , 
         \Controller_inst.n14524 , \Controller_inst.n18_adj_2595 , 
         \Controller_inst.n167_adj_2778[0] , \Controller_inst.n21136 , 
         \Controller_inst.n8 , \Controller_inst.n5_adj_2597 , 
         \Controller_inst.n6_adj_2596 , \Controller_inst.n167_adj_2776[31] , 
         \Controller_inst.n21804 , \Controller_inst.n14527 , 
         \Controller_inst.n14535 , \Controller_inst.n13 , 
         \Controller_inst.n12 , \Controller_inst.n12_adj_2727 , 
         \Controller_inst.n17225 , \Controller_inst.n13_adj_2728 , 
         \Controller_inst.n11_adj_2729 , \Controller_inst.n10 , 
         \Controller_inst.n11_adj_2730 , \Controller_inst.n10_adj_2731 , 
         \Controller_inst.n17215 , \Controller_inst.n10_adj_2732 , 
         \Controller_inst.n17411 , RGB2_OUT_c, \Controller_inst.n4_adj_2735 , 
         \Controller_inst.n6_adj_2737 , \Controller_inst.n8_adj_2739 , 
         \Controller_inst.n10_adj_2741 , \Controller_inst.n12_adj_2743 , 
         \Controller_inst.n14 , \Controller_inst.n16 , 
         \Controller_inst.n37_adj_2751 , \Controller_inst.n22357 , 
         \Controller_inst.n22453 , \Controller_inst.n46 , 
         \Controller_inst.n22455 , \Controller_inst.n22367 , 
         \Controller_inst.n22365 , \Controller_inst.n31_adj_2756 , 
         \Controller_inst.n9 , \Controller_inst.n4_adj_2774 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1547 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2983 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22958 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23116 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[8] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22949 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23005 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_c , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2987 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17078 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21162 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22377 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22393 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22397 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22437 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22399 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22375 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2576 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22403 
         , n21802, n14922, \Controller_inst.SPI_Master_CS_STM32_1.n12560 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n22431 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n17479 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n4 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n22463 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12554 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22443 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22465 , 
         \reset_counter[1].sig_000.FeedThruLUT , i_STM32_SPI_MISO_c, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[1] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21823 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17409 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12767 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15511 
         , o_RHD_SPI_Clk_c_N_2535, o_RHD_SPI_CS_n_c_N_2537, o_RHD_SPI_CS_n_c, 
         o_RHD_SPI_Clk_c, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2551 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV , n15505, 
         o_RHD_SPI_MOSI_c_N_2533, o_RHD_SPI_MOSI_c, 
         \Controller_inst.n167_adj_2776[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_2357[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15522 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_2101.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_2167.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV.sig_2050.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2659 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1821[1] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w 
         , \Controller_inst.n167_adj_2777[18] , 
         \Controller_inst.n167_adj_2777[30] , 
         \Controller_inst.n167_adj_2777[19] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12619 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w 
         , n21567, stop_counting, GND_net, \Controller_inst.n167_adj_2777[28] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15483 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15479 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2762 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[0] 
         , i_clk_c, \pll_inst.lscc_pll_inst.feedback_w ;

  SLICE_0 SLICE_0( .DI1(\reset_counter_27__N_513[26] ), 
    .DI0(\reset_counter_27__N_513[25] ), .D1(n26831), .C1(\reset_counter[26] ), 
    .D0(n20170), .C0(\reset_counter[25] ), .CLK(pll_clk_int), .CIN0(n20170), 
    .CIN1(n26831), .Q0(\reset_counter[25] ), .Q1(\reset_counter[26] ), 
    .F0(\reset_counter_27__N_513[25] ), .F1(\reset_counter_27__N_513[26] ), 
    .COUT1(n20172), .COUT0(n26831));
  SLICE_1 SLICE_1( .DI1(\reset_counter_27__N_513[24] ), 
    .DI0(\reset_counter_27__N_513[23] ), .D1(n26828), .C1(\reset_counter[24] ), 
    .D0(n20168), .C0(\reset_counter[23] ), .CLK(pll_clk_int), .CIN0(n20168), 
    .CIN1(n26828), .Q0(\reset_counter[23] ), .Q1(\reset_counter[24] ), 
    .F0(\reset_counter_27__N_513[23] ), .F1(\reset_counter_27__N_513[24] ), 
    .COUT1(n20170), .COUT0(n26828));
  SLICE_2 SLICE_2( .DI1(\reset_counter_27__N_513[22] ), 
    .DI0(\reset_counter_27__N_513[21] ), .D1(n26825), .C1(\reset_counter[22] ), 
    .D0(n20166), .C0(\reset_counter[21] ), .CLK(pll_clk_int), .CIN0(n20166), 
    .CIN1(n26825), .Q0(\reset_counter[21] ), .Q1(\reset_counter[22] ), 
    .F0(\reset_counter_27__N_513[21] ), .F1(\reset_counter_27__N_513[22] ), 
    .COUT1(n20168), .COUT0(n26825));
  SLICE_3 SLICE_3( .DI1(\reset_counter_27__N_513[20] ), 
    .DI0(\reset_counter_27__N_513[19] ), .D1(n26822), .C1(\reset_counter[20] ), 
    .D0(n20164), .C0(\reset_counter[19] ), .CLK(pll_clk_int), .CIN0(n20164), 
    .CIN1(n26822), .Q0(\reset_counter[19] ), .Q1(\reset_counter[20] ), 
    .F0(\reset_counter_27__N_513[19] ), .F1(\reset_counter_27__N_513[20] ), 
    .COUT1(n20166), .COUT0(n26822));
  SLICE_4 SLICE_4( .DI1(\reset_counter_27__N_513[18] ), 
    .DI0(\reset_counter_27__N_513[17] ), .D1(n26819), .C1(\reset_counter[18] ), 
    .D0(n20162), .C0(\reset_counter[17] ), .CLK(pll_clk_int), .CIN0(n20162), 
    .CIN1(n26819), .Q0(\reset_counter[17] ), .Q1(\reset_counter[18] ), 
    .F0(\reset_counter_27__N_513[17] ), .F1(\reset_counter_27__N_513[18] ), 
    .COUT1(n20164), .COUT0(n26819));
  SLICE_5 SLICE_5( .DI1(\reset_counter_27__N_513[16] ), 
    .DI0(\reset_counter_27__N_513[15] ), .D1(n26816), .C1(\reset_counter[16] ), 
    .D0(n20160), .C0(\reset_counter[15] ), .CLK(pll_clk_int), .CIN0(n20160), 
    .CIN1(n26816), .Q0(\reset_counter[15] ), .Q1(\reset_counter[16] ), 
    .F0(\reset_counter_27__N_513[15] ), .F1(\reset_counter_27__N_513[16] ), 
    .COUT1(n20162), .COUT0(n26816));
  SLICE_6 SLICE_6( .DI1(\reset_counter_27__N_513[14] ), 
    .DI0(\reset_counter_27__N_513[13] ), .D1(n26813), .C1(\reset_counter[14] ), 
    .D0(n20158), .C0(\reset_counter[13] ), .CLK(pll_clk_int), .CIN0(n20158), 
    .CIN1(n26813), .Q0(\reset_counter[13] ), .Q1(\reset_counter[14] ), 
    .F0(\reset_counter_27__N_513[13] ), .F1(\reset_counter_27__N_513[14] ), 
    .COUT1(n20160), .COUT0(n26813));
  SLICE_7 SLICE_7( .DI1(\reset_counter_27__N_513[12] ), 
    .DI0(\reset_counter_27__N_513[11] ), .D1(n26810), .C1(\reset_counter[12] ), 
    .D0(n20156), .C0(\reset_counter[11] ), .CLK(pll_clk_int), .CIN0(n20156), 
    .CIN1(n26810), .Q0(\reset_counter[11] ), .Q1(\reset_counter[12] ), 
    .F0(\reset_counter_27__N_513[11] ), .F1(\reset_counter_27__N_513[12] ), 
    .COUT1(n20158), .COUT0(n26810));
  SLICE_8 SLICE_8( .DI1(\reset_counter_27__N_513[10] ), 
    .DI0(\reset_counter_27__N_513[9] ), .D1(n26807), .C1(\reset_counter[10] ), 
    .D0(n20154), .C0(\reset_counter[9] ), .CLK(pll_clk_int), .CIN0(n20154), 
    .CIN1(n26807), .Q0(\reset_counter[9] ), .Q1(\reset_counter[10] ), 
    .F0(\reset_counter_27__N_513[9] ), .F1(\reset_counter_27__N_513[10] ), 
    .COUT1(n20156), .COUT0(n26807));
  SLICE_9 SLICE_9( .DI1(\reset_counter_27__N_513[8] ), 
    .DI0(\reset_counter_27__N_513[7] ), .D1(n26804), .C1(\reset_counter[8] ), 
    .D0(n20152), .C0(\reset_counter[7] ), .CLK(pll_clk_int), .CIN0(n20152), 
    .CIN1(n26804), .Q0(\reset_counter[7] ), .Q1(\reset_counter[8] ), 
    .F0(\reset_counter_27__N_513[7] ), .F1(\reset_counter_27__N_513[8] ), 
    .COUT1(n20154), .COUT0(n26804));
  SLICE_10 SLICE_10( .DI1(\reset_counter_27__N_513[6] ), 
    .DI0(\reset_counter_27__N_513[5] ), .D1(n26801), .C1(\reset_counter[6] ), 
    .D0(n20150), .C0(\reset_counter[5] ), .CLK(pll_clk_int), .CIN0(n20150), 
    .CIN1(n26801), .Q0(\reset_counter[5] ), .Q1(\reset_counter[6] ), 
    .F0(\reset_counter_27__N_513[5] ), .F1(\reset_counter_27__N_513[6] ), 
    .COUT1(n20152), .COUT0(n26801));
  SLICE_11 SLICE_11( .DI1(\reset_counter_27__N_513[4] ), 
    .DI0(\reset_counter_27__N_513[3] ), .D1(n26798), .C1(\reset_counter[4] ), 
    .D0(n20148), .C0(\reset_counter[3] ), .CLK(pll_clk_int), .CIN0(n20148), 
    .CIN1(n26798), .Q0(\reset_counter[3] ), .Q1(\reset_counter[4] ), 
    .F0(\reset_counter_27__N_513[3] ), .F1(\reset_counter_27__N_513[4] ), 
    .COUT1(n20150), .COUT0(n26798));
  SLICE_12 SLICE_12( .DI1(\reset_counter_27__N_513[2] ), 
    .DI0(\reset_counter_27__N_513[1] ), .D1(n26795), .C1(\reset_counter[2] ), 
    .D0(n20146), .C0(\reset_counter[1] ), .CLK(pll_clk_int), .CIN0(n20146), 
    .CIN1(n26795), .Q0(\reset_counter[1] ), .Q1(\reset_counter[2] ), 
    .F0(\reset_counter_27__N_513[1] ), .F1(\reset_counter_27__N_513[2] ), 
    .COUT1(n20148), .COUT0(n26795));
  SLICE_13 SLICE_13( .DI1(\reset_counter_27__N_513[0] ), .D1(n26582), 
    .C1(\reset_counter[0] ), .B1(n10095), .CLK(pll_clk_int), .CIN1(n26582), 
    .Q1(\reset_counter[0] ), .F1(\reset_counter_27__N_513[0] ), .COUT1(n20146), 
    .COUT0(n26582));
  SLICE_14 SLICE_14( .DI0(\reset_counter_27__N_513[27] ), .D1(n26834), 
    .D0(n20172), .C0(\reset_counter[27] ), .CLK(pll_clk_int), .CIN0(n20172), 
    .CIN1(n26834), .Q0(\reset_counter[27] ), 
    .F0(\reset_counter_27__N_513[27] ), .COUT0(n26834));
  Controller_inst_SLICE_15 \Controller_inst.SLICE_15 ( 
    .D1(\Controller_inst.n26468 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[0] ), .CIN1(\Controller_inst.n26468 ), 
    .F1(\Controller_inst.n167[0] ), .COUT1(\Controller_inst.n20087 ), 
    .COUT0(\Controller_inst.n26468 ));
  Controller_inst_SLICE_16 \Controller_inst.SLICE_16 ( 
    .D1(\Controller_inst.n26618 ), .C1(\Controller_inst.stm32_counter[14] ), 
    .D0(\Controller_inst.n19963 ), .C0(\Controller_inst.stm32_counter[13] ), 
    .CIN0(\Controller_inst.n19963 ), .CIN1(\Controller_inst.n26618 ), 
    .F0(\Controller_inst.n133[13] ), .F1(\Controller_inst.n133[14] ), 
    .COUT1(\Controller_inst.n19965 ), .COUT0(\Controller_inst.n26618 ));
  Controller_inst_SLICE_17 \Controller_inst.SLICE_17 ( 
    .D1(\Controller_inst.n26711 ), .C1(\Controller_inst.full_cycle_count[6] ), 
    .D0(\Controller_inst.n20039 ), .C0(\Controller_inst.full_cycle_count[5] ), 
    .CIN0(\Controller_inst.n20039 ), .CIN1(\Controller_inst.n26711 ), 
    .F0(\Controller_inst.n133_adj_2775[5] ), 
    .F1(\Controller_inst.n133_adj_2775[6] ), .COUT1(\Controller_inst.n20041 ), 
    .COUT0(\Controller_inst.n26711 ));
  Controller_inst_SLICE_18 \Controller_inst.SLICE_18 ( 
    .D1(\Controller_inst.n26621 ), .C1(\Controller_inst.stm32_counter[16] ), 
    .D0(\Controller_inst.n19965 ), .C0(\Controller_inst.stm32_counter[15] ), 
    .CIN0(\Controller_inst.n19965 ), .CIN1(\Controller_inst.n26621 ), 
    .F0(\Controller_inst.n133[15] ), .F1(\Controller_inst.n133[16] ), 
    .COUT1(\Controller_inst.n19967 ), .COUT0(\Controller_inst.n26621 ));
  Controller_inst_SLICE_19 \Controller_inst.SLICE_19 ( 
    .D1(\Controller_inst.n26708 ), .C1(\Controller_inst.full_cycle_count[4] ), 
    .D0(\Controller_inst.n20037 ), .C0(\Controller_inst.full_cycle_count[3] ), 
    .CIN0(\Controller_inst.n20037 ), .CIN1(\Controller_inst.n26708 ), 
    .F0(\Controller_inst.n133_adj_2775[3] ), 
    .F1(\Controller_inst.n133_adj_2775[4] ), .COUT1(\Controller_inst.n20039 ), 
    .COUT0(\Controller_inst.n26708 ));
  Controller_inst_SLICE_20 \Controller_inst.SLICE_20 ( 
    .D1(\Controller_inst.n26705 ), .C1(\Controller_inst.full_cycle_count[2] ), 
    .D0(\Controller_inst.n20035 ), .C0(\Controller_inst.full_cycle_count[1] ), 
    .CIN0(\Controller_inst.n20035 ), .CIN1(\Controller_inst.n26705 ), 
    .F0(\Controller_inst.n133_adj_2775[1] ), 
    .F1(\Controller_inst.n133_adj_2775[2] ), .COUT1(\Controller_inst.n20037 ), 
    .COUT0(\Controller_inst.n26705 ));
  Controller_inst_SLICE_21 \Controller_inst.SLICE_21 ( 
    .D1(\Controller_inst.n26552 ), .C1(\Controller_inst.full_cycle_count[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n26552 ), 
    .F1(\Controller_inst.n133_adj_2775[0] ), .COUT1(\Controller_inst.n20035 ), 
    .COUT0(\Controller_inst.n26552 ));
  Controller_inst_SLICE_22 \Controller_inst.SLICE_22 ( 
    .D1(\Controller_inst.n26615 ), .C1(\Controller_inst.stm32_counter[12] ), 
    .D0(\Controller_inst.n19961 ), .C0(\Controller_inst.stm32_counter[11] ), 
    .CIN0(\Controller_inst.n19961 ), .CIN1(\Controller_inst.n26615 ), 
    .F0(\Controller_inst.n133[11] ), .F1(\Controller_inst.n133[12] ), 
    .COUT1(\Controller_inst.n19963 ), .COUT0(\Controller_inst.n26615 ));
  Controller_inst_SLICE_23 \Controller_inst.SLICE_23 ( 
    .D1(\Controller_inst.n26612 ), .C1(\Controller_inst.stm32_counter[10] ), 
    .D0(\Controller_inst.n19959 ), .C0(\Controller_inst.stm32_counter[9] ), 
    .CIN0(\Controller_inst.n19959 ), .CIN1(\Controller_inst.n26612 ), 
    .F0(\Controller_inst.n133[9] ), .F1(\Controller_inst.n133[10] ), 
    .COUT1(\Controller_inst.n19961 ), .COUT0(\Controller_inst.n26612 ));
  Controller_inst_SLICE_24 \Controller_inst.SLICE_24 ( 
    .D1(\Controller_inst.n26702 ), 
    .C1(\Controller_inst.data_array_send_count[6] ), 
    .D0(\Controller_inst.n20021 ), 
    .C0(\Controller_inst.data_array_send_count[5] ), 
    .CIN0(\Controller_inst.n20021 ), .CIN1(\Controller_inst.n26702 ), 
    .F0(\Controller_inst.n33_2[5] ), .F1(\Controller_inst.n33_2[6] ), 
    .COUT0(\Controller_inst.n26702 ));
  Controller_inst_SLICE_25 \Controller_inst.SLICE_25 ( 
    .D1(\Controller_inst.n26699 ), 
    .C1(\Controller_inst.data_array_send_count[4] ), 
    .D0(\Controller_inst.n20019 ), 
    .C0(\Controller_inst.data_array_send_count[3] ), 
    .CIN0(\Controller_inst.n20019 ), .CIN1(\Controller_inst.n26699 ), 
    .F0(\Controller_inst.n33_2[3] ), .F1(\Controller_inst.n33_2[4] ), 
    .COUT1(\Controller_inst.n20021 ), .COUT0(\Controller_inst.n26699 ));
  Controller_inst_SLICE_26 \Controller_inst.SLICE_26 ( 
    .D1(\Controller_inst.n26696 ), 
    .C1(\Controller_inst.data_array_send_count[2] ), 
    .D0(\Controller_inst.n20017 ), 
    .C0(\Controller_inst.data_array_send_count[1] ), 
    .CIN0(\Controller_inst.n20017 ), .CIN1(\Controller_inst.n26696 ), 
    .F0(\Controller_inst.n33_2[1] ), .F1(\Controller_inst.n33_2[2] ), 
    .COUT1(\Controller_inst.n20019 ), .COUT0(\Controller_inst.n26696 ));
  Controller_inst_SLICE_27 \Controller_inst.SLICE_27 ( 
    .D1(\Controller_inst.n26609 ), .C1(\Controller_inst.stm32_counter[8] ), 
    .D0(\Controller_inst.n19957 ), .C0(\Controller_inst.stm32_counter[7] ), 
    .CIN0(\Controller_inst.n19957 ), .CIN1(\Controller_inst.n26609 ), 
    .F0(\Controller_inst.n133[7] ), .F1(\Controller_inst.n133[8] ), 
    .COUT1(\Controller_inst.n19959 ), .COUT0(\Controller_inst.n26609 ));
  Controller_inst_SLICE_28 \Controller_inst.SLICE_28 ( 
    .D1(\Controller_inst.n26549 ), 
    .C1(\Controller_inst.data_array_send_count[0] ), 
    .B1(\Controller_inst.n17469 ), .CIN1(\Controller_inst.n26549 ), 
    .F1(\Controller_inst.n33_2[0] ), .COUT1(\Controller_inst.n20017 ), 
    .COUT0(\Controller_inst.n26549 ));
  Controller_inst_SLICE_29 \Controller_inst.SLICE_29 ( 
    .D1(\Controller_inst.n26750 ), .D0(\Controller_inst.n20065 ), 
    .C0(\Controller_inst.full_cycle_count[31] ), 
    .CIN0(\Controller_inst.n20065 ), .CIN1(\Controller_inst.n26750 ), 
    .F0(\Controller_inst.n133_adj_2775[31] ), .COUT0(\Controller_inst.n26750 ));
  Controller_inst_SLICE_30 \Controller_inst.SLICE_30 ( 
    .D1(\Controller_inst.n26693 ), .D0(\Controller_inst.n20014 ), 
    .C0(\Controller_inst.rhd_index[31]_2 ), .CIN0(\Controller_inst.n20014 ), 
    .CIN1(\Controller_inst.n26693 ), .F0(\Controller_inst.n133_adj_2779[31] ), 
    .COUT0(\Controller_inst.n26693 ));
  Controller_inst_SLICE_31 \Controller_inst.SLICE_31 ( 
    .D1(\Controller_inst.n26690 ), .C1(\Controller_inst.rhd_index[30]_2 ), 
    .D0(\Controller_inst.n20012 ), .C0(\Controller_inst.rhd_index[29]_2 ), 
    .CIN0(\Controller_inst.n20012 ), .CIN1(\Controller_inst.n26690 ), 
    .F0(\Controller_inst.n133_adj_2779[29] ), 
    .F1(\Controller_inst.n133_adj_2779[30] ), .COUT1(\Controller_inst.n20014 ), 
    .COUT0(\Controller_inst.n26690 ));
  Controller_inst_SLICE_32 \Controller_inst.SLICE_32 ( 
    .D1(\Controller_inst.n26747 ), .C1(\Controller_inst.full_cycle_count[30] ), 
    .D0(\Controller_inst.n20063 ), .C0(\Controller_inst.full_cycle_count[29] ), 
    .CIN0(\Controller_inst.n20063 ), .CIN1(\Controller_inst.n26747 ), 
    .F0(\Controller_inst.n133_adj_2775[29] ), 
    .F1(\Controller_inst.n133_adj_2775[30] ), .COUT1(\Controller_inst.n20065 ), 
    .COUT0(\Controller_inst.n26747 ));
  Controller_inst_SLICE_33 \Controller_inst.SLICE_33 ( 
    .D1(\Controller_inst.n26687 ), .C1(\Controller_inst.rhd_index[28]_2 ), 
    .D0(\Controller_inst.n20010 ), .C0(\Controller_inst.rhd_index[27]_2 ), 
    .CIN0(\Controller_inst.n20010 ), .CIN1(\Controller_inst.n26687 ), 
    .F0(\Controller_inst.n133_adj_2779[27] ), 
    .F1(\Controller_inst.n133_adj_2779[28] ), .COUT1(\Controller_inst.n20012 ), 
    .COUT0(\Controller_inst.n26687 ));
  Controller_inst_SLICE_34 \Controller_inst.SLICE_34 ( 
    .D1(\Controller_inst.n26684 ), .C1(\Controller_inst.rhd_index[26]_2 ), 
    .D0(\Controller_inst.n20008 ), .C0(\Controller_inst.rhd_index[25]_2 ), 
    .CIN0(\Controller_inst.n20008 ), .CIN1(\Controller_inst.n26684 ), 
    .F0(\Controller_inst.n133_adj_2779[25] ), 
    .F1(\Controller_inst.n133_adj_2779[26] ), .COUT1(\Controller_inst.n20010 ), 
    .COUT0(\Controller_inst.n26684 ));
  Controller_inst_SLICE_35 \Controller_inst.SLICE_35 ( 
    .D1(\Controller_inst.n26681 ), .C1(\Controller_inst.rhd_index[24]_2 ), 
    .D0(\Controller_inst.n20006 ), .C0(\Controller_inst.rhd_index[23]_2 ), 
    .CIN0(\Controller_inst.n20006 ), .CIN1(\Controller_inst.n26681 ), 
    .F0(\Controller_inst.n133_adj_2779[23] ), 
    .F1(\Controller_inst.n133_adj_2779[24] ), .COUT1(\Controller_inst.n20008 ), 
    .COUT0(\Controller_inst.n26681 ));
  Controller_inst_SLICE_36 \Controller_inst.SLICE_36 ( 
    .D1(\Controller_inst.n26627 ), .C1(\Controller_inst.stm32_counter[20] ), 
    .D0(\Controller_inst.n19969 ), .C0(\Controller_inst.stm32_counter[19] ), 
    .CIN0(\Controller_inst.n19969 ), .CIN1(\Controller_inst.n26627 ), 
    .F0(\Controller_inst.n133[19] ), .F1(\Controller_inst.n133[20] ), 
    .COUT1(\Controller_inst.n19971 ), .COUT0(\Controller_inst.n26627 ));
  Controller_inst_SLICE_37 \Controller_inst.SLICE_37 ( 
    .D1(\Controller_inst.n26744 ), .C1(\Controller_inst.full_cycle_count[28] ), 
    .D0(\Controller_inst.n20061 ), .C0(\Controller_inst.full_cycle_count[27] ), 
    .CIN0(\Controller_inst.n20061 ), .CIN1(\Controller_inst.n26744 ), 
    .F0(\Controller_inst.n133_adj_2775[27] ), 
    .F1(\Controller_inst.n133_adj_2775[28] ), .COUT1(\Controller_inst.n20063 ), 
    .COUT0(\Controller_inst.n26744 ));
  Controller_inst_SLICE_38 \Controller_inst.SLICE_38 ( 
    .D1(\Controller_inst.n26741 ), .C1(\Controller_inst.full_cycle_count[26] ), 
    .D0(\Controller_inst.n20059 ), .C0(\Controller_inst.full_cycle_count[25] ), 
    .CIN0(\Controller_inst.n20059 ), .CIN1(\Controller_inst.n26741 ), 
    .F0(\Controller_inst.n133_adj_2775[25] ), 
    .F1(\Controller_inst.n133_adj_2775[26] ), .COUT1(\Controller_inst.n20061 ), 
    .COUT0(\Controller_inst.n26741 ));
  Controller_inst_SLICE_39 \Controller_inst.SLICE_39 ( 
    .D1(\Controller_inst.n26678 ), .C1(\Controller_inst.rhd_index[22]_2 ), 
    .D0(\Controller_inst.n20004 ), .C0(\Controller_inst.rhd_index[21]_2 ), 
    .CIN0(\Controller_inst.n20004 ), .CIN1(\Controller_inst.n26678 ), 
    .F0(\Controller_inst.n133_adj_2779[21] ), 
    .F1(\Controller_inst.n133_adj_2779[22] ), .COUT1(\Controller_inst.n20006 ), 
    .COUT0(\Controller_inst.n26678 ));
  Controller_inst_SLICE_40 \Controller_inst.SLICE_40 ( 
    .D1(\Controller_inst.n26738 ), .C1(\Controller_inst.full_cycle_count[24] ), 
    .D0(\Controller_inst.n20057 ), .C0(\Controller_inst.full_cycle_count[23] ), 
    .CIN0(\Controller_inst.n20057 ), .CIN1(\Controller_inst.n26738 ), 
    .F0(\Controller_inst.n133_adj_2775[23] ), 
    .F1(\Controller_inst.n133_adj_2775[24] ), .COUT1(\Controller_inst.n20059 ), 
    .COUT0(\Controller_inst.n26738 ));
  Controller_inst_SLICE_41 \Controller_inst.SLICE_41 ( 
    .D1(\Controller_inst.n26516 ), .D0(\Controller_inst.n20117 ), .C0(VCC_net), 
    .B0(\Controller_inst.NUM_DATA[31] ), .CIN0(\Controller_inst.n20117 ), 
    .CIN1(\Controller_inst.n26516 ), .F0(\Controller_inst.n167[31] ), 
    .COUT0(\Controller_inst.n26516 ));
  Controller_inst_SLICE_42 \Controller_inst.SLICE_42 ( 
    .D1(\Controller_inst.n26735 ), .C1(\Controller_inst.full_cycle_count[22] ), 
    .D0(\Controller_inst.n20055 ), .C0(\Controller_inst.full_cycle_count[21] ), 
    .CIN0(\Controller_inst.n20055 ), .CIN1(\Controller_inst.n26735 ), 
    .F0(\Controller_inst.n133_adj_2775[21] ), 
    .F1(\Controller_inst.n133_adj_2775[22] ), .COUT1(\Controller_inst.n20057 ), 
    .COUT0(\Controller_inst.n26735 ));
  Controller_inst_SLICE_43 \Controller_inst.SLICE_43 ( 
    .D1(\Controller_inst.n26606 ), .C1(\Controller_inst.stm32_counter[6] ), 
    .D0(\Controller_inst.n19955 ), .C0(\Controller_inst.stm32_counter[5] ), 
    .CIN0(\Controller_inst.n19955 ), .CIN1(\Controller_inst.n26606 ), 
    .F0(\Controller_inst.n133[5] ), .F1(\Controller_inst.n133[6] ), 
    .COUT1(\Controller_inst.n19957 ), .COUT0(\Controller_inst.n26606 ));
  Controller_inst_SLICE_44 \Controller_inst.SLICE_44 ( 
    .D1(\Controller_inst.n26675 ), .C1(\Controller_inst.rhd_index[20]_2 ), 
    .D0(\Controller_inst.n20002 ), .C0(\Controller_inst.rhd_index[19]_2 ), 
    .CIN0(\Controller_inst.n20002 ), .CIN1(\Controller_inst.n26675 ), 
    .F0(\Controller_inst.n133_adj_2779[19] ), 
    .F1(\Controller_inst.n133_adj_2779[20] ), .COUT1(\Controller_inst.n20004 ), 
    .COUT0(\Controller_inst.n26675 ));
  Controller_inst_SLICE_45 \Controller_inst.SLICE_45 ( 
    .D1(\Controller_inst.n26732 ), .C1(\Controller_inst.full_cycle_count[20] ), 
    .D0(\Controller_inst.n20053 ), .C0(\Controller_inst.full_cycle_count[19] ), 
    .CIN0(\Controller_inst.n20053 ), .CIN1(\Controller_inst.n26732 ), 
    .F0(\Controller_inst.n133_adj_2775[19] ), 
    .F1(\Controller_inst.n133_adj_2775[20] ), .COUT1(\Controller_inst.n20055 ), 
    .COUT0(\Controller_inst.n26732 ));
  Controller_inst_SLICE_46 \Controller_inst.SLICE_46 ( 
    .D1(\Controller_inst.n26513 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[30] ), .D0(\Controller_inst.n20115 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[29] ), 
    .CIN0(\Controller_inst.n20115 ), .CIN1(\Controller_inst.n26513 ), 
    .F0(\Controller_inst.n59 ), .F1(\Controller_inst.n61 ), 
    .COUT1(\Controller_inst.n20117 ), .COUT0(\Controller_inst.n26513 ));
  Controller_inst_SLICE_47 \Controller_inst.SLICE_47 ( 
    .D1(\Controller_inst.n26672 ), .C1(\Controller_inst.rhd_index[18]_2 ), 
    .D0(\Controller_inst.n20000 ), .C0(\Controller_inst.rhd_index[17]_2 ), 
    .CIN0(\Controller_inst.n20000 ), .CIN1(\Controller_inst.n26672 ), 
    .F0(\Controller_inst.n133_adj_2779[17] ), 
    .F1(\Controller_inst.n133_adj_2779[18] ), .COUT1(\Controller_inst.n20002 ), 
    .COUT0(\Controller_inst.n26672 ));
  Controller_inst_SLICE_48 \Controller_inst.SLICE_48 ( 
    .D1(\Controller_inst.n26510 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[28] ), .D0(\Controller_inst.n20113 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[27] ), 
    .CIN0(\Controller_inst.n20113 ), .CIN1(\Controller_inst.n26510 ), 
    .F0(\Controller_inst.n55 ), .F1(\Controller_inst.n57 ), 
    .COUT1(\Controller_inst.n20115 ), .COUT0(\Controller_inst.n26510 ));
  Controller_inst_SLICE_49 \Controller_inst.SLICE_49 ( 
    .D1(\Controller_inst.n26729 ), .C1(\Controller_inst.full_cycle_count[18] ), 
    .D0(\Controller_inst.n20051 ), .C0(\Controller_inst.full_cycle_count[17] ), 
    .CIN0(\Controller_inst.n20051 ), .CIN1(\Controller_inst.n26729 ), 
    .F0(\Controller_inst.n133_adj_2775[17] ), 
    .F1(\Controller_inst.n133_adj_2775[18] ), .COUT1(\Controller_inst.n20053 ), 
    .COUT0(\Controller_inst.n26729 ));
  Controller_inst_SLICE_50 \Controller_inst.SLICE_50 ( 
    .D1(\Controller_inst.n26507 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[26] ), .D0(\Controller_inst.n20111 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[25] ), 
    .CIN0(\Controller_inst.n20111 ), .CIN1(\Controller_inst.n26507 ), 
    .F0(\Controller_inst.n51 ), .F1(\Controller_inst.n53 ), 
    .COUT1(\Controller_inst.n20113 ), .COUT0(\Controller_inst.n26507 ));
  Controller_inst_SLICE_51 \Controller_inst.SLICE_51 ( 
    .D1(\Controller_inst.n26726 ), .C1(\Controller_inst.full_cycle_count[16] ), 
    .D0(\Controller_inst.n20049 ), .C0(\Controller_inst.full_cycle_count[15] ), 
    .CIN0(\Controller_inst.n20049 ), .CIN1(\Controller_inst.n26726 ), 
    .F0(\Controller_inst.n133_adj_2775[15] ), 
    .F1(\Controller_inst.n133_adj_2775[16] ), .COUT1(\Controller_inst.n20051 ), 
    .COUT0(\Controller_inst.n26726 ));
  Controller_inst_SLICE_52 \Controller_inst.SLICE_52 ( 
    .D1(\Controller_inst.n26669 ), .C1(\Controller_inst.rhd_index[16]_2 ), 
    .D0(\Controller_inst.n19998 ), .C0(\Controller_inst.rhd_index[15]_2 ), 
    .CIN0(\Controller_inst.n19998 ), .CIN1(\Controller_inst.n26669 ), 
    .F0(\Controller_inst.n133_adj_2779[15] ), 
    .F1(\Controller_inst.n133_adj_2779[16] ), .COUT1(\Controller_inst.n20000 ), 
    .COUT0(\Controller_inst.n26669 ));
  Controller_inst_SLICE_53 \Controller_inst.SLICE_53 ( 
    .D1(\Controller_inst.n26504 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[24] ), .D0(\Controller_inst.n20109 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[23] ), 
    .CIN0(\Controller_inst.n20109 ), .CIN1(\Controller_inst.n26504 ), 
    .F0(\Controller_inst.n47 ), .F1(\Controller_inst.n49 ), 
    .COUT1(\Controller_inst.n20111 ), .COUT0(\Controller_inst.n26504 ));
  Controller_inst_SLICE_54 \Controller_inst.SLICE_54 ( 
    .D1(\Controller_inst.n26501 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[22] ), .D0(\Controller_inst.n20107 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[21] ), 
    .CIN0(\Controller_inst.n20107 ), .CIN1(\Controller_inst.n26501 ), 
    .F0(\Controller_inst.n43_adj_2753 ), .F1(\Controller_inst.n45 ), 
    .COUT1(\Controller_inst.n20109 ), .COUT0(\Controller_inst.n26501 ));
  Controller_inst_SLICE_55 \Controller_inst.SLICE_55 ( 
    .D1(\Controller_inst.n26666 ), .C1(\Controller_inst.rhd_index[14]_2 ), 
    .D0(\Controller_inst.n19996 ), .C0(\Controller_inst.rhd_index[13]_2 ), 
    .CIN0(\Controller_inst.n19996 ), .CIN1(\Controller_inst.n26666 ), 
    .F0(\Controller_inst.n133_adj_2779[13] ), 
    .F1(\Controller_inst.n133_adj_2779[14] ), .COUT1(\Controller_inst.n19998 ), 
    .COUT0(\Controller_inst.n26666 ));
  Controller_inst_SLICE_56 \Controller_inst.SLICE_56 ( 
    .D1(\Controller_inst.n26663 ), .C1(\Controller_inst.rhd_index[12]_2 ), 
    .D0(\Controller_inst.n19994 ), .C0(\Controller_inst.rhd_index[11]_2 ), 
    .CIN0(\Controller_inst.n19994 ), .CIN1(\Controller_inst.n26663 ), 
    .F0(\Controller_inst.n133_adj_2779[11] ), 
    .F1(\Controller_inst.n133_adj_2779[12] ), .COUT1(\Controller_inst.n19996 ), 
    .COUT0(\Controller_inst.n26663 ));
  Controller_inst_SLICE_57 \Controller_inst.SLICE_57 ( 
    .D1(\Controller_inst.n26498 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[20] ), .D0(\Controller_inst.n20105 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[19] ), 
    .CIN0(\Controller_inst.n20105 ), .CIN1(\Controller_inst.n26498 ), 
    .F0(\Controller_inst.n39_adj_2747 ), .F1(\Controller_inst.n41_adj_2749 ), 
    .COUT1(\Controller_inst.n20107 ), .COUT0(\Controller_inst.n26498 ));
  Controller_inst_SLICE_58 \Controller_inst.SLICE_58 ( 
    .D1(\Controller_inst.n26495 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[18] ), .D0(\Controller_inst.n20103 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[17] ), 
    .CIN0(\Controller_inst.n20103 ), .CIN1(\Controller_inst.n26495 ), 
    .F0(\Controller_inst.n35_adj_2746 ), .F1(\Controller_inst.n37_adj_2750 ), 
    .COUT1(\Controller_inst.n20105 ), .COUT0(\Controller_inst.n26495 ));
  Controller_inst_SLICE_59 \Controller_inst.SLICE_59 ( 
    .D1(\Controller_inst.n26660 ), .C1(\Controller_inst.rhd_index[10]_2 ), 
    .D0(\Controller_inst.n19992 ), .C0(\Controller_inst.rhd_index[9]_2 ), 
    .CIN0(\Controller_inst.n19992 ), .CIN1(\Controller_inst.n26660 ), 
    .F0(\Controller_inst.n133_adj_2779[9] ), 
    .F1(\Controller_inst.n133_adj_2779[10] ), .COUT1(\Controller_inst.n19994 ), 
    .COUT0(\Controller_inst.n26660 ));
  Controller_inst_SLICE_60 \Controller_inst.SLICE_60 ( 
    .D1(\Controller_inst.n26492 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[16] ), .D0(\Controller_inst.n20101 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[15] ), 
    .CIN0(\Controller_inst.n20101 ), .CIN1(\Controller_inst.n26492 ), 
    .F0(\Controller_inst.n31 ), .F1(\Controller_inst.n33 ), 
    .COUT1(\Controller_inst.n20103 ), .COUT0(\Controller_inst.n26492 ));
  Controller_inst_SLICE_61 \Controller_inst.SLICE_61 ( 
    .D1(\Controller_inst.n26489 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[14] ), .D0(\Controller_inst.n20099 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[13] ), 
    .CIN0(\Controller_inst.n20099 ), .CIN1(\Controller_inst.n26489 ), 
    .F0(\Controller_inst.n27_adj_2754 ), .F1(\Controller_inst.n29_adj_2748 ), 
    .COUT1(\Controller_inst.n20101 ), .COUT0(\Controller_inst.n26489 ));
  Controller_inst_SLICE_62 \Controller_inst.SLICE_62 ( 
    .D1(\Controller_inst.n26723 ), .C1(\Controller_inst.full_cycle_count[14] ), 
    .D0(\Controller_inst.n20047 ), .C0(\Controller_inst.full_cycle_count[13] ), 
    .CIN0(\Controller_inst.n20047 ), .CIN1(\Controller_inst.n26723 ), 
    .F0(\Controller_inst.n133_adj_2775[13] ), 
    .F1(\Controller_inst.n133_adj_2775[14] ), .COUT1(\Controller_inst.n20049 ), 
    .COUT0(\Controller_inst.n26723 ));
  Controller_inst_SLICE_63 \Controller_inst.SLICE_63 ( 
    .D1(\Controller_inst.n26603 ), .C1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.n19953 ), .C0(\Controller_inst.stm32_counter[3] ), 
    .CIN0(\Controller_inst.n19953 ), .CIN1(\Controller_inst.n26603 ), 
    .F0(\Controller_inst.n133[3] ), .F1(\Controller_inst.n133[4] ), 
    .COUT1(\Controller_inst.n19955 ), .COUT0(\Controller_inst.n26603 ));
  Controller_inst_SLICE_64 \Controller_inst.SLICE_64 ( 
    .D1(\Controller_inst.n26720 ), .C1(\Controller_inst.full_cycle_count[12] ), 
    .D0(\Controller_inst.n20045 ), .C0(\Controller_inst.full_cycle_count[11] ), 
    .CIN0(\Controller_inst.n20045 ), .CIN1(\Controller_inst.n26720 ), 
    .F0(\Controller_inst.n133_adj_2775[11] ), 
    .F1(\Controller_inst.n133_adj_2775[12] ), .COUT1(\Controller_inst.n20047 ), 
    .COUT0(\Controller_inst.n26720 ));
  Controller_inst_SLICE_65 \Controller_inst.SLICE_65 ( 
    .D1(\Controller_inst.n26657 ), .C1(\Controller_inst.rhd_index[8]_2 ), 
    .D0(\Controller_inst.n19990 ), .C0(\Controller_inst.rhd_index[7]_2 ), 
    .CIN0(\Controller_inst.n19990 ), .CIN1(\Controller_inst.n26657 ), 
    .F0(\Controller_inst.n133_adj_2779[7] ), 
    .F1(\Controller_inst.n133_adj_2779[8] ), .COUT1(\Controller_inst.n19992 ), 
    .COUT0(\Controller_inst.n26657 ));
  Controller_inst_SLICE_66 \Controller_inst.SLICE_66 ( 
    .D1(\Controller_inst.n26486 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[12] ), .D0(\Controller_inst.n20097 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[11] ), 
    .CIN0(\Controller_inst.n20097 ), .CIN1(\Controller_inst.n26486 ), 
    .F0(\Controller_inst.n23 ), .F1(\Controller_inst.n25 ), 
    .COUT1(\Controller_inst.n20099 ), .COUT0(\Controller_inst.n26486 ));
  Controller_inst_SLICE_67 \Controller_inst.SLICE_67 ( 
    .D1(\Controller_inst.n26483 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[10] ), .D0(\Controller_inst.n20095 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[9] ), 
    .CIN0(\Controller_inst.n20095 ), .CIN1(\Controller_inst.n26483 ), 
    .F0(\Controller_inst.n19_adj_2752 ), .F1(\Controller_inst.n21 ), 
    .COUT1(\Controller_inst.n20097 ), .COUT0(\Controller_inst.n26483 ));
  Controller_inst_SLICE_68 \Controller_inst.SLICE_68 ( 
    .D1(\Controller_inst.n26717 ), .C1(\Controller_inst.full_cycle_count[10] ), 
    .D0(\Controller_inst.n20043 ), .C0(\Controller_inst.full_cycle_count[9] ), 
    .CIN0(\Controller_inst.n20043 ), .CIN1(\Controller_inst.n26717 ), 
    .F0(\Controller_inst.n133_adj_2775[9] ), 
    .F1(\Controller_inst.n133_adj_2775[10] ), .COUT1(\Controller_inst.n20045 ), 
    .COUT0(\Controller_inst.n26717 ));
  Controller_inst_SLICE_69 \Controller_inst.SLICE_69 ( 
    .D1(\Controller_inst.n26714 ), .C1(\Controller_inst.full_cycle_count[8] ), 
    .D0(\Controller_inst.n20041 ), .C0(\Controller_inst.full_cycle_count[7] ), 
    .CIN0(\Controller_inst.n20041 ), .CIN1(\Controller_inst.n26714 ), 
    .F0(\Controller_inst.n133_adj_2775[7] ), 
    .F1(\Controller_inst.n133_adj_2775[8] ), .COUT1(\Controller_inst.n20043 ), 
    .COUT0(\Controller_inst.n26714 ));
  Controller_inst_SLICE_70 \Controller_inst.SLICE_70 ( 
    .D1(\Controller_inst.n26654 ), .C1(\Controller_inst.rhd_index[6]_2 ), 
    .D0(\Controller_inst.n19988 ), .C0(\rhd_index[5] ), 
    .CIN0(\Controller_inst.n19988 ), .CIN1(\Controller_inst.n26654 ), 
    .F0(\Controller_inst.n133_adj_2779[5] ), 
    .F1(\Controller_inst.n133_adj_2779[6] ), .COUT1(\Controller_inst.n19990 ), 
    .COUT0(\Controller_inst.n26654 ));
  Controller_inst_SLICE_71 \Controller_inst.SLICE_71 ( 
    .D1(\Controller_inst.n26651 ), .C1(\rhd_index[4] ), 
    .D0(\Controller_inst.n19986 ), .C0(\rhd_index[3] ), 
    .CIN0(\Controller_inst.n19986 ), .CIN1(\Controller_inst.n26651 ), 
    .F0(\Controller_inst.n133_adj_2779[3] ), 
    .F1(\Controller_inst.n133_adj_2779[4] ), .COUT1(\Controller_inst.n19988 ), 
    .COUT0(\Controller_inst.n26651 ));
  Controller_inst_SLICE_72 \Controller_inst.SLICE_72 ( 
    .D1(\Controller_inst.n26480 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[8] ), .D0(\Controller_inst.n20093 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[7] ), 
    .CIN0(\Controller_inst.n20093 ), .CIN1(\Controller_inst.n26480 ), 
    .F0(\Controller_inst.n167[7] ), .F1(\Controller_inst.n17 ), 
    .COUT1(\Controller_inst.n20095 ), .COUT0(\Controller_inst.n26480 ));
  Controller_inst_SLICE_73 \Controller_inst.SLICE_73 ( 
    .D1(\Controller_inst.n26600 ), .C1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.n19951 ), .C0(\Controller_inst.stm32_counter[1] ), 
    .CIN0(\Controller_inst.n19951 ), .CIN1(\Controller_inst.n26600 ), 
    .F0(\Controller_inst.n133[1] ), .F1(\Controller_inst.n133[2] ), 
    .COUT1(\Controller_inst.n19953 ), .COUT0(\Controller_inst.n26600 ));
  Controller_inst_SLICE_74 \Controller_inst.SLICE_74 ( 
    .D1(\Controller_inst.n26624 ), .C1(\Controller_inst.stm32_counter[18] ), 
    .D0(\Controller_inst.n19967 ), .C0(\Controller_inst.stm32_counter[17] ), 
    .CIN0(\Controller_inst.n19967 ), .CIN1(\Controller_inst.n26624 ), 
    .F0(\Controller_inst.n133[17] ), .F1(\Controller_inst.n133[18] ), 
    .COUT1(\Controller_inst.n19969 ), .COUT0(\Controller_inst.n26624 ));
  Controller_inst_SLICE_75 \Controller_inst.SLICE_75 ( 
    .D1(\Controller_inst.n26543 ), .C1(\Controller_inst.stm32_counter[0] ), 
    .B1(\Controller_inst.n1221 ), .CIN1(\Controller_inst.n26543 ), 
    .F1(\Controller_inst.n133[0] ), .COUT1(\Controller_inst.n19951 ), 
    .COUT0(\Controller_inst.n26543 ));
  Controller_inst_SLICE_76 \Controller_inst.SLICE_76 ( 
    .D1(\Controller_inst.n26477 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[6] ), .D0(\Controller_inst.n20091 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[5] ), 
    .CIN0(\Controller_inst.n20091 ), .CIN1(\Controller_inst.n26477 ), 
    .F0(\Controller_inst.n167[5] ), .F1(\Controller_inst.n167[6] ), 
    .COUT1(\Controller_inst.n20093 ), .COUT0(\Controller_inst.n26477 ));
  Controller_inst_SLICE_77 \Controller_inst.SLICE_77 ( 
    .D1(\Controller_inst.n26648 ), .C1(\rhd_index[2] ), 
    .D0(\Controller_inst.n19984 ), .C0(\rhd_index[1] ), 
    .CIN0(\Controller_inst.n19984 ), .CIN1(\Controller_inst.n26648 ), 
    .F0(\Controller_inst.n133_adj_2779[1] ), 
    .F1(\Controller_inst.n133_adj_2779[2] ), .COUT1(\Controller_inst.n19986 ), 
    .COUT0(\Controller_inst.n26648 ));
  Controller_inst_SLICE_78 \Controller_inst.SLICE_78 ( 
    .D1(\Controller_inst.n26474 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[4] ), .D0(\Controller_inst.n20089 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[3] ), 
    .CIN0(\Controller_inst.n20089 ), .CIN1(\Controller_inst.n26474 ), 
    .F0(\Controller_inst.n167[3] ), .F1(\Controller_inst.n167[4] ), 
    .COUT1(\Controller_inst.n20091 ), .COUT0(\Controller_inst.n26474 ));
  Controller_inst_SLICE_79 \Controller_inst.SLICE_79 ( 
    .D1(\Controller_inst.n26546 ), .C1(\rhd_index[0] ), .B1(VCC_net), 
    .CIN1(\Controller_inst.n26546 ), .F1(\Controller_inst.n133_adj_2779[0] ), 
    .COUT1(\Controller_inst.n19984 ), .COUT0(\Controller_inst.n26546 ));
  Controller_inst_SLICE_80 \Controller_inst.SLICE_80 ( 
    .D1(\Controller_inst.n26645 ), .D0(\Controller_inst.n19981 ), 
    .C0(\Controller_inst.stm32_counter[31] ), .CIN0(\Controller_inst.n19981 ), 
    .CIN1(\Controller_inst.n26645 ), .F0(\Controller_inst.n133[31] ), 
    .COUT0(\Controller_inst.n26645 ));
  Controller_inst_SLICE_81 \Controller_inst.SLICE_81 ( 
    .D1(\Controller_inst.n26630 ), .C1(\Controller_inst.stm32_counter[22] ), 
    .D0(\Controller_inst.n19971 ), .C0(\Controller_inst.stm32_counter[21] ), 
    .CIN0(\Controller_inst.n19971 ), .CIN1(\Controller_inst.n26630 ), 
    .F0(\Controller_inst.n133[21] ), .F1(\Controller_inst.n133[22] ), 
    .COUT1(\Controller_inst.n19973 ), .COUT0(\Controller_inst.n26630 ));
  Controller_inst_SLICE_82 \Controller_inst.SLICE_82 ( 
    .D1(\Controller_inst.n26642 ), .C1(\Controller_inst.stm32_counter[30] ), 
    .D0(\Controller_inst.n19979 ), .C0(\Controller_inst.stm32_counter[29] ), 
    .CIN0(\Controller_inst.n19979 ), .CIN1(\Controller_inst.n26642 ), 
    .F0(\Controller_inst.n133[29] ), .F1(\Controller_inst.n133[30] ), 
    .COUT1(\Controller_inst.n19981 ), .COUT0(\Controller_inst.n26642 ));
  Controller_inst_SLICE_83 \Controller_inst.SLICE_83 ( 
    .D1(\Controller_inst.n26639 ), .C1(\Controller_inst.stm32_counter[28] ), 
    .D0(\Controller_inst.n19977 ), .C0(\Controller_inst.stm32_counter[27] ), 
    .CIN0(\Controller_inst.n19977 ), .CIN1(\Controller_inst.n26639 ), 
    .F0(\Controller_inst.n133[27] ), .F1(\Controller_inst.n133[28] ), 
    .COUT1(\Controller_inst.n19979 ), .COUT0(\Controller_inst.n26639 ));
  Controller_inst_SLICE_84 \Controller_inst.SLICE_84 ( 
    .D1(\Controller_inst.n26636 ), .C1(\Controller_inst.stm32_counter[26] ), 
    .D0(\Controller_inst.n19975 ), .C0(\Controller_inst.stm32_counter[25] ), 
    .CIN0(\Controller_inst.n19975 ), .CIN1(\Controller_inst.n26636 ), 
    .F0(\Controller_inst.n133[25] ), .F1(\Controller_inst.n133[26] ), 
    .COUT1(\Controller_inst.n19977 ), .COUT0(\Controller_inst.n26636 ));
  Controller_inst_SLICE_85 \Controller_inst.SLICE_85 ( 
    .D1(\Controller_inst.n26471 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[2] ), .D0(\Controller_inst.n20087 ), 
    .C0(VCC_net), .B0(\Controller_inst.NUM_DATA[1] ), 
    .CIN0(\Controller_inst.n20087 ), .CIN1(\Controller_inst.n26471 ), 
    .F0(\Controller_inst.n167[1] ), .F1(\Controller_inst.n167[2] ), 
    .COUT1(\Controller_inst.n20089 ), .COUT0(\Controller_inst.n26471 ));
  Controller_inst_SLICE_86 \Controller_inst.SLICE_86 ( 
    .D1(\Controller_inst.n26633 ), .C1(\Controller_inst.stm32_counter[24] ), 
    .D0(\Controller_inst.n19973 ), .C0(\Controller_inst.stm32_counter[23] ), 
    .CIN0(\Controller_inst.n19973 ), .CIN1(\Controller_inst.n26633 ), 
    .F0(\Controller_inst.n133[23] ), .F1(\Controller_inst.n133[24] ), 
    .COUT1(\Controller_inst.n19975 ), .COUT0(\Controller_inst.n26633 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_87 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26597 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19947 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19947 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26597 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26597 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_88 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_88 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26594 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19945 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19945 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26594 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19947 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26594 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_89 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_89 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26591 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19943 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19943 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26591 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19945 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26591 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_90 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_90 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26588 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19941 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19941 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26588 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19943 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26588 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_91 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_91 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26540 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), .B1(VCC_net), 
    .D0(VCC_net), .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2557 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26540 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19941 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26540 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_92 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_92 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26585 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20076 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20076 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26585 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26585 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_93 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_93 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26762 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20031 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20031 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26762 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26762 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_94 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_94 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26759 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20029 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20029 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26759 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20031 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26759 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_95 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_95 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26756 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20027 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20027 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26756 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20029 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26756 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_96 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26753 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20025 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20025 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26753 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20027 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26753 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_97 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26555 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26555 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20025 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26555 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_98 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26531 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20074 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20074 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26531 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20076 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26531 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_99 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_99 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26528 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20072 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20072 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26528 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20074 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26528 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_100 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_100 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26525 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20070 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20070 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26525 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20072 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26525 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_101 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_101 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26522 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20068 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20068 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26522 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20070 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26522 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_102 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_102 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26519 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26519 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20068 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26519 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_103 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_103 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26771 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20084 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20084 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26771 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26771 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_104 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_104 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26768 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20082 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20082 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26768 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20084 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26768 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_105 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_105 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26765 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20080 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20080 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26765 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20082 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26765 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_106 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_106 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26576 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26576 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20080 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26576 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_107
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_107 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26792 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12223 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20142 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12225 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20142 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26792 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[6] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26792 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_108
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_108 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26789 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12227 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20140 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12229 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20140 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26789 )
    , .Q0(\Controller_inst.int_FIFO_COUNT[4] ), 
    .Q1(\Controller_inst.int_FIFO_COUNT[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20142 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26789 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_109
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_109 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26786 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12231 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20138 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12233 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[2] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20138 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26786 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20140 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26786 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_110
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_110 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26579 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12235 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12018 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26579 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20138 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26579 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_111
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_111 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26783 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20135 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20135 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26783 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26783 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_112
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_112 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26780 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20133 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20133 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26780 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20135 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26780 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_113
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_113 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26777 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20131 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20131 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26777 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20133 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26777 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_114
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_114 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26774 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20129 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20129 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26774 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20131 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26774 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_115
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_115 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26573 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26573 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20129 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26573 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_116
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_116 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26570 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20126 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20126 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26570 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26570 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_117
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_117 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26567 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20124 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20124 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26567 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20126 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26567 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_118
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_118 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26564 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20122 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20122 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26564 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20124 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26564 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_119 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26561 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20120 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20120 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26561 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20122 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26561 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_120 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26558 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26558 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20120 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26558 )
    );
  SLICE_125 SLICE_125( .DI1(\n17529$n0 ), .DI0(\n17529$n1 ), .D1(n14), .C1(n9), 
    .B1(\reset_counter[13] ), .A1(\reset_counter[9] ), .D0(n9), .C0(n14), 
    .B0(\reset_counter[9] ), .A0(\reset_counter[13] ), .CLK(pll_clk_int), 
    .Q0(maxfan_replicated_net_1485), .Q1(maxfan_replicated_net_999), 
    .F0(\n17529$n1 ), .F1(\n17529$n0 ));
  Controller_inst_SLICE_127 \Controller_inst.SLICE_127 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_002.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_001.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10211 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][12] ), 
    .Q1(\Controller_inst.temp_array[5][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_001.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_002.FeedThruLUT ));
  Controller_inst_SLICE_129 \Controller_inst.SLICE_129 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_004.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_003.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10211 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][14] ), 
    .Q1(\Controller_inst.temp_array[5][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_003.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_004.FeedThruLUT ));
  Controller_inst_SLICE_131 \Controller_inst.SLICE_131 ( 
    .DI1(\Controller_inst.int_FIFO_Q[0].sig_030.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_005.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[0] ), .D0(\Controller_inst.int_FIFO_Q[1] ), 
    .CE(\Controller_inst.n10217 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][1] ), 
    .Q1(\Controller_inst.temp_array[6][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_005.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[0].sig_030.FeedThruLUT ));
  Controller_inst_SLICE_132 \Controller_inst.SLICE_132 ( 
    .DI1(\Controller_inst.n2 ), .DI0(\Controller_inst.n21543 ), 
    .D1(\Controller_inst.int_RHD_TX_Ready ), 
    .C1(\Controller_inst.rhd_state[0] ), .B1(\Controller_inst.rhd_state[1] ), 
    .C0(\Controller_inst.int_RHD_TX_Ready ), 
    .A0(\Controller_inst.rhd_state[1] ), .CE(\Controller_inst.n3 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_state[0] ), 
    .Q1(\Controller_inst.rhd_state[1] ), .F0(\Controller_inst.n21543 ), 
    .F1(\Controller_inst.n2 ));
  Controller_inst_SLICE_133 \Controller_inst.SLICE_133 ( 
    .DI1(\Controller_inst.n21307 ), .DI0(\Controller_inst.n25771 ), 
    .D1(\Controller_inst.n22467 ), .C1(\Controller_inst.n5 ), 
    .B1(\Controller_inst.n1221 ), .A1(\Controller_inst.n14561 ), 
    .D0(\Controller_inst.n22417 ), .C0(\Controller_inst.n12_adj_2757 ), 
    .B0(\Controller_inst.n14436 ), .A0(\Controller_inst.n15858 ), 
    .CE(\Controller_inst.n14705 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_state[0] ), 
    .Q1(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n25771 ), 
    .F1(\Controller_inst.n21307 ));
  Controller_inst_SLICE_134 \Controller_inst.SLICE_134 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_007.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_006.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10217 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[6][2] ), 
    .Q1(\Controller_inst.temp_array[6][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_006.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_007.FeedThruLUT ));
  Controller_inst_SLICE_136 \Controller_inst.SLICE_136 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1523.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_008.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][0] ), 
    .Q1(\Controller_inst.temp_array[1][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_008.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1523.FeedThruLUT ));
  Controller_inst_SLICE_137 \Controller_inst.SLICE_137 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_010.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_009.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[4] ), 
    .CE(\Controller_inst.n10217 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][4] ), 
    .Q1(\Controller_inst.temp_array[6][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_009.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_010.FeedThruLUT ));
  Controller_inst_SLICE_139 \Controller_inst.SLICE_139 ( 
    .DI1(\Controller_inst.int_FIFO_Q[7].sig_012.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_011.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[7] ), .D0(\Controller_inst.int_FIFO_Q[6] ), 
    .CE(\Controller_inst.n10217 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][6] ), 
    .Q1(\Controller_inst.temp_array[6][7] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_011.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[7].sig_012.FeedThruLUT ));
  Controller_inst_SLICE_141 \Controller_inst.SLICE_141 ( 
    .DI1(\Controller_inst.int_FIFO_Q[9].sig_014.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_013.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[9] ), .D0(\Controller_inst.int_FIFO_Q[8] ), 
    .CE(\Controller_inst.n10217 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][8] ), 
    .Q1(\Controller_inst.temp_array[6][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_013.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[9].sig_014.FeedThruLUT ));
  Controller_inst_SLICE_143 \Controller_inst.SLICE_143 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_016.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[10].sig_015.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[11] ), 
    .D0(\Controller_inst.int_FIFO_Q[10] ), .CE(\Controller_inst.n10217 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][10] ), 
    .Q1(\Controller_inst.temp_array[6][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[10].sig_015.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_016.FeedThruLUT ));
  Controller_inst_SLICE_145 \Controller_inst.SLICE_145 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_018.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_017.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10217 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][12] ), 
    .Q1(\Controller_inst.temp_array[6][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_017.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_018.FeedThruLUT ));
  Controller_inst_SLICE_147 \Controller_inst.SLICE_147 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_021.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_019.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10217 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[6][14] ), 
    .Q1(\Controller_inst.temp_array[6][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_019.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_021.FeedThruLUT ));
  Controller_inst_SLICE_148 \Controller_inst.SLICE_148 ( 
    .DI1(\Controller_inst.int_FIFO_Q[9].sig_2169.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_020.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[9] ), .D0(\Controller_inst.int_FIFO_Q[8] ), 
    .CE(\Controller_inst.n10211 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][8] ), 
    .Q1(\Controller_inst.temp_array[5][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_020.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[9].sig_2169.FeedThruLUT ));
  Controller_inst_SLICE_150 \Controller_inst.SLICE_150 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1503.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_022.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][0] ), 
    .Q1(\Controller_inst.temp_array[2][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_022.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1503.FeedThruLUT ));
  Controller_inst_SLICE_151 \Controller_inst.SLICE_151 ( 
    .DI1(\Controller_inst.int_FIFO_Q[0].sig_031.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_023.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[0] ), .D0(\Controller_inst.int_FIFO_Q[1] ), 
    .CE(\Controller_inst.n10231 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][1] ), 
    .Q1(\Controller_inst.temp_array[7][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_023.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[0].sig_031.FeedThruLUT ));
  Controller_inst_SLICE_152 \Controller_inst.SLICE_152 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_025.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_024.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10211 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][7] ), 
    .Q1(\Controller_inst.temp_array[5][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_024.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_025.FeedThruLUT ));
  Controller_inst_SLICE_154 \Controller_inst.SLICE_154 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_059.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_026.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10231 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][2] ), 
    .Q1(\Controller_inst.temp_array[7][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_026.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_059.FeedThruLUT ));
  Controller_inst_SLICE_155 \Controller_inst.SLICE_155 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1344.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_027.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10199 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][0] ), 
    .Q1(\Controller_inst.temp_array[3][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_027.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1344.FeedThruLUT ));
  Controller_inst_SLICE_156 \Controller_inst.SLICE_156 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1314.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_028.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10205 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][0] ), 
    .Q1(\Controller_inst.temp_array[4][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_028.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1314.FeedThruLUT ));
  Controller_inst_SLICE_157 \Controller_inst.SLICE_157 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_083.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_029.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10211 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][0] ), 
    .Q1(\Controller_inst.temp_array[5][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_029.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_083.FeedThruLUT ));
  Controller_inst_SLICE_160 \Controller_inst.SLICE_160 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_074.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_032.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][0] ), 
    .Q1(\Controller_inst.temp_array[8][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_032.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_074.FeedThruLUT ));
  Controller_inst_SLICE_161 \Controller_inst.SLICE_161 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_093.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_033.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10185 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][0] ), 
    .Q1(\Controller_inst.temp_array[9][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_033.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_093.FeedThruLUT ));
  Controller_inst_SLICE_162 \Controller_inst.SLICE_162 ( 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_034.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[0] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_034.FeedThruLUT ));
  Controller_inst_SLICE_163 \Controller_inst.SLICE_163 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_225.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_035.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10201 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][0] ), 
    .Q1(\Controller_inst.temp_array[11][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_035.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_225.FeedThruLUT ));
  Controller_inst_SLICE_164 \Controller_inst.SLICE_164 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1487.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_036.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10203 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][0] ), 
    .Q1(\Controller_inst.temp_array[12][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_036.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1487.FeedThruLUT ));
  Controller_inst_SLICE_165 \Controller_inst.SLICE_165 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1472.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_037.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10209 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][0] ), 
    .Q1(\Controller_inst.temp_array[13][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_037.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1472.FeedThruLUT ));
  Controller_inst_SLICE_166 \Controller_inst.SLICE_166 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1457.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_038.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .C0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10225 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][0] ), 
    .Q1(\Controller_inst.temp_array[14][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_038.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1457.FeedThruLUT ));
  Controller_inst_SLICE_167 \Controller_inst.SLICE_167 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1442.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_039.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10233 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][0] ), 
    .Q1(\Controller_inst.temp_array[15][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_039.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1442.FeedThruLUT ));
  Controller_inst_SLICE_168 \Controller_inst.SLICE_168 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1427.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_040.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10239 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][0] ), 
    .Q1(\Controller_inst.temp_array[16][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_040.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1427.FeedThruLUT ));
  Controller_inst_SLICE_169 \Controller_inst.SLICE_169 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1412.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_041.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10247 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][0] ), 
    .Q1(\Controller_inst.temp_array[17][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_041.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1412.FeedThruLUT ));
  Controller_inst_SLICE_170 \Controller_inst.SLICE_170 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1397.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_042.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10255 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][0] ), 
    .Q1(\Controller_inst.temp_array[18][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_042.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1397.FeedThruLUT ));
  Controller_inst_SLICE_171 \Controller_inst.SLICE_171 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1382.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_043.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10263 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][0] ), 
    .Q1(\Controller_inst.temp_array[19][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_043.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1382.FeedThruLUT ));
  Controller_inst_SLICE_172 \Controller_inst.SLICE_172 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1367.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_044.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10265 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][0] ), 
    .Q1(\Controller_inst.temp_array[20][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_044.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1367.FeedThruLUT ));
  Controller_inst_SLICE_173 \Controller_inst.SLICE_173 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1347.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_045.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .C0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10267 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][0] ), 
    .Q1(\Controller_inst.temp_array[21][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_045.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1347.FeedThruLUT ));
  Controller_inst_SLICE_174 \Controller_inst.SLICE_174 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1317.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_046.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10269 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][0] ), 
    .Q1(\Controller_inst.temp_array[22][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_046.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1317.FeedThruLUT ));
  Controller_inst_SLICE_175 \Controller_inst.SLICE_175 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1299.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_047.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10271 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][0] ), 
    .Q1(\Controller_inst.temp_array[23][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_047.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1299.FeedThruLUT ));
  Controller_inst_SLICE_176 \Controller_inst.SLICE_176 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1279.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_048.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10245 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][0] ), 
    .Q1(\Controller_inst.temp_array[24][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_048.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1279.FeedThruLUT ));
  Controller_inst_SLICE_177 \Controller_inst.SLICE_177 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1264.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_049.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10261 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][0] ), 
    .Q1(\Controller_inst.temp_array[25][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_049.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1264.FeedThruLUT ));
  Controller_inst_SLICE_178 \Controller_inst.SLICE_178 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1249.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_050.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10139 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][0] ), 
    .Q1(\Controller_inst.temp_array[26][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_050.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1249.FeedThruLUT ));
  Controller_inst_SLICE_179 \Controller_inst.SLICE_179 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1234.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_051.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10145 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][0] ), 
    .Q1(\Controller_inst.temp_array[27][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_051.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1234.FeedThruLUT ));
  Controller_inst_SLICE_180 \Controller_inst.SLICE_180 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1219.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_052.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10153 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][0] ), 
    .Q1(\Controller_inst.temp_array[28][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_052.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1219.FeedThruLUT ));
  Controller_inst_SLICE_181 \Controller_inst.SLICE_181 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1204.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_053.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][0] ), 
    .Q1(\Controller_inst.temp_array[29][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_053.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1204.FeedThruLUT ));
  Controller_inst_SLICE_182 \Controller_inst.SLICE_182 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1189.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_054.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .C0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][0] ), 
    .Q1(\Controller_inst.temp_array[30][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_054.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1189.FeedThruLUT ));
  Controller_inst_SLICE_183 \Controller_inst.SLICE_183 ( 
    .DI1(\Controller_inst.int_FIFO_Q[1].sig_1172.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[0].sig_055.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[1] ), .D0(\Controller_inst.int_FIFO_Q[0] ), 
    .CE(\Controller_inst.n10169 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][0] ), 
    .Q1(\Controller_inst.temp_array[31][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[0].sig_055.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[1].sig_1172.FeedThruLUT ));
  Controller_inst_SLICE_184 \Controller_inst.SLICE_184 ( 
    .DI0(\Controller_inst.temp_buffer[0].sig_056.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[0] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .F0(\Controller_inst.temp_buffer[0].sig_056.FeedThruLUT ));
  Controller_inst_SLICE_185 \Controller_inst.SLICE_185 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_064.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_057.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10211 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[5][5] ), 
    .Q1(\Controller_inst.temp_array[5][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_057.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_064.FeedThruLUT ));
  Controller_inst_SLICE_186 \Controller_inst.SLICE_186 ( 
    .DI0(\Controller_inst.temp_array[31][0].sig_058.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[31][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[0] ), 
    .F0(\Controller_inst.temp_array[31][0].sig_058.FeedThruLUT ));
  Controller_inst_SLICE_188 \Controller_inst.SLICE_188 ( 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_060.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[4] ), .CE(\Controller_inst.n10231 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_060.FeedThruLUT ));
  Controller_inst_SLICE_189 \Controller_inst.SLICE_189 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_062.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_061.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10231 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][5] ), 
    .Q1(\Controller_inst.temp_array[7][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_061.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_062.FeedThruLUT ));
  Controller_inst_SLICE_191 \Controller_inst.SLICE_191 ( 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_063.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[7] ), .CE(\Controller_inst.n10231 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][7] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_063.FeedThruLUT ));
  Controller_inst_SLICE_193 \Controller_inst.SLICE_193 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_068.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_065.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .C0(\Controller_inst.int_FIFO_Q[8] ), .CE(\Controller_inst.n10231 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][8] ), 
    .Q1(\Controller_inst.temp_array[7][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_065.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_068.FeedThruLUT ));
  Controller_inst_SLICE_194 \Controller_inst.SLICE_194 ( 
    .DI0(\Controller_inst.n7990 ), .D0(\Controller_inst.alt_counter[0] ), 
    .CE(\Controller_inst.n5_adj_2585 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.alt_counter[0] ), .F0(\Controller_inst.n7990 ));
  Controller_inst_SLICE_195 \Controller_inst.SLICE_195 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_066.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10231 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_066.FeedThruLUT ));
  Controller_inst_SLICE_196 \Controller_inst.SLICE_196 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_1535.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_067.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[11] ), 
    .C0(\Controller_inst.int_FIFO_Q[3] ), .CE(\Controller_inst.n10211 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][3] ), 
    .Q1(\Controller_inst.temp_array[5][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_067.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_1535.FeedThruLUT ));
  Controller_inst_SLICE_200 \Controller_inst.SLICE_200 ( 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_069.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10231 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_069.FeedThruLUT ));
  Controller_inst_SLICE_201 \Controller_inst.SLICE_201 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_071.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_070.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10231 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][12] ), 
    .Q1(\Controller_inst.temp_array[7][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_070.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_071.FeedThruLUT ));
  Controller_inst_SLICE_203 \Controller_inst.SLICE_203 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_073.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_072.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10231 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[7][14] ), 
    .Q1(\Controller_inst.temp_array[7][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_072.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_073.FeedThruLUT ));
  Controller_inst_SLICE_206 \Controller_inst.SLICE_206 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_076.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_075.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10181 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][2] ), 
    .Q1(\Controller_inst.temp_array[8][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_075.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_076.FeedThruLUT ));
  Controller_inst_SLICE_208 \Controller_inst.SLICE_208 ( 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_077.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[4] ), .CE(\Controller_inst.n10181 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_077.FeedThruLUT ));
  Controller_inst_SLICE_209 \Controller_inst.SLICE_209 ( 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_078.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[2] ), .CE(\Controller_inst.n10211 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_078.FeedThruLUT ));
  Controller_inst_SLICE_210 \Controller_inst.SLICE_210 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_080.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_079.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10181 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[8][5] ), 
    .Q1(\Controller_inst.temp_array[8][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_079.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_080.FeedThruLUT ));
  Controller_inst_SLICE_212 \Controller_inst.SLICE_212 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_087.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_081.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[11] ), 
    .D0(\Controller_inst.int_FIFO_Q[7] ), .CE(\Controller_inst.n10181 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][7] ), 
    .Q1(\Controller_inst.temp_array[8][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_081.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_087.FeedThruLUT ));
  Controller_inst_SLICE_213 \Controller_inst.SLICE_213 ( 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_082.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[8] ), .CE(\Controller_inst.n10181 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_082.FeedThruLUT ));
  Controller_inst_SLICE_215 \Controller_inst.SLICE_215 ( 
    .DI0(\Controller_inst.n167_adj_2777[0] ), 
    .D0(\Controller_inst.n133_adj_2779[0] ), .B0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\rhd_index[0] ), .F0(\Controller_inst.n167_adj_2777[0] ));
  Controller_inst_SLICE_216 \Controller_inst.SLICE_216 ( 
    .DI1(\Controller_inst.n15506 ), .DI0(\Controller_inst.n15507 ), 
    .D1(n21818), .C1(\Controller_inst.int_RHD_TX_Byte[6] ), 
    .B1(\Controller_inst.n4_adj_2586 ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[7] ), .C0(n21818), 
    .A0(\Controller_inst.n4_adj_2586 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[7] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[6] ), .F0(\Controller_inst.n15507 ), 
    .F1(\Controller_inst.n15506 ));
  Controller_inst_SLICE_218 \Controller_inst.SLICE_218 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_091.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_084.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10205 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][15] ), 
    .Q1(\Controller_inst.temp_array[4][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_084.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_091.FeedThruLUT ));
  Controller_inst_SLICE_219 \Controller_inst.SLICE_219 ( 
    .DI0(\Controller_inst.n15501 ), .D0(\Controller_inst.init_FIFO_Read ), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.init_FIFO_Read ), .F0(\Controller_inst.n15501 ));
  Controller_inst_SLICE_220 \Controller_inst.SLICE_220 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_086.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_085.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10181 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][9] ), 
    .Q1(\Controller_inst.temp_array[8][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_085.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_086.FeedThruLUT ));
  Controller_inst_SLICE_223 \Controller_inst.SLICE_223 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_089.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_088.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10181 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][12] ), 
    .Q1(\Controller_inst.temp_array[8][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_088.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_089.FeedThruLUT ));
  Controller_inst_SLICE_224 \Controller_inst.SLICE_224 ( 
    .DI0(\Controller_inst.n33_2[0].sig_2170.FeedThruLUT ), 
    .C0(\Controller_inst.n33_2[0] ), .CE(\Controller_inst.n10207 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.data_array_send_count[0] ), 
    .F0(\Controller_inst.n33_2[0].sig_2170.FeedThruLUT ));
  Controller_inst_SLICE_226 \Controller_inst.SLICE_226 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_092.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_090.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10181 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[8][14] ), 
    .Q1(\Controller_inst.temp_array[8][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_090.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_092.FeedThruLUT ));
  Controller_inst_SLICE_230 \Controller_inst.SLICE_230 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_096.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_094.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10185 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][2] ), 
    .Q1(\Controller_inst.temp_array[9][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_094.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_096.FeedThruLUT ));
  Controller_inst_SLICE_231 \Controller_inst.SLICE_231 ( 
    .DI0(\Controller_inst.temp_array[0][15].sig_095.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[0][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[511] ), 
    .F0(\Controller_inst.temp_array[0][15].sig_095.FeedThruLUT ));
  Controller_inst_SLICE_233 \Controller_inst.SLICE_233 ( 
    .DI1(\Controller_inst.temp_array[0][13].sig_098.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][14].sig_097.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][13] ), 
    .D0(\Controller_inst.temp_array[0][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[510] ), 
    .Q1(\Controller_inst.temp_buffer[509] ), 
    .F0(\Controller_inst.temp_array[0][14].sig_097.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][13].sig_098.FeedThruLUT ));
  Controller_inst_SLICE_235 \Controller_inst.SLICE_235 ( 
    .DI0(\Controller_inst.n21137 ), .D0(\Controller_inst.int_RHD_TX_Ready ), 
    .C0(\Controller_inst.rhd_state[0] ), .B0(o_Controller_Mode_c_0), 
    .A0(o_Controller_Mode_c_1), .CE(\Controller_inst.n15468 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_DV ), .F0(\Controller_inst.n21137 ));
  Controller_inst_SLICE_236 \Controller_inst.SLICE_236 ( 
    .DI0(\Controller_inst.temp_array[0][12].sig_099.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[0][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[508] ), 
    .F0(\Controller_inst.temp_array[0][12].sig_099.FeedThruLUT ));
  Controller_inst_SLICE_237 \Controller_inst.SLICE_237 ( 
    .DI0(\Controller_inst.temp_array[0][11].sig_100.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[0][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[507] ), 
    .F0(\Controller_inst.temp_array[0][11].sig_100.FeedThruLUT ));
  Controller_inst_SLICE_238 \Controller_inst.SLICE_238 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_102.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_101.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[4] ), 
    .CE(\Controller_inst.n10185 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[9][4] ), 
    .Q1(\Controller_inst.temp_array[9][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_101.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_102.FeedThruLUT ));
  Controller_inst_SLICE_240 \Controller_inst.SLICE_240 ( 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_103.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[6] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_103.FeedThruLUT ));
  Controller_inst_SLICE_241 \Controller_inst.SLICE_241 ( 
    .DI1(\Controller_inst.temp_array[0][9].sig_105.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][10].sig_104.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][9] ), 
    .C0(\Controller_inst.temp_array[0][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[506] ), 
    .Q1(\Controller_inst.temp_buffer[505] ), 
    .F0(\Controller_inst.temp_array[0][10].sig_104.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][9].sig_105.FeedThruLUT ));
  Controller_inst_SLICE_243 \Controller_inst.SLICE_243 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_113.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_106.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10185 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[9][7] ), 
    .Q1(\Controller_inst.temp_array[9][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_106.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_113.FeedThruLUT ));
  Controller_inst_SLICE_244 \Controller_inst.SLICE_244 ( 
    .DI0(\Controller_inst.temp_array[0][8].sig_107.FeedThruLUT ), 
    .C0(\Controller_inst.temp_array[0][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[504] ), 
    .F0(\Controller_inst.temp_array[0][8].sig_107.FeedThruLUT ));
  Controller_inst_SLICE_245 \Controller_inst.SLICE_245 ( 
    .DI1(\Controller_inst.temp_array[0][0].sig_117.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][7].sig_108.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][0] ), 
    .D0(\Controller_inst.temp_array[0][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[503] ), 
    .Q1(\Controller_inst.temp_buffer[496] ), 
    .F0(\Controller_inst.temp_array[0][7].sig_108.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][0].sig_117.FeedThruLUT ));
  Controller_inst_SLICE_246 \Controller_inst.SLICE_246 ( 
    .DI1(\Controller_inst.temp_array[0][5].sig_110.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][6].sig_109.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][5] ), 
    .D0(\Controller_inst.temp_array[0][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[502] ), 
    .Q1(\Controller_inst.temp_buffer[501] ), 
    .F0(\Controller_inst.temp_array[0][6].sig_109.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][5].sig_110.FeedThruLUT ));
  Controller_inst_SLICE_248 \Controller_inst.SLICE_248 ( 
    .DI1(\Controller_inst.temp_array[0][3].sig_112.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][4].sig_111.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[0][3] ), 
    .D0(\Controller_inst.temp_array[0][4] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[500] ), 
    .Q1(\Controller_inst.temp_buffer[499] ), 
    .F0(\Controller_inst.temp_array[0][4].sig_111.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][3].sig_112.FeedThruLUT ));
  Controller_inst_SLICE_251 \Controller_inst.SLICE_251 ( 
    .DI1(\Controller_inst.temp_array[0][1].sig_116.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[0][2].sig_114.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[0][1] ), 
    .C0(\Controller_inst.temp_array[0][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[498] ), 
    .Q1(\Controller_inst.temp_buffer[497] ), 
    .F0(\Controller_inst.temp_array[0][2].sig_114.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[0][1].sig_116.FeedThruLUT ));
  Controller_inst_SLICE_252 \Controller_inst.SLICE_252 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_115.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_115.FeedThruLUT ));
  Controller_inst_SLICE_255 \Controller_inst.SLICE_255 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_133.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[10].sig_118.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[11] ), 
    .D0(\Controller_inst.int_FIFO_Q[10] ), .CE(\Controller_inst.n10185 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][10] ), 
    .Q1(\Controller_inst.temp_array[9][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[10].sig_118.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_133.FeedThruLUT ));
  Controller_inst_SLICE_256 \Controller_inst.SLICE_256 ( 
    .DI0(\Controller_inst.temp_array[1][15].sig_119.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[1][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[495] ), 
    .F0(\Controller_inst.temp_array[1][15].sig_119.FeedThruLUT ));
  Controller_inst_SLICE_257 \Controller_inst.SLICE_257 ( 
    .DI0(\Controller_inst.temp_array[1][14].sig_120.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[1][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[494] ), 
    .F0(\Controller_inst.temp_array[1][14].sig_120.FeedThruLUT ));
  Controller_inst_SLICE_258 \Controller_inst.SLICE_258 ( 
    .DI1(\Controller_inst.temp_array[1][12].sig_122.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][13].sig_121.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][12] ), 
    .D0(\Controller_inst.temp_array[1][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[493] ), 
    .Q1(\Controller_inst.temp_buffer[492] ), 
    .F0(\Controller_inst.temp_array[1][13].sig_121.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][12].sig_122.FeedThruLUT ));
  Controller_inst_SLICE_260 \Controller_inst.SLICE_260 ( 
    .DI1(\Controller_inst.temp_array[1][10].sig_124.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][11].sig_123.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][10] ), 
    .D0(\Controller_inst.temp_array[1][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[491] ), 
    .Q1(\Controller_inst.temp_buffer[490] ), 
    .F0(\Controller_inst.temp_array[1][11].sig_123.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][10].sig_124.FeedThruLUT ));
  Controller_inst_SLICE_262 \Controller_inst.SLICE_262 ( 
    .DI1(\Controller_inst.temp_array[4][4].sig_197.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][9].sig_125.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][4] ), 
    .D0(\Controller_inst.temp_array[1][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[489] ), 
    .Q1(\Controller_inst.temp_buffer[436] ), 
    .F0(\Controller_inst.temp_array[1][9].sig_125.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][4].sig_197.FeedThruLUT ));
  Controller_inst_SLICE_263 \Controller_inst.SLICE_263 ( 
    .DI0(\Controller_inst.temp_array[1][8].sig_126.FeedThruLUT ), 
    .C0(\Controller_inst.temp_array[1][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[488] ), 
    .F0(\Controller_inst.temp_array[1][8].sig_126.FeedThruLUT ));
  Controller_inst_SLICE_264 \Controller_inst.SLICE_264 ( 
    .DI1(\Controller_inst.temp_array[1][5].sig_129.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][7].sig_127.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][5] ), 
    .D0(\Controller_inst.temp_array[1][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[487] ), 
    .Q1(\Controller_inst.temp_buffer[485] ), 
    .F0(\Controller_inst.temp_array[1][7].sig_127.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][5].sig_129.FeedThruLUT ));
  Controller_inst_SLICE_266 \Controller_inst.SLICE_266 ( 
    .DI0(\Controller_inst.temp_array[1][6].sig_128.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[1][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[486] ), 
    .F0(\Controller_inst.temp_array[1][6].sig_128.FeedThruLUT ));
  Controller_inst_SLICE_268 \Controller_inst.SLICE_268 ( 
    .DI1(\Controller_inst.temp_array[1][3].sig_131.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][4].sig_130.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][3] ), 
    .D0(\Controller_inst.temp_array[1][4] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[484] ), 
    .Q1(\Controller_inst.temp_buffer[483] ), 
    .F0(\Controller_inst.temp_array[1][4].sig_130.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][3].sig_131.FeedThruLUT ));
  Controller_inst_SLICE_270 \Controller_inst.SLICE_270 ( 
    .DI1(\Controller_inst.temp_array[1][1].sig_134.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][2].sig_132.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[1][1] ), 
    .D0(\Controller_inst.temp_array[1][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[482] ), 
    .Q1(\Controller_inst.temp_buffer[481] ), 
    .F0(\Controller_inst.temp_array[1][2].sig_132.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[1][1].sig_134.FeedThruLUT ));
  Controller_inst_SLICE_273 \Controller_inst.SLICE_273 ( 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_135.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10185 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_135.FeedThruLUT ));
  Controller_inst_SLICE_274 \Controller_inst.SLICE_274 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_139.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_136.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10185 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][13] ), 
    .Q1(\Controller_inst.temp_array[9][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_136.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_139.FeedThruLUT ));
  Controller_inst_SLICE_275 \Controller_inst.SLICE_275 ( 
    .DI1(\Controller_inst.temp_array[2][15].sig_138.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[1][0].sig_137.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][15] ), 
    .D0(\Controller_inst.temp_array[1][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[480] ), 
    .Q1(\Controller_inst.temp_buffer[479] ), 
    .F0(\Controller_inst.temp_array[1][0].sig_137.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][15].sig_138.FeedThruLUT ));
  Controller_inst_SLICE_278 \Controller_inst.SLICE_278 ( 
    .DI0(\Controller_inst.temp_array[2][14].sig_140.FeedThruLUT ), 
    .C0(\Controller_inst.temp_array[2][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[478] ), 
    .F0(\Controller_inst.temp_array[2][14].sig_140.FeedThruLUT ));
  Controller_inst_SLICE_279 \Controller_inst.SLICE_279 ( 
    .DI0(\Controller_inst.temp_array[2][13].sig_141.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[2][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[477] ), 
    .F0(\Controller_inst.temp_array[2][13].sig_141.FeedThruLUT ));
  Controller_inst_SLICE_280 \Controller_inst.SLICE_280 ( 
    .DI1(\Controller_inst.temp_array[2][11].sig_143.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][12].sig_142.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][11] ), 
    .D0(\Controller_inst.temp_array[2][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[476] ), 
    .Q1(\Controller_inst.temp_buffer[475] ), 
    .F0(\Controller_inst.temp_array[2][12].sig_142.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][11].sig_143.FeedThruLUT ));
  Controller_inst_SLICE_282 \Controller_inst.SLICE_282 ( 
    .DI1(\Controller_inst.temp_array[2][9].sig_145.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][10].sig_144.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][9] ), 
    .D0(\Controller_inst.temp_array[2][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[474] ), 
    .Q1(\Controller_inst.temp_buffer[473] ), 
    .F0(\Controller_inst.temp_array[2][10].sig_144.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][9].sig_145.FeedThruLUT ));
  Controller_inst_SLICE_284 \Controller_inst.SLICE_284 ( 
    .DI1(\Controller_inst.temp_array[2][7].sig_147.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][8].sig_146.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][7] ), 
    .D0(\Controller_inst.temp_array[2][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[472] ), 
    .Q1(\Controller_inst.temp_buffer[471] ), 
    .F0(\Controller_inst.temp_array[2][8].sig_146.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][7].sig_147.FeedThruLUT ));
  Controller_inst_SLICE_286 \Controller_inst.SLICE_286 ( 
    .DI1(\Controller_inst.temp_array[2][5].sig_149.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][6].sig_148.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][5] ), 
    .D0(\Controller_inst.temp_array[2][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[470] ), 
    .Q1(\Controller_inst.temp_buffer[469] ), 
    .F0(\Controller_inst.temp_array[2][6].sig_148.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][5].sig_149.FeedThruLUT ));
  Controller_inst_SLICE_288 \Controller_inst.SLICE_288 ( 
    .DI1(\Controller_inst.temp_array[2][3].sig_151.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][4].sig_150.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[2][3] ), 
    .D0(\Controller_inst.temp_array[2][4] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[468] ), 
    .Q1(\Controller_inst.temp_buffer[467] ), 
    .F0(\Controller_inst.temp_array[2][4].sig_150.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][3].sig_151.FeedThruLUT ));
  Controller_inst_SLICE_290 \Controller_inst.SLICE_290 ( 
    .DI1(\Controller_inst.temp_array[2][1].sig_153.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][2].sig_152.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[2][1] ), 
    .D0(\Controller_inst.temp_array[2][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[466] ), 
    .Q1(\Controller_inst.temp_buffer[465] ), 
    .F0(\Controller_inst.temp_array[2][2].sig_152.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[2][1].sig_153.FeedThruLUT ));
  Controller_inst_SLICE_292 \Controller_inst.SLICE_292 ( 
    .DI1(\Controller_inst.temp_array[3][15].sig_155.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[2][0].sig_154.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[3][15] ), 
    .D0(\Controller_inst.temp_array[2][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[464] ), 
    .Q1(\Controller_inst.temp_buffer[463] ), 
    .F0(\Controller_inst.temp_array[2][0].sig_154.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][15].sig_155.FeedThruLUT ));
  Controller_inst_SLICE_294 \Controller_inst.SLICE_294 ( 
    .DI1(\Controller_inst.temp_array[3][13].sig_157.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][14].sig_156.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][13] ), 
    .D0(\Controller_inst.temp_array[3][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[462] ), 
    .Q1(\Controller_inst.temp_buffer[461] ), 
    .F0(\Controller_inst.temp_array[3][14].sig_156.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][13].sig_157.FeedThruLUT ));
  Controller_inst_SLICE_296 \Controller_inst.SLICE_296 ( 
    .DI1(\Controller_inst.temp_array[3][11].sig_159.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][12].sig_158.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[3][11] ), 
    .D0(\Controller_inst.temp_array[3][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[460] ), 
    .Q1(\Controller_inst.temp_buffer[459] ), 
    .F0(\Controller_inst.temp_array[3][12].sig_158.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][11].sig_159.FeedThruLUT ));
  Controller_inst_SLICE_298 \Controller_inst.SLICE_298 ( 
    .DI1(\Controller_inst.temp_array[3][9].sig_161.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][10].sig_160.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][9] ), 
    .C0(\Controller_inst.temp_array[3][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[458] ), 
    .Q1(\Controller_inst.temp_buffer[457] ), 
    .F0(\Controller_inst.temp_array[3][10].sig_160.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][9].sig_161.FeedThruLUT ));
  Controller_inst_SLICE_300 \Controller_inst.SLICE_300 ( 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_162.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10185 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[9][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_162.FeedThruLUT ));
  Controller_inst_SLICE_301 \Controller_inst.SLICE_301 ( 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_163.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[1] ), .CE(\Controller_inst.n10195 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][1] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_163.FeedThruLUT ));
  Controller_inst_SLICE_302 \Controller_inst.SLICE_302 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_165.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_164.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][2] ), 
    .Q1(\Controller_inst.temp_array[10][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_164.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_165.FeedThruLUT ));
  Controller_inst_SLICE_304 \Controller_inst.SLICE_304 ( 
    .DI1(\Controller_inst.temp_array[25][8].sig_541.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][8].sig_166.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][8] ), 
    .D0(\Controller_inst.temp_array[3][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[456] ), 
    .Q1(\Controller_inst.temp_buffer[104] ), 
    .F0(\Controller_inst.temp_array[3][8].sig_166.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][8].sig_541.FeedThruLUT ));
  Controller_inst_SLICE_305 \Controller_inst.SLICE_305 ( 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_167.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[4] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_167.FeedThruLUT ));
  Controller_inst_SLICE_306 \Controller_inst.SLICE_306 ( 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_168.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[5] ), .CE(\Controller_inst.n10195 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_168.FeedThruLUT ));
  Controller_inst_SLICE_307 \Controller_inst.SLICE_307 ( 
    .DI1(\Controller_inst.temp_array[3][6].sig_172.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][7].sig_169.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][6] ), 
    .D0(\Controller_inst.temp_array[3][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[455] ), 
    .Q1(\Controller_inst.temp_buffer[454] ), 
    .F0(\Controller_inst.temp_array[3][7].sig_169.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][6].sig_172.FeedThruLUT ));
  Controller_inst_SLICE_308 \Controller_inst.SLICE_308 ( 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_170.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[6] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_170.FeedThruLUT ));
  Controller_inst_SLICE_309 \Controller_inst.SLICE_309 ( 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_171.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[7] ), .CE(\Controller_inst.n10195 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][7] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_171.FeedThruLUT ));
  Controller_inst_SLICE_311 \Controller_inst.SLICE_311 ( 
    .DI1(\Controller_inst.int_FIFO_Q[9].sig_175.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_173.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[9] ), .D0(\Controller_inst.int_FIFO_Q[8] ), 
    .CE(\Controller_inst.n10195 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][8] ), 
    .Q1(\Controller_inst.temp_array[10][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_173.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[9].sig_175.FeedThruLUT ));
  Controller_inst_SLICE_312 \Controller_inst.SLICE_312 ( 
    .DI1(\Controller_inst.temp_array[3][4].sig_176.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][5].sig_174.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][4] ), 
    .D0(\Controller_inst.temp_array[3][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[453] ), 
    .Q1(\Controller_inst.temp_buffer[452] ), 
    .F0(\Controller_inst.temp_array[3][5].sig_174.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][4].sig_176.FeedThruLUT ));
  Controller_inst_SLICE_315 \Controller_inst.SLICE_315 ( 
    .DI1(\Controller_inst.int_FIFO_Q[11].sig_179.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[10].sig_177.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[11] ), 
    .D0(\Controller_inst.int_FIFO_Q[10] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][10] ), 
    .Q1(\Controller_inst.temp_array[10][11] ), 
    .F0(\Controller_inst.int_FIFO_Q[10].sig_177.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[11].sig_179.FeedThruLUT ));
  Controller_inst_SLICE_316 \Controller_inst.SLICE_316 ( 
    .DI1(\Controller_inst.temp_array[3][2].sig_180.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[3][3].sig_178.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[3][2] ), 
    .D0(\Controller_inst.temp_array[3][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[451] ), 
    .Q1(\Controller_inst.temp_buffer[450] ), 
    .F0(\Controller_inst.temp_array[3][3].sig_178.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[3][2].sig_180.FeedThruLUT ));
  Controller_inst_SLICE_319 \Controller_inst.SLICE_319 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_217.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_181.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][12] ), 
    .Q1(\Controller_inst.temp_array[10][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_181.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_217.FeedThruLUT ));
  Controller_inst_SLICE_320 \Controller_inst.SLICE_320 ( 
    .DI0(\Controller_inst.temp_array[3][1].sig_182.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[3][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[449] ), 
    .F0(\Controller_inst.temp_array[3][1].sig_182.FeedThruLUT ));
  Controller_inst_SLICE_322 \Controller_inst.SLICE_322 ( 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_183.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10205 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_183.FeedThruLUT ));
  Controller_inst_SLICE_323 \Controller_inst.SLICE_323 ( 
    .DI0(\Controller_inst.temp_array[3][0].sig_184.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[3][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[448] ), 
    .F0(\Controller_inst.temp_array[3][0].sig_184.FeedThruLUT ));
  Controller_inst_SLICE_324 \Controller_inst.SLICE_324 ( 
    .DI0(\Controller_inst.temp_array[4][15].sig_185.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[447] ), 
    .F0(\Controller_inst.temp_array[4][15].sig_185.FeedThruLUT ));
  Controller_inst_SLICE_325 \Controller_inst.SLICE_325 ( 
    .DI0(\Controller_inst.temp_array[4][14].sig_186.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[446] ), 
    .F0(\Controller_inst.temp_array[4][14].sig_186.FeedThruLUT ));
  Controller_inst_SLICE_326 \Controller_inst.SLICE_326 ( 
    .DI1(\Controller_inst.temp_array[4][12].sig_189.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][13].sig_187.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][12] ), 
    .D0(\Controller_inst.temp_array[4][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[445] ), 
    .Q1(\Controller_inst.temp_buffer[444] ), 
    .F0(\Controller_inst.temp_array[4][13].sig_187.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][12].sig_189.FeedThruLUT ));
  Controller_inst_SLICE_327 \Controller_inst.SLICE_327 ( 
    .DI0(\Controller_inst.int_FIFO_Q[12].sig_188.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[12] ), .CE(\Controller_inst.n10205 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[12].sig_188.FeedThruLUT ));
  Controller_inst_SLICE_329 \Controller_inst.SLICE_329 ( 
    .DI1(\Controller_inst.temp_array[4][10].sig_191.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][11].sig_190.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][10] ), 
    .D0(\Controller_inst.temp_array[4][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[443] ), 
    .Q1(\Controller_inst.temp_buffer[442] ), 
    .F0(\Controller_inst.temp_array[4][11].sig_190.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][10].sig_191.FeedThruLUT ));
  Controller_inst_SLICE_331 \Controller_inst.SLICE_331 ( 
    .DI1(\Controller_inst.temp_array[4][8].sig_193.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][9].sig_192.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][8] ), 
    .D0(\Controller_inst.temp_array[4][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[441] ), 
    .Q1(\Controller_inst.temp_buffer[440] ), 
    .F0(\Controller_inst.temp_array[4][9].sig_192.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][8].sig_193.FeedThruLUT ));
  Controller_inst_SLICE_333 \Controller_inst.SLICE_333 ( 
    .DI0(\Controller_inst.temp_array[4][7].sig_194.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[439] ), 
    .F0(\Controller_inst.temp_array[4][7].sig_194.FeedThruLUT ));
  Controller_inst_SLICE_334 \Controller_inst.SLICE_334 ( 
    .DI0(\Controller_inst.temp_array[4][6].sig_195.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[438] ), 
    .F0(\Controller_inst.temp_array[4][6].sig_195.FeedThruLUT ));
  Controller_inst_SLICE_335 \Controller_inst.SLICE_335 ( 
    .DI0(\Controller_inst.temp_array[4][5].sig_196.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[437] ), 
    .F0(\Controller_inst.temp_array[4][5].sig_196.FeedThruLUT ));
  Controller_inst_SLICE_337 \Controller_inst.SLICE_337 ( 
    .DI0(\Controller_inst.temp_array[4][3].sig_198.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[4][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[435] ), 
    .F0(\Controller_inst.temp_array[4][3].sig_198.FeedThruLUT ));
  Controller_inst_SLICE_338 \Controller_inst.SLICE_338 ( 
    .DI1(\Controller_inst.temp_array[4][1].sig_200.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][2].sig_199.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[4][1] ), 
    .D0(\Controller_inst.temp_array[4][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[434] ), 
    .Q1(\Controller_inst.temp_buffer[433] ), 
    .F0(\Controller_inst.temp_array[4][2].sig_199.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[4][1].sig_200.FeedThruLUT ));
  Controller_inst_SLICE_340 \Controller_inst.SLICE_340 ( 
    .DI1(\Controller_inst.temp_array[5][15].sig_202.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[4][0].sig_201.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][15] ), 
    .D0(\Controller_inst.temp_array[4][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[432] ), 
    .Q1(\Controller_inst.temp_buffer[431] ), 
    .F0(\Controller_inst.temp_array[4][0].sig_201.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][15].sig_202.FeedThruLUT ));
  Controller_inst_SLICE_342 \Controller_inst.SLICE_342 ( 
    .DI1(\Controller_inst.temp_array[5][13].sig_204.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][14].sig_203.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][13] ), 
    .D0(\Controller_inst.temp_array[5][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[430] ), 
    .Q1(\Controller_inst.temp_buffer[429] ), 
    .F0(\Controller_inst.temp_array[5][14].sig_203.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][13].sig_204.FeedThruLUT ));
  Controller_inst_SLICE_344 \Controller_inst.SLICE_344 ( 
    .DI0(\Controller_inst.temp_array[5][12].sig_205.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[5][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[428] ), 
    .F0(\Controller_inst.temp_array[5][12].sig_205.FeedThruLUT ));
  Controller_inst_SLICE_345 \Controller_inst.SLICE_345 ( 
    .DI0(\Controller_inst.temp_array[5][11].sig_206.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[5][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[427] ), 
    .F0(\Controller_inst.temp_array[5][11].sig_206.FeedThruLUT ));
  Controller_inst_SLICE_346 \Controller_inst.SLICE_346 ( 
    .DI0(\Controller_inst.temp_array[5][10].sig_207.FeedThruLUT ), 
    .C0(\Controller_inst.temp_array[5][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[426] ), 
    .F0(\Controller_inst.temp_array[5][10].sig_207.FeedThruLUT ));
  Controller_inst_SLICE_347 \Controller_inst.SLICE_347 ( 
    .DI0(\Controller_inst.temp_array[5][9].sig_208.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[5][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[425] ), 
    .F0(\Controller_inst.temp_array[5][9].sig_208.FeedThruLUT ));
  Controller_inst_SLICE_348 \Controller_inst.SLICE_348 ( 
    .DI0(\Controller_inst.temp_array[5][8].sig_209.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[5][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[424] ), 
    .F0(\Controller_inst.temp_array[5][8].sig_209.FeedThruLUT ));
  Controller_inst_SLICE_349 \Controller_inst.SLICE_349 ( 
    .DI0(\Controller_inst.temp_array[5][7].sig_210.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[5][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[423] ), 
    .F0(\Controller_inst.temp_array[5][7].sig_210.FeedThruLUT ));
  Controller_inst_SLICE_350 \Controller_inst.SLICE_350 ( 
    .DI1(\Controller_inst.temp_array[5][5].sig_212.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][6].sig_211.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][5] ), 
    .D0(\Controller_inst.temp_array[5][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[422] ), 
    .Q1(\Controller_inst.temp_buffer[421] ), 
    .F0(\Controller_inst.temp_array[5][6].sig_211.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][5].sig_212.FeedThruLUT ));
  Controller_inst_SLICE_352 \Controller_inst.SLICE_352 ( 
    .DI1(\Controller_inst.temp_array[5][3].sig_214.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][4].sig_213.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][3] ), 
    .D0(\Controller_inst.temp_array[5][4] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[420] ), 
    .Q1(\Controller_inst.temp_buffer[419] ), 
    .F0(\Controller_inst.temp_array[5][4].sig_213.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][3].sig_214.FeedThruLUT ));
  Controller_inst_SLICE_354 \Controller_inst.SLICE_354 ( 
    .DI1(\Controller_inst.temp_array[5][1].sig_216.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[5][2].sig_215.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[5][1] ), 
    .D0(\Controller_inst.temp_array[5][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[418] ), 
    .Q1(\Controller_inst.temp_buffer[417] ), 
    .F0(\Controller_inst.temp_array[5][2].sig_215.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[5][1].sig_216.FeedThruLUT ));
  Controller_inst_SLICE_357 \Controller_inst.SLICE_357 ( 
    .DI0(\Controller_inst.temp_array[5][0].sig_218.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[5][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[416] ), 
    .F0(\Controller_inst.temp_array[5][0].sig_218.FeedThruLUT ));
  Controller_inst_SLICE_358 \Controller_inst.SLICE_358 ( 
    .DI1(\Controller_inst.int_FIFO_Q[15].sig_221.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_219.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[15] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10195 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[10][14] ), 
    .Q1(\Controller_inst.temp_array[10][15] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_219.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[15].sig_221.FeedThruLUT ));
  Controller_inst_SLICE_359 \Controller_inst.SLICE_359 ( 
    .DI1(\Controller_inst.temp_array[6][14].sig_222.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][15].sig_220.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][14] ), 
    .D0(\Controller_inst.temp_array[6][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[415] ), 
    .Q1(\Controller_inst.temp_buffer[414] ), 
    .F0(\Controller_inst.temp_array[6][15].sig_220.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][14].sig_222.FeedThruLUT ));
  Controller_inst_SLICE_362 \Controller_inst.SLICE_362 ( 
    .DI1(\Controller_inst.temp_array[6][12].sig_224.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][13].sig_223.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][12] ), 
    .D0(\Controller_inst.temp_array[6][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[413] ), 
    .Q1(\Controller_inst.temp_buffer[412] ), 
    .F0(\Controller_inst.temp_array[6][13].sig_223.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][12].sig_224.FeedThruLUT ));
  Controller_inst_SLICE_365 \Controller_inst.SLICE_365 ( 
    .DI1(\Controller_inst.temp_array[6][10].sig_227.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][11].sig_226.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][10] ), 
    .D0(\Controller_inst.temp_array[6][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[411] ), 
    .Q1(\Controller_inst.temp_buffer[410] ), 
    .F0(\Controller_inst.temp_array[6][11].sig_226.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][10].sig_227.FeedThruLUT ));
  Controller_inst_SLICE_367 \Controller_inst.SLICE_367 ( 
    .DI1(\Controller_inst.temp_array[6][8].sig_229.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][9].sig_228.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][8] ), 
    .D0(\Controller_inst.temp_array[6][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[409] ), 
    .Q1(\Controller_inst.temp_buffer[408] ), 
    .F0(\Controller_inst.temp_array[6][9].sig_228.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][8].sig_229.FeedThruLUT ));
  Controller_inst_SLICE_369 \Controller_inst.SLICE_369 ( 
    .DI0(\Controller_inst.temp_array[6][7].sig_230.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[6][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[407] ), 
    .F0(\Controller_inst.temp_array[6][7].sig_230.FeedThruLUT ));
  Controller_inst_SLICE_370 \Controller_inst.SLICE_370 ( 
    .DI0(\Controller_inst.temp_array[6][6].sig_231.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[6][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[406] ), 
    .F0(\Controller_inst.temp_array[6][6].sig_231.FeedThruLUT ));
  Controller_inst_SLICE_371 \Controller_inst.SLICE_371 ( 
    .DI1(\Controller_inst.temp_array[6][4].sig_233.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][5].sig_232.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][4] ), 
    .D0(\Controller_inst.temp_array[6][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[405] ), 
    .Q1(\Controller_inst.temp_buffer[404] ), 
    .F0(\Controller_inst.temp_array[6][5].sig_232.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][4].sig_233.FeedThruLUT ));
  Controller_inst_SLICE_373 \Controller_inst.SLICE_373 ( 
    .DI1(\Controller_inst.temp_array[6][2].sig_235.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][3].sig_234.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][2] ), 
    .D0(\Controller_inst.temp_array[6][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[403] ), 
    .Q1(\Controller_inst.temp_buffer[402] ), 
    .F0(\Controller_inst.temp_array[6][3].sig_234.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][2].sig_235.FeedThruLUT ));
  Controller_inst_SLICE_375 \Controller_inst.SLICE_375 ( 
    .DI1(\Controller_inst.temp_array[6][0].sig_237.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[6][1].sig_236.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[6][0] ), 
    .D0(\Controller_inst.temp_array[6][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[401] ), 
    .Q1(\Controller_inst.temp_buffer[400] ), 
    .F0(\Controller_inst.temp_array[6][1].sig_236.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[6][0].sig_237.FeedThruLUT ));
  Controller_inst_SLICE_377 \Controller_inst.SLICE_377 ( 
    .DI1(\Controller_inst.temp_array[7][14].sig_239.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][15].sig_238.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][14] ), 
    .D0(\Controller_inst.temp_array[7][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[399] ), 
    .Q1(\Controller_inst.temp_buffer[398] ), 
    .F0(\Controller_inst.temp_array[7][15].sig_238.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][14].sig_239.FeedThruLUT ));
  Controller_inst_SLICE_379 \Controller_inst.SLICE_379 ( 
    .DI1(\Controller_inst.temp_array[7][12].sig_241.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][13].sig_240.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][12] ), 
    .D0(\Controller_inst.temp_array[7][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[397] ), 
    .Q1(\Controller_inst.temp_buffer[396] ), 
    .F0(\Controller_inst.temp_array[7][13].sig_240.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][12].sig_241.FeedThruLUT ));
  Controller_inst_SLICE_381 \Controller_inst.SLICE_381 ( 
    .DI1(\Controller_inst.temp_array[7][10].sig_243.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][11].sig_242.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][10] ), 
    .D0(\Controller_inst.temp_array[7][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[395] ), 
    .Q1(\Controller_inst.temp_buffer[394] ), 
    .F0(\Controller_inst.temp_array[7][11].sig_242.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][10].sig_243.FeedThruLUT ));
  Controller_inst_SLICE_383 \Controller_inst.SLICE_383 ( 
    .DI1(\Controller_inst.temp_array[7][8].sig_245.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][9].sig_244.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][8] ), 
    .D0(\Controller_inst.temp_array[7][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[393] ), 
    .Q1(\Controller_inst.temp_buffer[392] ), 
    .F0(\Controller_inst.temp_array[7][9].sig_244.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][8].sig_245.FeedThruLUT ));
  Controller_inst_SLICE_385 \Controller_inst.SLICE_385 ( 
    .DI1(\Controller_inst.temp_array[7][6].sig_247.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][7].sig_246.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][6] ), 
    .D0(\Controller_inst.temp_array[7][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[391] ), 
    .Q1(\Controller_inst.temp_buffer[390] ), 
    .F0(\Controller_inst.temp_array[7][7].sig_246.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][6].sig_247.FeedThruLUT ));
  Controller_inst_SLICE_387 \Controller_inst.SLICE_387 ( 
    .DI1(\Controller_inst.temp_array[7][4].sig_249.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][5].sig_248.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][4] ), 
    .D0(\Controller_inst.temp_array[7][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[389] ), 
    .Q1(\Controller_inst.temp_buffer[388] ), 
    .F0(\Controller_inst.temp_array[7][5].sig_248.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][4].sig_249.FeedThruLUT ));
  Controller_inst_SLICE_389 \Controller_inst.SLICE_389 ( 
    .DI1(\Controller_inst.temp_array[7][2].sig_251.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][3].sig_250.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[7][2] ), 
    .D0(\Controller_inst.temp_array[7][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[387] ), 
    .Q1(\Controller_inst.temp_buffer[386] ), 
    .F0(\Controller_inst.temp_array[7][3].sig_250.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][2].sig_251.FeedThruLUT ));
  Controller_inst_SLICE_391 \Controller_inst.SLICE_391 ( 
    .DI1(\Controller_inst.temp_array[7][0].sig_253.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[7][1].sig_252.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[7][0] ), 
    .D0(\Controller_inst.temp_array[7][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[385] ), 
    .Q1(\Controller_inst.temp_buffer[384] ), 
    .F0(\Controller_inst.temp_array[7][1].sig_252.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[7][0].sig_253.FeedThruLUT ));
  Controller_inst_SLICE_393 \Controller_inst.SLICE_393 ( 
    .DI1(\Controller_inst.temp_array[8][14].sig_255.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][15].sig_254.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][14] ), 
    .D0(\Controller_inst.temp_array[8][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[383] ), 
    .Q1(\Controller_inst.temp_buffer[382] ), 
    .F0(\Controller_inst.temp_array[8][15].sig_254.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][14].sig_255.FeedThruLUT ));
  Controller_inst_SLICE_395 \Controller_inst.SLICE_395 ( 
    .DI1(\Controller_inst.temp_array[8][12].sig_257.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][13].sig_256.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][12] ), 
    .D0(\Controller_inst.temp_array[8][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[381] ), 
    .Q1(\Controller_inst.temp_buffer[380] ), 
    .F0(\Controller_inst.temp_array[8][13].sig_256.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][12].sig_257.FeedThruLUT ));
  Controller_inst_SLICE_397 \Controller_inst.SLICE_397 ( 
    .DI1(\Controller_inst.temp_array[8][10].sig_259.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][11].sig_258.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[8][10] ), 
    .D0(\Controller_inst.temp_array[8][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[379] ), 
    .Q1(\Controller_inst.temp_buffer[378] ), 
    .F0(\Controller_inst.temp_array[8][11].sig_258.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][10].sig_259.FeedThruLUT ));
  Controller_inst_SLICE_399 \Controller_inst.SLICE_399 ( 
    .DI1(\Controller_inst.temp_array[8][8].sig_261.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][9].sig_260.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][8] ), 
    .D0(\Controller_inst.temp_array[8][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[377] ), 
    .Q1(\Controller_inst.temp_buffer[376] ), 
    .F0(\Controller_inst.temp_array[8][9].sig_260.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][8].sig_261.FeedThruLUT ));
  Controller_inst_SLICE_401 \Controller_inst.SLICE_401 ( 
    .DI1(\Controller_inst.temp_array[8][6].sig_263.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][7].sig_262.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][6] ), 
    .C0(\Controller_inst.temp_array[8][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[375] ), 
    .Q1(\Controller_inst.temp_buffer[374] ), 
    .F0(\Controller_inst.temp_array[8][7].sig_262.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][6].sig_263.FeedThruLUT ));
  Controller_inst_SLICE_403 \Controller_inst.SLICE_403 ( 
    .DI1(\Controller_inst.temp_array[8][4].sig_265.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][5].sig_264.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][4] ), 
    .D0(\Controller_inst.temp_array[8][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[373] ), 
    .Q1(\Controller_inst.temp_buffer[372] ), 
    .F0(\Controller_inst.temp_array[8][5].sig_264.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][4].sig_265.FeedThruLUT ));
  Controller_inst_SLICE_405 \Controller_inst.SLICE_405 ( 
    .DI1(\Controller_inst.temp_array[8][2].sig_267.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][3].sig_266.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][2] ), 
    .D0(\Controller_inst.temp_array[8][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[371] ), 
    .Q1(\Controller_inst.temp_buffer[370] ), 
    .F0(\Controller_inst.temp_array[8][3].sig_266.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][2].sig_267.FeedThruLUT ));
  Controller_inst_SLICE_407 \Controller_inst.SLICE_407 ( 
    .DI1(\Controller_inst.temp_array[8][0].sig_269.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[8][1].sig_268.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[8][0] ), 
    .D0(\Controller_inst.temp_array[8][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[369] ), 
    .Q1(\Controller_inst.temp_buffer[368] ), 
    .F0(\Controller_inst.temp_array[8][1].sig_268.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[8][0].sig_269.FeedThruLUT ));
  Controller_inst_SLICE_409 \Controller_inst.SLICE_409 ( 
    .DI1(\Controller_inst.temp_array[9][14].sig_271.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][15].sig_270.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][14] ), 
    .D0(\Controller_inst.temp_array[9][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[367] ), 
    .Q1(\Controller_inst.temp_buffer[366] ), 
    .F0(\Controller_inst.temp_array[9][15].sig_270.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][14].sig_271.FeedThruLUT ));
  Controller_inst_SLICE_411 \Controller_inst.SLICE_411 ( 
    .DI1(\Controller_inst.temp_array[9][12].sig_273.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][13].sig_272.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][12] ), 
    .D0(\Controller_inst.temp_array[9][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[365] ), 
    .Q1(\Controller_inst.temp_buffer[364] ), 
    .F0(\Controller_inst.temp_array[9][13].sig_272.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][12].sig_273.FeedThruLUT ));
  Controller_inst_SLICE_413 \Controller_inst.SLICE_413 ( 
    .DI1(\Controller_inst.temp_array[9][10].sig_275.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][11].sig_274.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[9][10] ), 
    .D0(\Controller_inst.temp_array[9][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[363] ), 
    .Q1(\Controller_inst.temp_buffer[362] ), 
    .F0(\Controller_inst.temp_array[9][11].sig_274.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][10].sig_275.FeedThruLUT ));
  Controller_inst_SLICE_415 \Controller_inst.SLICE_415 ( 
    .DI1(\Controller_inst.temp_array[9][8].sig_277.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][9].sig_276.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][8] ), 
    .D0(\Controller_inst.temp_array[9][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[361] ), 
    .Q1(\Controller_inst.temp_buffer[360] ), 
    .F0(\Controller_inst.temp_array[9][9].sig_276.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][8].sig_277.FeedThruLUT ));
  Controller_inst_SLICE_417 \Controller_inst.SLICE_417 ( 
    .DI1(\Controller_inst.temp_array[9][6].sig_279.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][7].sig_278.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][6] ), 
    .D0(\Controller_inst.temp_array[9][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[359] ), 
    .Q1(\Controller_inst.temp_buffer[358] ), 
    .F0(\Controller_inst.temp_array[9][7].sig_278.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][6].sig_279.FeedThruLUT ));
  Controller_inst_SLICE_419 \Controller_inst.SLICE_419 ( 
    .DI1(\Controller_inst.temp_array[9][4].sig_281.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][5].sig_280.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][4] ), 
    .D0(\Controller_inst.temp_array[9][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[357] ), 
    .Q1(\Controller_inst.temp_buffer[356] ), 
    .F0(\Controller_inst.temp_array[9][5].sig_280.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][4].sig_281.FeedThruLUT ));
  Controller_inst_SLICE_421 \Controller_inst.SLICE_421 ( 
    .DI1(\Controller_inst.temp_array[9][2].sig_283.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][3].sig_282.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][2] ), 
    .D0(\Controller_inst.temp_array[9][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[355] ), 
    .Q1(\Controller_inst.temp_buffer[354] ), 
    .F0(\Controller_inst.temp_array[9][3].sig_282.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][2].sig_283.FeedThruLUT ));
  Controller_inst_SLICE_423 \Controller_inst.SLICE_423 ( 
    .DI1(\Controller_inst.temp_array[9][0].sig_285.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[9][1].sig_284.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[9][0] ), 
    .D0(\Controller_inst.temp_array[9][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[353] ), 
    .Q1(\Controller_inst.temp_buffer[352] ), 
    .F0(\Controller_inst.temp_array[9][1].sig_284.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[9][0].sig_285.FeedThruLUT ));
  Controller_inst_SLICE_425 \Controller_inst.SLICE_425 ( 
    .DI1(\Controller_inst.temp_array[10][14].sig_287.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][15].sig_286.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][14] ), 
    .D0(\Controller_inst.temp_array[10][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[351] ), 
    .Q1(\Controller_inst.temp_buffer[350] ), 
    .F0(\Controller_inst.temp_array[10][15].sig_286.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][14].sig_287.FeedThruLUT ));
  Controller_inst_SLICE_427 \Controller_inst.SLICE_427 ( 
    .DI1(\Controller_inst.temp_array[10][12].sig_289.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][13].sig_288.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][12] ), 
    .D0(\Controller_inst.temp_array[10][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[349] ), 
    .Q1(\Controller_inst.temp_buffer[348] ), 
    .F0(\Controller_inst.temp_array[10][13].sig_288.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][12].sig_289.FeedThruLUT ));
  Controller_inst_SLICE_429 \Controller_inst.SLICE_429 ( 
    .DI1(\Controller_inst.temp_array[10][10].sig_291.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][11].sig_290.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[10][10] ), 
    .C0(\Controller_inst.temp_array[10][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[347] ), 
    .Q1(\Controller_inst.temp_buffer[346] ), 
    .F0(\Controller_inst.temp_array[10][11].sig_290.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][10].sig_291.FeedThruLUT ));
  Controller_inst_SLICE_431 \Controller_inst.SLICE_431 ( 
    .DI1(\Controller_inst.temp_array[10][8].sig_293.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][9].sig_292.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][8] ), 
    .D0(\Controller_inst.temp_array[10][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[345] ), 
    .Q1(\Controller_inst.temp_buffer[344] ), 
    .F0(\Controller_inst.temp_array[10][9].sig_292.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][8].sig_293.FeedThruLUT ));
  Controller_inst_SLICE_433 \Controller_inst.SLICE_433 ( 
    .DI1(\Controller_inst.temp_array[10][6].sig_295.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][7].sig_294.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][6] ), 
    .D0(\Controller_inst.temp_array[10][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[343] ), 
    .Q1(\Controller_inst.temp_buffer[342] ), 
    .F0(\Controller_inst.temp_array[10][7].sig_294.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][6].sig_295.FeedThruLUT ));
  Controller_inst_SLICE_435 \Controller_inst.SLICE_435 ( 
    .DI1(\Controller_inst.temp_array[10][4].sig_297.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][5].sig_296.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][4] ), 
    .D0(\Controller_inst.temp_array[10][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[341] ), 
    .Q1(\Controller_inst.temp_buffer[340] ), 
    .F0(\Controller_inst.temp_array[10][5].sig_296.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][4].sig_297.FeedThruLUT ));
  Controller_inst_SLICE_437 \Controller_inst.SLICE_437 ( 
    .DI1(\Controller_inst.temp_array[10][2].sig_299.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][3].sig_298.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[10][2] ), 
    .C0(\Controller_inst.temp_array[10][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[339] ), 
    .Q1(\Controller_inst.temp_buffer[338] ), 
    .F0(\Controller_inst.temp_array[10][3].sig_298.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][2].sig_299.FeedThruLUT ));
  Controller_inst_SLICE_439 \Controller_inst.SLICE_439 ( 
    .DI1(\Controller_inst.temp_array[10][0].sig_301.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[10][1].sig_300.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[10][0] ), 
    .D0(\Controller_inst.temp_array[10][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[337] ), 
    .Q1(\Controller_inst.temp_buffer[336] ), 
    .F0(\Controller_inst.temp_array[10][1].sig_300.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[10][0].sig_301.FeedThruLUT ));
  Controller_inst_SLICE_441 \Controller_inst.SLICE_441 ( 
    .DI1(\Controller_inst.temp_array[11][14].sig_303.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][15].sig_302.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][14] ), 
    .D0(\Controller_inst.temp_array[11][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[335] ), 
    .Q1(\Controller_inst.temp_buffer[334] ), 
    .F0(\Controller_inst.temp_array[11][15].sig_302.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][14].sig_303.FeedThruLUT ));
  Controller_inst_SLICE_443 \Controller_inst.SLICE_443 ( 
    .DI1(\Controller_inst.temp_array[11][12].sig_305.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][13].sig_304.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[11][12] ), 
    .D0(\Controller_inst.temp_array[11][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[333] ), 
    .Q1(\Controller_inst.temp_buffer[332] ), 
    .F0(\Controller_inst.temp_array[11][13].sig_304.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][12].sig_305.FeedThruLUT ));
  Controller_inst_SLICE_445 \Controller_inst.SLICE_445 ( 
    .DI1(\Controller_inst.n15497 ), .DI0(\Controller_inst.n15498 ), 
    .D1(\channel_array[0][13] ), .C1(\Controller_inst.n14203 ), 
    .D0(\channel_array[0][14] ), .B0(\Controller_inst.n14203 ), 
    .CLK(pll_clk_int), .Q0(\channel_array[0][14] ), 
    .Q1(\channel_array[0][13] ), .F0(\Controller_inst.n15498 ), 
    .F1(\Controller_inst.n15497 ));
  Controller_inst_SLICE_446 \Controller_inst.SLICE_446 ( 
    .DI1(\Controller_inst.temp_array[11][10].sig_307.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][11].sig_306.FeedThruLUT ), 
    .B1(\Controller_inst.temp_array[11][10] ), 
    .D0(\Controller_inst.temp_array[11][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[331] ), 
    .Q1(\Controller_inst.temp_buffer[330] ), 
    .F0(\Controller_inst.temp_array[11][11].sig_306.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][10].sig_307.FeedThruLUT ));
  Controller_inst_SLICE_448 \Controller_inst.SLICE_448 ( 
    .DI1(\Controller_inst.temp_array[11][8].sig_309.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][9].sig_308.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][8] ), 
    .D0(\Controller_inst.temp_array[11][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[329] ), 
    .Q1(\Controller_inst.temp_buffer[328] ), 
    .F0(\Controller_inst.temp_array[11][9].sig_308.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][8].sig_309.FeedThruLUT ));
  Controller_inst_SLICE_450 \Controller_inst.SLICE_450 ( 
    .DI1(\Controller_inst.temp_array[11][6].sig_311.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][7].sig_310.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][6] ), 
    .D0(\Controller_inst.temp_array[11][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[327] ), 
    .Q1(\Controller_inst.temp_buffer[326] ), 
    .F0(\Controller_inst.temp_array[11][7].sig_310.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][6].sig_311.FeedThruLUT ));
  Controller_inst_SLICE_452 \Controller_inst.SLICE_452 ( 
    .DI1(\Controller_inst.temp_array[11][4].sig_313.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][5].sig_312.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[11][4] ), 
    .D0(\Controller_inst.temp_array[11][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[325] ), 
    .Q1(\Controller_inst.temp_buffer[324] ), 
    .F0(\Controller_inst.temp_array[11][5].sig_312.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][4].sig_313.FeedThruLUT ));
  Controller_inst_SLICE_454 \Controller_inst.SLICE_454 ( 
    .DI1(\Controller_inst.temp_array[11][2].sig_315.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][3].sig_314.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][2] ), 
    .D0(\Controller_inst.temp_array[11][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[323] ), 
    .Q1(\Controller_inst.temp_buffer[322] ), 
    .F0(\Controller_inst.temp_array[11][3].sig_314.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][2].sig_315.FeedThruLUT ));
  Controller_inst_SLICE_456 \Controller_inst.SLICE_456 ( 
    .DI1(\Controller_inst.temp_array[11][0].sig_317.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[11][1].sig_316.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[11][0] ), 
    .D0(\Controller_inst.temp_array[11][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[321] ), 
    .Q1(\Controller_inst.temp_buffer[320] ), 
    .F0(\Controller_inst.temp_array[11][1].sig_316.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[11][0].sig_317.FeedThruLUT ));
  Controller_inst_SLICE_458 \Controller_inst.SLICE_458 ( 
    .DI1(\Controller_inst.temp_array[12][14].sig_319.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][15].sig_318.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][14] ), 
    .D0(\Controller_inst.temp_array[12][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[319] ), 
    .Q1(\Controller_inst.temp_buffer[318] ), 
    .F0(\Controller_inst.temp_array[12][15].sig_318.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][14].sig_319.FeedThruLUT ));
  Controller_inst_SLICE_460 \Controller_inst.SLICE_460 ( 
    .DI1(\Controller_inst.temp_array[12][12].sig_321.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][13].sig_320.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][12] ), 
    .D0(\Controller_inst.temp_array[12][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[317] ), 
    .Q1(\Controller_inst.temp_buffer[316] ), 
    .F0(\Controller_inst.temp_array[12][13].sig_320.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][12].sig_321.FeedThruLUT ));
  Controller_inst_SLICE_462 \Controller_inst.SLICE_462 ( 
    .DI1(\Controller_inst.temp_array[12][10].sig_323.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][11].sig_322.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][10] ), 
    .D0(\Controller_inst.temp_array[12][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[315] ), 
    .Q1(\Controller_inst.temp_buffer[314] ), 
    .F0(\Controller_inst.temp_array[12][11].sig_322.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][10].sig_323.FeedThruLUT ));
  Controller_inst_SLICE_464 \Controller_inst.SLICE_464 ( 
    .DI1(\Controller_inst.temp_array[12][8].sig_325.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][9].sig_324.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][8] ), 
    .D0(\Controller_inst.temp_array[12][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[313] ), 
    .Q1(\Controller_inst.temp_buffer[312] ), 
    .F0(\Controller_inst.temp_array[12][9].sig_324.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][8].sig_325.FeedThruLUT ));
  Controller_inst_SLICE_466 \Controller_inst.SLICE_466 ( 
    .DI1(\Controller_inst.temp_array[12][6].sig_327.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][7].sig_326.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][6] ), 
    .D0(\Controller_inst.temp_array[12][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[311] ), 
    .Q1(\Controller_inst.temp_buffer[310] ), 
    .F0(\Controller_inst.temp_array[12][7].sig_326.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][6].sig_327.FeedThruLUT ));
  Controller_inst_SLICE_468 \Controller_inst.SLICE_468 ( 
    .DI1(\Controller_inst.temp_array[12][4].sig_329.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][5].sig_328.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][4] ), 
    .D0(\Controller_inst.temp_array[12][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[309] ), 
    .Q1(\Controller_inst.temp_buffer[308] ), 
    .F0(\Controller_inst.temp_array[12][5].sig_328.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][4].sig_329.FeedThruLUT ));
  Controller_inst_SLICE_470 \Controller_inst.SLICE_470 ( 
    .DI1(\Controller_inst.temp_array[12][2].sig_331.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][3].sig_330.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][2] ), 
    .D0(\Controller_inst.temp_array[12][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[307] ), 
    .Q1(\Controller_inst.temp_buffer[306] ), 
    .F0(\Controller_inst.temp_array[12][3].sig_330.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][2].sig_331.FeedThruLUT ));
  Controller_inst_SLICE_472 \Controller_inst.SLICE_472 ( 
    .DI1(\Controller_inst.temp_array[12][0].sig_333.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[12][1].sig_332.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[12][0] ), 
    .D0(\Controller_inst.temp_array[12][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[305] ), 
    .Q1(\Controller_inst.temp_buffer[304] ), 
    .F0(\Controller_inst.temp_array[12][1].sig_332.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[12][0].sig_333.FeedThruLUT ));
  Controller_inst_SLICE_474 \Controller_inst.SLICE_474 ( 
    .DI1(\Controller_inst.temp_array[13][14].sig_335.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][15].sig_334.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][14] ), 
    .D0(\Controller_inst.temp_array[13][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[303] ), 
    .Q1(\Controller_inst.temp_buffer[302] ), 
    .F0(\Controller_inst.temp_array[13][15].sig_334.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][14].sig_335.FeedThruLUT ));
  Controller_inst_SLICE_476 \Controller_inst.SLICE_476 ( 
    .DI1(\Controller_inst.temp_array[13][12].sig_337.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][13].sig_336.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][12] ), 
    .D0(\Controller_inst.temp_array[13][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[301] ), 
    .Q1(\Controller_inst.temp_buffer[300] ), 
    .F0(\Controller_inst.temp_array[13][13].sig_336.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][12].sig_337.FeedThruLUT ));
  Controller_inst_SLICE_478 \Controller_inst.SLICE_478 ( 
    .DI1(\Controller_inst.temp_array[13][10].sig_339.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][11].sig_338.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][10] ), 
    .D0(\Controller_inst.temp_array[13][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[299] ), 
    .Q1(\Controller_inst.temp_buffer[298] ), 
    .F0(\Controller_inst.temp_array[13][11].sig_338.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][10].sig_339.FeedThruLUT ));
  Controller_inst_SLICE_480 \Controller_inst.SLICE_480 ( 
    .DI1(\Controller_inst.temp_array[13][8].sig_341.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][9].sig_340.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][8] ), 
    .D0(\Controller_inst.temp_array[13][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[297] ), 
    .Q1(\Controller_inst.temp_buffer[296] ), 
    .F0(\Controller_inst.temp_array[13][9].sig_340.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][8].sig_341.FeedThruLUT ));
  Controller_inst_SLICE_482 \Controller_inst.SLICE_482 ( 
    .DI1(\Controller_inst.temp_array[13][6].sig_343.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][7].sig_342.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][6] ), 
    .D0(\Controller_inst.temp_array[13][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[295] ), 
    .Q1(\Controller_inst.temp_buffer[294] ), 
    .F0(\Controller_inst.temp_array[13][7].sig_342.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][6].sig_343.FeedThruLUT ));
  Controller_inst_SLICE_484 \Controller_inst.SLICE_484 ( 
    .DI1(\Controller_inst.temp_array[13][4].sig_345.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][5].sig_344.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][4] ), 
    .D0(\Controller_inst.temp_array[13][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[293] ), 
    .Q1(\Controller_inst.temp_buffer[292] ), 
    .F0(\Controller_inst.temp_array[13][5].sig_344.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][4].sig_345.FeedThruLUT ));
  Controller_inst_SLICE_486 \Controller_inst.SLICE_486 ( 
    .DI1(\Controller_inst.temp_array[13][2].sig_347.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][3].sig_346.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][2] ), 
    .D0(\Controller_inst.temp_array[13][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[291] ), 
    .Q1(\Controller_inst.temp_buffer[290] ), 
    .F0(\Controller_inst.temp_array[13][3].sig_346.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][2].sig_347.FeedThruLUT ));
  Controller_inst_SLICE_488 \Controller_inst.SLICE_488 ( 
    .DI1(\Controller_inst.temp_array[13][0].sig_349.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[13][1].sig_348.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[13][0] ), 
    .D0(\Controller_inst.temp_array[13][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[289] ), 
    .Q1(\Controller_inst.temp_buffer[288] ), 
    .F0(\Controller_inst.temp_array[13][1].sig_348.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[13][0].sig_349.FeedThruLUT ));
  Controller_inst_SLICE_490 \Controller_inst.SLICE_490 ( 
    .DI1(\Controller_inst.temp_array[14][14].sig_351.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][15].sig_350.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][14] ), 
    .D0(\Controller_inst.temp_array[14][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[287] ), 
    .Q1(\Controller_inst.temp_buffer[286] ), 
    .F0(\Controller_inst.temp_array[14][15].sig_350.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][14].sig_351.FeedThruLUT ));
  Controller_inst_SLICE_492 \Controller_inst.SLICE_492 ( 
    .DI1(\Controller_inst.temp_array[14][12].sig_353.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][13].sig_352.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][12] ), 
    .D0(\Controller_inst.temp_array[14][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[285] ), 
    .Q1(\Controller_inst.temp_buffer[284] ), 
    .F0(\Controller_inst.temp_array[14][13].sig_352.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][12].sig_353.FeedThruLUT ));
  Controller_inst_SLICE_494 \Controller_inst.SLICE_494 ( 
    .DI1(\Controller_inst.temp_array[14][10].sig_355.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][11].sig_354.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[14][10] ), 
    .D0(\Controller_inst.temp_array[14][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[283] ), 
    .Q1(\Controller_inst.temp_buffer[282] ), 
    .F0(\Controller_inst.temp_array[14][11].sig_354.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][10].sig_355.FeedThruLUT ));
  Controller_inst_SLICE_496 \Controller_inst.SLICE_496 ( 
    .DI1(\Controller_inst.temp_array[14][8].sig_357.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][9].sig_356.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][8] ), 
    .D0(\Controller_inst.temp_array[14][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[281] ), 
    .Q1(\Controller_inst.temp_buffer[280] ), 
    .F0(\Controller_inst.temp_array[14][9].sig_356.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][8].sig_357.FeedThruLUT ));
  Controller_inst_SLICE_498 \Controller_inst.SLICE_498 ( 
    .DI1(\Controller_inst.temp_array[14][6].sig_359.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][7].sig_358.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][6] ), 
    .D0(\Controller_inst.temp_array[14][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[279] ), 
    .Q1(\Controller_inst.temp_buffer[278] ), 
    .F0(\Controller_inst.temp_array[14][7].sig_358.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][6].sig_359.FeedThruLUT ));
  Controller_inst_SLICE_500 \Controller_inst.SLICE_500 ( 
    .DI1(\Controller_inst.temp_array[14][4].sig_361.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][5].sig_360.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][4] ), 
    .D0(\Controller_inst.temp_array[14][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[277] ), 
    .Q1(\Controller_inst.temp_buffer[276] ), 
    .F0(\Controller_inst.temp_array[14][5].sig_360.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][4].sig_361.FeedThruLUT ));
  Controller_inst_SLICE_502 \Controller_inst.SLICE_502 ( 
    .DI1(\Controller_inst.temp_array[14][2].sig_363.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][3].sig_362.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][2] ), 
    .D0(\Controller_inst.temp_array[14][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[275] ), 
    .Q1(\Controller_inst.temp_buffer[274] ), 
    .F0(\Controller_inst.temp_array[14][3].sig_362.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][2].sig_363.FeedThruLUT ));
  Controller_inst_SLICE_504 \Controller_inst.SLICE_504 ( 
    .DI1(\Controller_inst.temp_array[14][0].sig_365.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[14][1].sig_364.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[14][0] ), 
    .D0(\Controller_inst.temp_array[14][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[273] ), 
    .Q1(\Controller_inst.temp_buffer[272] ), 
    .F0(\Controller_inst.temp_array[14][1].sig_364.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[14][0].sig_365.FeedThruLUT ));
  Controller_inst_SLICE_506 \Controller_inst.SLICE_506 ( 
    .DI1(\Controller_inst.temp_array[15][14].sig_367.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][15].sig_366.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][14] ), 
    .D0(\Controller_inst.temp_array[15][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[271] ), 
    .Q1(\Controller_inst.temp_buffer[270] ), 
    .F0(\Controller_inst.temp_array[15][15].sig_366.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][14].sig_367.FeedThruLUT ));
  Controller_inst_SLICE_508 \Controller_inst.SLICE_508 ( 
    .DI1(\Controller_inst.temp_array[15][12].sig_369.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][13].sig_368.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][12] ), 
    .D0(\Controller_inst.temp_array[15][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[269] ), 
    .Q1(\Controller_inst.temp_buffer[268] ), 
    .F0(\Controller_inst.temp_array[15][13].sig_368.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][12].sig_369.FeedThruLUT ));
  Controller_inst_SLICE_510 \Controller_inst.SLICE_510 ( 
    .DI1(\Controller_inst.temp_array[15][10].sig_371.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][11].sig_370.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][10] ), 
    .D0(\Controller_inst.temp_array[15][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[267] ), 
    .Q1(\Controller_inst.temp_buffer[266] ), 
    .F0(\Controller_inst.temp_array[15][11].sig_370.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][10].sig_371.FeedThruLUT ));
  Controller_inst_SLICE_512 \Controller_inst.SLICE_512 ( 
    .DI1(\Controller_inst.temp_array[15][8].sig_373.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][9].sig_372.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][8] ), 
    .D0(\Controller_inst.temp_array[15][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[265] ), 
    .Q1(\Controller_inst.temp_buffer[264] ), 
    .F0(\Controller_inst.temp_array[15][9].sig_372.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][8].sig_373.FeedThruLUT ));
  Controller_inst_SLICE_514 \Controller_inst.SLICE_514 ( 
    .DI1(\Controller_inst.temp_array[15][6].sig_375.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][7].sig_374.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][6] ), 
    .D0(\Controller_inst.temp_array[15][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[263] ), 
    .Q1(\Controller_inst.temp_buffer[262] ), 
    .F0(\Controller_inst.temp_array[15][7].sig_374.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][6].sig_375.FeedThruLUT ));
  Controller_inst_SLICE_516 \Controller_inst.SLICE_516 ( 
    .DI1(\Controller_inst.temp_array[15][4].sig_377.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][5].sig_376.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][4] ), 
    .D0(\Controller_inst.temp_array[15][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[261] ), 
    .Q1(\Controller_inst.temp_buffer[260] ), 
    .F0(\Controller_inst.temp_array[15][5].sig_376.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][4].sig_377.FeedThruLUT ));
  Controller_inst_SLICE_518 \Controller_inst.SLICE_518 ( 
    .DI1(\Controller_inst.temp_array[15][2].sig_379.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][3].sig_378.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[15][2] ), 
    .D0(\Controller_inst.temp_array[15][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[259] ), 
    .Q1(\Controller_inst.temp_buffer[258] ), 
    .F0(\Controller_inst.temp_array[15][3].sig_378.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][2].sig_379.FeedThruLUT ));
  Controller_inst_SLICE_520 \Controller_inst.SLICE_520 ( 
    .DI1(\Controller_inst.temp_array[15][0].sig_381.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[15][1].sig_380.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[15][0] ), 
    .C0(\Controller_inst.temp_array[15][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[257] ), 
    .Q1(\Controller_inst.temp_buffer[256] ), 
    .F0(\Controller_inst.temp_array[15][1].sig_380.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[15][0].sig_381.FeedThruLUT ));
  Controller_inst_SLICE_522 \Controller_inst.SLICE_522 ( 
    .DI1(\Controller_inst.temp_array[16][14].sig_383.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][15].sig_382.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][14] ), 
    .D0(\Controller_inst.temp_array[16][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[255] ), 
    .Q1(\Controller_inst.temp_buffer[254] ), 
    .F0(\Controller_inst.temp_array[16][15].sig_382.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][14].sig_383.FeedThruLUT ));
  Controller_inst_SLICE_524 \Controller_inst.SLICE_524 ( 
    .DI1(\Controller_inst.temp_array[16][12].sig_385.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][13].sig_384.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][12] ), 
    .D0(\Controller_inst.temp_array[16][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[253] ), 
    .Q1(\Controller_inst.temp_buffer[252] ), 
    .F0(\Controller_inst.temp_array[16][13].sig_384.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][12].sig_385.FeedThruLUT ));
  Controller_inst_SLICE_526 \Controller_inst.SLICE_526 ( 
    .DI1(\Controller_inst.temp_array[16][10].sig_387.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][11].sig_386.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[16][10] ), 
    .D0(\Controller_inst.temp_array[16][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[251] ), 
    .Q1(\Controller_inst.temp_buffer[250] ), 
    .F0(\Controller_inst.temp_array[16][11].sig_386.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][10].sig_387.FeedThruLUT ));
  Controller_inst_SLICE_528 \Controller_inst.SLICE_528 ( 
    .DI1(\Controller_inst.temp_array[16][8].sig_389.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][9].sig_388.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][8] ), 
    .D0(\Controller_inst.temp_array[16][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[249] ), 
    .Q1(\Controller_inst.temp_buffer[248] ), 
    .F0(\Controller_inst.temp_array[16][9].sig_388.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][8].sig_389.FeedThruLUT ));
  Controller_inst_SLICE_530 \Controller_inst.SLICE_530 ( 
    .DI1(\Controller_inst.temp_array[16][6].sig_391.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][7].sig_390.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[16][6] ), 
    .C0(\Controller_inst.temp_array[16][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[247] ), 
    .Q1(\Controller_inst.temp_buffer[246] ), 
    .F0(\Controller_inst.temp_array[16][7].sig_390.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][6].sig_391.FeedThruLUT ));
  Controller_inst_SLICE_532 \Controller_inst.SLICE_532 ( 
    .DI1(\Controller_inst.temp_array[16][4].sig_393.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][5].sig_392.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][4] ), 
    .D0(\Controller_inst.temp_array[16][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[245] ), 
    .Q1(\Controller_inst.temp_buffer[244] ), 
    .F0(\Controller_inst.temp_array[16][5].sig_392.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][4].sig_393.FeedThruLUT ));
  Controller_inst_SLICE_534 \Controller_inst.SLICE_534 ( 
    .DI1(\Controller_inst.temp_array[16][2].sig_395.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][3].sig_394.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][2] ), 
    .D0(\Controller_inst.temp_array[16][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[243] ), 
    .Q1(\Controller_inst.temp_buffer[242] ), 
    .F0(\Controller_inst.temp_array[16][3].sig_394.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][2].sig_395.FeedThruLUT ));
  Controller_inst_SLICE_536 \Controller_inst.SLICE_536 ( 
    .DI1(\Controller_inst.temp_array[16][0].sig_397.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[16][1].sig_396.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[16][0] ), 
    .D0(\Controller_inst.temp_array[16][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[241] ), 
    .Q1(\Controller_inst.temp_buffer[240] ), 
    .F0(\Controller_inst.temp_array[16][1].sig_396.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[16][0].sig_397.FeedThruLUT ));
  Controller_inst_SLICE_538 \Controller_inst.SLICE_538 ( 
    .DI1(\Controller_inst.temp_array[17][14].sig_399.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][15].sig_398.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][14] ), 
    .D0(\Controller_inst.temp_array[17][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[239] ), 
    .Q1(\Controller_inst.temp_buffer[238] ), 
    .F0(\Controller_inst.temp_array[17][15].sig_398.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][14].sig_399.FeedThruLUT ));
  Controller_inst_SLICE_540 \Controller_inst.SLICE_540 ( 
    .DI1(\Controller_inst.temp_array[17][12].sig_401.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][13].sig_400.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][12] ), 
    .C0(\Controller_inst.temp_array[17][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[237] ), 
    .Q1(\Controller_inst.temp_buffer[236] ), 
    .F0(\Controller_inst.temp_array[17][13].sig_400.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][12].sig_401.FeedThruLUT ));
  Controller_inst_SLICE_542 \Controller_inst.SLICE_542 ( 
    .DI1(\Controller_inst.temp_array[17][10].sig_403.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][11].sig_402.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][10] ), 
    .D0(\Controller_inst.temp_array[17][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[235] ), 
    .Q1(\Controller_inst.temp_buffer[234] ), 
    .F0(\Controller_inst.temp_array[17][11].sig_402.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][10].sig_403.FeedThruLUT ));
  Controller_inst_SLICE_544 \Controller_inst.SLICE_544 ( 
    .DI1(\Controller_inst.temp_array[17][8].sig_405.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][9].sig_404.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[17][8] ), 
    .C0(\Controller_inst.temp_array[17][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[233] ), 
    .Q1(\Controller_inst.temp_buffer[232] ), 
    .F0(\Controller_inst.temp_array[17][9].sig_404.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][8].sig_405.FeedThruLUT ));
  Controller_inst_SLICE_546 \Controller_inst.SLICE_546 ( 
    .DI1(\Controller_inst.temp_array[17][6].sig_407.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][7].sig_406.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][6] ), 
    .D0(\Controller_inst.temp_array[17][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[231] ), 
    .Q1(\Controller_inst.temp_buffer[230] ), 
    .F0(\Controller_inst.temp_array[17][7].sig_406.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][6].sig_407.FeedThruLUT ));
  Controller_inst_SLICE_548 \Controller_inst.SLICE_548 ( 
    .DI1(\Controller_inst.temp_array[17][4].sig_409.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][5].sig_408.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][4] ), 
    .D0(\Controller_inst.temp_array[17][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[229] ), 
    .Q1(\Controller_inst.temp_buffer[228] ), 
    .F0(\Controller_inst.temp_array[17][5].sig_408.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][4].sig_409.FeedThruLUT ));
  Controller_inst_SLICE_550 \Controller_inst.SLICE_550 ( 
    .DI1(\Controller_inst.temp_array[17][2].sig_411.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][3].sig_410.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][2] ), 
    .D0(\Controller_inst.temp_array[17][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[227] ), 
    .Q1(\Controller_inst.temp_buffer[226] ), 
    .F0(\Controller_inst.temp_array[17][3].sig_410.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][2].sig_411.FeedThruLUT ));
  Controller_inst_SLICE_552 \Controller_inst.SLICE_552 ( 
    .DI1(\Controller_inst.temp_array[17][0].sig_413.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[17][1].sig_412.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[17][0] ), 
    .D0(\Controller_inst.temp_array[17][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[225] ), 
    .Q1(\Controller_inst.temp_buffer[224] ), 
    .F0(\Controller_inst.temp_array[17][1].sig_412.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[17][0].sig_413.FeedThruLUT ));
  Controller_inst_SLICE_554 \Controller_inst.SLICE_554 ( 
    .DI1(\Controller_inst.temp_array[18][14].sig_415.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][15].sig_414.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][14] ), 
    .D0(\Controller_inst.temp_array[18][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[223] ), 
    .Q1(\Controller_inst.temp_buffer[222] ), 
    .F0(\Controller_inst.temp_array[18][15].sig_414.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][14].sig_415.FeedThruLUT ));
  Controller_inst_SLICE_556 \Controller_inst.SLICE_556 ( 
    .DI1(\Controller_inst.temp_array[18][12].sig_417.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][13].sig_416.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][12] ), 
    .D0(\Controller_inst.temp_array[18][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[221] ), 
    .Q1(\Controller_inst.temp_buffer[220] ), 
    .F0(\Controller_inst.temp_array[18][13].sig_416.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][12].sig_417.FeedThruLUT ));
  Controller_inst_SLICE_558 \Controller_inst.SLICE_558 ( 
    .DI1(\Controller_inst.temp_array[18][10].sig_419.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][11].sig_418.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][10] ), 
    .D0(\Controller_inst.temp_array[18][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[219] ), 
    .Q1(\Controller_inst.temp_buffer[218] ), 
    .F0(\Controller_inst.temp_array[18][11].sig_418.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][10].sig_419.FeedThruLUT ));
  Controller_inst_SLICE_560 \Controller_inst.SLICE_560 ( 
    .DI1(\Controller_inst.temp_array[18][8].sig_421.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][9].sig_420.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][8] ), 
    .D0(\Controller_inst.temp_array[18][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[217] ), 
    .Q1(\Controller_inst.temp_buffer[216] ), 
    .F0(\Controller_inst.temp_array[18][9].sig_420.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][8].sig_421.FeedThruLUT ));
  Controller_inst_SLICE_562 \Controller_inst.SLICE_562 ( 
    .DI1(\Controller_inst.temp_array[18][6].sig_423.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][7].sig_422.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][6] ), 
    .D0(\Controller_inst.temp_array[18][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[215] ), 
    .Q1(\Controller_inst.temp_buffer[214] ), 
    .F0(\Controller_inst.temp_array[18][7].sig_422.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][6].sig_423.FeedThruLUT ));
  Controller_inst_SLICE_564 \Controller_inst.SLICE_564 ( 
    .DI1(\Controller_inst.temp_array[18][4].sig_425.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][5].sig_424.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][4] ), 
    .D0(\Controller_inst.temp_array[18][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[213] ), 
    .Q1(\Controller_inst.temp_buffer[212] ), 
    .F0(\Controller_inst.temp_array[18][5].sig_424.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][4].sig_425.FeedThruLUT ));
  Controller_inst_SLICE_566 \Controller_inst.SLICE_566 ( 
    .DI1(\Controller_inst.temp_array[18][2].sig_427.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][3].sig_426.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[18][2] ), 
    .D0(\Controller_inst.temp_array[18][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[211] ), 
    .Q1(\Controller_inst.temp_buffer[210] ), 
    .F0(\Controller_inst.temp_array[18][3].sig_426.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[18][2].sig_427.FeedThruLUT ));
  Controller_inst_SLICE_568 \Controller_inst.SLICE_568 ( 
    .DI0(\Controller_inst.temp_array[18][1].sig_428.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[18][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[209] ), 
    .F0(\Controller_inst.temp_array[18][1].sig_428.FeedThruLUT ));
  Controller_inst_SLICE_569 \Controller_inst.SLICE_569 ( 
    .DI1(\Controller_inst.temp_array[19][15].sig_430.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[18][0].sig_429.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][15] ), 
    .D0(\Controller_inst.temp_array[18][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[208] ), 
    .Q1(\Controller_inst.temp_buffer[207] ), 
    .F0(\Controller_inst.temp_array[18][0].sig_429.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][15].sig_430.FeedThruLUT ));
  Controller_inst_SLICE_571 \Controller_inst.SLICE_571 ( 
    .DI0(\Controller_inst.temp_array[19][14].sig_431.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[19][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[206] ), 
    .F0(\Controller_inst.temp_array[19][14].sig_431.FeedThruLUT ));
  Controller_inst_SLICE_572 \Controller_inst.SLICE_572 ( 
    .DI0(\Controller_inst.temp_array[19][13].sig_432.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[19][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[205] ), 
    .F0(\Controller_inst.temp_array[19][13].sig_432.FeedThruLUT ));
  Controller_inst_SLICE_573 \Controller_inst.SLICE_573 ( 
    .DI1(\Controller_inst.temp_array[19][11].sig_434.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][12].sig_433.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][11] ), 
    .D0(\Controller_inst.temp_array[19][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[204] ), 
    .Q1(\Controller_inst.temp_buffer[203] ), 
    .F0(\Controller_inst.temp_array[19][12].sig_433.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][11].sig_434.FeedThruLUT ));
  Controller_inst_SLICE_575 \Controller_inst.SLICE_575 ( 
    .DI1(\Controller_inst.temp_array[19][9].sig_436.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][10].sig_435.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][9] ), 
    .D0(\Controller_inst.temp_array[19][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[202] ), 
    .Q1(\Controller_inst.temp_buffer[201] ), 
    .F0(\Controller_inst.temp_array[19][10].sig_435.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][9].sig_436.FeedThruLUT ));
  Controller_inst_SLICE_577 \Controller_inst.SLICE_577 ( 
    .DI1(\Controller_inst.temp_array[19][7].sig_438.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][8].sig_437.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][7] ), 
    .D0(\Controller_inst.temp_array[19][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[200] ), 
    .Q1(\Controller_inst.temp_buffer[199] ), 
    .F0(\Controller_inst.temp_array[19][8].sig_437.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][7].sig_438.FeedThruLUT ));
  Controller_inst_SLICE_579 \Controller_inst.SLICE_579 ( 
    .DI0(\Controller_inst.temp_array[19][6].sig_439.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[19][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[198] ), 
    .F0(\Controller_inst.temp_array[19][6].sig_439.FeedThruLUT ));
  Controller_inst_SLICE_580 \Controller_inst.SLICE_580 ( 
    .DI1(\Controller_inst.temp_array[19][4].sig_441.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][5].sig_440.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][4] ), 
    .D0(\Controller_inst.temp_array[19][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[197] ), 
    .Q1(\Controller_inst.temp_buffer[196] ), 
    .F0(\Controller_inst.temp_array[19][5].sig_440.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][4].sig_441.FeedThruLUT ));
  Controller_inst_SLICE_582 \Controller_inst.SLICE_582 ( 
    .DI1(\Controller_inst.temp_array[19][2].sig_443.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][3].sig_442.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[19][2] ), 
    .D0(\Controller_inst.temp_array[19][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[195] ), 
    .Q1(\Controller_inst.temp_buffer[194] ), 
    .F0(\Controller_inst.temp_array[19][3].sig_442.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][2].sig_443.FeedThruLUT ));
  Controller_inst_SLICE_584 \Controller_inst.SLICE_584 ( 
    .DI1(\Controller_inst.temp_array[19][0].sig_445.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[19][1].sig_444.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[19][0] ), 
    .D0(\Controller_inst.temp_array[19][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[193] ), 
    .Q1(\Controller_inst.temp_buffer[192] ), 
    .F0(\Controller_inst.temp_array[19][1].sig_444.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[19][0].sig_445.FeedThruLUT ));
  Controller_inst_SLICE_586 \Controller_inst.SLICE_586 ( 
    .DI1(\Controller_inst.temp_array[20][14].sig_447.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][15].sig_446.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][14] ), 
    .D0(\Controller_inst.temp_array[20][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[191] ), 
    .Q1(\Controller_inst.temp_buffer[190] ), 
    .F0(\Controller_inst.temp_array[20][15].sig_446.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][14].sig_447.FeedThruLUT ));
  Controller_inst_SLICE_588 \Controller_inst.SLICE_588 ( 
    .DI1(\Controller_inst.temp_array[20][12].sig_449.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][13].sig_448.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][12] ), 
    .D0(\Controller_inst.temp_array[20][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[189] ), 
    .Q1(\Controller_inst.temp_buffer[188] ), 
    .F0(\Controller_inst.temp_array[20][13].sig_448.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][12].sig_449.FeedThruLUT ));
  Controller_inst_SLICE_590 \Controller_inst.SLICE_590 ( 
    .DI1(\Controller_inst.temp_array[20][10].sig_451.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][11].sig_450.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][10] ), 
    .D0(\Controller_inst.temp_array[20][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[187] ), 
    .Q1(\Controller_inst.temp_buffer[186] ), 
    .F0(\Controller_inst.temp_array[20][11].sig_450.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][10].sig_451.FeedThruLUT ));
  Controller_inst_SLICE_592 \Controller_inst.SLICE_592 ( 
    .DI1(\Controller_inst.temp_array[20][8].sig_453.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][9].sig_452.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][8] ), 
    .D0(\Controller_inst.temp_array[20][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[185] ), 
    .Q1(\Controller_inst.temp_buffer[184] ), 
    .F0(\Controller_inst.temp_array[20][9].sig_452.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][8].sig_453.FeedThruLUT ));
  Controller_inst_SLICE_594 \Controller_inst.SLICE_594 ( 
    .DI1(\Controller_inst.temp_array[20][6].sig_455.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][7].sig_454.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][6] ), 
    .D0(\Controller_inst.temp_array[20][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[183] ), 
    .Q1(\Controller_inst.temp_buffer[182] ), 
    .F0(\Controller_inst.temp_array[20][7].sig_454.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][6].sig_455.FeedThruLUT ));
  Controller_inst_SLICE_596 \Controller_inst.SLICE_596 ( 
    .DI1(\Controller_inst.temp_array[20][4].sig_457.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][5].sig_456.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][4] ), 
    .C0(\Controller_inst.temp_array[20][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[181] ), 
    .Q1(\Controller_inst.temp_buffer[180] ), 
    .F0(\Controller_inst.temp_array[20][5].sig_456.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][4].sig_457.FeedThruLUT ));
  Controller_inst_SLICE_598 \Controller_inst.SLICE_598 ( 
    .DI1(\Controller_inst.temp_array[20][2].sig_459.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][3].sig_458.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][2] ), 
    .D0(\Controller_inst.temp_array[20][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[179] ), 
    .Q1(\Controller_inst.temp_buffer[178] ), 
    .F0(\Controller_inst.temp_array[20][3].sig_458.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][2].sig_459.FeedThruLUT ));
  Controller_inst_SLICE_600 \Controller_inst.SLICE_600 ( 
    .DI1(\Controller_inst.temp_array[20][0].sig_461.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[20][1].sig_460.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[20][0] ), 
    .D0(\Controller_inst.temp_array[20][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[177] ), 
    .Q1(\Controller_inst.temp_buffer[176] ), 
    .F0(\Controller_inst.temp_array[20][1].sig_460.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[20][0].sig_461.FeedThruLUT ));
  Controller_inst_SLICE_602 \Controller_inst.SLICE_602 ( 
    .DI1(\Controller_inst.temp_array[21][14].sig_463.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][15].sig_462.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][14] ), 
    .D0(\Controller_inst.temp_array[21][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[175] ), 
    .Q1(\Controller_inst.temp_buffer[174] ), 
    .F0(\Controller_inst.temp_array[21][15].sig_462.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][14].sig_463.FeedThruLUT ));
  Controller_inst_SLICE_604 \Controller_inst.SLICE_604 ( 
    .DI1(\Controller_inst.temp_array[21][12].sig_466.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][13].sig_464.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][12] ), 
    .D0(\Controller_inst.temp_array[21][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[173] ), 
    .Q1(\Controller_inst.temp_buffer[172] ), 
    .F0(\Controller_inst.temp_array[21][13].sig_464.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][12].sig_466.FeedThruLUT ));
  Controller_inst_SLICE_605 \Controller_inst.SLICE_605 ( 
    .DI1(\Controller_inst.int_FIFO_Q[3].sig_467.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[2].sig_465.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[3] ), .D0(\Controller_inst.int_FIFO_Q[2] ), 
    .CE(\Controller_inst.n10201 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][2] ), 
    .Q1(\Controller_inst.temp_array[11][3] ), 
    .F0(\Controller_inst.int_FIFO_Q[2].sig_465.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[3].sig_467.FeedThruLUT ));
  Controller_inst_SLICE_608 \Controller_inst.SLICE_608 ( 
    .DI1(\Controller_inst.int_FIFO_Q[5].sig_474.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[4].sig_468.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[5] ), .D0(\Controller_inst.int_FIFO_Q[4] ), 
    .CE(\Controller_inst.n10201 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][4] ), 
    .Q1(\Controller_inst.temp_array[11][5] ), 
    .F0(\Controller_inst.int_FIFO_Q[4].sig_468.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[5].sig_474.FeedThruLUT ));
  Controller_inst_SLICE_609 \Controller_inst.SLICE_609 ( 
    .DI1(\Controller_inst.temp_array[21][10].sig_470.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][11].sig_469.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][10] ), 
    .D0(\Controller_inst.temp_array[21][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[171] ), 
    .Q1(\Controller_inst.temp_buffer[170] ), 
    .F0(\Controller_inst.temp_array[21][11].sig_469.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][10].sig_470.FeedThruLUT ));
  Controller_inst_SLICE_611 \Controller_inst.SLICE_611 ( 
    .DI1(\Controller_inst.temp_array[21][8].sig_472.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][9].sig_471.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][8] ), 
    .D0(\Controller_inst.temp_array[21][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[169] ), 
    .Q1(\Controller_inst.temp_buffer[168] ), 
    .F0(\Controller_inst.temp_array[21][9].sig_471.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][8].sig_472.FeedThruLUT ));
  Controller_inst_SLICE_613 \Controller_inst.SLICE_613 ( 
    .DI1(\Controller_inst.temp_array[21][6].sig_476.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][7].sig_473.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][6] ), 
    .D0(\Controller_inst.temp_array[21][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[167] ), 
    .Q1(\Controller_inst.temp_buffer[166] ), 
    .F0(\Controller_inst.temp_array[21][7].sig_473.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][6].sig_476.FeedThruLUT ));
  Controller_inst_SLICE_615 \Controller_inst.SLICE_615 ( 
    .DI1(\Controller_inst.int_FIFO_Q[7].sig_483.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[6].sig_475.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[7] ), .D0(\Controller_inst.int_FIFO_Q[6] ), 
    .CE(\Controller_inst.n10201 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][6] ), 
    .Q1(\Controller_inst.temp_array[11][7] ), 
    .F0(\Controller_inst.int_FIFO_Q[6].sig_475.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[7].sig_483.FeedThruLUT ));
  Controller_inst_SLICE_617 \Controller_inst.SLICE_617 ( 
    .DI1(\Controller_inst.temp_array[21][4].sig_478.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][5].sig_477.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][4] ), 
    .D0(\Controller_inst.temp_array[21][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[165] ), 
    .Q1(\Controller_inst.temp_buffer[164] ), 
    .F0(\Controller_inst.temp_array[21][5].sig_477.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][4].sig_478.FeedThruLUT ));
  Controller_inst_SLICE_619 \Controller_inst.SLICE_619 ( 
    .DI1(\Controller_inst.temp_array[21][2].sig_480.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][3].sig_479.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][2] ), 
    .D0(\Controller_inst.temp_array[21][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[163] ), 
    .Q1(\Controller_inst.temp_buffer[162] ), 
    .F0(\Controller_inst.temp_array[21][3].sig_479.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][2].sig_480.FeedThruLUT ));
  Controller_inst_SLICE_621 \Controller_inst.SLICE_621 ( 
    .DI1(\Controller_inst.temp_array[21][0].sig_482.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[21][1].sig_481.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[21][0] ), 
    .D0(\Controller_inst.temp_array[21][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[161] ), 
    .Q1(\Controller_inst.temp_buffer[160] ), 
    .F0(\Controller_inst.temp_array[21][1].sig_481.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[21][0].sig_482.FeedThruLUT ));
  Controller_inst_SLICE_624 \Controller_inst.SLICE_624 ( 
    .DI1(\Controller_inst.temp_array[22][14].sig_486.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][15].sig_484.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][14] ), 
    .D0(\Controller_inst.temp_array[22][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[159] ), 
    .Q1(\Controller_inst.temp_buffer[158] ), 
    .F0(\Controller_inst.temp_array[22][15].sig_484.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][14].sig_486.FeedThruLUT ));
  Controller_inst_SLICE_625 \Controller_inst.SLICE_625 ( 
    .DI1(\Controller_inst.int_FIFO_Q[9].sig_1494.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_485.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[9] ), .D0(\Controller_inst.int_FIFO_Q[8] ), 
    .CE(\Controller_inst.n10201 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][8] ), 
    .Q1(\Controller_inst.temp_array[11][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_485.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[9].sig_1494.FeedThruLUT ));
  Controller_inst_SLICE_627 \Controller_inst.SLICE_627 ( 
    .DI1(\Controller_inst.temp_array[22][12].sig_488.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][13].sig_487.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][12] ), 
    .D0(\Controller_inst.temp_array[22][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[157] ), 
    .Q1(\Controller_inst.temp_buffer[156] ), 
    .F0(\Controller_inst.temp_array[22][13].sig_487.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][12].sig_488.FeedThruLUT ));
  Controller_inst_SLICE_629 \Controller_inst.SLICE_629 ( 
    .DI1(\Controller_inst.temp_array[22][10].sig_490.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][11].sig_489.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][10] ), 
    .D0(\Controller_inst.temp_array[22][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[155] ), 
    .Q1(\Controller_inst.temp_buffer[154] ), 
    .F0(\Controller_inst.temp_array[22][11].sig_489.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][10].sig_490.FeedThruLUT ));
  Controller_inst_SLICE_631 \Controller_inst.SLICE_631 ( 
    .DI1(\Controller_inst.temp_array[22][8].sig_492.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][9].sig_491.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][8] ), 
    .D0(\Controller_inst.temp_array[22][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[153] ), 
    .Q1(\Controller_inst.temp_buffer[152] ), 
    .F0(\Controller_inst.temp_array[22][9].sig_491.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][8].sig_492.FeedThruLUT ));
  Controller_inst_SLICE_633 \Controller_inst.SLICE_633 ( 
    .DI1(\Controller_inst.temp_array[22][6].sig_494.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][7].sig_493.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][6] ), 
    .D0(\Controller_inst.temp_array[22][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[151] ), 
    .Q1(\Controller_inst.temp_buffer[150] ), 
    .F0(\Controller_inst.temp_array[22][7].sig_493.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][6].sig_494.FeedThruLUT ));
  Controller_inst_SLICE_635 \Controller_inst.SLICE_635 ( 
    .DI1(\Controller_inst.temp_array[22][4].sig_496.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][5].sig_495.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][4] ), 
    .D0(\Controller_inst.temp_array[22][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[149] ), 
    .Q1(\Controller_inst.temp_buffer[148] ), 
    .F0(\Controller_inst.temp_array[22][5].sig_495.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][4].sig_496.FeedThruLUT ));
  Controller_inst_SLICE_637 \Controller_inst.SLICE_637 ( 
    .DI1(\Controller_inst.temp_array[22][2].sig_498.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[22][3].sig_497.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[22][2] ), 
    .D0(\Controller_inst.temp_array[22][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[147] ), 
    .Q1(\Controller_inst.temp_buffer[146] ), 
    .F0(\Controller_inst.temp_array[22][3].sig_497.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[22][2].sig_498.FeedThruLUT ));
  Controller_inst_SLICE_639 \Controller_inst.SLICE_639 ( 
    .DI0(\Controller_inst.int_FIFO_Q[10].sig_499.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[10] ), .CE(\Controller_inst.n10211 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[5][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[10].sig_499.FeedThruLUT ));
  Controller_inst_SLICE_641 \Controller_inst.SLICE_641 ( 
    .DI0(\Controller_inst.temp_array[22][1].sig_500.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[22][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[145] ), 
    .F0(\Controller_inst.temp_array[22][1].sig_500.FeedThruLUT ));
  Controller_inst_SLICE_643 \Controller_inst.SLICE_643 ( 
    .DI0(\Controller_inst.n8316[0] ), .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[1] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n21798 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_DV ), 
    .F0(\Controller_inst.n8316[0] ));
  Controller_inst_SLICE_645 \Controller_inst.SLICE_645 ( 
    .DI0(\Controller_inst.temp_array[22][0].sig_501.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[22][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[144] ), 
    .F0(\Controller_inst.temp_array[22][0].sig_501.FeedThruLUT ));
  Controller_inst_SLICE_646 \Controller_inst.SLICE_646 ( 
    .DI0(\Controller_inst.temp_array[23][15].sig_502.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[23][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[143] ), 
    .F0(\Controller_inst.temp_array[23][15].sig_502.FeedThruLUT ));
  Controller_inst_SLICE_647 \Controller_inst.SLICE_647 ( 
    .DI0(\Controller_inst.temp_array[23][14].sig_503.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[23][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[142] ), 
    .F0(\Controller_inst.temp_array[23][14].sig_503.FeedThruLUT ));
  Controller_inst_SLICE_648 \Controller_inst.SLICE_648 ( 
    .DI1(\Controller_inst.temp_array[23][12].sig_505.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][13].sig_504.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][12] ), 
    .D0(\Controller_inst.temp_array[23][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[141] ), 
    .Q1(\Controller_inst.temp_buffer[140] ), 
    .F0(\Controller_inst.temp_array[23][13].sig_504.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][12].sig_505.FeedThruLUT ));
  Controller_inst_SLICE_650 \Controller_inst.SLICE_650 ( 
    .DI1(\Controller_inst.temp_array[23][10].sig_507.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][11].sig_506.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][10] ), 
    .D0(\Controller_inst.temp_array[23][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[139] ), 
    .Q1(\Controller_inst.temp_buffer[138] ), 
    .F0(\Controller_inst.temp_array[23][11].sig_506.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][10].sig_507.FeedThruLUT ));
  Controller_inst_SLICE_652 \Controller_inst.SLICE_652 ( 
    .DI1(\Controller_inst.temp_array[23][8].sig_509.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][9].sig_508.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][8] ), 
    .D0(\Controller_inst.temp_array[23][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[137] ), 
    .Q1(\Controller_inst.temp_buffer[136] ), 
    .F0(\Controller_inst.temp_array[23][9].sig_508.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][8].sig_509.FeedThruLUT ));
  Controller_inst_SLICE_653 \Controller_inst.SLICE_653 ( 
    .DI1(\Controller_inst.n14554 ), .DI0(\Controller_inst.n14567 ), 
    .D1(\Controller_inst.stm32_state[3] ), 
    .C1(\Controller_inst.stm32_state[2] ), 
    .B1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[2] ), 
    .A0(\Controller_inst.stm32_state[1] ), .CE(\Controller_inst.n14705 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_state[3] ), 
    .Q1(\Controller_inst.stm32_state[2] ), .F0(\Controller_inst.n14567 ), 
    .F1(\Controller_inst.n14554 ));
  Controller_inst_SLICE_655 \Controller_inst.SLICE_655 ( 
    .DI0(\Controller_inst.temp_array[23][7].sig_510.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[23][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[135] ), 
    .F0(\Controller_inst.temp_array[23][7].sig_510.FeedThruLUT ));
  Controller_inst_SLICE_656 \Controller_inst.SLICE_656 ( 
    .DI0(\Controller_inst.temp_array[23][6].sig_511.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[23][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[134] ), 
    .F0(\Controller_inst.temp_array[23][6].sig_511.FeedThruLUT ));
  Controller_inst_SLICE_657 \Controller_inst.SLICE_657 ( 
    .DI1(\Controller_inst.temp_array[23][4].sig_513.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][5].sig_512.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][4] ), 
    .D0(\Controller_inst.temp_array[23][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[133] ), 
    .Q1(\Controller_inst.temp_buffer[132] ), 
    .F0(\Controller_inst.temp_array[23][5].sig_512.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][4].sig_513.FeedThruLUT ));
  Controller_inst_SLICE_660 \Controller_inst.SLICE_660 ( 
    .DI0(\Controller_inst.temp_array[23][3].sig_514.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[23][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[131] ), 
    .F0(\Controller_inst.temp_array[23][3].sig_514.FeedThruLUT ));
  Controller_inst_SLICE_661 \Controller_inst.SLICE_661 ( 
    .DI0(\Controller_inst.temp_array[23][2].sig_515.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[23][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[130] ), 
    .F0(\Controller_inst.temp_array[23][2].sig_515.FeedThruLUT ));
  Controller_inst_SLICE_662 \Controller_inst.SLICE_662 ( 
    .DI1(\Controller_inst.temp_array[23][0].sig_517.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[23][1].sig_516.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[23][0] ), 
    .D0(\Controller_inst.temp_array[23][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[129] ), 
    .Q1(\Controller_inst.temp_buffer[128] ), 
    .F0(\Controller_inst.temp_array[23][1].sig_516.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[23][0].sig_517.FeedThruLUT ));
  Controller_inst_SLICE_665 \Controller_inst.SLICE_665 ( 
    .DI0(\Controller_inst.temp_array[24][15].sig_518.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[24][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[127] ), 
    .F0(\Controller_inst.temp_array[24][15].sig_518.FeedThruLUT ));
  Controller_inst_SLICE_666 \Controller_inst.SLICE_666 ( 
    .DI1(\Controller_inst.temp_array[24][13].sig_520.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][14].sig_519.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][13] ), 
    .D0(\Controller_inst.temp_array[24][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[126] ), 
    .Q1(\Controller_inst.temp_buffer[125] ), 
    .F0(\Controller_inst.temp_array[24][14].sig_519.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][13].sig_520.FeedThruLUT ));
  Controller_inst_SLICE_668 \Controller_inst.SLICE_668 ( 
    .DI1(\Controller_inst.temp_array[24][11].sig_522.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][12].sig_521.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[24][11] ), 
    .D0(\Controller_inst.temp_array[24][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[124] ), 
    .Q1(\Controller_inst.temp_buffer[123] ), 
    .F0(\Controller_inst.temp_array[24][12].sig_521.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][11].sig_522.FeedThruLUT ));
  Controller_inst_SLICE_670 \Controller_inst.SLICE_670 ( 
    .DI1(\Controller_inst.temp_array[24][9].sig_524.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][10].sig_523.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][9] ), 
    .D0(\Controller_inst.temp_array[24][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[122] ), 
    .Q1(\Controller_inst.temp_buffer[121] ), 
    .F0(\Controller_inst.temp_array[24][10].sig_523.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][9].sig_524.FeedThruLUT ));
  Controller_inst_SLICE_672 \Controller_inst.SLICE_672 ( 
    .DI1(\Controller_inst.temp_array[24][7].sig_526.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][8].sig_525.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][7] ), 
    .D0(\Controller_inst.temp_array[24][8] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[120] ), 
    .Q1(\Controller_inst.temp_buffer[119] ), 
    .F0(\Controller_inst.temp_array[24][8].sig_525.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][7].sig_526.FeedThruLUT ));
  Controller_inst_SLICE_674 \Controller_inst.SLICE_674 ( 
    .DI1(\Controller_inst.temp_array[24][5].sig_528.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][6].sig_527.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][5] ), 
    .D0(\Controller_inst.temp_array[24][6] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[118] ), 
    .Q1(\Controller_inst.temp_buffer[117] ), 
    .F0(\Controller_inst.temp_array[24][6].sig_527.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][5].sig_528.FeedThruLUT ));
  Controller_inst_SLICE_676 \Controller_inst.SLICE_676 ( 
    .DI1(\Controller_inst.temp_array[24][3].sig_530.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][4].sig_529.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][3] ), 
    .D0(\Controller_inst.temp_array[24][4] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[116] ), 
    .Q1(\Controller_inst.temp_buffer[115] ), 
    .F0(\Controller_inst.temp_array[24][4].sig_529.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][3].sig_530.FeedThruLUT ));
  Controller_inst_SLICE_678 \Controller_inst.SLICE_678 ( 
    .DI1(\Controller_inst.temp_array[24][1].sig_532.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][2].sig_531.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[24][1] ), 
    .D0(\Controller_inst.temp_array[24][2] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[114] ), 
    .Q1(\Controller_inst.temp_buffer[113] ), 
    .F0(\Controller_inst.temp_array[24][2].sig_531.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[24][1].sig_532.FeedThruLUT ));
  Controller_inst_SLICE_680 \Controller_inst.SLICE_680 ( 
    .DI1(\Controller_inst.temp_array[25][15].sig_534.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[24][0].sig_533.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][15] ), 
    .D0(\Controller_inst.temp_array[24][0] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[112] ), 
    .Q1(\Controller_inst.temp_buffer[111] ), 
    .F0(\Controller_inst.temp_array[24][0].sig_533.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][15].sig_534.FeedThruLUT ));
  Controller_inst_SLICE_682 \Controller_inst.SLICE_682 ( 
    .DI1(\Controller_inst.temp_array[25][13].sig_536.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][14].sig_535.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][13] ), 
    .C0(\Controller_inst.temp_array[25][14] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[110] ), 
    .Q1(\Controller_inst.temp_buffer[109] ), 
    .F0(\Controller_inst.temp_array[25][14].sig_535.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][13].sig_536.FeedThruLUT ));
  Controller_inst_SLICE_684 \Controller_inst.SLICE_684 ( 
    .DI1(\Controller_inst.temp_array[25][11].sig_538.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][12].sig_537.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][11] ), 
    .D0(\Controller_inst.temp_array[25][12] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[108] ), 
    .Q1(\Controller_inst.temp_buffer[107] ), 
    .F0(\Controller_inst.temp_array[25][12].sig_537.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][11].sig_538.FeedThruLUT ));
  Controller_inst_SLICE_686 \Controller_inst.SLICE_686 ( 
    .DI1(\Controller_inst.temp_array[25][9].sig_540.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][10].sig_539.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][9] ), 
    .D0(\Controller_inst.temp_array[25][10] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[106] ), 
    .Q1(\Controller_inst.temp_buffer[105] ), 
    .F0(\Controller_inst.temp_array[25][10].sig_539.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][9].sig_540.FeedThruLUT ));
  Controller_inst_SLICE_689 \Controller_inst.SLICE_689 ( 
    .DI1(\Controller_inst.temp_array[25][6].sig_543.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][7].sig_542.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][6] ), 
    .D0(\Controller_inst.temp_array[25][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[103] ), 
    .Q1(\Controller_inst.temp_buffer[102] ), 
    .F0(\Controller_inst.temp_array[25][7].sig_542.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][6].sig_543.FeedThruLUT ));
  Controller_inst_SLICE_691 \Controller_inst.SLICE_691 ( 
    .DI1(\Controller_inst.temp_array[25][4].sig_545.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][5].sig_544.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][4] ), 
    .D0(\Controller_inst.temp_array[25][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[101] ), 
    .Q1(\Controller_inst.temp_buffer[100] ), 
    .F0(\Controller_inst.temp_array[25][5].sig_544.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][4].sig_545.FeedThruLUT ));
  Controller_inst_SLICE_693 \Controller_inst.SLICE_693 ( 
    .DI1(\Controller_inst.temp_array[25][2].sig_547.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][3].sig_546.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][2] ), 
    .D0(\Controller_inst.temp_array[25][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[99] ), 
    .Q1(\Controller_inst.temp_buffer[98] ), 
    .F0(\Controller_inst.temp_array[25][3].sig_546.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][2].sig_547.FeedThruLUT ));
  Controller_inst_SLICE_695 \Controller_inst.SLICE_695 ( 
    .DI1(\Controller_inst.temp_array[25][0].sig_549.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[25][1].sig_548.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[25][0] ), 
    .D0(\Controller_inst.temp_array[25][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[97] ), 
    .Q1(\Controller_inst.temp_buffer[96] ), 
    .F0(\Controller_inst.temp_array[25][1].sig_548.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[25][0].sig_549.FeedThruLUT ));
  Controller_inst_SLICE_697 \Controller_inst.SLICE_697 ( 
    .DI1(\Controller_inst.temp_array[26][14].sig_551.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][15].sig_550.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][14] ), 
    .D0(\Controller_inst.temp_array[26][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[95] ), 
    .Q1(\Controller_inst.temp_buffer[94] ), 
    .F0(\Controller_inst.temp_array[26][15].sig_550.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][14].sig_551.FeedThruLUT ));
  Controller_inst_SLICE_699 \Controller_inst.SLICE_699 ( 
    .DI1(\Controller_inst.temp_array[26][12].sig_553.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][13].sig_552.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][12] ), 
    .C0(\Controller_inst.temp_array[26][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[93] ), 
    .Q1(\Controller_inst.temp_buffer[92] ), 
    .F0(\Controller_inst.temp_array[26][13].sig_552.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][12].sig_553.FeedThruLUT ));
  Controller_inst_SLICE_701 \Controller_inst.SLICE_701 ( 
    .DI1(\Controller_inst.temp_array[26][10].sig_555.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][11].sig_554.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][10] ), 
    .D0(\Controller_inst.temp_array[26][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[91] ), 
    .Q1(\Controller_inst.temp_buffer[90] ), 
    .F0(\Controller_inst.temp_array[26][11].sig_554.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][10].sig_555.FeedThruLUT ));
  Controller_inst_SLICE_703 \Controller_inst.SLICE_703 ( 
    .DI1(\Controller_inst.temp_array[26][8].sig_558.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][9].sig_556.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][8] ), 
    .D0(\Controller_inst.temp_array[26][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[89] ), 
    .Q1(\Controller_inst.temp_buffer[88] ), 
    .F0(\Controller_inst.temp_array[26][9].sig_556.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][8].sig_558.FeedThruLUT ));
  Controller_inst_SLICE_704 \Controller_inst.SLICE_704 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_565.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_557.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10205 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][11] ), 
    .Q1(\Controller_inst.temp_array[4][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_557.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_565.FeedThruLUT ));
  Controller_inst_SLICE_706 \Controller_inst.SLICE_706 ( 
    .DI1(\Controller_inst.temp_array[26][6].sig_560.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][7].sig_559.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][6] ), 
    .D0(\Controller_inst.temp_array[26][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[87] ), 
    .Q1(\Controller_inst.temp_buffer[86] ), 
    .F0(\Controller_inst.temp_array[26][7].sig_559.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][6].sig_560.FeedThruLUT ));
  Controller_inst_SLICE_708 \Controller_inst.SLICE_708 ( 
    .DI1(\Controller_inst.temp_array[26][4].sig_562.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][5].sig_561.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][4] ), 
    .D0(\Controller_inst.temp_array[26][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[85] ), 
    .Q1(\Controller_inst.temp_buffer[84] ), 
    .F0(\Controller_inst.temp_array[26][5].sig_561.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][4].sig_562.FeedThruLUT ));
  Controller_inst_SLICE_710 \Controller_inst.SLICE_710 ( 
    .DI1(\Controller_inst.temp_array[26][2].sig_564.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][3].sig_563.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][2] ), 
    .D0(\Controller_inst.temp_array[26][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[83] ), 
    .Q1(\Controller_inst.temp_buffer[82] ), 
    .F0(\Controller_inst.temp_array[26][3].sig_563.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][2].sig_564.FeedThruLUT ));
  Controller_inst_SLICE_713 \Controller_inst.SLICE_713 ( 
    .DI1(\Controller_inst.temp_array[26][0].sig_567.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[26][1].sig_566.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[26][0] ), 
    .D0(\Controller_inst.temp_array[26][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[81] ), 
    .Q1(\Controller_inst.temp_buffer[80] ), 
    .F0(\Controller_inst.temp_array[26][1].sig_566.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[26][0].sig_567.FeedThruLUT ));
  Controller_inst_SLICE_715 \Controller_inst.SLICE_715 ( 
    .DI1(\Controller_inst.temp_array[27][14].sig_569.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][15].sig_568.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][14] ), 
    .D0(\Controller_inst.temp_array[27][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[79] ), 
    .Q1(\Controller_inst.temp_buffer[78] ), 
    .F0(\Controller_inst.temp_array[27][15].sig_568.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][14].sig_569.FeedThruLUT ));
  Controller_inst_SLICE_717 \Controller_inst.SLICE_717 ( 
    .DI1(\Controller_inst.temp_array[27][12].sig_571.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][13].sig_570.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][12] ), 
    .D0(\Controller_inst.temp_array[27][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[77] ), 
    .Q1(\Controller_inst.temp_buffer[76] ), 
    .F0(\Controller_inst.temp_array[27][13].sig_570.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][12].sig_571.FeedThruLUT ));
  Controller_inst_SLICE_719 \Controller_inst.SLICE_719 ( 
    .DI1(\Controller_inst.temp_array[27][10].sig_573.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][11].sig_572.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][10] ), 
    .D0(\Controller_inst.temp_array[27][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[75] ), 
    .Q1(\Controller_inst.temp_buffer[74] ), 
    .F0(\Controller_inst.temp_array[27][11].sig_572.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][10].sig_573.FeedThruLUT ));
  Controller_inst_SLICE_721 \Controller_inst.SLICE_721 ( 
    .DI1(\Controller_inst.temp_array[27][8].sig_575.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][9].sig_574.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][8] ), 
    .D0(\Controller_inst.temp_array[27][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[73] ), 
    .Q1(\Controller_inst.temp_buffer[72] ), 
    .F0(\Controller_inst.temp_array[27][9].sig_574.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][8].sig_575.FeedThruLUT ));
  Controller_inst_SLICE_723 \Controller_inst.SLICE_723 ( 
    .DI1(\Controller_inst.temp_array[27][6].sig_577.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][7].sig_576.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[27][6] ), 
    .D0(\Controller_inst.temp_array[27][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[71] ), 
    .Q1(\Controller_inst.temp_buffer[70] ), 
    .F0(\Controller_inst.temp_array[27][7].sig_576.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][6].sig_577.FeedThruLUT ));
  Controller_inst_SLICE_725 \Controller_inst.SLICE_725 ( 
    .DI1(\Controller_inst.temp_array[27][4].sig_579.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][5].sig_578.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][4] ), 
    .D0(\Controller_inst.temp_array[27][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[69] ), 
    .Q1(\Controller_inst.temp_buffer[68] ), 
    .F0(\Controller_inst.temp_array[27][5].sig_578.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][4].sig_579.FeedThruLUT ));
  Controller_inst_SLICE_727 \Controller_inst.SLICE_727 ( 
    .DI1(\Controller_inst.temp_array[27][2].sig_581.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][3].sig_580.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][2] ), 
    .D0(\Controller_inst.temp_array[27][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[67] ), 
    .Q1(\Controller_inst.temp_buffer[66] ), 
    .F0(\Controller_inst.temp_array[27][3].sig_580.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][2].sig_581.FeedThruLUT ));
  Controller_inst_SLICE_729 \Controller_inst.SLICE_729 ( 
    .DI1(\Controller_inst.temp_array[27][0].sig_583.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[27][1].sig_582.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[27][0] ), 
    .D0(\Controller_inst.temp_array[27][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[65] ), 
    .Q1(\Controller_inst.temp_buffer[64] ), 
    .F0(\Controller_inst.temp_array[27][1].sig_582.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[27][0].sig_583.FeedThruLUT ));
  Controller_inst_SLICE_731 \Controller_inst.SLICE_731 ( 
    .DI1(\Controller_inst.temp_array[28][14].sig_585.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][15].sig_584.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][14] ), 
    .D0(\Controller_inst.temp_array[28][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[63] ), 
    .Q1(\Controller_inst.temp_buffer[62] ), 
    .F0(\Controller_inst.temp_array[28][15].sig_584.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][14].sig_585.FeedThruLUT ));
  Controller_inst_SLICE_733 \Controller_inst.SLICE_733 ( 
    .DI1(\Controller_inst.temp_array[28][12].sig_587.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][13].sig_586.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][12] ), 
    .D0(\Controller_inst.temp_array[28][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[61] ), 
    .Q1(\Controller_inst.temp_buffer[60] ), 
    .F0(\Controller_inst.temp_array[28][13].sig_586.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][12].sig_587.FeedThruLUT ));
  Controller_inst_SLICE_735 \Controller_inst.SLICE_735 ( 
    .DI1(\Controller_inst.temp_array[28][10].sig_589.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][11].sig_588.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][10] ), 
    .D0(\Controller_inst.temp_array[28][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[59] ), 
    .Q1(\Controller_inst.temp_buffer[58] ), 
    .F0(\Controller_inst.temp_array[28][11].sig_588.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][10].sig_589.FeedThruLUT ));
  Controller_inst_SLICE_737 \Controller_inst.SLICE_737 ( 
    .DI1(\Controller_inst.temp_array[28][8].sig_591.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][9].sig_590.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][8] ), 
    .C0(\Controller_inst.temp_array[28][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[57] ), 
    .Q1(\Controller_inst.temp_buffer[56] ), 
    .F0(\Controller_inst.temp_array[28][9].sig_590.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][8].sig_591.FeedThruLUT ));
  Controller_inst_SLICE_739 \Controller_inst.SLICE_739 ( 
    .DI1(\Controller_inst.temp_array[28][6].sig_593.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][7].sig_592.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][6] ), 
    .D0(\Controller_inst.temp_array[28][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[55] ), 
    .Q1(\Controller_inst.temp_buffer[54] ), 
    .F0(\Controller_inst.temp_array[28][7].sig_592.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][6].sig_593.FeedThruLUT ));
  Controller_inst_SLICE_741 \Controller_inst.SLICE_741 ( 
    .DI1(\Controller_inst.temp_array[28][4].sig_595.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][5].sig_594.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][4] ), 
    .D0(\Controller_inst.temp_array[28][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[53] ), 
    .Q1(\Controller_inst.temp_buffer[52] ), 
    .F0(\Controller_inst.temp_array[28][5].sig_594.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][4].sig_595.FeedThruLUT ));
  Controller_inst_SLICE_743 \Controller_inst.SLICE_743 ( 
    .DI1(\Controller_inst.temp_array[28][2].sig_597.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][3].sig_596.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[28][2] ), 
    .D0(\Controller_inst.temp_array[28][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[51] ), 
    .Q1(\Controller_inst.temp_buffer[50] ), 
    .F0(\Controller_inst.temp_array[28][3].sig_596.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][2].sig_597.FeedThruLUT ));
  Controller_inst_SLICE_745 \Controller_inst.SLICE_745 ( 
    .DI1(\Controller_inst.temp_array[28][0].sig_599.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[28][1].sig_598.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[28][0] ), 
    .C0(\Controller_inst.temp_array[28][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[49] ), 
    .Q1(\Controller_inst.temp_buffer[48] ), 
    .F0(\Controller_inst.temp_array[28][1].sig_598.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[28][0].sig_599.FeedThruLUT ));
  Controller_inst_SLICE_747 \Controller_inst.SLICE_747 ( 
    .DI1(\Controller_inst.temp_array[29][14].sig_601.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][15].sig_600.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][14] ), 
    .D0(\Controller_inst.temp_array[29][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[47] ), 
    .Q1(\Controller_inst.temp_buffer[46] ), 
    .F0(\Controller_inst.temp_array[29][15].sig_600.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][14].sig_601.FeedThruLUT ));
  Controller_inst_SLICE_749 \Controller_inst.SLICE_749 ( 
    .DI1(\Controller_inst.temp_array[29][12].sig_603.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][13].sig_602.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][12] ), 
    .D0(\Controller_inst.temp_array[29][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[45] ), 
    .Q1(\Controller_inst.temp_buffer[44] ), 
    .F0(\Controller_inst.temp_array[29][13].sig_602.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][12].sig_603.FeedThruLUT ));
  Controller_inst_SLICE_751 \Controller_inst.SLICE_751 ( 
    .DI1(\Controller_inst.temp_array[29][10].sig_605.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][11].sig_604.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][10] ), 
    .D0(\Controller_inst.temp_array[29][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[43] ), 
    .Q1(\Controller_inst.temp_buffer[42] ), 
    .F0(\Controller_inst.temp_array[29][11].sig_604.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][10].sig_605.FeedThruLUT ));
  Controller_inst_SLICE_753 \Controller_inst.SLICE_753 ( 
    .DI1(\Controller_inst.temp_array[29][8].sig_607.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][9].sig_606.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[29][8] ), 
    .C0(\Controller_inst.temp_array[29][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[41] ), 
    .Q1(\Controller_inst.temp_buffer[40] ), 
    .F0(\Controller_inst.temp_array[29][9].sig_606.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][8].sig_607.FeedThruLUT ));
  Controller_inst_SLICE_755 \Controller_inst.SLICE_755 ( 
    .DI1(\Controller_inst.temp_array[29][6].sig_609.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][7].sig_608.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][6] ), 
    .D0(\Controller_inst.temp_array[29][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[39] ), 
    .Q1(\Controller_inst.temp_buffer[38] ), 
    .F0(\Controller_inst.temp_array[29][7].sig_608.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][6].sig_609.FeedThruLUT ));
  Controller_inst_SLICE_757 \Controller_inst.SLICE_757 ( 
    .DI1(\Controller_inst.temp_array[29][4].sig_611.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][5].sig_610.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][4] ), 
    .D0(\Controller_inst.temp_array[29][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[37] ), 
    .Q1(\Controller_inst.temp_buffer[36] ), 
    .F0(\Controller_inst.temp_array[29][5].sig_610.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][4].sig_611.FeedThruLUT ));
  Controller_inst_SLICE_759 \Controller_inst.SLICE_759 ( 
    .DI1(\Controller_inst.temp_array[29][2].sig_613.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][3].sig_612.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][2] ), 
    .D0(\Controller_inst.temp_array[29][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[35] ), 
    .Q1(\Controller_inst.temp_buffer[34] ), 
    .F0(\Controller_inst.temp_array[29][3].sig_612.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][2].sig_613.FeedThruLUT ));
  Controller_inst_SLICE_761 \Controller_inst.SLICE_761 ( 
    .DI1(\Controller_inst.temp_array[29][0].sig_615.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[29][1].sig_614.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[29][0] ), 
    .D0(\Controller_inst.temp_array[29][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[33] ), 
    .Q1(\Controller_inst.temp_buffer[32] ), 
    .F0(\Controller_inst.temp_array[29][1].sig_614.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[29][0].sig_615.FeedThruLUT ));
  Controller_inst_SLICE_763 \Controller_inst.SLICE_763 ( 
    .DI1(\Controller_inst.temp_array[30][14].sig_617.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][15].sig_616.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][14] ), 
    .D0(\Controller_inst.temp_array[30][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[31] ), 
    .Q1(\Controller_inst.temp_buffer[30] ), 
    .F0(\Controller_inst.temp_array[30][15].sig_616.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][14].sig_617.FeedThruLUT ));
  Controller_inst_SLICE_765 \Controller_inst.SLICE_765 ( 
    .DI1(\Controller_inst.temp_array[30][12].sig_619.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][13].sig_618.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][12] ), 
    .D0(\Controller_inst.temp_array[30][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[29] ), 
    .Q1(\Controller_inst.temp_buffer[28] ), 
    .F0(\Controller_inst.temp_array[30][13].sig_618.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][12].sig_619.FeedThruLUT ));
  Controller_inst_SLICE_767 \Controller_inst.SLICE_767 ( 
    .DI1(\Controller_inst.temp_array[30][10].sig_621.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][11].sig_620.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][10] ), 
    .D0(\Controller_inst.temp_array[30][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[27] ), 
    .Q1(\Controller_inst.temp_buffer[26] ), 
    .F0(\Controller_inst.temp_array[30][11].sig_620.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][10].sig_621.FeedThruLUT ));
  Controller_inst_SLICE_769 \Controller_inst.SLICE_769 ( 
    .DI1(\Controller_inst.temp_array[30][8].sig_623.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][9].sig_622.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][8] ), 
    .D0(\Controller_inst.temp_array[30][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[25] ), 
    .Q1(\Controller_inst.temp_buffer[24] ), 
    .F0(\Controller_inst.temp_array[30][9].sig_622.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][8].sig_623.FeedThruLUT ));
  Controller_inst_SLICE_771 \Controller_inst.SLICE_771 ( 
    .DI1(\Controller_inst.temp_array[30][6].sig_625.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][7].sig_624.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][6] ), 
    .D0(\Controller_inst.temp_array[30][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[23] ), 
    .Q1(\Controller_inst.temp_buffer[22] ), 
    .F0(\Controller_inst.temp_array[30][7].sig_624.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][6].sig_625.FeedThruLUT ));
  Controller_inst_SLICE_773 \Controller_inst.SLICE_773 ( 
    .DI1(\Controller_inst.temp_array[30][4].sig_627.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][5].sig_626.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][4] ), 
    .D0(\Controller_inst.temp_array[30][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[21] ), 
    .Q1(\Controller_inst.temp_buffer[20] ), 
    .F0(\Controller_inst.temp_array[30][5].sig_626.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][4].sig_627.FeedThruLUT ));
  Controller_inst_SLICE_775 \Controller_inst.SLICE_775 ( 
    .DI1(\Controller_inst.temp_array[30][2].sig_629.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][3].sig_628.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[30][2] ), 
    .D0(\Controller_inst.temp_array[30][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[19] ), 
    .Q1(\Controller_inst.temp_buffer[18] ), 
    .F0(\Controller_inst.temp_array[30][3].sig_628.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][2].sig_629.FeedThruLUT ));
  Controller_inst_SLICE_777 \Controller_inst.SLICE_777 ( 
    .DI1(\Controller_inst.temp_array[30][0].sig_631.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[30][1].sig_630.FeedThruLUT ), 
    .C1(\Controller_inst.temp_array[30][0] ), 
    .C0(\Controller_inst.temp_array[30][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[17] ), 
    .Q1(\Controller_inst.temp_buffer[16] ), 
    .F0(\Controller_inst.temp_array[30][1].sig_630.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[30][0].sig_631.FeedThruLUT ));
  Controller_inst_SLICE_779 \Controller_inst.SLICE_779 ( 
    .DI1(\Controller_inst.temp_array[31][14].sig_633.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][15].sig_632.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][14] ), 
    .D0(\Controller_inst.temp_array[31][15] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[15] ), 
    .Q1(\Controller_inst.temp_buffer[14] ), 
    .F0(\Controller_inst.temp_array[31][15].sig_632.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][14].sig_633.FeedThruLUT ));
  Controller_inst_SLICE_781 \Controller_inst.SLICE_781 ( 
    .DI1(\Controller_inst.temp_array[31][12].sig_635.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][13].sig_634.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][12] ), 
    .D0(\Controller_inst.temp_array[31][13] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[13] ), 
    .Q1(\Controller_inst.temp_buffer[12] ), 
    .F0(\Controller_inst.temp_array[31][13].sig_634.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][12].sig_635.FeedThruLUT ));
  Controller_inst_SLICE_783 \Controller_inst.SLICE_783 ( 
    .DI1(\Controller_inst.temp_array[31][10].sig_637.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][11].sig_636.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][10] ), 
    .D0(\Controller_inst.temp_array[31][11] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[11] ), 
    .Q1(\Controller_inst.temp_buffer[10] ), 
    .F0(\Controller_inst.temp_array[31][11].sig_636.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][10].sig_637.FeedThruLUT ));
  Controller_inst_SLICE_785 \Controller_inst.SLICE_785 ( 
    .DI1(\Controller_inst.temp_array[31][8].sig_639.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][9].sig_638.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][8] ), 
    .D0(\Controller_inst.temp_array[31][9] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[9] ), 
    .Q1(\Controller_inst.temp_buffer[8] ), 
    .F0(\Controller_inst.temp_array[31][9].sig_638.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][8].sig_639.FeedThruLUT ));
  Controller_inst_SLICE_787 \Controller_inst.SLICE_787 ( 
    .DI1(\Controller_inst.temp_array[31][6].sig_641.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][7].sig_640.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][6] ), 
    .D0(\Controller_inst.temp_array[31][7] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[7] ), 
    .Q1(\Controller_inst.temp_buffer[6] ), 
    .F0(\Controller_inst.temp_array[31][7].sig_640.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][6].sig_641.FeedThruLUT ));
  Controller_inst_SLICE_789 \Controller_inst.SLICE_789 ( 
    .DI1(\Controller_inst.temp_array[31][4].sig_643.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][5].sig_642.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][4] ), 
    .C0(\Controller_inst.temp_array[31][5] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[5] ), 
    .Q1(\Controller_inst.temp_buffer[4] ), 
    .F0(\Controller_inst.temp_array[31][5].sig_642.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][4].sig_643.FeedThruLUT ));
  Controller_inst_SLICE_791 \Controller_inst.SLICE_791 ( 
    .DI1(\Controller_inst.temp_array[31][2].sig_645.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_array[31][3].sig_644.FeedThruLUT ), 
    .D1(\Controller_inst.temp_array[31][2] ), 
    .D0(\Controller_inst.temp_array[31][3] ), .CE(\Controller_inst.n10177 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[3] ), 
    .Q1(\Controller_inst.temp_buffer[2] ), 
    .F0(\Controller_inst.temp_array[31][3].sig_644.FeedThruLUT ), 
    .F1(\Controller_inst.temp_array[31][2].sig_645.FeedThruLUT ));
  Controller_inst_SLICE_793 \Controller_inst.SLICE_793 ( 
    .DI0(\Controller_inst.temp_array[31][1].sig_646.FeedThruLUT ), 
    .D0(\Controller_inst.temp_array[31][1] ), .CE(\Controller_inst.n10177 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[1] ), 
    .F0(\Controller_inst.temp_array[31][1].sig_646.FeedThruLUT ));
  Controller_inst_SLICE_794 \Controller_inst.SLICE_794 ( 
    .DI0(\Controller_inst.temp_buffer[511].sig_647.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[511] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .F0(\Controller_inst.temp_buffer[511].sig_647.FeedThruLUT ));
  Controller_inst_SLICE_795 \Controller_inst.SLICE_795 ( 
    .DI0(\Controller_inst.temp_buffer[510].sig_648.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[510] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .F0(\Controller_inst.temp_buffer[510].sig_648.FeedThruLUT ));
  Controller_inst_SLICE_796 \Controller_inst.SLICE_796 ( 
    .DI1(\Controller_inst.temp_buffer[508].sig_650.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[509].sig_649.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[508] ), 
    .D0(\Controller_inst.temp_buffer[509] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .F0(\Controller_inst.temp_buffer[509].sig_649.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[508].sig_650.FeedThruLUT ));
  Controller_inst_SLICE_798 \Controller_inst.SLICE_798 ( 
    .DI1(\Controller_inst.temp_buffer[506].sig_652.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[507].sig_651.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[506] ), 
    .D0(\Controller_inst.temp_buffer[507] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .F0(\Controller_inst.temp_buffer[507].sig_651.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[506].sig_652.FeedThruLUT ));
  Controller_inst_SLICE_800 \Controller_inst.SLICE_800 ( 
    .DI1(\Controller_inst.temp_buffer[504].sig_654.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[505].sig_653.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[504] ), 
    .C0(\Controller_inst.temp_buffer[505] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .F0(\Controller_inst.temp_buffer[505].sig_653.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[504].sig_654.FeedThruLUT ));
  Controller_inst_SLICE_802 \Controller_inst.SLICE_802 ( 
    .DI1(\Controller_inst.temp_buffer[502].sig_656.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[503].sig_655.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[502] ), 
    .D0(\Controller_inst.temp_buffer[503] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .F0(\Controller_inst.temp_buffer[503].sig_655.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[502].sig_656.FeedThruLUT ));
  Controller_inst_SLICE_804 \Controller_inst.SLICE_804 ( 
    .DI1(\Controller_inst.temp_buffer[500].sig_658.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[501].sig_657.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[500] ), 
    .D0(\Controller_inst.temp_buffer[501] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .F0(\Controller_inst.temp_buffer[501].sig_657.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[500].sig_658.FeedThruLUT ));
  Controller_inst_SLICE_806 \Controller_inst.SLICE_806 ( 
    .DI1(\Controller_inst.temp_buffer[498].sig_660.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[499].sig_659.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[498] ), 
    .D0(\Controller_inst.temp_buffer[499] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .F0(\Controller_inst.temp_buffer[499].sig_659.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[498].sig_660.FeedThruLUT ));
  Controller_inst_SLICE_808 \Controller_inst.SLICE_808 ( 
    .DI1(\Controller_inst.temp_buffer[496].sig_662.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[497].sig_661.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[496] ), 
    .C0(\Controller_inst.temp_buffer[497] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .F0(\Controller_inst.temp_buffer[497].sig_661.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[496].sig_662.FeedThruLUT ));
  Controller_inst_SLICE_810 \Controller_inst.SLICE_810 ( 
    .DI1(\Controller_inst.temp_buffer[494].sig_664.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[495].sig_663.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[494] ), 
    .D0(\Controller_inst.temp_buffer[495] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .F0(\Controller_inst.temp_buffer[495].sig_663.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[494].sig_664.FeedThruLUT ));
  Controller_inst_SLICE_812 \Controller_inst.SLICE_812 ( 
    .DI1(\Controller_inst.temp_buffer[492].sig_666.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[493].sig_665.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[492] ), 
    .C0(\Controller_inst.temp_buffer[493] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .F0(\Controller_inst.temp_buffer[493].sig_665.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[492].sig_666.FeedThruLUT ));
  Controller_inst_SLICE_814 \Controller_inst.SLICE_814 ( 
    .DI1(\Controller_inst.temp_buffer[490].sig_668.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[491].sig_667.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[490] ), 
    .D0(\Controller_inst.temp_buffer[491] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .F0(\Controller_inst.temp_buffer[491].sig_667.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[490].sig_668.FeedThruLUT ));
  Controller_inst_SLICE_816 \Controller_inst.SLICE_816 ( 
    .DI1(\Controller_inst.temp_buffer[488].sig_670.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[489].sig_669.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[488] ), 
    .D0(\Controller_inst.temp_buffer[489] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .F0(\Controller_inst.temp_buffer[489].sig_669.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[488].sig_670.FeedThruLUT ));
  Controller_inst_SLICE_818 \Controller_inst.SLICE_818 ( 
    .DI1(\Controller_inst.temp_buffer[486].sig_672.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[487].sig_671.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[486] ), 
    .D0(\Controller_inst.temp_buffer[487] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .F0(\Controller_inst.temp_buffer[487].sig_671.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[486].sig_672.FeedThruLUT ));
  Controller_inst_SLICE_820 \Controller_inst.SLICE_820 ( 
    .DI1(\Controller_inst.temp_buffer[484].sig_674.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[485].sig_673.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[484] ), 
    .D0(\Controller_inst.temp_buffer[485] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .F0(\Controller_inst.temp_buffer[485].sig_673.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[484].sig_674.FeedThruLUT ));
  Controller_inst_SLICE_822 \Controller_inst.SLICE_822 ( 
    .DI1(\Controller_inst.temp_buffer[482].sig_676.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[483].sig_675.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[482] ), 
    .D0(\Controller_inst.temp_buffer[483] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .F0(\Controller_inst.temp_buffer[483].sig_675.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[482].sig_676.FeedThruLUT ));
  Controller_inst_SLICE_824 \Controller_inst.SLICE_824 ( 
    .DI1(\Controller_inst.temp_buffer[480].sig_678.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[481].sig_677.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[480] ), 
    .D0(\Controller_inst.temp_buffer[481] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .F0(\Controller_inst.temp_buffer[481].sig_677.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[480].sig_678.FeedThruLUT ));
  Controller_inst_SLICE_826 \Controller_inst.SLICE_826 ( 
    .DI1(\Controller_inst.temp_buffer[478].sig_680.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[479].sig_679.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[478] ), 
    .D0(\Controller_inst.temp_buffer[479] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .F0(\Controller_inst.temp_buffer[479].sig_679.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[478].sig_680.FeedThruLUT ));
  Controller_inst_SLICE_828 \Controller_inst.SLICE_828 ( 
    .DI0(\Controller_inst.temp_buffer[477].sig_681.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[477] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .F0(\Controller_inst.temp_buffer[477].sig_681.FeedThruLUT ));
  Controller_inst_SLICE_829 \Controller_inst.SLICE_829 ( 
    .DI1(\Controller_inst.temp_buffer[475].sig_683.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[476].sig_682.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[475] ), 
    .D0(\Controller_inst.temp_buffer[476] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .F0(\Controller_inst.temp_buffer[476].sig_682.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[475].sig_683.FeedThruLUT ));
  Controller_inst_SLICE_831 \Controller_inst.SLICE_831 ( 
    .DI1(\Controller_inst.temp_buffer[473].sig_685.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[474].sig_684.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[473] ), 
    .D0(\Controller_inst.temp_buffer[474] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .F0(\Controller_inst.temp_buffer[474].sig_684.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[473].sig_685.FeedThruLUT ));
  Controller_inst_SLICE_833 \Controller_inst.SLICE_833 ( 
    .DI1(\Controller_inst.temp_buffer[471].sig_687.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[472].sig_686.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[471] ), 
    .D0(\Controller_inst.temp_buffer[472] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .F0(\Controller_inst.temp_buffer[472].sig_686.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[471].sig_687.FeedThruLUT ));
  Controller_inst_SLICE_835 \Controller_inst.SLICE_835 ( 
    .DI1(\Controller_inst.temp_buffer[469].sig_689.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[470].sig_688.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[469] ), 
    .C0(\Controller_inst.temp_buffer[470] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .F0(\Controller_inst.temp_buffer[470].sig_688.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[469].sig_689.FeedThruLUT ));
  Controller_inst_SLICE_837 \Controller_inst.SLICE_837 ( 
    .DI1(\Controller_inst.temp_buffer[467].sig_691.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[468].sig_690.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[467] ), 
    .D0(\Controller_inst.temp_buffer[468] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .F0(\Controller_inst.temp_buffer[468].sig_690.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[467].sig_691.FeedThruLUT ));
  Controller_inst_SLICE_839 \Controller_inst.SLICE_839 ( 
    .DI1(\Controller_inst.temp_buffer[465].sig_693.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[466].sig_692.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[465] ), 
    .B0(\Controller_inst.temp_buffer[466] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .F0(\Controller_inst.temp_buffer[466].sig_692.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[465].sig_693.FeedThruLUT ));
  Controller_inst_SLICE_841 \Controller_inst.SLICE_841 ( 
    .DI1(\Controller_inst.temp_buffer[463].sig_695.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[464].sig_694.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[463] ), 
    .D0(\Controller_inst.temp_buffer[464] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .F0(\Controller_inst.temp_buffer[464].sig_694.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[463].sig_695.FeedThruLUT ));
  Controller_inst_SLICE_843 \Controller_inst.SLICE_843 ( 
    .DI1(\Controller_inst.temp_buffer[461].sig_697.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[462].sig_696.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[461] ), 
    .D0(\Controller_inst.temp_buffer[462] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .F0(\Controller_inst.temp_buffer[462].sig_696.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[461].sig_697.FeedThruLUT ));
  Controller_inst_SLICE_845 \Controller_inst.SLICE_845 ( 
    .DI1(\Controller_inst.temp_buffer[459].sig_699.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[460].sig_698.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[459] ), 
    .D0(\Controller_inst.temp_buffer[460] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .F0(\Controller_inst.temp_buffer[460].sig_698.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[459].sig_699.FeedThruLUT ));
  Controller_inst_SLICE_847 \Controller_inst.SLICE_847 ( 
    .DI1(\Controller_inst.temp_buffer[457].sig_701.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[458].sig_700.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[457] ), 
    .D0(\Controller_inst.temp_buffer[458] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .F0(\Controller_inst.temp_buffer[458].sig_700.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[457].sig_701.FeedThruLUT ));
  Controller_inst_SLICE_849 \Controller_inst.SLICE_849 ( 
    .DI1(\Controller_inst.temp_buffer[455].sig_703.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[456].sig_702.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[455] ), 
    .D0(\Controller_inst.temp_buffer[456] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .F0(\Controller_inst.temp_buffer[456].sig_702.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[455].sig_703.FeedThruLUT ));
  Controller_inst_SLICE_851 \Controller_inst.SLICE_851 ( 
    .DI1(\Controller_inst.temp_buffer[453].sig_705.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[454].sig_704.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[453] ), 
    .D0(\Controller_inst.temp_buffer[454] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .F0(\Controller_inst.temp_buffer[454].sig_704.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[453].sig_705.FeedThruLUT ));
  Controller_inst_SLICE_853 \Controller_inst.SLICE_853 ( 
    .DI1(\Controller_inst.temp_buffer[451].sig_707.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[452].sig_706.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[451] ), 
    .C0(\Controller_inst.temp_buffer[452] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .F0(\Controller_inst.temp_buffer[452].sig_706.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[451].sig_707.FeedThruLUT ));
  Controller_inst_SLICE_855 \Controller_inst.SLICE_855 ( 
    .DI1(\Controller_inst.temp_buffer[449].sig_709.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[450].sig_708.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[449] ), 
    .D0(\Controller_inst.temp_buffer[450] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .F0(\Controller_inst.temp_buffer[450].sig_708.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[449].sig_709.FeedThruLUT ));
  Controller_inst_SLICE_857 \Controller_inst.SLICE_857 ( 
    .DI1(\Controller_inst.temp_buffer[447].sig_711.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[448].sig_710.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[447] ), 
    .D0(\Controller_inst.temp_buffer[448] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .F0(\Controller_inst.temp_buffer[448].sig_710.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[447].sig_711.FeedThruLUT ));
  Controller_inst_SLICE_859 \Controller_inst.SLICE_859 ( 
    .DI1(\Controller_inst.temp_buffer[445].sig_713.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[446].sig_712.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[445] ), 
    .D0(\Controller_inst.temp_buffer[446] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .F0(\Controller_inst.temp_buffer[446].sig_712.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[445].sig_713.FeedThruLUT ));
  Controller_inst_SLICE_861 \Controller_inst.SLICE_861 ( 
    .DI1(\Controller_inst.temp_buffer[443].sig_715.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[444].sig_714.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[443] ), 
    .D0(\Controller_inst.temp_buffer[444] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .F0(\Controller_inst.temp_buffer[444].sig_714.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[443].sig_715.FeedThruLUT ));
  Controller_inst_SLICE_863 \Controller_inst.SLICE_863 ( 
    .DI1(\Controller_inst.temp_buffer[441].sig_717.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[442].sig_716.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[441] ), 
    .D0(\Controller_inst.temp_buffer[442] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .F0(\Controller_inst.temp_buffer[442].sig_716.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[441].sig_717.FeedThruLUT ));
  Controller_inst_SLICE_865 \Controller_inst.SLICE_865 ( 
    .DI1(\Controller_inst.temp_buffer[439].sig_719.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[440].sig_718.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[439] ), 
    .D0(\Controller_inst.temp_buffer[440] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .F0(\Controller_inst.temp_buffer[440].sig_718.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[439].sig_719.FeedThruLUT ));
  Controller_inst_SLICE_867 \Controller_inst.SLICE_867 ( 
    .DI1(\Controller_inst.temp_buffer[437].sig_721.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[438].sig_720.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[437] ), 
    .D0(\Controller_inst.temp_buffer[438] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .F0(\Controller_inst.temp_buffer[438].sig_720.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[437].sig_721.FeedThruLUT ));
  Controller_inst_SLICE_869 \Controller_inst.SLICE_869 ( 
    .DI1(\Controller_inst.temp_buffer[435].sig_723.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[436].sig_722.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[435] ), 
    .D0(\Controller_inst.temp_buffer[436] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .F0(\Controller_inst.temp_buffer[436].sig_722.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[435].sig_723.FeedThruLUT ));
  Controller_inst_SLICE_871 \Controller_inst.SLICE_871 ( 
    .DI1(\Controller_inst.temp_buffer[433].sig_725.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[434].sig_724.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[433] ), 
    .D0(\Controller_inst.temp_buffer[434] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .F0(\Controller_inst.temp_buffer[434].sig_724.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[433].sig_725.FeedThruLUT ));
  Controller_inst_SLICE_873 \Controller_inst.SLICE_873 ( 
    .DI1(\Controller_inst.temp_buffer[431].sig_727.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[432].sig_726.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[431] ), 
    .D0(\Controller_inst.temp_buffer[432] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .F0(\Controller_inst.temp_buffer[432].sig_726.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[431].sig_727.FeedThruLUT ));
  Controller_inst_SLICE_875 \Controller_inst.SLICE_875 ( 
    .DI1(\Controller_inst.temp_buffer[429].sig_729.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[430].sig_728.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[429] ), 
    .D0(\Controller_inst.temp_buffer[430] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .F0(\Controller_inst.temp_buffer[430].sig_728.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[429].sig_729.FeedThruLUT ));
  Controller_inst_SLICE_877 \Controller_inst.SLICE_877 ( 
    .DI1(\Controller_inst.temp_buffer[427].sig_731.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[428].sig_730.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[427] ), 
    .D0(\Controller_inst.temp_buffer[428] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .F0(\Controller_inst.temp_buffer[428].sig_730.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[427].sig_731.FeedThruLUT ));
  Controller_inst_SLICE_879 \Controller_inst.SLICE_879 ( 
    .DI1(\Controller_inst.temp_buffer[425].sig_733.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[426].sig_732.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[425] ), 
    .D0(\Controller_inst.temp_buffer[426] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .F0(\Controller_inst.temp_buffer[426].sig_732.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[425].sig_733.FeedThruLUT ));
  Controller_inst_SLICE_881 \Controller_inst.SLICE_881 ( 
    .DI1(\Controller_inst.temp_buffer[423].sig_735.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[424].sig_734.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[423] ), 
    .D0(\Controller_inst.temp_buffer[424] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .F0(\Controller_inst.temp_buffer[424].sig_734.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[423].sig_735.FeedThruLUT ));
  Controller_inst_SLICE_883 \Controller_inst.SLICE_883 ( 
    .DI1(\Controller_inst.temp_buffer[421].sig_737.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[422].sig_736.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[421] ), 
    .D0(\Controller_inst.temp_buffer[422] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .F0(\Controller_inst.temp_buffer[422].sig_736.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[421].sig_737.FeedThruLUT ));
  Controller_inst_SLICE_885 \Controller_inst.SLICE_885 ( 
    .DI1(\Controller_inst.temp_buffer[419].sig_739.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[420].sig_738.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[419] ), 
    .D0(\Controller_inst.temp_buffer[420] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .F0(\Controller_inst.temp_buffer[420].sig_738.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[419].sig_739.FeedThruLUT ));
  Controller_inst_SLICE_887 \Controller_inst.SLICE_887 ( 
    .DI1(\Controller_inst.temp_buffer[417].sig_741.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[418].sig_740.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[417] ), 
    .D0(\Controller_inst.temp_buffer[418] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .F0(\Controller_inst.temp_buffer[418].sig_740.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[417].sig_741.FeedThruLUT ));
  Controller_inst_SLICE_889 \Controller_inst.SLICE_889 ( 
    .DI1(\Controller_inst.temp_buffer[415].sig_743.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[416].sig_742.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[415] ), 
    .D0(\Controller_inst.temp_buffer[416] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .F0(\Controller_inst.temp_buffer[416].sig_742.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[415].sig_743.FeedThruLUT ));
  Controller_inst_SLICE_891 \Controller_inst.SLICE_891 ( 
    .DI1(\Controller_inst.temp_buffer[413].sig_745.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[414].sig_744.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[413] ), 
    .D0(\Controller_inst.temp_buffer[414] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .F0(\Controller_inst.temp_buffer[414].sig_744.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[413].sig_745.FeedThruLUT ));
  Controller_inst_SLICE_893 \Controller_inst.SLICE_893 ( 
    .DI1(\Controller_inst.temp_buffer[411].sig_747.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[412].sig_746.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[411] ), 
    .C0(\Controller_inst.temp_buffer[412] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .F0(\Controller_inst.temp_buffer[412].sig_746.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[411].sig_747.FeedThruLUT ));
  Controller_inst_SLICE_895 \Controller_inst.SLICE_895 ( 
    .DI1(\Controller_inst.temp_buffer[409].sig_749.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[410].sig_748.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[409] ), 
    .D0(\Controller_inst.temp_buffer[410] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .F0(\Controller_inst.temp_buffer[410].sig_748.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[409].sig_749.FeedThruLUT ));
  Controller_inst_SLICE_897 \Controller_inst.SLICE_897 ( 
    .DI1(\Controller_inst.temp_buffer[407].sig_751.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[408].sig_750.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[407] ), 
    .D0(\Controller_inst.temp_buffer[408] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .F0(\Controller_inst.temp_buffer[408].sig_750.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[407].sig_751.FeedThruLUT ));
  Controller_inst_SLICE_899 \Controller_inst.SLICE_899 ( 
    .DI1(\Controller_inst.temp_buffer[405].sig_753.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[406].sig_752.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[405] ), 
    .D0(\Controller_inst.temp_buffer[406] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .F0(\Controller_inst.temp_buffer[406].sig_752.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[405].sig_753.FeedThruLUT ));
  Controller_inst_SLICE_901 \Controller_inst.SLICE_901 ( 
    .DI1(\Controller_inst.temp_buffer[403].sig_755.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[404].sig_754.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[403] ), 
    .D0(\Controller_inst.temp_buffer[404] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .F0(\Controller_inst.temp_buffer[404].sig_754.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[403].sig_755.FeedThruLUT ));
  Controller_inst_SLICE_903 \Controller_inst.SLICE_903 ( 
    .DI1(\Controller_inst.temp_buffer[401].sig_757.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[402].sig_756.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[401] ), 
    .D0(\Controller_inst.temp_buffer[402] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .F0(\Controller_inst.temp_buffer[402].sig_756.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[401].sig_757.FeedThruLUT ));
  Controller_inst_SLICE_905 \Controller_inst.SLICE_905 ( 
    .DI1(\Controller_inst.temp_buffer[399].sig_759.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[400].sig_758.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[399] ), 
    .D0(\Controller_inst.temp_buffer[400] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .F0(\Controller_inst.temp_buffer[400].sig_758.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[399].sig_759.FeedThruLUT ));
  Controller_inst_SLICE_907 \Controller_inst.SLICE_907 ( 
    .DI1(\Controller_inst.temp_buffer[397].sig_761.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[398].sig_760.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[397] ), 
    .C0(\Controller_inst.temp_buffer[398] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .F0(\Controller_inst.temp_buffer[398].sig_760.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[397].sig_761.FeedThruLUT ));
  Controller_inst_SLICE_909 \Controller_inst.SLICE_909 ( 
    .DI1(\Controller_inst.temp_buffer[395].sig_763.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[396].sig_762.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[395] ), 
    .D0(\Controller_inst.temp_buffer[396] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .F0(\Controller_inst.temp_buffer[396].sig_762.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[395].sig_763.FeedThruLUT ));
  Controller_inst_SLICE_911 \Controller_inst.SLICE_911 ( 
    .DI1(\Controller_inst.temp_buffer[393].sig_765.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[394].sig_764.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[393] ), 
    .D0(\Controller_inst.temp_buffer[394] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .F0(\Controller_inst.temp_buffer[394].sig_764.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[393].sig_765.FeedThruLUT ));
  Controller_inst_SLICE_913 \Controller_inst.SLICE_913 ( 
    .DI1(\Controller_inst.temp_buffer[391].sig_767.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[392].sig_766.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[391] ), 
    .C0(\Controller_inst.temp_buffer[392] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .F0(\Controller_inst.temp_buffer[392].sig_766.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[391].sig_767.FeedThruLUT ));
  Controller_inst_SLICE_915 \Controller_inst.SLICE_915 ( 
    .DI1(\Controller_inst.temp_buffer[389].sig_769.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[390].sig_768.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[389] ), 
    .D0(\Controller_inst.temp_buffer[390] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .F0(\Controller_inst.temp_buffer[390].sig_768.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[389].sig_769.FeedThruLUT ));
  Controller_inst_SLICE_917 \Controller_inst.SLICE_917 ( 
    .DI1(\Controller_inst.temp_buffer[387].sig_771.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[388].sig_770.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[387] ), 
    .D0(\Controller_inst.temp_buffer[388] ), .CE(\Controller_inst.n10213 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .F0(\Controller_inst.temp_buffer[388].sig_770.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[387].sig_771.FeedThruLUT ));
  Controller_inst_SLICE_919 \Controller_inst.SLICE_919 ( 
    .DI1(\Controller_inst.temp_buffer[385].sig_773.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[386].sig_772.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[385] ), 
    .D0(\Controller_inst.temp_buffer[386] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .F0(\Controller_inst.temp_buffer[386].sig_772.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[385].sig_773.FeedThruLUT ));
  Controller_inst_SLICE_921 \Controller_inst.SLICE_921 ( 
    .DI1(\Controller_inst.temp_buffer[383].sig_775.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[384].sig_774.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[383] ), 
    .D0(\Controller_inst.temp_buffer[384] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .F0(\Controller_inst.temp_buffer[384].sig_774.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[383].sig_775.FeedThruLUT ));
  Controller_inst_SLICE_923 \Controller_inst.SLICE_923 ( 
    .DI1(\Controller_inst.temp_buffer[381].sig_777.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[382].sig_776.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[381] ), 
    .D0(\Controller_inst.temp_buffer[382] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .F0(\Controller_inst.temp_buffer[382].sig_776.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[381].sig_777.FeedThruLUT ));
  Controller_inst_SLICE_925 \Controller_inst.SLICE_925 ( 
    .DI1(\Controller_inst.temp_buffer[379].sig_779.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[380].sig_778.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[379] ), 
    .C0(\Controller_inst.temp_buffer[380] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .F0(\Controller_inst.temp_buffer[380].sig_778.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[379].sig_779.FeedThruLUT ));
  Controller_inst_SLICE_927 \Controller_inst.SLICE_927 ( 
    .DI1(\Controller_inst.temp_buffer[377].sig_781.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[378].sig_780.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[377] ), 
    .D0(\Controller_inst.temp_buffer[378] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .F0(\Controller_inst.temp_buffer[378].sig_780.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[377].sig_781.FeedThruLUT ));
  Controller_inst_SLICE_929 \Controller_inst.SLICE_929 ( 
    .DI1(\Controller_inst.temp_buffer[375].sig_783.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[376].sig_782.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[375] ), 
    .D0(\Controller_inst.temp_buffer[376] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .F0(\Controller_inst.temp_buffer[376].sig_782.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[375].sig_783.FeedThruLUT ));
  Controller_inst_SLICE_931 \Controller_inst.SLICE_931 ( 
    .DI1(\Controller_inst.temp_buffer[373].sig_785.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[374].sig_784.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[373] ), 
    .D0(\Controller_inst.temp_buffer[374] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .F0(\Controller_inst.temp_buffer[374].sig_784.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[373].sig_785.FeedThruLUT ));
  Controller_inst_SLICE_933 \Controller_inst.SLICE_933 ( 
    .DI1(\Controller_inst.temp_buffer[371].sig_787.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[372].sig_786.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[371] ), 
    .D0(\Controller_inst.temp_buffer[372] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .F0(\Controller_inst.temp_buffer[372].sig_786.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[371].sig_787.FeedThruLUT ));
  Controller_inst_SLICE_935 \Controller_inst.SLICE_935 ( 
    .DI1(\Controller_inst.temp_buffer[369].sig_789.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[370].sig_788.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[369] ), 
    .D0(\Controller_inst.temp_buffer[370] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .F0(\Controller_inst.temp_buffer[370].sig_788.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[369].sig_789.FeedThruLUT ));
  Controller_inst_SLICE_937 \Controller_inst.SLICE_937 ( 
    .DI1(\Controller_inst.temp_buffer[367].sig_791.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[368].sig_790.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[367] ), 
    .D0(\Controller_inst.temp_buffer[368] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .F0(\Controller_inst.temp_buffer[368].sig_790.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[367].sig_791.FeedThruLUT ));
  Controller_inst_SLICE_939 \Controller_inst.SLICE_939 ( 
    .DI1(\Controller_inst.temp_buffer[365].sig_793.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[366].sig_792.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[365] ), 
    .D0(\Controller_inst.temp_buffer[366] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .F0(\Controller_inst.temp_buffer[366].sig_792.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[365].sig_793.FeedThruLUT ));
  Controller_inst_SLICE_941 \Controller_inst.SLICE_941 ( 
    .DI1(\Controller_inst.temp_buffer[363].sig_795.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[364].sig_794.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[363] ), 
    .D0(\Controller_inst.temp_buffer[364] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .F0(\Controller_inst.temp_buffer[364].sig_794.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[363].sig_795.FeedThruLUT ));
  Controller_inst_SLICE_943 \Controller_inst.SLICE_943 ( 
    .DI1(\Controller_inst.temp_buffer[361].sig_797.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[362].sig_796.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[361] ), 
    .C0(\Controller_inst.temp_buffer[362] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .F0(\Controller_inst.temp_buffer[362].sig_796.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[361].sig_797.FeedThruLUT ));
  Controller_inst_SLICE_945 \Controller_inst.SLICE_945 ( 
    .DI1(\Controller_inst.temp_buffer[359].sig_799.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[360].sig_798.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[359] ), 
    .D0(\Controller_inst.temp_buffer[360] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .F0(\Controller_inst.temp_buffer[360].sig_798.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[359].sig_799.FeedThruLUT ));
  Controller_inst_SLICE_947 \Controller_inst.SLICE_947 ( 
    .DI1(\Controller_inst.temp_buffer[357].sig_801.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[358].sig_800.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[357] ), 
    .D0(\Controller_inst.temp_buffer[358] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .F0(\Controller_inst.temp_buffer[358].sig_800.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[357].sig_801.FeedThruLUT ));
  Controller_inst_SLICE_949 \Controller_inst.SLICE_949 ( 
    .DI1(\Controller_inst.temp_buffer[355].sig_803.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[356].sig_802.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[355] ), 
    .C0(\Controller_inst.temp_buffer[356] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .F0(\Controller_inst.temp_buffer[356].sig_802.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[355].sig_803.FeedThruLUT ));
  Controller_inst_SLICE_951 \Controller_inst.SLICE_951 ( 
    .DI1(\Controller_inst.temp_buffer[353].sig_805.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[354].sig_804.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[353] ), 
    .C0(\Controller_inst.temp_buffer[354] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .F0(\Controller_inst.temp_buffer[354].sig_804.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[353].sig_805.FeedThruLUT ));
  Controller_inst_SLICE_953 \Controller_inst.SLICE_953 ( 
    .DI1(\Controller_inst.temp_buffer[351].sig_807.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[352].sig_806.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[351] ), 
    .D0(\Controller_inst.temp_buffer[352] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .F0(\Controller_inst.temp_buffer[352].sig_806.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[351].sig_807.FeedThruLUT ));
  Controller_inst_SLICE_955 \Controller_inst.SLICE_955 ( 
    .DI1(\Controller_inst.temp_buffer[349].sig_809.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[350].sig_808.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[349] ), 
    .D0(\Controller_inst.temp_buffer[350] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .F0(\Controller_inst.temp_buffer[350].sig_808.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[349].sig_809.FeedThruLUT ));
  Controller_inst_SLICE_957 \Controller_inst.SLICE_957 ( 
    .DI1(\Controller_inst.temp_buffer[347].sig_811.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[348].sig_810.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[347] ), 
    .C0(\Controller_inst.temp_buffer[348] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .F0(\Controller_inst.temp_buffer[348].sig_810.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[347].sig_811.FeedThruLUT ));
  Controller_inst_SLICE_959 \Controller_inst.SLICE_959 ( 
    .DI1(\Controller_inst.temp_buffer[345].sig_813.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[346].sig_812.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[345] ), 
    .D0(\Controller_inst.temp_buffer[346] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .F0(\Controller_inst.temp_buffer[346].sig_812.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[345].sig_813.FeedThruLUT ));
  Controller_inst_SLICE_961 \Controller_inst.SLICE_961 ( 
    .DI1(\Controller_inst.temp_buffer[343].sig_815.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[344].sig_814.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[343] ), 
    .D0(\Controller_inst.temp_buffer[344] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .F0(\Controller_inst.temp_buffer[344].sig_814.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[343].sig_815.FeedThruLUT ));
  Controller_inst_SLICE_963 \Controller_inst.SLICE_963 ( 
    .DI1(\Controller_inst.temp_buffer[341].sig_817.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[342].sig_816.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[341] ), 
    .D0(\Controller_inst.temp_buffer[342] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .F0(\Controller_inst.temp_buffer[342].sig_816.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[341].sig_817.FeedThruLUT ));
  Controller_inst_SLICE_965 \Controller_inst.SLICE_965 ( 
    .DI1(\Controller_inst.temp_buffer[339].sig_819.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[340].sig_818.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[339] ), 
    .D0(\Controller_inst.temp_buffer[340] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .F0(\Controller_inst.temp_buffer[340].sig_818.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[339].sig_819.FeedThruLUT ));
  Controller_inst_SLICE_967 \Controller_inst.SLICE_967 ( 
    .DI1(\Controller_inst.temp_buffer[337].sig_821.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[338].sig_820.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[337] ), 
    .D0(\Controller_inst.temp_buffer[338] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .F0(\Controller_inst.temp_buffer[338].sig_820.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[337].sig_821.FeedThruLUT ));
  Controller_inst_SLICE_969 \Controller_inst.SLICE_969 ( 
    .DI1(\Controller_inst.temp_buffer[335].sig_823.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[336].sig_822.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[335] ), 
    .D0(\Controller_inst.temp_buffer[336] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .F0(\Controller_inst.temp_buffer[336].sig_822.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[335].sig_823.FeedThruLUT ));
  Controller_inst_SLICE_971 \Controller_inst.SLICE_971 ( 
    .DI1(\Controller_inst.temp_buffer[333].sig_825.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[334].sig_824.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[333] ), 
    .D0(\Controller_inst.temp_buffer[334] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .F0(\Controller_inst.temp_buffer[334].sig_824.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[333].sig_825.FeedThruLUT ));
  Controller_inst_SLICE_973 \Controller_inst.SLICE_973 ( 
    .DI1(\Controller_inst.temp_buffer[331].sig_827.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[332].sig_826.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[331] ), 
    .D0(\Controller_inst.temp_buffer[332] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .F0(\Controller_inst.temp_buffer[332].sig_826.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[331].sig_827.FeedThruLUT ));
  Controller_inst_SLICE_975 \Controller_inst.SLICE_975 ( 
    .DI1(\Controller_inst.temp_buffer[329].sig_829.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[330].sig_828.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[329] ), 
    .D0(\Controller_inst.temp_buffer[330] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .F0(\Controller_inst.temp_buffer[330].sig_828.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[329].sig_829.FeedThruLUT ));
  Controller_inst_SLICE_977 \Controller_inst.SLICE_977 ( 
    .DI1(\Controller_inst.temp_buffer[327].sig_831.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[328].sig_830.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[327] ), 
    .D0(\Controller_inst.temp_buffer[328] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .F0(\Controller_inst.temp_buffer[328].sig_830.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[327].sig_831.FeedThruLUT ));
  Controller_inst_SLICE_979 \Controller_inst.SLICE_979 ( 
    .DI1(\Controller_inst.temp_buffer[325].sig_833.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[326].sig_832.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[325] ), 
    .D0(\Controller_inst.temp_buffer[326] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .F0(\Controller_inst.temp_buffer[326].sig_832.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[325].sig_833.FeedThruLUT ));
  Controller_inst_SLICE_981 \Controller_inst.SLICE_981 ( 
    .DI1(\Controller_inst.temp_buffer[323].sig_835.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[324].sig_834.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[323] ), 
    .D0(\Controller_inst.temp_buffer[324] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .F0(\Controller_inst.temp_buffer[324].sig_834.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[323].sig_835.FeedThruLUT ));
  Controller_inst_SLICE_983 \Controller_inst.SLICE_983 ( 
    .DI1(\Controller_inst.temp_buffer[321].sig_837.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[322].sig_836.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[321] ), 
    .D0(\Controller_inst.temp_buffer[322] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .F0(\Controller_inst.temp_buffer[322].sig_836.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[321].sig_837.FeedThruLUT ));
  Controller_inst_SLICE_985 \Controller_inst.SLICE_985 ( 
    .DI1(\Controller_inst.temp_buffer[319].sig_839.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[320].sig_838.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[319] ), 
    .D0(\Controller_inst.temp_buffer[320] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .F0(\Controller_inst.temp_buffer[320].sig_838.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[319].sig_839.FeedThruLUT ));
  Controller_inst_SLICE_987 \Controller_inst.SLICE_987 ( 
    .DI1(\Controller_inst.temp_buffer[317].sig_841.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[318].sig_840.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[317] ), 
    .D0(\Controller_inst.temp_buffer[318] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .F0(\Controller_inst.temp_buffer[318].sig_840.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[317].sig_841.FeedThruLUT ));
  Controller_inst_SLICE_989 \Controller_inst.SLICE_989 ( 
    .DI1(\Controller_inst.temp_buffer[315].sig_843.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[316].sig_842.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[315] ), 
    .D0(\Controller_inst.temp_buffer[316] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .F0(\Controller_inst.temp_buffer[316].sig_842.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[315].sig_843.FeedThruLUT ));
  Controller_inst_SLICE_991 \Controller_inst.SLICE_991 ( 
    .DI1(\Controller_inst.temp_buffer[313].sig_845.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[314].sig_844.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[313] ), 
    .D0(\Controller_inst.temp_buffer[314] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .F0(\Controller_inst.temp_buffer[314].sig_844.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[313].sig_845.FeedThruLUT ));
  Controller_inst_SLICE_993 \Controller_inst.SLICE_993 ( 
    .DI1(\Controller_inst.temp_buffer[311].sig_847.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[312].sig_846.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[311] ), 
    .D0(\Controller_inst.temp_buffer[312] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .F0(\Controller_inst.temp_buffer[312].sig_846.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[311].sig_847.FeedThruLUT ));
  Controller_inst_SLICE_995 \Controller_inst.SLICE_995 ( 
    .DI1(\Controller_inst.temp_buffer[309].sig_849.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[310].sig_848.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[309] ), 
    .D0(\Controller_inst.temp_buffer[310] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .F0(\Controller_inst.temp_buffer[310].sig_848.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[309].sig_849.FeedThruLUT ));
  Controller_inst_SLICE_997 \Controller_inst.SLICE_997 ( 
    .DI1(\Controller_inst.temp_buffer[307].sig_851.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[308].sig_850.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[307] ), 
    .D0(\Controller_inst.temp_buffer[308] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .F0(\Controller_inst.temp_buffer[308].sig_850.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[307].sig_851.FeedThruLUT ));
  Controller_inst_SLICE_999 \Controller_inst.SLICE_999 ( 
    .DI1(\Controller_inst.temp_buffer[305].sig_853.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[306].sig_852.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[305] ), 
    .D0(\Controller_inst.temp_buffer[306] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .F0(\Controller_inst.temp_buffer[306].sig_852.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[305].sig_853.FeedThruLUT ));
  Controller_inst_SLICE_1001 \Controller_inst.SLICE_1001 ( 
    .DI1(\Controller_inst.temp_buffer[303].sig_855.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[304].sig_854.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[303] ), 
    .D0(\Controller_inst.temp_buffer[304] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .F0(\Controller_inst.temp_buffer[304].sig_854.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[303].sig_855.FeedThruLUT ));
  Controller_inst_SLICE_1003 \Controller_inst.SLICE_1003 ( 
    .DI1(\Controller_inst.temp_buffer[301].sig_857.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[302].sig_856.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[301] ), 
    .D0(\Controller_inst.temp_buffer[302] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .F0(\Controller_inst.temp_buffer[302].sig_856.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[301].sig_857.FeedThruLUT ));
  Controller_inst_SLICE_1005 \Controller_inst.SLICE_1005 ( 
    .DI1(\Controller_inst.temp_buffer[299].sig_859.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[300].sig_858.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[299] ), 
    .D0(\Controller_inst.temp_buffer[300] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .F0(\Controller_inst.temp_buffer[300].sig_858.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[299].sig_859.FeedThruLUT ));
  Controller_inst_SLICE_1007 \Controller_inst.SLICE_1007 ( 
    .DI1(\Controller_inst.temp_buffer[297].sig_861.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[298].sig_860.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[297] ), 
    .D0(\Controller_inst.temp_buffer[298] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .F0(\Controller_inst.temp_buffer[298].sig_860.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[297].sig_861.FeedThruLUT ));
  Controller_inst_SLICE_1009 \Controller_inst.SLICE_1009 ( 
    .DI1(\Controller_inst.temp_buffer[295].sig_863.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[296].sig_862.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[295] ), 
    .C0(\Controller_inst.temp_buffer[296] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .F0(\Controller_inst.temp_buffer[296].sig_862.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[295].sig_863.FeedThruLUT ));
  Controller_inst_SLICE_1011 \Controller_inst.SLICE_1011 ( 
    .DI1(\Controller_inst.temp_buffer[293].sig_865.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[294].sig_864.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[293] ), 
    .D0(\Controller_inst.temp_buffer[294] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .F0(\Controller_inst.temp_buffer[294].sig_864.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[293].sig_865.FeedThruLUT ));
  Controller_inst_SLICE_1013 \Controller_inst.SLICE_1013 ( 
    .DI1(\Controller_inst.temp_buffer[291].sig_867.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[292].sig_866.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[291] ), 
    .D0(\Controller_inst.temp_buffer[292] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .F0(\Controller_inst.temp_buffer[292].sig_866.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[291].sig_867.FeedThruLUT ));
  Controller_inst_SLICE_1015 \Controller_inst.SLICE_1015 ( 
    .DI1(\Controller_inst.temp_buffer[289].sig_869.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[290].sig_868.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[289] ), 
    .D0(\Controller_inst.temp_buffer[290] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .F0(\Controller_inst.temp_buffer[290].sig_868.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[289].sig_869.FeedThruLUT ));
  Controller_inst_SLICE_1017 \Controller_inst.SLICE_1017 ( 
    .DI1(\Controller_inst.temp_buffer[287].sig_871.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[288].sig_870.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[287] ), 
    .D0(\Controller_inst.temp_buffer[288] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .F0(\Controller_inst.temp_buffer[288].sig_870.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[287].sig_871.FeedThruLUT ));
  Controller_inst_SLICE_1019 \Controller_inst.SLICE_1019 ( 
    .DI1(\Controller_inst.temp_buffer[285].sig_873.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[286].sig_872.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[285] ), 
    .D0(\Controller_inst.temp_buffer[286] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .F0(\Controller_inst.temp_buffer[286].sig_872.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[285].sig_873.FeedThruLUT ));
  Controller_inst_SLICE_1021 \Controller_inst.SLICE_1021 ( 
    .DI1(\Controller_inst.temp_buffer[283].sig_875.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[284].sig_874.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[283] ), 
    .D0(\Controller_inst.temp_buffer[284] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .F0(\Controller_inst.temp_buffer[284].sig_874.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[283].sig_875.FeedThruLUT ));
  Controller_inst_SLICE_1023 \Controller_inst.SLICE_1023 ( 
    .DI1(\Controller_inst.temp_buffer[281].sig_877.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[282].sig_876.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[281] ), 
    .D0(\Controller_inst.temp_buffer[282] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .F0(\Controller_inst.temp_buffer[282].sig_876.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[281].sig_877.FeedThruLUT ));
  Controller_inst_SLICE_1025 \Controller_inst.SLICE_1025 ( 
    .DI1(\Controller_inst.temp_buffer[279].sig_879.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[280].sig_878.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[279] ), 
    .D0(\Controller_inst.temp_buffer[280] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .F0(\Controller_inst.temp_buffer[280].sig_878.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[279].sig_879.FeedThruLUT ));
  Controller_inst_SLICE_1027 \Controller_inst.SLICE_1027 ( 
    .DI1(\Controller_inst.temp_buffer[277].sig_881.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[278].sig_880.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[277] ), 
    .D0(\Controller_inst.temp_buffer[278] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .F0(\Controller_inst.temp_buffer[278].sig_880.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[277].sig_881.FeedThruLUT ));
  Controller_inst_SLICE_1029 \Controller_inst.SLICE_1029 ( 
    .DI1(\Controller_inst.temp_buffer[275].sig_883.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[276].sig_882.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[275] ), 
    .D0(\Controller_inst.temp_buffer[276] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .F0(\Controller_inst.temp_buffer[276].sig_882.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[275].sig_883.FeedThruLUT ));
  Controller_inst_SLICE_1031 \Controller_inst.SLICE_1031 ( 
    .DI1(\Controller_inst.temp_buffer[273].sig_885.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[274].sig_884.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[273] ), 
    .D0(\Controller_inst.temp_buffer[274] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .F0(\Controller_inst.temp_buffer[274].sig_884.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[273].sig_885.FeedThruLUT ));
  Controller_inst_SLICE_1033 \Controller_inst.SLICE_1033 ( 
    .DI1(\Controller_inst.temp_buffer[271].sig_887.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[272].sig_886.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[271] ), 
    .D0(\Controller_inst.temp_buffer[272] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .F0(\Controller_inst.temp_buffer[272].sig_886.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[271].sig_887.FeedThruLUT ));
  Controller_inst_SLICE_1035 \Controller_inst.SLICE_1035 ( 
    .DI1(\Controller_inst.temp_buffer[269].sig_889.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[270].sig_888.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[269] ), 
    .D0(\Controller_inst.temp_buffer[270] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .F0(\Controller_inst.temp_buffer[270].sig_888.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[269].sig_889.FeedThruLUT ));
  Controller_inst_SLICE_1037 \Controller_inst.SLICE_1037 ( 
    .DI1(\Controller_inst.temp_buffer[267].sig_891.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[268].sig_890.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[267] ), 
    .D0(\Controller_inst.temp_buffer[268] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .F0(\Controller_inst.temp_buffer[268].sig_890.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[267].sig_891.FeedThruLUT ));
  Controller_inst_SLICE_1039 \Controller_inst.SLICE_1039 ( 
    .DI1(\Controller_inst.temp_buffer[265].sig_893.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[266].sig_892.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[265] ), 
    .D0(\Controller_inst.temp_buffer[266] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .F0(\Controller_inst.temp_buffer[266].sig_892.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[265].sig_893.FeedThruLUT ));
  Controller_inst_SLICE_1041 \Controller_inst.SLICE_1041 ( 
    .DI1(\Controller_inst.temp_buffer[263].sig_895.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[264].sig_894.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[263] ), 
    .D0(\Controller_inst.temp_buffer[264] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .F0(\Controller_inst.temp_buffer[264].sig_894.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[263].sig_895.FeedThruLUT ));
  Controller_inst_SLICE_1043 \Controller_inst.SLICE_1043 ( 
    .DI1(\Controller_inst.temp_buffer[261].sig_897.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[262].sig_896.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[261] ), 
    .D0(\Controller_inst.temp_buffer[262] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .F0(\Controller_inst.temp_buffer[262].sig_896.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[261].sig_897.FeedThruLUT ));
  Controller_inst_SLICE_1045 \Controller_inst.SLICE_1045 ( 
    .DI1(\Controller_inst.temp_buffer[259].sig_899.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[260].sig_898.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[259] ), 
    .D0(\Controller_inst.temp_buffer[260] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .F0(\Controller_inst.temp_buffer[260].sig_898.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[259].sig_899.FeedThruLUT ));
  Controller_inst_SLICE_1047 \Controller_inst.SLICE_1047 ( 
    .DI1(\Controller_inst.temp_buffer[257].sig_901.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[258].sig_900.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[257] ), 
    .D0(\Controller_inst.temp_buffer[258] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .F0(\Controller_inst.temp_buffer[258].sig_900.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[257].sig_901.FeedThruLUT ));
  Controller_inst_SLICE_1049 \Controller_inst.SLICE_1049 ( 
    .DI1(\Controller_inst.temp_buffer[255].sig_903.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[256].sig_902.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[255] ), 
    .D0(\Controller_inst.temp_buffer[256] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .F0(\Controller_inst.temp_buffer[256].sig_902.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[255].sig_903.FeedThruLUT ));
  Controller_inst_SLICE_1051 \Controller_inst.SLICE_1051 ( 
    .DI1(\Controller_inst.temp_buffer[253].sig_905.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[254].sig_904.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[253] ), 
    .D0(\Controller_inst.temp_buffer[254] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .F0(\Controller_inst.temp_buffer[254].sig_904.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[253].sig_905.FeedThruLUT ));
  Controller_inst_SLICE_1053 \Controller_inst.SLICE_1053 ( 
    .DI1(\Controller_inst.temp_buffer[251].sig_907.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[252].sig_906.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[251] ), 
    .D0(\Controller_inst.temp_buffer[252] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .F0(\Controller_inst.temp_buffer[252].sig_906.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[251].sig_907.FeedThruLUT ));
  Controller_inst_SLICE_1055 \Controller_inst.SLICE_1055 ( 
    .DI1(\Controller_inst.temp_buffer[249].sig_909.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[250].sig_908.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[249] ), 
    .D0(\Controller_inst.temp_buffer[250] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .F0(\Controller_inst.temp_buffer[250].sig_908.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[249].sig_909.FeedThruLUT ));
  Controller_inst_SLICE_1057 \Controller_inst.SLICE_1057 ( 
    .DI1(\Controller_inst.temp_buffer[247].sig_911.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[248].sig_910.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[247] ), 
    .D0(\Controller_inst.temp_buffer[248] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .F0(\Controller_inst.temp_buffer[248].sig_910.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[247].sig_911.FeedThruLUT ));
  Controller_inst_SLICE_1059 \Controller_inst.SLICE_1059 ( 
    .DI1(\Controller_inst.temp_buffer[245].sig_913.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[246].sig_912.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[245] ), 
    .D0(\Controller_inst.temp_buffer[246] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .F0(\Controller_inst.temp_buffer[246].sig_912.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[245].sig_913.FeedThruLUT ));
  Controller_inst_SLICE_1061 \Controller_inst.SLICE_1061 ( 
    .DI1(\Controller_inst.temp_buffer[243].sig_915.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[244].sig_914.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[243] ), 
    .D0(\Controller_inst.temp_buffer[244] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .F0(\Controller_inst.temp_buffer[244].sig_914.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[243].sig_915.FeedThruLUT ));
  Controller_inst_SLICE_1063 \Controller_inst.SLICE_1063 ( 
    .DI1(\Controller_inst.temp_buffer[241].sig_917.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[242].sig_916.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[241] ), 
    .C0(\Controller_inst.temp_buffer[242] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .F0(\Controller_inst.temp_buffer[242].sig_916.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[241].sig_917.FeedThruLUT ));
  Controller_inst_SLICE_1065 \Controller_inst.SLICE_1065 ( 
    .DI1(\Controller_inst.temp_buffer[239].sig_919.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[240].sig_918.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[239] ), 
    .C0(\Controller_inst.temp_buffer[240] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .F0(\Controller_inst.temp_buffer[240].sig_918.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[239].sig_919.FeedThruLUT ));
  Controller_inst_SLICE_1067 \Controller_inst.SLICE_1067 ( 
    .DI1(\Controller_inst.temp_buffer[237].sig_921.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[238].sig_920.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[237] ), 
    .D0(\Controller_inst.temp_buffer[238] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .F0(\Controller_inst.temp_buffer[238].sig_920.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[237].sig_921.FeedThruLUT ));
  Controller_inst_SLICE_1069 \Controller_inst.SLICE_1069 ( 
    .DI1(\Controller_inst.temp_buffer[235].sig_923.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[236].sig_922.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[235] ), 
    .D0(\Controller_inst.temp_buffer[236] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .F0(\Controller_inst.temp_buffer[236].sig_922.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[235].sig_923.FeedThruLUT ));
  Controller_inst_SLICE_1071 \Controller_inst.SLICE_1071 ( 
    .DI1(\Controller_inst.temp_buffer[233].sig_925.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[234].sig_924.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[233] ), 
    .D0(\Controller_inst.temp_buffer[234] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .F0(\Controller_inst.temp_buffer[234].sig_924.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[233].sig_925.FeedThruLUT ));
  Controller_inst_SLICE_1073 \Controller_inst.SLICE_1073 ( 
    .DI1(\Controller_inst.temp_buffer[231].sig_927.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[232].sig_926.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[231] ), 
    .D0(\Controller_inst.temp_buffer[232] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .F0(\Controller_inst.temp_buffer[232].sig_926.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[231].sig_927.FeedThruLUT ));
  Controller_inst_SLICE_1075 \Controller_inst.SLICE_1075 ( 
    .DI1(\Controller_inst.temp_buffer[229].sig_929.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[230].sig_928.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[229] ), 
    .D0(\Controller_inst.temp_buffer[230] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .F0(\Controller_inst.temp_buffer[230].sig_928.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[229].sig_929.FeedThruLUT ));
  Controller_inst_SLICE_1077 \Controller_inst.SLICE_1077 ( 
    .DI1(\Controller_inst.temp_buffer[227].sig_931.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[228].sig_930.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[227] ), 
    .D0(\Controller_inst.temp_buffer[228] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .F0(\Controller_inst.temp_buffer[228].sig_930.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[227].sig_931.FeedThruLUT ));
  Controller_inst_SLICE_1079 \Controller_inst.SLICE_1079 ( 
    .DI1(\Controller_inst.temp_buffer[225].sig_933.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[226].sig_932.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[225] ), 
    .D0(\Controller_inst.temp_buffer[226] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .F0(\Controller_inst.temp_buffer[226].sig_932.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[225].sig_933.FeedThruLUT ));
  Controller_inst_SLICE_1081 \Controller_inst.SLICE_1081 ( 
    .DI1(\Controller_inst.temp_buffer[223].sig_935.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[224].sig_934.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[223] ), 
    .D0(\Controller_inst.temp_buffer[224] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .F0(\Controller_inst.temp_buffer[224].sig_934.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[223].sig_935.FeedThruLUT ));
  Controller_inst_SLICE_1083 \Controller_inst.SLICE_1083 ( 
    .DI1(\Controller_inst.temp_buffer[221].sig_937.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[222].sig_936.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[221] ), 
    .D0(\Controller_inst.temp_buffer[222] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .F0(\Controller_inst.temp_buffer[222].sig_936.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[221].sig_937.FeedThruLUT ));
  Controller_inst_SLICE_1085 \Controller_inst.SLICE_1085 ( 
    .DI1(\Controller_inst.temp_buffer[219].sig_939.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[220].sig_938.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[219] ), 
    .D0(\Controller_inst.temp_buffer[220] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .F0(\Controller_inst.temp_buffer[220].sig_938.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[219].sig_939.FeedThruLUT ));
  Controller_inst_SLICE_1087 \Controller_inst.SLICE_1087 ( 
    .DI1(\Controller_inst.temp_buffer[217].sig_941.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[218].sig_940.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[217] ), 
    .D0(\Controller_inst.temp_buffer[218] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .F0(\Controller_inst.temp_buffer[218].sig_940.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[217].sig_941.FeedThruLUT ));
  Controller_inst_SLICE_1089 \Controller_inst.SLICE_1089 ( 
    .DI1(\Controller_inst.temp_buffer[215].sig_943.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[216].sig_942.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[215] ), 
    .C0(\Controller_inst.temp_buffer[216] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .F0(\Controller_inst.temp_buffer[216].sig_942.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[215].sig_943.FeedThruLUT ));
  Controller_inst_SLICE_1091 \Controller_inst.SLICE_1091 ( 
    .DI1(\Controller_inst.temp_buffer[213].sig_945.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[214].sig_944.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[213] ), 
    .D0(\Controller_inst.temp_buffer[214] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .F0(\Controller_inst.temp_buffer[214].sig_944.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[213].sig_945.FeedThruLUT ));
  Controller_inst_SLICE_1093 \Controller_inst.SLICE_1093 ( 
    .DI1(\Controller_inst.temp_buffer[211].sig_947.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[212].sig_946.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[211] ), 
    .D0(\Controller_inst.temp_buffer[212] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .F0(\Controller_inst.temp_buffer[212].sig_946.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[211].sig_947.FeedThruLUT ));
  Controller_inst_SLICE_1095 \Controller_inst.SLICE_1095 ( 
    .DI1(\Controller_inst.temp_buffer[209].sig_949.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[210].sig_948.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[209] ), 
    .D0(\Controller_inst.temp_buffer[210] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .F0(\Controller_inst.temp_buffer[210].sig_948.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[209].sig_949.FeedThruLUT ));
  Controller_inst_SLICE_1097 \Controller_inst.SLICE_1097 ( 
    .DI1(\Controller_inst.temp_buffer[207].sig_951.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[208].sig_950.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[207] ), 
    .D0(\Controller_inst.temp_buffer[208] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .F0(\Controller_inst.temp_buffer[208].sig_950.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[207].sig_951.FeedThruLUT ));
  Controller_inst_SLICE_1099 \Controller_inst.SLICE_1099 ( 
    .DI1(\Controller_inst.temp_buffer[205].sig_953.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[206].sig_952.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[205] ), 
    .D0(\Controller_inst.temp_buffer[206] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .F0(\Controller_inst.temp_buffer[206].sig_952.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[205].sig_953.FeedThruLUT ));
  Controller_inst_SLICE_1101 \Controller_inst.SLICE_1101 ( 
    .DI1(\Controller_inst.temp_buffer[203].sig_955.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[204].sig_954.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[203] ), 
    .D0(\Controller_inst.temp_buffer[204] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .F0(\Controller_inst.temp_buffer[204].sig_954.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[203].sig_955.FeedThruLUT ));
  Controller_inst_SLICE_1103 \Controller_inst.SLICE_1103 ( 
    .DI1(\Controller_inst.temp_buffer[201].sig_957.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[202].sig_956.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[201] ), 
    .D0(\Controller_inst.temp_buffer[202] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .F0(\Controller_inst.temp_buffer[202].sig_956.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[201].sig_957.FeedThruLUT ));
  Controller_inst_SLICE_1105 \Controller_inst.SLICE_1105 ( 
    .DI1(\Controller_inst.temp_buffer[199].sig_959.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[200].sig_958.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[199] ), 
    .C0(\Controller_inst.temp_buffer[200] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .F0(\Controller_inst.temp_buffer[200].sig_958.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[199].sig_959.FeedThruLUT ));
  Controller_inst_SLICE_1107 \Controller_inst.SLICE_1107 ( 
    .DI1(\Controller_inst.temp_buffer[197].sig_961.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[198].sig_960.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[197] ), 
    .D0(\Controller_inst.temp_buffer[198] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .F0(\Controller_inst.temp_buffer[198].sig_960.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[197].sig_961.FeedThruLUT ));
  Controller_inst_SLICE_1109 \Controller_inst.SLICE_1109 ( 
    .DI1(\Controller_inst.temp_buffer[195].sig_963.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[196].sig_962.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[195] ), 
    .D0(\Controller_inst.temp_buffer[196] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .F0(\Controller_inst.temp_buffer[196].sig_962.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[195].sig_963.FeedThruLUT ));
  Controller_inst_SLICE_1111 \Controller_inst.SLICE_1111 ( 
    .DI1(\Controller_inst.temp_buffer[193].sig_965.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[194].sig_964.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[193] ), 
    .D0(\Controller_inst.temp_buffer[194] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .F0(\Controller_inst.temp_buffer[194].sig_964.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[193].sig_965.FeedThruLUT ));
  Controller_inst_SLICE_1113 \Controller_inst.SLICE_1113 ( 
    .DI1(\Controller_inst.temp_buffer[191].sig_967.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[192].sig_966.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[191] ), 
    .D0(\Controller_inst.temp_buffer[192] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .F0(\Controller_inst.temp_buffer[192].sig_966.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[191].sig_967.FeedThruLUT ));
  Controller_inst_SLICE_1115 \Controller_inst.SLICE_1115 ( 
    .DI1(\Controller_inst.temp_buffer[189].sig_969.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[190].sig_968.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[189] ), 
    .D0(\Controller_inst.temp_buffer[190] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .F0(\Controller_inst.temp_buffer[190].sig_968.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[189].sig_969.FeedThruLUT ));
  Controller_inst_SLICE_1117 \Controller_inst.SLICE_1117 ( 
    .DI1(\Controller_inst.temp_buffer[187].sig_971.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[188].sig_970.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[187] ), 
    .D0(\Controller_inst.temp_buffer[188] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .F0(\Controller_inst.temp_buffer[188].sig_970.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[187].sig_971.FeedThruLUT ));
  Controller_inst_SLICE_1119 \Controller_inst.SLICE_1119 ( 
    .DI1(\Controller_inst.temp_buffer[185].sig_973.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[186].sig_972.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[185] ), 
    .D0(\Controller_inst.temp_buffer[186] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .F0(\Controller_inst.temp_buffer[186].sig_972.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[185].sig_973.FeedThruLUT ));
  Controller_inst_SLICE_1121 \Controller_inst.SLICE_1121 ( 
    .DI1(\Controller_inst.temp_buffer[183].sig_975.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[184].sig_974.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[183] ), 
    .D0(\Controller_inst.temp_buffer[184] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .F0(\Controller_inst.temp_buffer[184].sig_974.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[183].sig_975.FeedThruLUT ));
  Controller_inst_SLICE_1123 \Controller_inst.SLICE_1123 ( 
    .DI1(\Controller_inst.temp_buffer[181].sig_977.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[182].sig_976.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[181] ), 
    .D0(\Controller_inst.temp_buffer[182] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .F0(\Controller_inst.temp_buffer[182].sig_976.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[181].sig_977.FeedThruLUT ));
  Controller_inst_SLICE_1125 \Controller_inst.SLICE_1125 ( 
    .DI1(\Controller_inst.temp_buffer[179].sig_979.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[180].sig_978.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[179] ), 
    .D0(\Controller_inst.temp_buffer[180] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .F0(\Controller_inst.temp_buffer[180].sig_978.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[179].sig_979.FeedThruLUT ));
  Controller_inst_SLICE_1127 \Controller_inst.SLICE_1127 ( 
    .DI1(\Controller_inst.temp_buffer[177].sig_981.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[178].sig_980.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[177] ), 
    .D0(\Controller_inst.temp_buffer[178] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .F0(\Controller_inst.temp_buffer[178].sig_980.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[177].sig_981.FeedThruLUT ));
  Controller_inst_SLICE_1129 \Controller_inst.SLICE_1129 ( 
    .DI1(\Controller_inst.temp_buffer[175].sig_983.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[176].sig_982.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[175] ), 
    .D0(\Controller_inst.temp_buffer[176] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .F0(\Controller_inst.temp_buffer[176].sig_982.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[175].sig_983.FeedThruLUT ));
  Controller_inst_SLICE_1131 \Controller_inst.SLICE_1131 ( 
    .DI1(\Controller_inst.temp_buffer[173].sig_985.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[174].sig_984.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[173] ), 
    .D0(\Controller_inst.temp_buffer[174] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .F0(\Controller_inst.temp_buffer[174].sig_984.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[173].sig_985.FeedThruLUT ));
  Controller_inst_SLICE_1133 \Controller_inst.SLICE_1133 ( 
    .DI1(\Controller_inst.temp_buffer[171].sig_987.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[172].sig_986.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[171] ), 
    .D0(\Controller_inst.temp_buffer[172] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .F0(\Controller_inst.temp_buffer[172].sig_986.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[171].sig_987.FeedThruLUT ));
  Controller_inst_SLICE_1135 \Controller_inst.SLICE_1135 ( 
    .DI1(\Controller_inst.temp_buffer[169].sig_989.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[170].sig_988.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[169] ), 
    .D0(\Controller_inst.temp_buffer[170] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .F0(\Controller_inst.temp_buffer[170].sig_988.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[169].sig_989.FeedThruLUT ));
  Controller_inst_SLICE_1137 \Controller_inst.SLICE_1137 ( 
    .DI1(\Controller_inst.temp_buffer[167].sig_991.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[168].sig_990.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[167] ), 
    .C0(\Controller_inst.temp_buffer[168] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .F0(\Controller_inst.temp_buffer[168].sig_990.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[167].sig_991.FeedThruLUT ));
  Controller_inst_SLICE_1139 \Controller_inst.SLICE_1139 ( 
    .DI1(\Controller_inst.temp_buffer[165].sig_993.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[166].sig_992.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[165] ), 
    .D0(\Controller_inst.temp_buffer[166] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .F0(\Controller_inst.temp_buffer[166].sig_992.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[165].sig_993.FeedThruLUT ));
  Controller_inst_SLICE_1141 \Controller_inst.SLICE_1141 ( 
    .DI1(\Controller_inst.temp_buffer[163].sig_995.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[164].sig_994.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[163] ), 
    .D0(\Controller_inst.temp_buffer[164] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .F0(\Controller_inst.temp_buffer[164].sig_994.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[163].sig_995.FeedThruLUT ));
  Controller_inst_SLICE_1143 \Controller_inst.SLICE_1143 ( 
    .DI1(\Controller_inst.temp_buffer[161].sig_997.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[162].sig_996.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[161] ), 
    .C0(\Controller_inst.temp_buffer[162] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .F0(\Controller_inst.temp_buffer[162].sig_996.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[161].sig_997.FeedThruLUT ));
  Controller_inst_SLICE_1145 \Controller_inst.SLICE_1145 ( 
    .DI1(\Controller_inst.temp_buffer[159].sig_999.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[160].sig_998.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[159] ), 
    .D0(\Controller_inst.temp_buffer[160] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .F0(\Controller_inst.temp_buffer[160].sig_998.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[159].sig_999.FeedThruLUT ));
  Controller_inst_SLICE_1147 \Controller_inst.SLICE_1147 ( 
    .DI1(\Controller_inst.temp_buffer[157].sig_1001.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[158].sig_1000.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[157] ), 
    .D0(\Controller_inst.temp_buffer[158] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .F0(\Controller_inst.temp_buffer[158].sig_1000.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[157].sig_1001.FeedThruLUT ));
  Controller_inst_SLICE_1149 \Controller_inst.SLICE_1149 ( 
    .DI1(\Controller_inst.temp_buffer[155].sig_1003.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[156].sig_1002.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[155] ), 
    .D0(\Controller_inst.temp_buffer[156] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .F0(\Controller_inst.temp_buffer[156].sig_1002.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[155].sig_1003.FeedThruLUT ));
  Controller_inst_SLICE_1151 \Controller_inst.SLICE_1151 ( 
    .DI1(\Controller_inst.temp_buffer[153].sig_1005.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[154].sig_1004.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[153] ), 
    .D0(\Controller_inst.temp_buffer[154] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .F0(\Controller_inst.temp_buffer[154].sig_1004.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[153].sig_1005.FeedThruLUT ));
  Controller_inst_SLICE_1153 \Controller_inst.SLICE_1153 ( 
    .DI1(\Controller_inst.temp_buffer[151].sig_1007.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[152].sig_1006.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[151] ), 
    .D0(\Controller_inst.temp_buffer[152] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .F0(\Controller_inst.temp_buffer[152].sig_1006.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[151].sig_1007.FeedThruLUT ));
  Controller_inst_SLICE_1155 \Controller_inst.SLICE_1155 ( 
    .DI1(\Controller_inst.temp_buffer[149].sig_1009.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[150].sig_1008.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[149] ), 
    .C0(\Controller_inst.temp_buffer[150] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .F0(\Controller_inst.temp_buffer[150].sig_1008.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[149].sig_1009.FeedThruLUT ));
  Controller_inst_SLICE_1157 \Controller_inst.SLICE_1157 ( 
    .DI1(\Controller_inst.temp_buffer[147].sig_1011.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[148].sig_1010.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[147] ), 
    .D0(\Controller_inst.temp_buffer[148] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .F0(\Controller_inst.temp_buffer[148].sig_1010.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[147].sig_1011.FeedThruLUT ));
  Controller_inst_SLICE_1159 \Controller_inst.SLICE_1159 ( 
    .DI1(\Controller_inst.temp_buffer[145].sig_1013.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[146].sig_1012.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[145] ), 
    .D0(\Controller_inst.temp_buffer[146] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .F0(\Controller_inst.temp_buffer[146].sig_1012.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[145].sig_1013.FeedThruLUT ));
  Controller_inst_SLICE_1161 \Controller_inst.SLICE_1161 ( 
    .DI1(\Controller_inst.temp_buffer[143].sig_1015.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[144].sig_1014.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[143] ), 
    .D0(\Controller_inst.temp_buffer[144] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .F0(\Controller_inst.temp_buffer[144].sig_1014.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[143].sig_1015.FeedThruLUT ));
  Controller_inst_SLICE_1163 \Controller_inst.SLICE_1163 ( 
    .DI1(\Controller_inst.temp_buffer[141].sig_1017.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[142].sig_1016.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[141] ), 
    .C0(\Controller_inst.temp_buffer[142] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .F0(\Controller_inst.temp_buffer[142].sig_1016.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[141].sig_1017.FeedThruLUT ));
  Controller_inst_SLICE_1165 \Controller_inst.SLICE_1165 ( 
    .DI1(\Controller_inst.temp_buffer[139].sig_1019.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[140].sig_1018.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[139] ), 
    .D0(\Controller_inst.temp_buffer[140] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .F0(\Controller_inst.temp_buffer[140].sig_1018.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[139].sig_1019.FeedThruLUT ));
  Controller_inst_SLICE_1167 \Controller_inst.SLICE_1167 ( 
    .DI1(\Controller_inst.temp_buffer[137].sig_1021.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[138].sig_1020.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[137] ), 
    .C0(\Controller_inst.temp_buffer[138] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .F0(\Controller_inst.temp_buffer[138].sig_1020.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[137].sig_1021.FeedThruLUT ));
  Controller_inst_SLICE_1169 \Controller_inst.SLICE_1169 ( 
    .DI1(\Controller_inst.temp_buffer[135].sig_1023.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[136].sig_1022.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[135] ), 
    .D0(\Controller_inst.temp_buffer[136] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .F0(\Controller_inst.temp_buffer[136].sig_1022.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[135].sig_1023.FeedThruLUT ));
  Controller_inst_SLICE_1171 \Controller_inst.SLICE_1171 ( 
    .DI1(\Controller_inst.temp_buffer[133].sig_1025.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[134].sig_1024.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[133] ), 
    .D0(\Controller_inst.temp_buffer[134] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .F0(\Controller_inst.temp_buffer[134].sig_1024.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[133].sig_1025.FeedThruLUT ));
  Controller_inst_SLICE_1173 \Controller_inst.SLICE_1173 ( 
    .DI1(\Controller_inst.temp_buffer[131].sig_1027.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[132].sig_1026.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[131] ), 
    .D0(\Controller_inst.temp_buffer[132] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .F0(\Controller_inst.temp_buffer[132].sig_1026.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[131].sig_1027.FeedThruLUT ));
  Controller_inst_SLICE_1175 \Controller_inst.SLICE_1175 ( 
    .DI1(\Controller_inst.temp_buffer[129].sig_1029.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[130].sig_1028.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[129] ), 
    .D0(\Controller_inst.temp_buffer[130] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .F0(\Controller_inst.temp_buffer[130].sig_1028.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[129].sig_1029.FeedThruLUT ));
  Controller_inst_SLICE_1177 \Controller_inst.SLICE_1177 ( 
    .DI1(\Controller_inst.temp_buffer[127].sig_1031.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[128].sig_1030.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[127] ), 
    .D0(\Controller_inst.temp_buffer[128] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .F0(\Controller_inst.temp_buffer[128].sig_1030.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[127].sig_1031.FeedThruLUT ));
  Controller_inst_SLICE_1179 \Controller_inst.SLICE_1179 ( 
    .DI1(\Controller_inst.temp_buffer[125].sig_1033.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[126].sig_1032.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[125] ), 
    .D0(\Controller_inst.temp_buffer[126] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .F0(\Controller_inst.temp_buffer[126].sig_1032.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[125].sig_1033.FeedThruLUT ));
  Controller_inst_SLICE_1181 \Controller_inst.SLICE_1181 ( 
    .DI1(\Controller_inst.temp_buffer[123].sig_1035.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[124].sig_1034.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[123] ), 
    .D0(\Controller_inst.temp_buffer[124] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .F0(\Controller_inst.temp_buffer[124].sig_1034.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[123].sig_1035.FeedThruLUT ));
  Controller_inst_SLICE_1183 \Controller_inst.SLICE_1183 ( 
    .DI1(\Controller_inst.temp_buffer[121].sig_1037.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[122].sig_1036.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[121] ), 
    .D0(\Controller_inst.temp_buffer[122] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .F0(\Controller_inst.temp_buffer[122].sig_1036.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[121].sig_1037.FeedThruLUT ));
  Controller_inst_SLICE_1185 \Controller_inst.SLICE_1185 ( 
    .DI1(\Controller_inst.temp_buffer[119].sig_1039.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[120].sig_1038.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[119] ), 
    .D0(\Controller_inst.temp_buffer[120] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .F0(\Controller_inst.temp_buffer[120].sig_1038.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[119].sig_1039.FeedThruLUT ));
  Controller_inst_SLICE_1187 \Controller_inst.SLICE_1187 ( 
    .DI1(\Controller_inst.temp_buffer[117].sig_1041.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[118].sig_1040.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[117] ), 
    .D0(\Controller_inst.temp_buffer[118] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .F0(\Controller_inst.temp_buffer[118].sig_1040.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[117].sig_1041.FeedThruLUT ));
  Controller_inst_SLICE_1189 \Controller_inst.SLICE_1189 ( 
    .DI1(\Controller_inst.temp_buffer[115].sig_1043.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[116].sig_1042.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[115] ), 
    .D0(\Controller_inst.temp_buffer[116] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .F0(\Controller_inst.temp_buffer[116].sig_1042.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[115].sig_1043.FeedThruLUT ));
  Controller_inst_SLICE_1191 \Controller_inst.SLICE_1191 ( 
    .DI1(\Controller_inst.temp_buffer[113].sig_1045.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[114].sig_1044.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[113] ), 
    .D0(\Controller_inst.temp_buffer[114] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .F0(\Controller_inst.temp_buffer[114].sig_1044.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[113].sig_1045.FeedThruLUT ));
  Controller_inst_SLICE_1193 \Controller_inst.SLICE_1193 ( 
    .DI1(\Controller_inst.temp_buffer[111].sig_1047.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[112].sig_1046.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[111] ), 
    .D0(\Controller_inst.temp_buffer[112] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .F0(\Controller_inst.temp_buffer[112].sig_1046.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[111].sig_1047.FeedThruLUT ));
  Controller_inst_SLICE_1195 \Controller_inst.SLICE_1195 ( 
    .DI1(\Controller_inst.temp_buffer[109].sig_1049.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[110].sig_1048.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[109] ), 
    .D0(\Controller_inst.temp_buffer[110] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .F0(\Controller_inst.temp_buffer[110].sig_1048.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[109].sig_1049.FeedThruLUT ));
  Controller_inst_SLICE_1197 \Controller_inst.SLICE_1197 ( 
    .DI1(\Controller_inst.temp_buffer[107].sig_1051.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[108].sig_1050.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[107] ), 
    .C0(\Controller_inst.temp_buffer[108] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .F0(\Controller_inst.temp_buffer[108].sig_1050.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[107].sig_1051.FeedThruLUT ));
  Controller_inst_SLICE_1199 \Controller_inst.SLICE_1199 ( 
    .DI1(\Controller_inst.temp_buffer[105].sig_1053.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[106].sig_1052.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[105] ), 
    .D0(\Controller_inst.temp_buffer[106] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .F0(\Controller_inst.temp_buffer[106].sig_1052.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[105].sig_1053.FeedThruLUT ));
  Controller_inst_SLICE_1201 \Controller_inst.SLICE_1201 ( 
    .DI1(\Controller_inst.temp_buffer[103].sig_1055.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[104].sig_1054.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[103] ), 
    .D0(\Controller_inst.temp_buffer[104] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .F0(\Controller_inst.temp_buffer[104].sig_1054.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[103].sig_1055.FeedThruLUT ));
  Controller_inst_SLICE_1203 \Controller_inst.SLICE_1203 ( 
    .DI1(\Controller_inst.temp_buffer[101].sig_1057.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[102].sig_1056.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[101] ), 
    .D0(\Controller_inst.temp_buffer[102] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .F0(\Controller_inst.temp_buffer[102].sig_1056.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[101].sig_1057.FeedThruLUT ));
  Controller_inst_SLICE_1205 \Controller_inst.SLICE_1205 ( 
    .DI1(\Controller_inst.temp_buffer[99].sig_1059.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[100].sig_1058.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[99] ), 
    .C0(\Controller_inst.temp_buffer[100] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .F0(\Controller_inst.temp_buffer[100].sig_1058.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[99].sig_1059.FeedThruLUT ));
  Controller_inst_SLICE_1207 \Controller_inst.SLICE_1207 ( 
    .DI1(\Controller_inst.temp_buffer[97].sig_1061.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[98].sig_1060.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[97] ), 
    .D0(\Controller_inst.temp_buffer[98] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .F0(\Controller_inst.temp_buffer[98].sig_1060.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[97].sig_1061.FeedThruLUT ));
  Controller_inst_SLICE_1209 \Controller_inst.SLICE_1209 ( 
    .DI1(\Controller_inst.temp_buffer[95].sig_1063.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[96].sig_1062.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[95] ), 
    .D0(\Controller_inst.temp_buffer[96] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .F0(\Controller_inst.temp_buffer[96].sig_1062.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[95].sig_1063.FeedThruLUT ));
  Controller_inst_SLICE_1211 \Controller_inst.SLICE_1211 ( 
    .DI1(\Controller_inst.temp_buffer[93].sig_1065.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[94].sig_1064.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[93] ), 
    .D0(\Controller_inst.temp_buffer[94] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .F0(\Controller_inst.temp_buffer[94].sig_1064.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[93].sig_1065.FeedThruLUT ));
  Controller_inst_SLICE_1213 \Controller_inst.SLICE_1213 ( 
    .DI1(\Controller_inst.temp_buffer[91].sig_1067.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[92].sig_1066.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[91] ), 
    .D0(\Controller_inst.temp_buffer[92] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .F0(\Controller_inst.temp_buffer[92].sig_1066.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[91].sig_1067.FeedThruLUT ));
  Controller_inst_SLICE_1215 \Controller_inst.SLICE_1215 ( 
    .DI1(\Controller_inst.temp_buffer[89].sig_1069.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[90].sig_1068.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[89] ), 
    .D0(\Controller_inst.temp_buffer[90] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .F0(\Controller_inst.temp_buffer[90].sig_1068.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[89].sig_1069.FeedThruLUT ));
  Controller_inst_SLICE_1217 \Controller_inst.SLICE_1217 ( 
    .DI1(\Controller_inst.temp_buffer[87].sig_1071.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[88].sig_1070.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[87] ), 
    .D0(\Controller_inst.temp_buffer[88] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .F0(\Controller_inst.temp_buffer[88].sig_1070.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[87].sig_1071.FeedThruLUT ));
  Controller_inst_SLICE_1219 \Controller_inst.SLICE_1219 ( 
    .DI1(\Controller_inst.temp_buffer[85].sig_1073.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[86].sig_1072.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[85] ), 
    .D0(\Controller_inst.temp_buffer[86] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .F0(\Controller_inst.temp_buffer[86].sig_1072.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[85].sig_1073.FeedThruLUT ));
  Controller_inst_SLICE_1221 \Controller_inst.SLICE_1221 ( 
    .DI1(\Controller_inst.temp_buffer[83].sig_1075.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[84].sig_1074.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[83] ), 
    .D0(\Controller_inst.temp_buffer[84] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .F0(\Controller_inst.temp_buffer[84].sig_1074.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[83].sig_1075.FeedThruLUT ));
  Controller_inst_SLICE_1223 \Controller_inst.SLICE_1223 ( 
    .DI1(\Controller_inst.temp_buffer[81].sig_1077.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[82].sig_1076.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[81] ), 
    .D0(\Controller_inst.temp_buffer[82] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .F0(\Controller_inst.temp_buffer[82].sig_1076.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[81].sig_1077.FeedThruLUT ));
  Controller_inst_SLICE_1225 \Controller_inst.SLICE_1225 ( 
    .DI1(\Controller_inst.temp_buffer[79].sig_1079.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[80].sig_1078.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[79] ), 
    .D0(\Controller_inst.temp_buffer[80] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .F0(\Controller_inst.temp_buffer[80].sig_1078.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[79].sig_1079.FeedThruLUT ));
  Controller_inst_SLICE_1227 \Controller_inst.SLICE_1227 ( 
    .DI1(\Controller_inst.temp_buffer[77].sig_1081.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[78].sig_1080.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[77] ), 
    .D0(\Controller_inst.temp_buffer[78] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .F0(\Controller_inst.temp_buffer[78].sig_1080.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[77].sig_1081.FeedThruLUT ));
  Controller_inst_SLICE_1229 \Controller_inst.SLICE_1229 ( 
    .DI1(\Controller_inst.temp_buffer[75].sig_1083.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[76].sig_1082.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[75] ), 
    .D0(\Controller_inst.temp_buffer[76] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .F0(\Controller_inst.temp_buffer[76].sig_1082.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[75].sig_1083.FeedThruLUT ));
  Controller_inst_SLICE_1231 \Controller_inst.SLICE_1231 ( 
    .DI1(\Controller_inst.temp_buffer[73].sig_1085.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[74].sig_1084.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[73] ), 
    .D0(\Controller_inst.temp_buffer[74] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .F0(\Controller_inst.temp_buffer[74].sig_1084.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[73].sig_1085.FeedThruLUT ));
  Controller_inst_SLICE_1233 \Controller_inst.SLICE_1233 ( 
    .DI1(\Controller_inst.temp_buffer[71].sig_1087.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[72].sig_1086.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[71] ), 
    .D0(\Controller_inst.temp_buffer[72] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .F0(\Controller_inst.temp_buffer[72].sig_1086.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[71].sig_1087.FeedThruLUT ));
  Controller_inst_SLICE_1235 \Controller_inst.SLICE_1235 ( 
    .DI1(\Controller_inst.temp_buffer[69].sig_1089.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[70].sig_1088.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[69] ), 
    .D0(\Controller_inst.temp_buffer[70] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .F0(\Controller_inst.temp_buffer[70].sig_1088.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[69].sig_1089.FeedThruLUT ));
  Controller_inst_SLICE_1237 \Controller_inst.SLICE_1237 ( 
    .DI1(\Controller_inst.temp_buffer[67].sig_1091.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[68].sig_1090.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[67] ), 
    .D0(\Controller_inst.temp_buffer[68] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .F0(\Controller_inst.temp_buffer[68].sig_1090.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[67].sig_1091.FeedThruLUT ));
  Controller_inst_SLICE_1239 \Controller_inst.SLICE_1239 ( 
    .DI1(\Controller_inst.temp_buffer[65].sig_1093.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[66].sig_1092.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[65] ), 
    .D0(\Controller_inst.temp_buffer[66] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .F0(\Controller_inst.temp_buffer[66].sig_1092.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[65].sig_1093.FeedThruLUT ));
  Controller_inst_SLICE_1241 \Controller_inst.SLICE_1241 ( 
    .DI1(\Controller_inst.temp_buffer[63].sig_1095.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[64].sig_1094.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[63] ), 
    .D0(\Controller_inst.temp_buffer[64] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .F0(\Controller_inst.temp_buffer[64].sig_1094.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[63].sig_1095.FeedThruLUT ));
  Controller_inst_SLICE_1243 \Controller_inst.SLICE_1243 ( 
    .DI1(\Controller_inst.temp_buffer[61].sig_1097.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[62].sig_1096.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[61] ), 
    .D0(\Controller_inst.temp_buffer[62] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .F0(\Controller_inst.temp_buffer[62].sig_1096.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[61].sig_1097.FeedThruLUT ));
  Controller_inst_SLICE_1245 \Controller_inst.SLICE_1245 ( 
    .DI1(\Controller_inst.temp_buffer[59].sig_1099.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[60].sig_1098.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[59] ), 
    .D0(\Controller_inst.temp_buffer[60] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .F0(\Controller_inst.temp_buffer[60].sig_1098.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[59].sig_1099.FeedThruLUT ));
  Controller_inst_SLICE_1247 \Controller_inst.SLICE_1247 ( 
    .DI1(\Controller_inst.temp_buffer[57].sig_1101.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[58].sig_1100.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[57] ), 
    .D0(\Controller_inst.temp_buffer[58] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .F0(\Controller_inst.temp_buffer[58].sig_1100.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[57].sig_1101.FeedThruLUT ));
  Controller_inst_SLICE_1249 \Controller_inst.SLICE_1249 ( 
    .DI1(\Controller_inst.temp_buffer[55].sig_1103.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[56].sig_1102.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[55] ), 
    .C0(\Controller_inst.temp_buffer[56] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .F0(\Controller_inst.temp_buffer[56].sig_1102.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[55].sig_1103.FeedThruLUT ));
  Controller_inst_SLICE_1251 \Controller_inst.SLICE_1251 ( 
    .DI1(\Controller_inst.temp_buffer[53].sig_1105.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[54].sig_1104.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[53] ), 
    .D0(\Controller_inst.temp_buffer[54] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .F0(\Controller_inst.temp_buffer[54].sig_1104.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[53].sig_1105.FeedThruLUT ));
  Controller_inst_SLICE_1253 \Controller_inst.SLICE_1253 ( 
    .DI1(\Controller_inst.temp_buffer[51].sig_1107.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[52].sig_1106.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[51] ), 
    .D0(\Controller_inst.temp_buffer[52] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .F0(\Controller_inst.temp_buffer[52].sig_1106.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[51].sig_1107.FeedThruLUT ));
  Controller_inst_SLICE_1255 \Controller_inst.SLICE_1255 ( 
    .DI1(\Controller_inst.temp_buffer[49].sig_1109.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[50].sig_1108.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[49] ), 
    .D0(\Controller_inst.temp_buffer[50] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .F0(\Controller_inst.temp_buffer[50].sig_1108.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[49].sig_1109.FeedThruLUT ));
  Controller_inst_SLICE_1257 \Controller_inst.SLICE_1257 ( 
    .DI1(\Controller_inst.temp_buffer[47].sig_1111.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[48].sig_1110.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[47] ), 
    .D0(\Controller_inst.temp_buffer[48] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .F0(\Controller_inst.temp_buffer[48].sig_1110.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[47].sig_1111.FeedThruLUT ));
  Controller_inst_SLICE_1259 \Controller_inst.SLICE_1259 ( 
    .DI1(\Controller_inst.temp_buffer[45].sig_1113.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[46].sig_1112.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[45] ), 
    .D0(\Controller_inst.temp_buffer[46] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .F0(\Controller_inst.temp_buffer[46].sig_1112.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[45].sig_1113.FeedThruLUT ));
  Controller_inst_SLICE_1261 \Controller_inst.SLICE_1261 ( 
    .DI1(\Controller_inst.temp_buffer[43].sig_1115.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[44].sig_1114.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[43] ), 
    .D0(\Controller_inst.temp_buffer[44] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .F0(\Controller_inst.temp_buffer[44].sig_1114.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[43].sig_1115.FeedThruLUT ));
  Controller_inst_SLICE_1263 \Controller_inst.SLICE_1263 ( 
    .DI1(\Controller_inst.temp_buffer[41].sig_1117.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[42].sig_1116.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[41] ), 
    .D0(\Controller_inst.temp_buffer[42] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .F0(\Controller_inst.temp_buffer[42].sig_1116.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[41].sig_1117.FeedThruLUT ));
  Controller_inst_SLICE_1265 \Controller_inst.SLICE_1265 ( 
    .DI1(\Controller_inst.temp_buffer[39].sig_1119.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[40].sig_1118.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[39] ), 
    .D0(\Controller_inst.temp_buffer[40] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .F0(\Controller_inst.temp_buffer[40].sig_1118.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[39].sig_1119.FeedThruLUT ));
  Controller_inst_SLICE_1267 \Controller_inst.SLICE_1267 ( 
    .DI1(\Controller_inst.temp_buffer[37].sig_1121.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[38].sig_1120.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[37] ), 
    .D0(\Controller_inst.temp_buffer[38] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .F0(\Controller_inst.temp_buffer[38].sig_1120.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[37].sig_1121.FeedThruLUT ));
  Controller_inst_SLICE_1269 \Controller_inst.SLICE_1269 ( 
    .DI1(\Controller_inst.temp_buffer[35].sig_1123.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[36].sig_1122.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[35] ), 
    .D0(\Controller_inst.temp_buffer[36] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .F0(\Controller_inst.temp_buffer[36].sig_1122.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[35].sig_1123.FeedThruLUT ));
  Controller_inst_SLICE_1271 \Controller_inst.SLICE_1271 ( 
    .DI1(\Controller_inst.temp_buffer[33].sig_1125.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[34].sig_1124.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[33] ), 
    .D0(\Controller_inst.temp_buffer[34] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .F0(\Controller_inst.temp_buffer[34].sig_1124.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[33].sig_1125.FeedThruLUT ));
  Controller_inst_SLICE_1273 \Controller_inst.SLICE_1273 ( 
    .DI1(\Controller_inst.temp_buffer[31].sig_1127.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[32].sig_1126.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[31] ), 
    .D0(\Controller_inst.temp_buffer[32] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .F0(\Controller_inst.temp_buffer[32].sig_1126.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[31].sig_1127.FeedThruLUT ));
  Controller_inst_SLICE_1275 \Controller_inst.SLICE_1275 ( 
    .DI1(\Controller_inst.temp_buffer[29].sig_1129.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[30].sig_1128.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[29] ), 
    .C0(\Controller_inst.temp_buffer[30] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .F0(\Controller_inst.temp_buffer[30].sig_1128.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[29].sig_1129.FeedThruLUT ));
  Controller_inst_SLICE_1277 \Controller_inst.SLICE_1277 ( 
    .DI1(\Controller_inst.temp_buffer[27].sig_1131.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[28].sig_1130.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[27] ), 
    .D0(\Controller_inst.temp_buffer[28] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .F0(\Controller_inst.temp_buffer[28].sig_1130.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[27].sig_1131.FeedThruLUT ));
  Controller_inst_SLICE_1279 \Controller_inst.SLICE_1279 ( 
    .DI1(\Controller_inst.temp_buffer[25].sig_1133.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[26].sig_1132.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[25] ), 
    .C0(\Controller_inst.temp_buffer[26] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .F0(\Controller_inst.temp_buffer[26].sig_1132.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[25].sig_1133.FeedThruLUT ));
  Controller_inst_SLICE_1281 \Controller_inst.SLICE_1281 ( 
    .DI1(\Controller_inst.temp_buffer[23].sig_1135.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[24].sig_1134.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[23] ), 
    .C0(\Controller_inst.temp_buffer[24] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .F0(\Controller_inst.temp_buffer[24].sig_1134.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[23].sig_1135.FeedThruLUT ));
  Controller_inst_SLICE_1283 \Controller_inst.SLICE_1283 ( 
    .DI1(\Controller_inst.temp_buffer[21].sig_1137.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[22].sig_1136.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[21] ), 
    .D0(\Controller_inst.temp_buffer[22] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .F0(\Controller_inst.temp_buffer[22].sig_1136.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[21].sig_1137.FeedThruLUT ));
  Controller_inst_SLICE_1285 \Controller_inst.SLICE_1285 ( 
    .DI1(\Controller_inst.temp_buffer[19].sig_1139.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[20].sig_1138.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[19] ), 
    .D0(\Controller_inst.temp_buffer[20] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .F0(\Controller_inst.temp_buffer[20].sig_1138.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[19].sig_1139.FeedThruLUT ));
  Controller_inst_SLICE_1287 \Controller_inst.SLICE_1287 ( 
    .DI1(\Controller_inst.temp_buffer[17].sig_1141.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[18].sig_1140.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[17] ), 
    .D0(\Controller_inst.temp_buffer[18] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .F0(\Controller_inst.temp_buffer[18].sig_1140.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[17].sig_1141.FeedThruLUT ));
  Controller_inst_SLICE_1289 \Controller_inst.SLICE_1289 ( 
    .DI1(\Controller_inst.temp_buffer[15].sig_1143.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[16].sig_1142.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[15] ), 
    .D0(\Controller_inst.temp_buffer[16] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .F0(\Controller_inst.temp_buffer[16].sig_1142.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[15].sig_1143.FeedThruLUT ));
  Controller_inst_SLICE_1291 \Controller_inst.SLICE_1291 ( 
    .DI1(\Controller_inst.temp_buffer[13].sig_1145.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[14].sig_1144.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[13] ), 
    .D0(\Controller_inst.temp_buffer[14] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .F0(\Controller_inst.temp_buffer[14].sig_1144.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[13].sig_1145.FeedThruLUT ));
  Controller_inst_SLICE_1293 \Controller_inst.SLICE_1293 ( 
    .DI1(\Controller_inst.temp_buffer[11].sig_1147.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[12].sig_1146.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[11] ), 
    .D0(\Controller_inst.temp_buffer[12] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .F0(\Controller_inst.temp_buffer[12].sig_1146.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[11].sig_1147.FeedThruLUT ));
  Controller_inst_SLICE_1295 \Controller_inst.SLICE_1295 ( 
    .DI1(\Controller_inst.temp_buffer[9].sig_1149.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[10].sig_1148.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[9] ), 
    .D0(\Controller_inst.temp_buffer[10] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .F0(\Controller_inst.temp_buffer[10].sig_1148.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[9].sig_1149.FeedThruLUT ));
  Controller_inst_SLICE_1297 \Controller_inst.SLICE_1297 ( 
    .DI1(\Controller_inst.temp_buffer[7].sig_1151.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[8].sig_1150.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[7] ), 
    .D0(\Controller_inst.temp_buffer[8] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .F0(\Controller_inst.temp_buffer[8].sig_1150.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[7].sig_1151.FeedThruLUT ));
  Controller_inst_SLICE_1299 \Controller_inst.SLICE_1299 ( 
    .DI1(\Controller_inst.temp_buffer[5].sig_1153.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[6].sig_1152.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[5] ), 
    .D0(\Controller_inst.temp_buffer[6] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .F0(\Controller_inst.temp_buffer[6].sig_1152.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[5].sig_1153.FeedThruLUT ));
  Controller_inst_SLICE_1301 \Controller_inst.SLICE_1301 ( 
    .DI1(\Controller_inst.temp_buffer[3].sig_1155.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[4].sig_1154.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[3] ), 
    .D0(\Controller_inst.temp_buffer[4] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .F0(\Controller_inst.temp_buffer[4].sig_1154.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[3].sig_1155.FeedThruLUT ));
  Controller_inst_SLICE_1303 \Controller_inst.SLICE_1303 ( 
    .DI1(\Controller_inst.temp_buffer[1].sig_1157.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[2].sig_1156.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[1] ), 
    .D0(\Controller_inst.temp_buffer[2] ), .CE(\Controller_inst.n10213 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .F0(\Controller_inst.temp_buffer[2].sig_1156.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[1].sig_1157.FeedThruLUT ));
  Controller_inst_SLICE_1305 \Controller_inst.SLICE_1305 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1159.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1158.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10169 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][15] ), 
    .Q1(\Controller_inst.temp_array[31][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1158.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1159.FeedThruLUT ));
  Controller_inst_SLICE_1307 \Controller_inst.SLICE_1307 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1161.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1160.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10169 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][13] ), 
    .Q1(\Controller_inst.temp_array[31][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1160.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1161.FeedThruLUT ));
  Controller_inst_SLICE_1309 \Controller_inst.SLICE_1309 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1163.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1162.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .C0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10169 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][11] ), 
    .Q1(\Controller_inst.temp_array[31][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1162.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1163.FeedThruLUT ));
  Controller_inst_SLICE_1311 \Controller_inst.SLICE_1311 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1165.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1164.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10169 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][9] ), 
    .Q1(\Controller_inst.temp_array[31][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1164.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1165.FeedThruLUT ));
  Controller_inst_SLICE_1313 \Controller_inst.SLICE_1313 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1167.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1166.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10169 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][7] ), 
    .Q1(\Controller_inst.temp_array[31][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1166.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1167.FeedThruLUT ));
  Controller_inst_SLICE_1315 \Controller_inst.SLICE_1315 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1169.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1168.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10169 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][5] ), 
    .Q1(\Controller_inst.temp_array[31][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1168.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1169.FeedThruLUT ));
  Controller_inst_SLICE_1317 \Controller_inst.SLICE_1317 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1171.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1170.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10169 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[31][3] ), 
    .Q1(\Controller_inst.temp_array[31][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1170.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1171.FeedThruLUT ));
  Controller_inst_SLICE_1320 \Controller_inst.SLICE_1320 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1174.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1173.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10165 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][15] ), 
    .Q1(\Controller_inst.temp_array[30][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1173.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1174.FeedThruLUT ));
  Controller_inst_SLICE_1322 \Controller_inst.SLICE_1322 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1176.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1175.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10165 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][13] ), 
    .Q1(\Controller_inst.temp_array[30][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1175.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1176.FeedThruLUT ));
  Controller_inst_SLICE_1324 \Controller_inst.SLICE_1324 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1178.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1177.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .C0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10165 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][11] ), 
    .Q1(\Controller_inst.temp_array[30][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1177.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1178.FeedThruLUT ));
  Controller_inst_SLICE_1326 \Controller_inst.SLICE_1326 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1180.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1179.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][9] ), 
    .Q1(\Controller_inst.temp_array[30][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1179.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1180.FeedThruLUT ));
  Controller_inst_SLICE_1328 \Controller_inst.SLICE_1328 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1182.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1181.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][7] ), 
    .Q1(\Controller_inst.temp_array[30][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1181.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1182.FeedThruLUT ));
  Controller_inst_SLICE_1330 \Controller_inst.SLICE_1330 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1185.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1183.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10205 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][9] ), 
    .Q1(\Controller_inst.temp_array[4][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1183.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1185.FeedThruLUT ));
  Controller_inst_SLICE_1331 \Controller_inst.SLICE_1331 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1186.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1184.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][5] ), 
    .Q1(\Controller_inst.temp_array[30][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1184.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1186.FeedThruLUT ));
  Controller_inst_SLICE_1334 \Controller_inst.SLICE_1334 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1188.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1187.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10165 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[30][3] ), 
    .Q1(\Controller_inst.temp_array[30][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1187.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1188.FeedThruLUT ));
  Controller_inst_SLICE_1337 \Controller_inst.SLICE_1337 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1191.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1190.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10159 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][15] ), 
    .Q1(\Controller_inst.temp_array[29][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1190.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1191.FeedThruLUT ));
  Controller_inst_SLICE_1339 \Controller_inst.SLICE_1339 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1193.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1192.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .C0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10159 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][13] ), 
    .Q1(\Controller_inst.temp_array[29][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1192.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1193.FeedThruLUT ));
  Controller_inst_SLICE_1341 \Controller_inst.SLICE_1341 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1195.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1194.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10159 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][11] ), 
    .Q1(\Controller_inst.temp_array[29][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1194.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1195.FeedThruLUT ));
  Controller_inst_SLICE_1343 \Controller_inst.SLICE_1343 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1197.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1196.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][9] ), 
    .Q1(\Controller_inst.temp_array[29][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1196.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1197.FeedThruLUT ));
  Controller_inst_SLICE_1345 \Controller_inst.SLICE_1345 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1199.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1198.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][7] ), 
    .Q1(\Controller_inst.temp_array[29][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1198.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1199.FeedThruLUT ));
  Controller_inst_SLICE_1347 \Controller_inst.SLICE_1347 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1201.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1200.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][5] ), 
    .Q1(\Controller_inst.temp_array[29][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1200.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1201.FeedThruLUT ));
  Controller_inst_SLICE_1349 \Controller_inst.SLICE_1349 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1203.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1202.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10159 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[29][3] ), 
    .Q1(\Controller_inst.temp_array[29][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1202.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1203.FeedThruLUT ));
  Controller_inst_SLICE_1352 \Controller_inst.SLICE_1352 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1206.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1205.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10153 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][15] ), 
    .Q1(\Controller_inst.temp_array[28][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1205.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1206.FeedThruLUT ));
  Controller_inst_SLICE_1354 \Controller_inst.SLICE_1354 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1208.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1207.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10153 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][13] ), 
    .Q1(\Controller_inst.temp_array[28][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1207.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1208.FeedThruLUT ));
  Controller_inst_SLICE_1356 \Controller_inst.SLICE_1356 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1210.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1209.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10153 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][11] ), 
    .Q1(\Controller_inst.temp_array[28][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1209.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1210.FeedThruLUT ));
  Controller_inst_SLICE_1358 \Controller_inst.SLICE_1358 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1212.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1211.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10153 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][9] ), 
    .Q1(\Controller_inst.temp_array[28][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1211.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1212.FeedThruLUT ));
  Controller_inst_SLICE_1360 \Controller_inst.SLICE_1360 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1214.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1213.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10153 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][7] ), 
    .Q1(\Controller_inst.temp_array[28][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1213.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1214.FeedThruLUT ));
  Controller_inst_SLICE_1362 \Controller_inst.SLICE_1362 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1216.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1215.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10153 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][5] ), 
    .Q1(\Controller_inst.temp_array[28][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1215.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1216.FeedThruLUT ));
  Controller_inst_SLICE_1364 \Controller_inst.SLICE_1364 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1218.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1217.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10153 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[28][3] ), 
    .Q1(\Controller_inst.temp_array[28][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1217.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1218.FeedThruLUT ));
  Controller_inst_SLICE_1367 \Controller_inst.SLICE_1367 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1221.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1220.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10145 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][15] ), 
    .Q1(\Controller_inst.temp_array[27][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1220.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1221.FeedThruLUT ));
  Controller_inst_SLICE_1369 \Controller_inst.SLICE_1369 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1223.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1222.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10145 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][13] ), 
    .Q1(\Controller_inst.temp_array[27][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1222.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1223.FeedThruLUT ));
  Controller_inst_SLICE_1371 \Controller_inst.SLICE_1371 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1225.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1224.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10145 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][11] ), 
    .Q1(\Controller_inst.temp_array[27][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1224.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1225.FeedThruLUT ));
  Controller_inst_SLICE_1373 \Controller_inst.SLICE_1373 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1227.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1226.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10145 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][9] ), 
    .Q1(\Controller_inst.temp_array[27][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1226.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1227.FeedThruLUT ));
  Controller_inst_SLICE_1375 \Controller_inst.SLICE_1375 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1229.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1228.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10145 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][7] ), 
    .Q1(\Controller_inst.temp_array[27][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1228.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1229.FeedThruLUT ));
  Controller_inst_SLICE_1377 \Controller_inst.SLICE_1377 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1231.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1230.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[4] ), .C0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10145 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][5] ), 
    .Q1(\Controller_inst.temp_array[27][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1230.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1231.FeedThruLUT ));
  Controller_inst_SLICE_1379 \Controller_inst.SLICE_1379 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1233.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1232.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10145 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[27][3] ), 
    .Q1(\Controller_inst.temp_array[27][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1232.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1233.FeedThruLUT ));
  Controller_inst_SLICE_1382 \Controller_inst.SLICE_1382 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1236.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1235.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10139 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][15] ), 
    .Q1(\Controller_inst.temp_array[26][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1235.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1236.FeedThruLUT ));
  Controller_inst_SLICE_1384 \Controller_inst.SLICE_1384 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1238.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1237.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10139 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][13] ), 
    .Q1(\Controller_inst.temp_array[26][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1237.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1238.FeedThruLUT ));
  Controller_inst_SLICE_1386 \Controller_inst.SLICE_1386 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1240.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1239.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10139 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][11] ), 
    .Q1(\Controller_inst.temp_array[26][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1239.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1240.FeedThruLUT ));
  Controller_inst_SLICE_1388 \Controller_inst.SLICE_1388 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1242.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1241.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10139 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][9] ), 
    .Q1(\Controller_inst.temp_array[26][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1241.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1242.FeedThruLUT ));
  Controller_inst_SLICE_1390 \Controller_inst.SLICE_1390 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1244.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1243.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[6] ), .C0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10139 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][7] ), 
    .Q1(\Controller_inst.temp_array[26][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1243.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1244.FeedThruLUT ));
  Controller_inst_SLICE_1392 \Controller_inst.SLICE_1392 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1246.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1245.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10139 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][5] ), 
    .Q1(\Controller_inst.temp_array[26][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1245.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1246.FeedThruLUT ));
  Controller_inst_SLICE_1394 \Controller_inst.SLICE_1394 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1248.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1247.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10139 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[26][3] ), 
    .Q1(\Controller_inst.temp_array[26][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1247.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1248.FeedThruLUT ));
  Controller_inst_SLICE_1397 \Controller_inst.SLICE_1397 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1251.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1250.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10261 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][15] ), 
    .Q1(\Controller_inst.temp_array[25][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1250.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1251.FeedThruLUT ));
  Controller_inst_SLICE_1399 \Controller_inst.SLICE_1399 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1253.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1252.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10261 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][13] ), 
    .Q1(\Controller_inst.temp_array[25][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1252.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1253.FeedThruLUT ));
  Controller_inst_SLICE_1401 \Controller_inst.SLICE_1401 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1255.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1254.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10261 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][11] ), 
    .Q1(\Controller_inst.temp_array[25][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1254.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1255.FeedThruLUT ));
  Controller_inst_SLICE_1403 \Controller_inst.SLICE_1403 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1257.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1256.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10261 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][9] ), 
    .Q1(\Controller_inst.temp_array[25][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1256.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1257.FeedThruLUT ));
  Controller_inst_SLICE_1405 \Controller_inst.SLICE_1405 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1259.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1258.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10261 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][7] ), 
    .Q1(\Controller_inst.temp_array[25][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1258.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1259.FeedThruLUT ));
  Controller_inst_SLICE_1407 \Controller_inst.SLICE_1407 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1261.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1260.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10261 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][5] ), 
    .Q1(\Controller_inst.temp_array[25][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1260.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1261.FeedThruLUT ));
  Controller_inst_SLICE_1409 \Controller_inst.SLICE_1409 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1263.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1262.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10261 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[25][3] ), 
    .Q1(\Controller_inst.temp_array[25][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1262.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1263.FeedThruLUT ));
  Controller_inst_SLICE_1412 \Controller_inst.SLICE_1412 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1266.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1265.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10245 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][15] ), 
    .Q1(\Controller_inst.temp_array[24][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1265.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1266.FeedThruLUT ));
  Controller_inst_SLICE_1414 \Controller_inst.SLICE_1414 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1268.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1267.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10245 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][13] ), 
    .Q1(\Controller_inst.temp_array[24][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1267.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1268.FeedThruLUT ));
  Controller_inst_SLICE_1416 \Controller_inst.SLICE_1416 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1270.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1269.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10245 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][11] ), 
    .Q1(\Controller_inst.temp_array[24][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1269.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1270.FeedThruLUT ));
  Controller_inst_SLICE_1418 \Controller_inst.SLICE_1418 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1272.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1271.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10245 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][9] ), 
    .Q1(\Controller_inst.temp_array[24][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1271.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1272.FeedThruLUT ));
  Controller_inst_SLICE_1420 \Controller_inst.SLICE_1420 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1274.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1273.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10245 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][7] ), 
    .Q1(\Controller_inst.temp_array[24][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1273.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1274.FeedThruLUT ));
  Controller_inst_SLICE_1422 \Controller_inst.SLICE_1422 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1276.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1275.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10245 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][5] ), 
    .Q1(\Controller_inst.temp_array[24][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1275.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1276.FeedThruLUT ));
  Controller_inst_SLICE_1424 \Controller_inst.SLICE_1424 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1278.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1277.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10245 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[24][3] ), 
    .Q1(\Controller_inst.temp_array[24][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1277.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1278.FeedThruLUT ));
  Controller_inst_SLICE_1427 \Controller_inst.SLICE_1427 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1282.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1280.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .C0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10205 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][7] ), 
    .Q1(\Controller_inst.temp_array[4][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1280.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1282.FeedThruLUT ));
  Controller_inst_SLICE_1428 \Controller_inst.SLICE_1428 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1283.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1281.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10271 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][15] ), 
    .Q1(\Controller_inst.temp_array[23][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1281.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1283.FeedThruLUT ));
  Controller_inst_SLICE_1431 \Controller_inst.SLICE_1431 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1286.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1284.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10205 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][5] ), 
    .Q1(\Controller_inst.temp_array[4][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1284.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1286.FeedThruLUT ));
  Controller_inst_SLICE_1432 \Controller_inst.SLICE_1432 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1287.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1285.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10271 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][13] ), 
    .Q1(\Controller_inst.temp_array[23][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1285.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1287.FeedThruLUT ));
  Controller_inst_SLICE_1435 \Controller_inst.SLICE_1435 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1312.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1288.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10205 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[4][3] ), 
    .Q1(\Controller_inst.temp_array[4][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1288.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1312.FeedThruLUT ));
  Controller_inst_SLICE_1436 \Controller_inst.SLICE_1436 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1290.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1289.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10271 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][11] ), 
    .Q1(\Controller_inst.temp_array[23][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1289.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1290.FeedThruLUT ));
  Controller_inst_SLICE_1438 \Controller_inst.SLICE_1438 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1292.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1291.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10271 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][9] ), 
    .Q1(\Controller_inst.temp_array[23][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1291.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1292.FeedThruLUT ));
  Controller_inst_SLICE_1440 \Controller_inst.SLICE_1440 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1294.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1293.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10271 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][7] ), 
    .Q1(\Controller_inst.temp_array[23][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1293.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1294.FeedThruLUT ));
  Controller_inst_SLICE_1442 \Controller_inst.SLICE_1442 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1296.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1295.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10271 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][5] ), 
    .Q1(\Controller_inst.temp_array[23][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1295.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1296.FeedThruLUT ));
  Controller_inst_SLICE_1444 \Controller_inst.SLICE_1444 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1298.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1297.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10271 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[23][3] ), 
    .Q1(\Controller_inst.temp_array[23][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1297.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1298.FeedThruLUT ));
  Controller_inst_SLICE_1447 \Controller_inst.SLICE_1447 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1301.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1300.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10269 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][15] ), 
    .Q1(\Controller_inst.temp_array[22][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1300.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1301.FeedThruLUT ));
  Controller_inst_SLICE_1449 \Controller_inst.SLICE_1449 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1303.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1302.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10269 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][13] ), 
    .Q1(\Controller_inst.temp_array[22][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1302.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1303.FeedThruLUT ));
  Controller_inst_SLICE_1451 \Controller_inst.SLICE_1451 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1305.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1304.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10269 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][11] ), 
    .Q1(\Controller_inst.temp_array[22][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1304.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1305.FeedThruLUT ));
  Controller_inst_SLICE_1453 \Controller_inst.SLICE_1453 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1307.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1306.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10269 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][9] ), 
    .Q1(\Controller_inst.temp_array[22][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1306.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1307.FeedThruLUT ));
  Controller_inst_SLICE_1455 \Controller_inst.SLICE_1455 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1309.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1308.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10269 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][7] ), 
    .Q1(\Controller_inst.temp_array[22][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1308.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1309.FeedThruLUT ));
  Controller_inst_SLICE_1457 \Controller_inst.SLICE_1457 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1311.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1310.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10269 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][5] ), 
    .Q1(\Controller_inst.temp_array[22][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1310.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1311.FeedThruLUT ));
  Controller_inst_SLICE_1460 \Controller_inst.SLICE_1460 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1315.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1313.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10269 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[22][3] ), 
    .Q1(\Controller_inst.temp_array[22][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1313.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1315.FeedThruLUT ));
  Controller_inst_SLICE_1463 \Controller_inst.SLICE_1463 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1318.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1316.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10199 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][15] ), 
    .Q1(\Controller_inst.temp_array[3][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1316.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1318.FeedThruLUT ));
  Controller_inst_SLICE_1466 \Controller_inst.SLICE_1466 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1321.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1319.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10267 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][15] ), 
    .Q1(\Controller_inst.temp_array[21][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1319.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1321.FeedThruLUT ));
  Controller_inst_SLICE_1467 \Controller_inst.SLICE_1467 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1322.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1320.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .C0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10199 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][13] ), 
    .Q1(\Controller_inst.temp_array[3][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1320.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1322.FeedThruLUT ));
  Controller_inst_SLICE_1470 \Controller_inst.SLICE_1470 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1325.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1323.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10267 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][13] ), 
    .Q1(\Controller_inst.temp_array[21][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1323.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1325.FeedThruLUT ));
  Controller_inst_SLICE_1471 \Controller_inst.SLICE_1471 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1326.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1324.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10199 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][11] ), 
    .Q1(\Controller_inst.temp_array[3][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1324.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1326.FeedThruLUT ));
  Controller_inst_SLICE_1474 \Controller_inst.SLICE_1474 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1329.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1327.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10267 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][11] ), 
    .Q1(\Controller_inst.temp_array[21][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1327.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1329.FeedThruLUT ));
  Controller_inst_SLICE_1475 \Controller_inst.SLICE_1475 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1330.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1328.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10199 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][9] ), 
    .Q1(\Controller_inst.temp_array[3][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1328.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1330.FeedThruLUT ));
  Controller_inst_SLICE_1478 \Controller_inst.SLICE_1478 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1333.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1331.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10267 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][9] ), 
    .Q1(\Controller_inst.temp_array[21][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1331.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1333.FeedThruLUT ));
  Controller_inst_SLICE_1479 \Controller_inst.SLICE_1479 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1334.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1332.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10199 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][7] ), 
    .Q1(\Controller_inst.temp_array[3][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1332.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1334.FeedThruLUT ));
  Controller_inst_SLICE_1482 \Controller_inst.SLICE_1482 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1337.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1335.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10267 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][7] ), 
    .Q1(\Controller_inst.temp_array[21][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1335.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1337.FeedThruLUT ));
  Controller_inst_SLICE_1483 \Controller_inst.SLICE_1483 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1338.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1336.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10199 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][5] ), 
    .Q1(\Controller_inst.temp_array[3][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1336.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1338.FeedThruLUT ));
  Controller_inst_SLICE_1486 \Controller_inst.SLICE_1486 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1341.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1339.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10267 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][5] ), 
    .Q1(\Controller_inst.temp_array[21][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1339.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1341.FeedThruLUT ));
  Controller_inst_SLICE_1487 \Controller_inst.SLICE_1487 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1342.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1340.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10199 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[3][3] ), 
    .Q1(\Controller_inst.temp_array[3][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1340.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1342.FeedThruLUT ));
  Controller_inst_SLICE_1490 \Controller_inst.SLICE_1490 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1345.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1343.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10267 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[21][3] ), 
    .Q1(\Controller_inst.temp_array[21][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1343.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1345.FeedThruLUT ));
  Controller_inst_SLICE_1493 \Controller_inst.SLICE_1493 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1348.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1346.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10193 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][15] ), 
    .Q1(\Controller_inst.temp_array[2][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1346.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1348.FeedThruLUT ));
  Controller_inst_SLICE_1496 \Controller_inst.SLICE_1496 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1351.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1349.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10265 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][15] ), 
    .Q1(\Controller_inst.temp_array[20][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1349.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1351.FeedThruLUT ));
  Controller_inst_SLICE_1497 \Controller_inst.SLICE_1497 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1352.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1350.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10193 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][13] ), 
    .Q1(\Controller_inst.temp_array[2][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1350.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1352.FeedThruLUT ));
  Controller_inst_SLICE_1500 \Controller_inst.SLICE_1500 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1355.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1353.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .C0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10265 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][13] ), 
    .Q1(\Controller_inst.temp_array[20][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1353.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1355.FeedThruLUT ));
  Controller_inst_SLICE_1501 \Controller_inst.SLICE_1501 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1356.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1354.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10193 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][11] ), 
    .Q1(\Controller_inst.temp_array[2][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1354.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1356.FeedThruLUT ));
  Controller_inst_SLICE_1504 \Controller_inst.SLICE_1504 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1358.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1357.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10265 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][11] ), 
    .Q1(\Controller_inst.temp_array[20][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1357.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1358.FeedThruLUT ));
  Controller_inst_SLICE_1506 \Controller_inst.SLICE_1506 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1360.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1359.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10265 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][9] ), 
    .Q1(\Controller_inst.temp_array[20][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1359.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1360.FeedThruLUT ));
  Controller_inst_SLICE_1508 \Controller_inst.SLICE_1508 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1362.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1361.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10265 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][7] ), 
    .Q1(\Controller_inst.temp_array[20][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1361.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1362.FeedThruLUT ));
  Controller_inst_SLICE_1510 \Controller_inst.SLICE_1510 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1364.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1363.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10265 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][5] ), 
    .Q1(\Controller_inst.temp_array[20][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1363.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1364.FeedThruLUT ));
  Controller_inst_SLICE_1512 \Controller_inst.SLICE_1512 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1366.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1365.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10265 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[20][3] ), 
    .Q1(\Controller_inst.temp_array[20][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1365.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1366.FeedThruLUT ));
  Controller_inst_SLICE_1515 \Controller_inst.SLICE_1515 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1369.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1368.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10263 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][15] ), 
    .Q1(\Controller_inst.temp_array[19][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1368.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1369.FeedThruLUT ));
  Controller_inst_SLICE_1517 \Controller_inst.SLICE_1517 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1371.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1370.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10263 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][13] ), 
    .Q1(\Controller_inst.temp_array[19][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1370.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1371.FeedThruLUT ));
  Controller_inst_SLICE_1519 \Controller_inst.SLICE_1519 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1373.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1372.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10263 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][11] ), 
    .Q1(\Controller_inst.temp_array[19][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1372.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1373.FeedThruLUT ));
  Controller_inst_SLICE_1521 \Controller_inst.SLICE_1521 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1375.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1374.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10263 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][9] ), 
    .Q1(\Controller_inst.temp_array[19][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1374.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1375.FeedThruLUT ));
  Controller_inst_SLICE_1523 \Controller_inst.SLICE_1523 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1377.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1376.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10263 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][7] ), 
    .Q1(\Controller_inst.temp_array[19][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1376.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1377.FeedThruLUT ));
  Controller_inst_SLICE_1525 \Controller_inst.SLICE_1525 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1379.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1378.FeedThruLUT ), 
    .B1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10263 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][5] ), 
    .Q1(\Controller_inst.temp_array[19][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1378.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1379.FeedThruLUT ));
  Controller_inst_SLICE_1527 \Controller_inst.SLICE_1527 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1381.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1380.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10263 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[19][3] ), 
    .Q1(\Controller_inst.temp_array[19][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1380.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1381.FeedThruLUT ));
  Controller_inst_SLICE_1530 \Controller_inst.SLICE_1530 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1384.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1383.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10255 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][15] ), 
    .Q1(\Controller_inst.temp_array[18][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1383.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1384.FeedThruLUT ));
  Controller_inst_SLICE_1532 \Controller_inst.SLICE_1532 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1386.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1385.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10255 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][13] ), 
    .Q1(\Controller_inst.temp_array[18][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1385.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1386.FeedThruLUT ));
  Controller_inst_SLICE_1534 \Controller_inst.SLICE_1534 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1388.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1387.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10255 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][11] ), 
    .Q1(\Controller_inst.temp_array[18][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1387.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1388.FeedThruLUT ));
  Controller_inst_SLICE_1536 \Controller_inst.SLICE_1536 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1390.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1389.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10255 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][9] ), 
    .Q1(\Controller_inst.temp_array[18][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1389.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1390.FeedThruLUT ));
  Controller_inst_SLICE_1538 \Controller_inst.SLICE_1538 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1392.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1391.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10255 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][7] ), 
    .Q1(\Controller_inst.temp_array[18][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1391.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1392.FeedThruLUT ));
  Controller_inst_SLICE_1540 \Controller_inst.SLICE_1540 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1394.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1393.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10255 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][5] ), 
    .Q1(\Controller_inst.temp_array[18][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1393.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1394.FeedThruLUT ));
  Controller_inst_SLICE_1542 \Controller_inst.SLICE_1542 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1396.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1395.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10255 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[18][3] ), 
    .Q1(\Controller_inst.temp_array[18][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1395.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1396.FeedThruLUT ));
  Controller_inst_SLICE_1545 \Controller_inst.SLICE_1545 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1399.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1398.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10247 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][15] ), 
    .Q1(\Controller_inst.temp_array[17][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1398.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1399.FeedThruLUT ));
  Controller_inst_SLICE_1547 \Controller_inst.SLICE_1547 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1401.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1400.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10247 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][13] ), 
    .Q1(\Controller_inst.temp_array[17][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1400.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1401.FeedThruLUT ));
  Controller_inst_SLICE_1549 \Controller_inst.SLICE_1549 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1403.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1402.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10247 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][11] ), 
    .Q1(\Controller_inst.temp_array[17][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1402.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1403.FeedThruLUT ));
  Controller_inst_SLICE_1551 \Controller_inst.SLICE_1551 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1405.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1404.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .C0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10247 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][9] ), 
    .Q1(\Controller_inst.temp_array[17][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1404.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1405.FeedThruLUT ));
  Controller_inst_SLICE_1553 \Controller_inst.SLICE_1553 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1407.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1406.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10247 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][7] ), 
    .Q1(\Controller_inst.temp_array[17][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1406.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1407.FeedThruLUT ));
  Controller_inst_SLICE_1555 \Controller_inst.SLICE_1555 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1409.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1408.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10247 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][5] ), 
    .Q1(\Controller_inst.temp_array[17][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1408.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1409.FeedThruLUT ));
  Controller_inst_SLICE_1557 \Controller_inst.SLICE_1557 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1411.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1410.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10247 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[17][3] ), 
    .Q1(\Controller_inst.temp_array[17][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1410.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1411.FeedThruLUT ));
  Controller_inst_SLICE_1560 \Controller_inst.SLICE_1560 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1414.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1413.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10239 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][15] ), 
    .Q1(\Controller_inst.temp_array[16][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1413.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1414.FeedThruLUT ));
  Controller_inst_SLICE_1562 \Controller_inst.SLICE_1562 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1416.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1415.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10239 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][13] ), 
    .Q1(\Controller_inst.temp_array[16][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1415.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1416.FeedThruLUT ));
  Controller_inst_SLICE_1564 \Controller_inst.SLICE_1564 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1418.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1417.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10239 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][11] ), 
    .Q1(\Controller_inst.temp_array[16][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1417.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1418.FeedThruLUT ));
  Controller_inst_SLICE_1566 \Controller_inst.SLICE_1566 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1420.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1419.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10239 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][9] ), 
    .Q1(\Controller_inst.temp_array[16][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1419.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1420.FeedThruLUT ));
  Controller_inst_SLICE_1568 \Controller_inst.SLICE_1568 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1422.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1421.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .C0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10239 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][7] ), 
    .Q1(\Controller_inst.temp_array[16][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1421.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1422.FeedThruLUT ));
  Controller_inst_SLICE_1570 \Controller_inst.SLICE_1570 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1424.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1423.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10239 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][5] ), 
    .Q1(\Controller_inst.temp_array[16][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1423.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1424.FeedThruLUT ));
  Controller_inst_SLICE_1572 \Controller_inst.SLICE_1572 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1426.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1425.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10239 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[16][3] ), 
    .Q1(\Controller_inst.temp_array[16][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1425.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1426.FeedThruLUT ));
  Controller_inst_SLICE_1575 \Controller_inst.SLICE_1575 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1429.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1428.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10233 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][15] ), 
    .Q1(\Controller_inst.temp_array[15][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1428.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1429.FeedThruLUT ));
  Controller_inst_SLICE_1577 \Controller_inst.SLICE_1577 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1431.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1430.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10233 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][13] ), 
    .Q1(\Controller_inst.temp_array[15][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1430.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1431.FeedThruLUT ));
  Controller_inst_SLICE_1579 \Controller_inst.SLICE_1579 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1433.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1432.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10233 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][11] ), 
    .Q1(\Controller_inst.temp_array[15][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1432.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1433.FeedThruLUT ));
  Controller_inst_SLICE_1581 \Controller_inst.SLICE_1581 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1435.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1434.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10233 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][9] ), 
    .Q1(\Controller_inst.temp_array[15][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1434.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1435.FeedThruLUT ));
  Controller_inst_SLICE_1583 \Controller_inst.SLICE_1583 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1437.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1436.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10233 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][7] ), 
    .Q1(\Controller_inst.temp_array[15][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1436.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1437.FeedThruLUT ));
  Controller_inst_SLICE_1585 \Controller_inst.SLICE_1585 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1439.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1438.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10233 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][5] ), 
    .Q1(\Controller_inst.temp_array[15][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1438.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1439.FeedThruLUT ));
  Controller_inst_SLICE_1587 \Controller_inst.SLICE_1587 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1441.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1440.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10233 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[15][3] ), 
    .Q1(\Controller_inst.temp_array[15][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1440.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1441.FeedThruLUT ));
  Controller_inst_SLICE_1590 \Controller_inst.SLICE_1590 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1444.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1443.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10225 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][15] ), 
    .Q1(\Controller_inst.temp_array[14][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1443.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1444.FeedThruLUT ));
  Controller_inst_SLICE_1592 \Controller_inst.SLICE_1592 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1446.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1445.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10225 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][13] ), 
    .Q1(\Controller_inst.temp_array[14][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1445.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1446.FeedThruLUT ));
  Controller_inst_SLICE_1594 \Controller_inst.SLICE_1594 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1448.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1447.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10225 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][11] ), 
    .Q1(\Controller_inst.temp_array[14][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1447.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1448.FeedThruLUT ));
  Controller_inst_SLICE_1596 \Controller_inst.SLICE_1596 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1450.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1449.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10225 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][9] ), 
    .Q1(\Controller_inst.temp_array[14][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1449.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1450.FeedThruLUT ));
  Controller_inst_SLICE_1598 \Controller_inst.SLICE_1598 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1452.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1451.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10225 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][7] ), 
    .Q1(\Controller_inst.temp_array[14][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1451.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1452.FeedThruLUT ));
  Controller_inst_SLICE_1600 \Controller_inst.SLICE_1600 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1454.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1453.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10225 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][5] ), 
    .Q1(\Controller_inst.temp_array[14][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1453.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1454.FeedThruLUT ));
  Controller_inst_SLICE_1602 \Controller_inst.SLICE_1602 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1456.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1455.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10225 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[14][3] ), 
    .Q1(\Controller_inst.temp_array[14][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1455.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1456.FeedThruLUT ));
  Controller_inst_SLICE_1605 \Controller_inst.SLICE_1605 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1459.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1458.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .C0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10209 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][15] ), 
    .Q1(\Controller_inst.temp_array[13][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1458.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1459.FeedThruLUT ));
  Controller_inst_SLICE_1607 \Controller_inst.SLICE_1607 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1461.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1460.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10209 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][13] ), 
    .Q1(\Controller_inst.temp_array[13][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1460.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1461.FeedThruLUT ));
  Controller_inst_SLICE_1609 \Controller_inst.SLICE_1609 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1463.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1462.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10209 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][11] ), 
    .Q1(\Controller_inst.temp_array[13][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1462.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1463.FeedThruLUT ));
  Controller_inst_SLICE_1611 \Controller_inst.SLICE_1611 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1465.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1464.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10209 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][9] ), 
    .Q1(\Controller_inst.temp_array[13][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1464.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1465.FeedThruLUT ));
  Controller_inst_SLICE_1613 \Controller_inst.SLICE_1613 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1467.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1466.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10209 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][7] ), 
    .Q1(\Controller_inst.temp_array[13][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1466.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1467.FeedThruLUT ));
  Controller_inst_SLICE_1615 \Controller_inst.SLICE_1615 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1469.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1468.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .C0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10209 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][5] ), 
    .Q1(\Controller_inst.temp_array[13][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1468.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1469.FeedThruLUT ));
  Controller_inst_SLICE_1617 \Controller_inst.SLICE_1617 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1471.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1470.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10209 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[13][3] ), 
    .Q1(\Controller_inst.temp_array[13][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1470.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1471.FeedThruLUT ));
  Controller_inst_SLICE_1620 \Controller_inst.SLICE_1620 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1474.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1473.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10203 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][15] ), 
    .Q1(\Controller_inst.temp_array[12][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1473.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1474.FeedThruLUT ));
  Controller_inst_SLICE_1622 \Controller_inst.SLICE_1622 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1476.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1475.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10203 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][13] ), 
    .Q1(\Controller_inst.temp_array[12][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1475.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1476.FeedThruLUT ));
  Controller_inst_SLICE_1624 \Controller_inst.SLICE_1624 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1478.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1477.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10203 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][11] ), 
    .Q1(\Controller_inst.temp_array[12][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1477.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1478.FeedThruLUT ));
  Controller_inst_SLICE_1626 \Controller_inst.SLICE_1626 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1480.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1479.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10203 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][9] ), 
    .Q1(\Controller_inst.temp_array[12][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1479.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1480.FeedThruLUT ));
  Controller_inst_SLICE_1628 \Controller_inst.SLICE_1628 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1482.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1481.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .C0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10203 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][7] ), 
    .Q1(\Controller_inst.temp_array[12][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1481.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1482.FeedThruLUT ));
  Controller_inst_SLICE_1630 \Controller_inst.SLICE_1630 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1484.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1483.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10203 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][5] ), 
    .Q1(\Controller_inst.temp_array[12][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1483.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1484.FeedThruLUT ));
  Controller_inst_SLICE_1632 \Controller_inst.SLICE_1632 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1486.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1485.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10203 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[12][3] ), 
    .Q1(\Controller_inst.temp_array[12][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1485.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1486.FeedThruLUT ));
  Controller_inst_SLICE_1635 \Controller_inst.SLICE_1635 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1489.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1488.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10201 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][15] ), 
    .Q1(\Controller_inst.temp_array[11][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1488.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1489.FeedThruLUT ));
  Controller_inst_SLICE_1637 \Controller_inst.SLICE_1637 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1491.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1490.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10201 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][13] ), 
    .Q1(\Controller_inst.temp_array[11][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1490.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1491.FeedThruLUT ));
  Controller_inst_SLICE_1639 \Controller_inst.SLICE_1639 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1493.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1492.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10201 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[11][11] ), 
    .Q1(\Controller_inst.temp_array[11][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1492.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1493.FeedThruLUT ));
  Controller_inst_SLICE_1642 \Controller_inst.SLICE_1642 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1496.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1495.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][9] ), 
    .Q1(\Controller_inst.temp_array[2][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1495.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1496.FeedThruLUT ));
  Controller_inst_SLICE_1644 \Controller_inst.SLICE_1644 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1498.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1497.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][7] ), 
    .Q1(\Controller_inst.temp_array[2][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1497.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1498.FeedThruLUT ));
  Controller_inst_SLICE_1646 \Controller_inst.SLICE_1646 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1500.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1499.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .C0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][5] ), 
    .Q1(\Controller_inst.temp_array[2][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1499.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1500.FeedThruLUT ));
  Controller_inst_SLICE_1648 \Controller_inst.SLICE_1648 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1502.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1501.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .C0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10193 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[2][3] ), 
    .Q1(\Controller_inst.temp_array[2][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1501.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1502.FeedThruLUT ));
  Controller_inst_SLICE_1651 \Controller_inst.SLICE_1651 ( 
    .DI1(\Controller_inst.int_FIFO_Q[14].sig_1505.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1504.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[14] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10191 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][15] ), 
    .Q1(\Controller_inst.temp_array[1][14] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1504.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[14].sig_1505.FeedThruLUT ));
  Controller_inst_SLICE_1653 \Controller_inst.SLICE_1653 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1507.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[13].sig_1506.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[13] ), .CE(\Controller_inst.n10191 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][13] ), 
    .Q1(\Controller_inst.temp_array[1][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[13].sig_1506.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1507.FeedThruLUT ));
  Controller_inst_SLICE_1655 \Controller_inst.SLICE_1655 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1509.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1508.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10191 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][11] ), 
    .Q1(\Controller_inst.temp_array[1][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1508.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1509.FeedThruLUT ));
  Controller_inst_SLICE_1657 \Controller_inst.SLICE_1657 ( 
    .DI1(\Controller_inst.int_FIFO_Q[8].sig_1511.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1510.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[8] ), .D0(\Controller_inst.int_FIFO_Q[9] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][9] ), 
    .Q1(\Controller_inst.temp_array[1][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1510.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[8].sig_1511.FeedThruLUT ));
  Controller_inst_SLICE_1659 \Controller_inst.SLICE_1659 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1513.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1512.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][7] ), 
    .Q1(\Controller_inst.temp_array[1][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1512.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1513.FeedThruLUT ));
  Controller_inst_SLICE_1662 \Controller_inst.SLICE_1662 ( 
    .DI1(\Controller_inst.int_FIFO_Q[12].sig_1520.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[15].sig_1514.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_Q[15] ), .CE(\Controller_inst.n10189 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][15] ), 
    .Q1(\Controller_inst.temp_array[0][12] ), 
    .F0(\Controller_inst.int_FIFO_Q[15].sig_1514.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[12].sig_1520.FeedThruLUT ));
  Controller_inst_SLICE_1663 \Controller_inst.SLICE_1663 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1517.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1515.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][5] ), 
    .Q1(\Controller_inst.temp_array[1][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1515.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1517.FeedThruLUT ));
  Controller_inst_SLICE_1664 \Controller_inst.SLICE_1664 ( 
    .DI1(\Controller_inst.int_FIFO_Q[13].sig_1518.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[14].sig_1516.FeedThruLUT ), 
    .C1(\Controller_inst.int_FIFO_Q[13] ), 
    .D0(\Controller_inst.int_FIFO_Q[14] ), .CE(\Controller_inst.n10189 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][14] ), 
    .Q1(\Controller_inst.temp_array[0][13] ), 
    .F0(\Controller_inst.int_FIFO_Q[14].sig_1516.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[13].sig_1518.FeedThruLUT ));
  Controller_inst_SLICE_1667 \Controller_inst.SLICE_1667 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1521.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1519.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10191 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[1][3] ), 
    .Q1(\Controller_inst.temp_array[1][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1519.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1521.FeedThruLUT ));
  Controller_inst_SLICE_1670 \Controller_inst.SLICE_1670 ( 
    .DI1(\Controller_inst.int_FIFO_Q[10].sig_1524.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[11].sig_1522.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_Q[11] ), .CE(\Controller_inst.n10189 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][11] ), 
    .Q1(\Controller_inst.temp_array[0][10] ), 
    .F0(\Controller_inst.int_FIFO_Q[11].sig_1522.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[10].sig_1524.FeedThruLUT ));
  Controller_inst_SLICE_1673 \Controller_inst.SLICE_1673 ( 
    .DI0(\Controller_inst.int_FIFO_Q[9].sig_1525.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[9] ), .CE(\Controller_inst.n10189 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][9] ), 
    .F0(\Controller_inst.int_FIFO_Q[9].sig_1525.FeedThruLUT ));
  Controller_inst_SLICE_1674 \Controller_inst.SLICE_1674 ( 
    .DI0(\Controller_inst.int_FIFO_Q[8].sig_1526.FeedThruLUT ), 
    .D0(\Controller_inst.int_FIFO_Q[8] ), .CE(\Controller_inst.n10189 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_array[0][8] ), 
    .F0(\Controller_inst.int_FIFO_Q[8].sig_1526.FeedThruLUT ));
  Controller_inst_SLICE_1675 \Controller_inst.SLICE_1675 ( 
    .DI1(\Controller_inst.int_FIFO_Q[6].sig_1528.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[7].sig_1527.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[6] ), .D0(\Controller_inst.int_FIFO_Q[7] ), 
    .CE(\Controller_inst.n10189 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][7] ), 
    .Q1(\Controller_inst.temp_array[0][6] ), 
    .F0(\Controller_inst.int_FIFO_Q[7].sig_1527.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[6].sig_1528.FeedThruLUT ));
  Controller_inst_SLICE_1677 \Controller_inst.SLICE_1677 ( 
    .DI1(\Controller_inst.int_FIFO_Q[4].sig_1530.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[5].sig_1529.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[4] ), .D0(\Controller_inst.int_FIFO_Q[5] ), 
    .CE(\Controller_inst.n10189 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][5] ), 
    .Q1(\Controller_inst.temp_array[0][4] ), 
    .F0(\Controller_inst.int_FIFO_Q[5].sig_1529.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[4].sig_1530.FeedThruLUT ));
  Controller_inst_SLICE_1679 \Controller_inst.SLICE_1679 ( 
    .DI1(\Controller_inst.int_FIFO_Q[2].sig_1532.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[3].sig_1531.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[2] ), .D0(\Controller_inst.int_FIFO_Q[3] ), 
    .CE(\Controller_inst.n10189 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][3] ), 
    .Q1(\Controller_inst.temp_array[0][2] ), 
    .F0(\Controller_inst.int_FIFO_Q[3].sig_1531.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[2].sig_1532.FeedThruLUT ));
  Controller_inst_SLICE_1681 \Controller_inst.SLICE_1681 ( 
    .DI1(\Controller_inst.int_FIFO_Q[0].sig_1534.FeedThruLUT ), 
    .DI0(\Controller_inst.int_FIFO_Q[1].sig_1533.FeedThruLUT ), 
    .D1(\Controller_inst.int_FIFO_Q[0] ), .D0(\Controller_inst.int_FIFO_Q[1] ), 
    .CE(\Controller_inst.n10189 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_array[0][1] ), 
    .Q1(\Controller_inst.temp_array[0][0] ), 
    .F0(\Controller_inst.int_FIFO_Q[1].sig_1533.FeedThruLUT ), 
    .F1(\Controller_inst.int_FIFO_Q[0].sig_1534.FeedThruLUT ));
  SLICE_1683 SLICE_1683( .DI1(n21821), .DI0(n21817), .D1(n14937), .C1(n14943), 
    .B1(\rhd_index[4] ), .A1(n21816), .D0(n14929), .C0(n23228), .B0(n21816), 
    .A0(\rhd_index[4] ), .CE(\Controller_inst.n4_adj_2586 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[1] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[2] ), .F0(n21817), .F1(n21821));
  SLICE_1685 SLICE_1685( .DI1(n21820), .DI0(n21819), .D1(n14946), .C1(n14943), 
    .B1(n21816), .A1(\rhd_index[4] ), .D0(n14939), .C0(n23226), 
    .B0(\rhd_index[4] ), .A0(n21816), .CE(\Controller_inst.n4_adj_2586 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[3] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[4] ), .F0(n21819), .F1(n21820));
  SLICE_1688 SLICE_1688( .DI1(n21623), .DI0(n9605), .D1(n22335), .C1(n12), 
    .B1(rhd_done_config), .A1(\rhd_index[5] ), .D0(n62), .C0(n31), 
    .B0(\rhd_index[5] ), .CE(\Controller_inst.n4_adj_2586 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[9] ), .F0(n9605), .F1(n21623));
  SLICE_1690 SLICE_1690( .DI1(n9602), .DI0(n17448), .D1(n24401), 
    .C1(rhd_done_config), .B1(\rhd_index[3] ), .A1(\rhd_index[5] ), 
    .D0(\rhd_index[5] ), .C0(\rhd_index[3] ), .B0(\rhd_index[2] ), .A0(n5), 
    .CE(\Controller_inst.n4_adj_2586 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD_TX_Byte[10] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[11] ), .F0(n17448), .F1(n9602));
  SLICE_1692 SLICE_1692( .DI1(n9600), .DI0(n24887), .D1(n23237), .C1(n21811), 
    .B1(rhd_done_config), .A1(\rhd_index[5] ), .D0(\rhd_index[5] ), 
    .C0(n23236), .B0(n23235), .A0(n24884), .CE(\Controller_inst.n4_adj_2586 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[12] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[13] ), .F0(n24887), .F1(n9600));
  SLICE_1694 SLICE_1694( .DI1(n11), .DI0(n9599), .D1(n21803), .C1(n16), 
    .B1(rhd_done_config), .A1(\rhd_index[3] ), .D0(n23240), .C0(n15210), 
    .B0(n22335), .A0(rhd_done_config), .CE(\Controller_inst.n4_adj_2586 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD_TX_Byte[14] ), 
    .Q1(\Controller_inst.int_RHD_TX_Byte[15] ), .F0(n9599), .F1(n11));
  Controller_inst_SLICE_1696 \Controller_inst.SLICE_1696 ( 
    .DI1(\Controller_inst.n167_adj_2776[2] ), 
    .DI0(\Controller_inst.n167_adj_2776[1] ), .D1(\Controller_inst.n133[2] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[1] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[1] ), 
    .Q1(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n167_adj_2776[1] ), 
    .F1(\Controller_inst.n167_adj_2776[2] ));
  Controller_inst_SLICE_1698 \Controller_inst.SLICE_1698 ( 
    .DI1(\Controller_inst.n167_adj_2776[4] ), 
    .DI0(\Controller_inst.n167_adj_2776[3] ), .D1(\Controller_inst.n133[4] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[3] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[3] ), 
    .Q1(\Controller_inst.stm32_counter[4] ), 
    .F0(\Controller_inst.n167_adj_2776[3] ), 
    .F1(\Controller_inst.n167_adj_2776[4] ));
  Controller_inst_SLICE_1700 \Controller_inst.SLICE_1700 ( 
    .DI1(\Controller_inst.n167_adj_2776[6] ), 
    .DI0(\Controller_inst.n167_adj_2776[5] ), .D1(\Controller_inst.n133[6] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[5] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[5] ), 
    .Q1(\Controller_inst.stm32_counter[6] ), 
    .F0(\Controller_inst.n167_adj_2776[5] ), 
    .F1(\Controller_inst.n167_adj_2776[6] ));
  Controller_inst_SLICE_1702 \Controller_inst.SLICE_1702 ( 
    .DI1(\Controller_inst.n167_adj_2776[8] ), 
    .DI0(\Controller_inst.n167_adj_2776[7] ), .D1(\Controller_inst.n133[8] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[7] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[7] ), 
    .Q1(\Controller_inst.stm32_counter[8] ), 
    .F0(\Controller_inst.n167_adj_2776[7] ), 
    .F1(\Controller_inst.n167_adj_2776[8] ));
  Controller_inst_SLICE_1704 \Controller_inst.SLICE_1704 ( 
    .DI1(\Controller_inst.n167_adj_2776[10] ), 
    .DI0(\Controller_inst.n167_adj_2776[9] ), .D1(\Controller_inst.n133[10] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[9] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[9] ), 
    .Q1(\Controller_inst.stm32_counter[10] ), 
    .F0(\Controller_inst.n167_adj_2776[9] ), 
    .F1(\Controller_inst.n167_adj_2776[10] ));
  Controller_inst_SLICE_1706 \Controller_inst.SLICE_1706 ( 
    .DI1(\Controller_inst.n167_adj_2776[12] ), 
    .DI0(\Controller_inst.n167_adj_2776[11] ), .D1(\Controller_inst.n133[12] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[11] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[11] ), 
    .Q1(\Controller_inst.stm32_counter[12] ), 
    .F0(\Controller_inst.n167_adj_2776[11] ), 
    .F1(\Controller_inst.n167_adj_2776[12] ));
  Controller_inst_SLICE_1708 \Controller_inst.SLICE_1708 ( 
    .DI1(\Controller_inst.n167_adj_2776[14] ), 
    .DI0(\Controller_inst.n167_adj_2776[13] ), .D1(\Controller_inst.n133[14] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[13] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[13] ), 
    .Q1(\Controller_inst.stm32_counter[14] ), 
    .F0(\Controller_inst.n167_adj_2776[13] ), 
    .F1(\Controller_inst.n167_adj_2776[14] ));
  Controller_inst_SLICE_1710 \Controller_inst.SLICE_1710 ( 
    .DI1(\Controller_inst.n167_adj_2776[16] ), 
    .DI0(\Controller_inst.n167_adj_2776[15] ), .D1(\Controller_inst.n133[16] ), 
    .B1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[15] ), 
    .C0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[15] ), 
    .Q1(\Controller_inst.stm32_counter[16] ), 
    .F0(\Controller_inst.n167_adj_2776[15] ), 
    .F1(\Controller_inst.n167_adj_2776[16] ));
  Controller_inst_SLICE_1712 \Controller_inst.SLICE_1712 ( 
    .DI1(\Controller_inst.n167_adj_2776[18] ), 
    .DI0(\Controller_inst.n167_adj_2776[17] ), .D1(\Controller_inst.n133[18] ), 
    .B1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[17] ), 
    .C0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[17] ), 
    .Q1(\Controller_inst.stm32_counter[18] ), 
    .F0(\Controller_inst.n167_adj_2776[17] ), 
    .F1(\Controller_inst.n167_adj_2776[18] ));
  Controller_inst_SLICE_1714 \Controller_inst.SLICE_1714 ( 
    .DI1(\Controller_inst.n167_adj_2776[20] ), 
    .DI0(\Controller_inst.n167_adj_2776[19] ), .D1(\Controller_inst.n133[20] ), 
    .B1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[19] ), 
    .C0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[19] ), 
    .Q1(\Controller_inst.stm32_counter[20] ), 
    .F0(\Controller_inst.n167_adj_2776[19] ), 
    .F1(\Controller_inst.n167_adj_2776[20] ));
  Controller_inst_SLICE_1716 \Controller_inst.SLICE_1716 ( 
    .DI1(\Controller_inst.n167_adj_2776[22] ), 
    .DI0(\Controller_inst.n167_adj_2776[21] ), .D1(\Controller_inst.n133[22] ), 
    .B1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[21] ), 
    .C0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[21] ), 
    .Q1(\Controller_inst.stm32_counter[22] ), 
    .F0(\Controller_inst.n167_adj_2776[21] ), 
    .F1(\Controller_inst.n167_adj_2776[22] ));
  Controller_inst_SLICE_1718 \Controller_inst.SLICE_1718 ( 
    .DI1(\Controller_inst.n167_adj_2776[24] ), 
    .DI0(\Controller_inst.n167_adj_2776[23] ), .D1(\Controller_inst.n133[24] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[23] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[23] ), 
    .Q1(\Controller_inst.stm32_counter[24] ), 
    .F0(\Controller_inst.n167_adj_2776[23] ), 
    .F1(\Controller_inst.n167_adj_2776[24] ));
  Controller_inst_SLICE_1720 \Controller_inst.SLICE_1720 ( 
    .DI1(\Controller_inst.n167_adj_2776[26] ), 
    .DI0(\Controller_inst.n167_adj_2776[25] ), .D1(\Controller_inst.n133[26] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[25] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[25] ), 
    .Q1(\Controller_inst.stm32_counter[26] ), 
    .F0(\Controller_inst.n167_adj_2776[25] ), 
    .F1(\Controller_inst.n167_adj_2776[26] ));
  Controller_inst_SLICE_1722 \Controller_inst.SLICE_1722 ( 
    .DI1(\Controller_inst.n167_adj_2776[28] ), 
    .DI0(\Controller_inst.n167_adj_2776[27] ), .D1(\Controller_inst.n133[28] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[27] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[27] ), 
    .Q1(\Controller_inst.stm32_counter[28] ), 
    .F0(\Controller_inst.n167_adj_2776[27] ), 
    .F1(\Controller_inst.n167_adj_2776[28] ));
  Controller_inst_SLICE_1724 \Controller_inst.SLICE_1724 ( 
    .DI1(\Controller_inst.n167_adj_2776[30] ), 
    .DI0(\Controller_inst.n167_adj_2776[29] ), .D1(\Controller_inst.n133[30] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n133[29] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[29] ), 
    .Q1(\Controller_inst.stm32_counter[30] ), 
    .F0(\Controller_inst.n167_adj_2776[29] ), 
    .F1(\Controller_inst.n167_adj_2776[30] ));
  Controller_inst_SLICE_1727 \Controller_inst.SLICE_1727 ( 
    .DI1(\Controller_inst.n167_adj_2777[2] ), 
    .DI0(\Controller_inst.n167_adj_2777[1] ), 
    .C1(\Controller_inst.n133_adj_2779[2] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[1] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\rhd_index[1] ), .Q1(\rhd_index[2] ), 
    .F0(\Controller_inst.n167_adj_2777[1] ), 
    .F1(\Controller_inst.n167_adj_2777[2] ));
  Controller_inst_SLICE_1729 \Controller_inst.SLICE_1729 ( 
    .DI1(\Controller_inst.n167_adj_2777[4] ), 
    .DI0(\Controller_inst.n167_adj_2777[3] ), 
    .D1(\Controller_inst.n133_adj_2779[4] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[3] ), .B0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\rhd_index[3] ), .Q1(\rhd_index[4] ), 
    .F0(\Controller_inst.n167_adj_2777[3] ), 
    .F1(\Controller_inst.n167_adj_2777[4] ));
  Controller_inst_SLICE_1731 \Controller_inst.SLICE_1731 ( 
    .DI0(\Controller_inst.n167_adj_2777[5] ), 
    .D0(\Controller_inst.n133_adj_2779[5] ), .B0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\rhd_index[5] ), 
    .F0(\Controller_inst.n167_adj_2777[5] ));
  Controller_inst_SLICE_1732 \Controller_inst.SLICE_1732 ( 
    .DI1(\Controller_inst.n167_adj_2777[7] ), 
    .DI0(\Controller_inst.n167_adj_2777[6] ), 
    .D1(\Controller_inst.n133_adj_2779[7] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[6] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[6]_2 ), 
    .Q1(\Controller_inst.rhd_index[7]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[6] ), 
    .F1(\Controller_inst.n167_adj_2777[7] ));
  Controller_inst_SLICE_1734 \Controller_inst.SLICE_1734 ( 
    .DI1(\Controller_inst.n167_adj_2777[9] ), 
    .DI0(\Controller_inst.n167_adj_2777[8] ), 
    .D1(\Controller_inst.n133_adj_2779[9] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[8] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[8]_2 ), 
    .Q1(\Controller_inst.rhd_index[9]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[8] ), 
    .F1(\Controller_inst.n167_adj_2777[9] ));
  Controller_inst_SLICE_1736 \Controller_inst.SLICE_1736 ( 
    .DI1(\Controller_inst.n167_adj_2777[11] ), 
    .DI0(\Controller_inst.n167_adj_2777[10] ), 
    .D1(\Controller_inst.n133_adj_2779[11] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[10] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[10]_2 ), 
    .Q1(\Controller_inst.rhd_index[11]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[10] ), 
    .F1(\Controller_inst.n167_adj_2777[11] ));
  Controller_inst_SLICE_1738 \Controller_inst.SLICE_1738 ( 
    .DI1(\Controller_inst.n167_adj_2777[13] ), 
    .DI0(\Controller_inst.n167_adj_2777[12] ), 
    .D1(\Controller_inst.n133_adj_2779[13] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[12] ), .B0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[12]_2 ), 
    .Q1(\Controller_inst.rhd_index[13]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[12] ), 
    .F1(\Controller_inst.n167_adj_2777[13] ));
  Controller_inst_SLICE_1740 \Controller_inst.SLICE_1740 ( 
    .DI1(\Controller_inst.n167_adj_2777[15] ), 
    .DI0(\Controller_inst.n167_adj_2777[14] ), 
    .D1(\Controller_inst.n133_adj_2779[15] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[14] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[14]_2 ), 
    .Q1(\Controller_inst.rhd_index[15]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[14] ), 
    .F1(\Controller_inst.n167_adj_2777[15] ));
  Controller_inst_SLICE_1742 \Controller_inst.SLICE_1742 ( 
    .DI1(\Controller_inst.n167_adj_2777[17] ), 
    .DI0(\Controller_inst.n167_adj_2777[16] ), 
    .D1(\Controller_inst.n133_adj_2779[17] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n9668 ), .C0(\Controller_inst.n133_adj_2779[16] ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[16]_2 ), 
    .Q1(\Controller_inst.rhd_index[17]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[16] ), 
    .F1(\Controller_inst.n167_adj_2777[17] ));
  Controller_inst_SLICE_1746 \Controller_inst.SLICE_1746 ( 
    .DI1(\Controller_inst.n167_adj_2777[21] ), 
    .DI0(\Controller_inst.n167_adj_2777[20] ), 
    .D1(\Controller_inst.n133_adj_2779[21] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[20] ), .B0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[20]_2 ), 
    .Q1(\Controller_inst.rhd_index[21]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[20] ), 
    .F1(\Controller_inst.n167_adj_2777[21] ));
  Controller_inst_SLICE_1748 \Controller_inst.SLICE_1748 ( 
    .DI1(\Controller_inst.n167_adj_2777[23] ), 
    .DI0(\Controller_inst.n167_adj_2777[22] ), .D1(\Controller_inst.n9668 ), 
    .C1(\Controller_inst.n133_adj_2779[23] ), 
    .D0(\Controller_inst.n133_adj_2779[22] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[22]_2 ), 
    .Q1(\Controller_inst.rhd_index[23]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[22] ), 
    .F1(\Controller_inst.n167_adj_2777[23] ));
  Controller_inst_SLICE_1750 \Controller_inst.SLICE_1750 ( 
    .DI1(\Controller_inst.n167_adj_2777[25] ), 
    .DI0(\Controller_inst.n167_adj_2777[24] ), 
    .D1(\Controller_inst.n133_adj_2779[25] ), .B1(\Controller_inst.n9668 ), 
    .C0(\Controller_inst.n133_adj_2779[24] ), .A0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[24]_2 ), 
    .Q1(\Controller_inst.rhd_index[25]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[24] ), 
    .F1(\Controller_inst.n167_adj_2777[25] ));
  Controller_inst_SLICE_1753 \Controller_inst.SLICE_1753 ( 
    .DI1(\Controller_inst.n167_adj_2777[31] ), 
    .DI0(\Controller_inst.n167_adj_2777[27] ), 
    .D1(\Controller_inst.n133_adj_2779[31] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.n133_adj_2779[27] ), .C0(\Controller_inst.n9668 ), 
    .CE(\Controller_inst.n4_adj_2589 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[27]_2 ), 
    .Q1(\Controller_inst.rhd_index[31]_2 ), 
    .F0(\Controller_inst.n167_adj_2777[27] ), 
    .F1(\Controller_inst.n167_adj_2777[31] ));
  Controller_inst_SLICE_1758 \Controller_inst.SLICE_1758 ( 
    .DI1(\Controller_inst.n33_2[2].sig_2172.FeedThruLUT ), 
    .DI0(\Controller_inst.n33_2[1].sig_2171.FeedThruLUT ), 
    .D1(\Controller_inst.n33_2[2] ), .D0(\Controller_inst.n33_2[1] ), 
    .CE(\Controller_inst.n10207 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.data_array_send_count[1] ), 
    .Q1(\Controller_inst.data_array_send_count[2] ), 
    .F0(\Controller_inst.n33_2[1].sig_2171.FeedThruLUT ), 
    .F1(\Controller_inst.n33_2[2].sig_2172.FeedThruLUT ));
  Controller_inst_SLICE_1760 \Controller_inst.SLICE_1760 ( 
    .DI1(\Controller_inst.n33_2[4].sig_2174.FeedThruLUT ), 
    .DI0(\Controller_inst.n33_2[3].sig_2173.FeedThruLUT ), 
    .D1(\Controller_inst.n33_2[4] ), .D0(\Controller_inst.n33_2[3] ), 
    .CE(\Controller_inst.n10207 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.data_array_send_count[3] ), 
    .Q1(\Controller_inst.data_array_send_count[4] ), 
    .F0(\Controller_inst.n33_2[3].sig_2173.FeedThruLUT ), 
    .F1(\Controller_inst.n33_2[4].sig_2174.FeedThruLUT ));
  Controller_inst_SLICE_1762 \Controller_inst.SLICE_1762 ( 
    .DI1(\Controller_inst.n33_2[6].sig_2176.FeedThruLUT ), 
    .DI0(\Controller_inst.n33_2[5].sig_2175.FeedThruLUT ), 
    .D1(\Controller_inst.n33_2[6] ), .D0(\Controller_inst.n33_2[5] ), 
    .CE(\Controller_inst.n10207 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.data_array_send_count[5] ), 
    .Q1(\Controller_inst.data_array_send_count[6] ), 
    .F0(\Controller_inst.n33_2[5].sig_2175.FeedThruLUT ), 
    .F1(\Controller_inst.n33_2[6].sig_2176.FeedThruLUT ));
  Controller_inst_SLICE_1764 \Controller_inst.SLICE_1764 ( 
    .DI1(\Controller_inst.n167_adj_2778[2] ), 
    .DI0(\Controller_inst.n167_adj_2778[1] ), 
    .D1(\Controller_inst.n133_adj_2775[2] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[1] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[1] ), 
    .Q1(\Controller_inst.full_cycle_count[2] ), 
    .F0(\Controller_inst.n167_adj_2778[1] ), 
    .F1(\Controller_inst.n167_adj_2778[2] ));
  Controller_inst_SLICE_1766 \Controller_inst.SLICE_1766 ( 
    .DI1(\Controller_inst.n167_adj_2778[4] ), 
    .DI0(\Controller_inst.n167_adj_2778[3] ), 
    .D1(\Controller_inst.n133_adj_2775[4] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[3] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[3] ), 
    .Q1(\Controller_inst.full_cycle_count[4] ), 
    .F0(\Controller_inst.n167_adj_2778[3] ), 
    .F1(\Controller_inst.n167_adj_2778[4] ));
  Controller_inst_SLICE_1768 \Controller_inst.SLICE_1768 ( 
    .DI1(\Controller_inst.n167_adj_2778[6] ), 
    .DI0(\Controller_inst.n167_adj_2778[5] ), 
    .D1(\Controller_inst.n133_adj_2775[6] ), .B1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[5] ), .C0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[5] ), 
    .Q1(\Controller_inst.full_cycle_count[6] ), 
    .F0(\Controller_inst.n167_adj_2778[5] ), 
    .F1(\Controller_inst.n167_adj_2778[6] ));
  Controller_inst_SLICE_1770 \Controller_inst.SLICE_1770 ( 
    .DI1(\Controller_inst.n167_adj_2778[8] ), 
    .DI0(\Controller_inst.n167_adj_2778[7] ), 
    .D1(\Controller_inst.n133_adj_2775[8] ), .B1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[7] ), .C0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[7] ), 
    .Q1(\Controller_inst.full_cycle_count[8] ), 
    .F0(\Controller_inst.n167_adj_2778[7] ), 
    .F1(\Controller_inst.n167_adj_2778[8] ));
  Controller_inst_SLICE_1772 \Controller_inst.SLICE_1772 ( 
    .DI1(\Controller_inst.n167_adj_2778[10] ), 
    .DI0(\Controller_inst.n167_adj_2778[9] ), 
    .D1(\Controller_inst.n133_adj_2775[10] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[9] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[9] ), 
    .Q1(\Controller_inst.full_cycle_count[10] ), 
    .F0(\Controller_inst.n167_adj_2778[9] ), 
    .F1(\Controller_inst.n167_adj_2778[10] ));
  Controller_inst_SLICE_1774 \Controller_inst.SLICE_1774 ( 
    .DI1(\Controller_inst.n167_adj_2778[12] ), 
    .DI0(\Controller_inst.n167_adj_2778[11] ), 
    .D1(\Controller_inst.n133_adj_2775[12] ), .B1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[11] ), .C0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[11] ), 
    .Q1(\Controller_inst.full_cycle_count[12] ), 
    .F0(\Controller_inst.n167_adj_2778[11] ), 
    .F1(\Controller_inst.n167_adj_2778[12] ));
  Controller_inst_SLICE_1776 \Controller_inst.SLICE_1776 ( 
    .DI1(\Controller_inst.n167_adj_2778[14] ), 
    .DI0(\Controller_inst.n167_adj_2778[13] ), 
    .D1(\Controller_inst.n133_adj_2775[14] ), .B1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[13] ), .C0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[13] ), 
    .Q1(\Controller_inst.full_cycle_count[14] ), 
    .F0(\Controller_inst.n167_adj_2778[13] ), 
    .F1(\Controller_inst.n167_adj_2778[14] ));
  Controller_inst_SLICE_1778 \Controller_inst.SLICE_1778 ( 
    .DI1(\Controller_inst.n167_adj_2778[16] ), 
    .DI0(\Controller_inst.n167_adj_2778[15] ), 
    .D1(\Controller_inst.n133_adj_2775[16] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[15] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[15] ), 
    .Q1(\Controller_inst.full_cycle_count[16] ), 
    .F0(\Controller_inst.n167_adj_2778[15] ), 
    .F1(\Controller_inst.n167_adj_2778[16] ));
  Controller_inst_SLICE_1780 \Controller_inst.SLICE_1780 ( 
    .DI1(\Controller_inst.n167_adj_2778[18] ), 
    .DI0(\Controller_inst.n167_adj_2778[17] ), 
    .D1(\Controller_inst.n133_adj_2775[18] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[17] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[17] ), 
    .Q1(\Controller_inst.full_cycle_count[18] ), 
    .F0(\Controller_inst.n167_adj_2778[17] ), 
    .F1(\Controller_inst.n167_adj_2778[18] ));
  Controller_inst_SLICE_1782 \Controller_inst.SLICE_1782 ( 
    .DI1(\Controller_inst.n167_adj_2778[20] ), 
    .DI0(\Controller_inst.n167_adj_2778[19] ), 
    .D1(\Controller_inst.n133_adj_2775[20] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[19] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[19] ), 
    .Q1(\Controller_inst.full_cycle_count[20] ), 
    .F0(\Controller_inst.n167_adj_2778[19] ), 
    .F1(\Controller_inst.n167_adj_2778[20] ));
  Controller_inst_SLICE_1784 \Controller_inst.SLICE_1784 ( 
    .DI1(\Controller_inst.n167_adj_2778[22] ), 
    .DI0(\Controller_inst.n167_adj_2778[21] ), 
    .D1(\Controller_inst.n133_adj_2775[22] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[21] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[21] ), 
    .Q1(\Controller_inst.full_cycle_count[22] ), 
    .F0(\Controller_inst.n167_adj_2778[21] ), 
    .F1(\Controller_inst.n167_adj_2778[22] ));
  Controller_inst_SLICE_1786 \Controller_inst.SLICE_1786 ( 
    .DI1(\Controller_inst.n167_adj_2778[24] ), 
    .DI0(\Controller_inst.n167_adj_2778[23] ), 
    .D1(\Controller_inst.n133_adj_2775[24] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[23] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[23] ), 
    .Q1(\Controller_inst.full_cycle_count[24] ), 
    .F0(\Controller_inst.n167_adj_2778[23] ), 
    .F1(\Controller_inst.n167_adj_2778[24] ));
  Controller_inst_SLICE_1788 \Controller_inst.SLICE_1788 ( 
    .DI1(\Controller_inst.n167_adj_2778[26] ), 
    .DI0(\Controller_inst.n167_adj_2778[25] ), 
    .D1(\Controller_inst.n133_adj_2775[26] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[25] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[25] ), 
    .Q1(\Controller_inst.full_cycle_count[26] ), 
    .F0(\Controller_inst.n167_adj_2778[25] ), 
    .F1(\Controller_inst.n167_adj_2778[26] ));
  Controller_inst_SLICE_1790 \Controller_inst.SLICE_1790 ( 
    .DI1(\Controller_inst.n167_adj_2778[28] ), 
    .DI0(\Controller_inst.n167_adj_2778[27] ), 
    .D1(\Controller_inst.n133_adj_2775[28] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[27] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[27] ), 
    .Q1(\Controller_inst.full_cycle_count[28] ), 
    .F0(\Controller_inst.n167_adj_2778[27] ), 
    .F1(\Controller_inst.n167_adj_2778[28] ));
  Controller_inst_SLICE_1792 \Controller_inst.SLICE_1792 ( 
    .DI0(\Controller_inst.n167_adj_2778[29] ), 
    .D0(\Controller_inst.n133_adj_2775[29] ), .C0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[29] ), 
    .F0(\Controller_inst.n167_adj_2778[29] ));
  Controller_inst_SLICE_1793 \Controller_inst.SLICE_1793 ( 
    .DI1(\Controller_inst.n167_adj_2778[31] ), 
    .DI0(\Controller_inst.n167_adj_2778[30] ), 
    .D1(\Controller_inst.n133_adj_2775[31] ), .C1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.n133_adj_2775[30] ), .B0(\Controller_inst.n9724 ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[30] ), 
    .Q1(\Controller_inst.full_cycle_count[31] ), 
    .F0(\Controller_inst.n167_adj_2778[30] ), 
    .F1(\Controller_inst.n167_adj_2778[31] ));
  Controller_inst_SLICE_1796 \Controller_inst.SLICE_1796 ( 
    .DI1(\Controller_inst.n15495 ), .DI0(\Controller_inst.n15496 ), 
    .D1(\channel_array[0][8] ), .C1(\Controller_inst.alt_counter[0] ), 
    .B1(\Controller_inst.n14203 ), .D0(\channel_array[0][11] ), 
    .C0(\Controller_inst.n14203 ), .CLK(pll_clk_int), 
    .Q0(\channel_array[0][11] ), .Q1(\channel_array[0][8] ), 
    .F0(\Controller_inst.n15496 ), .F1(\Controller_inst.n15495 ));
  SLICE_1799 SLICE_1799( .DI0(n29), .D0(RGB1_OUT_c), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), .Q0(RGB1_OUT_c), 
    .F0(n29));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1800 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1800 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[1] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[0] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14714 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[1] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1803 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1803 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[0] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1627 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1627 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14722 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[0] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1807 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1807 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[3] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[2] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14714 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[2] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[3] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1809 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1809 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[5] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[4] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14714 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[4] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[5] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1811 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1811 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[7] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[6] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14714 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[6] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[7] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1813 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1813 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[9] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[8] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14714 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[8] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[9] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1815 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1815 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n12556 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n12558 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1627 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n14500 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n12557 ), 
    .C0(int_STM32_SPI_CS_n), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[0] ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n12558 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n12556 ));
  Controller_inst_SLICE_1817 \Controller_inst.SLICE_1817 ( 
    .DI1(\Controller_inst.n19 ), 
    .DI0(\Controller_inst.int_STM32_TX_DV.sig_1536.FeedThruLUT ), 
    .D1(\Controller_inst.n18 ), .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .F0(\Controller_inst.int_STM32_TX_DV.sig_1536.FeedThruLUT ), 
    .F1(\Controller_inst.n19 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1818 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1818 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15471 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15475 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15475 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15471 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1819 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1819 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15473 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15481 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15481 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15473 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1820 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1820 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21134 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1821[0] )
    , 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n18 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.n18 ), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1821[0] )
    , .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21134 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1823 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1823 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1823[10] )
    , .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15477 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15477 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1823[10] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1825 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1825 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15462 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15469 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15469 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15462 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1827 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1827 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21140 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24533 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14736 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(int_STM32_SPI_MOSI), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ));
  Controller_inst_SLICE_1828 \Controller_inst.SLICE_1828 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[0].sig_1537.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[0].sig_1537.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1830 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1830 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1538.FeedThruLUT )
    , .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(int_STM32_SPI_Clk), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1538.FeedThruLUT )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1832 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1832 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16576 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n2997 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16576 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1837 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1837 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[3] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[2] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[2] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[3] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1839 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1839 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[5] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[4] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[4] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[5] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1841 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1841 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[7] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[6] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[6] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[7] )
    );
  Controller_inst_SLICE_1844 \Controller_inst.SLICE_1844 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[2].sig_1540.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[1].sig_1539.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[1].sig_1539.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[2].sig_1540.FeedThruLUT ));
  Controller_inst_SLICE_1846 \Controller_inst.SLICE_1846 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[4].sig_1542.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[3].sig_1541.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[3].sig_1541.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[4].sig_1542.FeedThruLUT ));
  Controller_inst_SLICE_1848 \Controller_inst.SLICE_1848 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[6].sig_1544.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[5].sig_1543.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[5].sig_1543.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[6].sig_1544.FeedThruLUT ));
  Controller_inst_SLICE_1850 \Controller_inst.SLICE_1850 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[8].sig_1546.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[7].sig_1545.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[7].sig_1545.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[8].sig_1546.FeedThruLUT ));
  Controller_inst_SLICE_1852 \Controller_inst.SLICE_1852 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[10].sig_1548.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[9].sig_1547.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[9].sig_1547.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[10].sig_1548.FeedThruLUT ));
  Controller_inst_SLICE_1854 \Controller_inst.SLICE_1854 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[12].sig_1550.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[11].sig_1549.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[11].sig_1549.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[12].sig_1550.FeedThruLUT ));
  Controller_inst_SLICE_1856 \Controller_inst.SLICE_1856 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[14].sig_1552.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[13].sig_1551.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[13].sig_1551.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[14].sig_1552.FeedThruLUT ));
  Controller_inst_SLICE_1858 \Controller_inst.SLICE_1858 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[16].sig_1554.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[15].sig_1553.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[15].sig_1553.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[16].sig_1554.FeedThruLUT ));
  Controller_inst_SLICE_1860 \Controller_inst.SLICE_1860 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[18].sig_1556.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[17].sig_1555.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[17].sig_1555.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[18].sig_1556.FeedThruLUT ));
  Controller_inst_SLICE_1862 \Controller_inst.SLICE_1862 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[20].sig_1558.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[19].sig_1557.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[19].sig_1557.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[20].sig_1558.FeedThruLUT ));
  Controller_inst_SLICE_1864 \Controller_inst.SLICE_1864 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[22].sig_1560.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[21].sig_1559.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[21].sig_1559.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[22].sig_1560.FeedThruLUT ));
  Controller_inst_SLICE_1866 \Controller_inst.SLICE_1866 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[24].sig_1562.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[23].sig_1561.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[23].sig_1561.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[24].sig_1562.FeedThruLUT ));
  Controller_inst_SLICE_1868 \Controller_inst.SLICE_1868 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[26].sig_1564.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[25].sig_1563.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[25].sig_1563.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[26].sig_1564.FeedThruLUT ));
  Controller_inst_SLICE_1870 \Controller_inst.SLICE_1870 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[28].sig_1566.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[27].sig_1565.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[27].sig_1565.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[28].sig_1566.FeedThruLUT ));
  Controller_inst_SLICE_1872 \Controller_inst.SLICE_1872 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[30].sig_1568.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[29].sig_1567.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[29].sig_1567.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[30].sig_1568.FeedThruLUT ));
  Controller_inst_SLICE_1874 \Controller_inst.SLICE_1874 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[32].sig_1570.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[31].sig_1569.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[31].sig_1569.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[32].sig_1570.FeedThruLUT ));
  Controller_inst_SLICE_1876 \Controller_inst.SLICE_1876 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[34].sig_1572.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[33].sig_1571.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[33].sig_1571.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[34].sig_1572.FeedThruLUT ));
  Controller_inst_SLICE_1878 \Controller_inst.SLICE_1878 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[36].sig_1574.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[35].sig_1573.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[35].sig_1573.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[36].sig_1574.FeedThruLUT ));
  Controller_inst_SLICE_1880 \Controller_inst.SLICE_1880 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[38].sig_1576.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[37].sig_1575.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[37].sig_1575.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[38].sig_1576.FeedThruLUT ));
  Controller_inst_SLICE_1882 \Controller_inst.SLICE_1882 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[40].sig_1578.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[39].sig_1577.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[39].sig_1577.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[40].sig_1578.FeedThruLUT ));
  Controller_inst_SLICE_1884 \Controller_inst.SLICE_1884 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[42].sig_1580.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[41].sig_1579.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[41].sig_1579.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[42].sig_1580.FeedThruLUT ));
  Controller_inst_SLICE_1886 \Controller_inst.SLICE_1886 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[44].sig_1582.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[43].sig_1581.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[43].sig_1581.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[44].sig_1582.FeedThruLUT ));
  Controller_inst_SLICE_1888 \Controller_inst.SLICE_1888 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[46].sig_1584.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[45].sig_1583.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[45].sig_1583.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[46].sig_1584.FeedThruLUT ));
  Controller_inst_SLICE_1890 \Controller_inst.SLICE_1890 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[48].sig_1586.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[47].sig_1585.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[47].sig_1585.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[48].sig_1586.FeedThruLUT ));
  Controller_inst_SLICE_1892 \Controller_inst.SLICE_1892 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[50].sig_1588.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[49].sig_1587.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[49].sig_1587.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[50].sig_1588.FeedThruLUT ));
  Controller_inst_SLICE_1894 \Controller_inst.SLICE_1894 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[52].sig_1590.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[51].sig_1589.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[51].sig_1589.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[52].sig_1590.FeedThruLUT ));
  Controller_inst_SLICE_1896 \Controller_inst.SLICE_1896 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[54].sig_1592.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[53].sig_1591.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[53].sig_1591.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[54].sig_1592.FeedThruLUT ));
  Controller_inst_SLICE_1898 \Controller_inst.SLICE_1898 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[56].sig_1594.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[55].sig_1593.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[55].sig_1593.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[56].sig_1594.FeedThruLUT ));
  Controller_inst_SLICE_1900 \Controller_inst.SLICE_1900 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[58].sig_1596.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[57].sig_1595.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[57].sig_1595.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[58].sig_1596.FeedThruLUT ));
  Controller_inst_SLICE_1902 \Controller_inst.SLICE_1902 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[60].sig_1598.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[59].sig_1597.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[59].sig_1597.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[60].sig_1598.FeedThruLUT ));
  Controller_inst_SLICE_1904 \Controller_inst.SLICE_1904 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[62].sig_1600.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[61].sig_1599.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[61].sig_1599.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[62].sig_1600.FeedThruLUT ));
  Controller_inst_SLICE_1906 \Controller_inst.SLICE_1906 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[64].sig_1602.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[63].sig_1601.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[63].sig_1601.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[64].sig_1602.FeedThruLUT ));
  Controller_inst_SLICE_1908 \Controller_inst.SLICE_1908 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[66].sig_1604.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[65].sig_1603.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[65].sig_1603.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[66].sig_1604.FeedThruLUT ));
  Controller_inst_SLICE_1910 \Controller_inst.SLICE_1910 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[68].sig_1606.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[67].sig_1605.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[67].sig_1605.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[68].sig_1606.FeedThruLUT ));
  Controller_inst_SLICE_1912 \Controller_inst.SLICE_1912 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[70].sig_1608.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[69].sig_1607.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[69].sig_1607.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[70].sig_1608.FeedThruLUT ));
  Controller_inst_SLICE_1914 \Controller_inst.SLICE_1914 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[72].sig_1610.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[71].sig_1609.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[71].sig_1609.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[72].sig_1610.FeedThruLUT ));
  Controller_inst_SLICE_1916 \Controller_inst.SLICE_1916 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[74].sig_1612.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[73].sig_1611.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[73].sig_1611.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[74].sig_1612.FeedThruLUT ));
  Controller_inst_SLICE_1918 \Controller_inst.SLICE_1918 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[76].sig_1614.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[75].sig_1613.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[75].sig_1613.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[76].sig_1614.FeedThruLUT ));
  Controller_inst_SLICE_1920 \Controller_inst.SLICE_1920 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[78].sig_1616.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[77].sig_1615.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[77].sig_1615.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[78].sig_1616.FeedThruLUT ));
  Controller_inst_SLICE_1922 \Controller_inst.SLICE_1922 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[80].sig_1618.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[79].sig_1617.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[79].sig_1617.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[80].sig_1618.FeedThruLUT ));
  Controller_inst_SLICE_1924 \Controller_inst.SLICE_1924 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[82].sig_1620.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[81].sig_1619.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[81].sig_1619.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[82].sig_1620.FeedThruLUT ));
  Controller_inst_SLICE_1926 \Controller_inst.SLICE_1926 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[84].sig_1622.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[83].sig_1621.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[83].sig_1621.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[84].sig_1622.FeedThruLUT ));
  Controller_inst_SLICE_1928 \Controller_inst.SLICE_1928 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[86].sig_1624.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[85].sig_1623.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[85].sig_1623.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[86].sig_1624.FeedThruLUT ));
  Controller_inst_SLICE_1930 \Controller_inst.SLICE_1930 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[88].sig_1626.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[87].sig_1625.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[87].sig_1625.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[88].sig_1626.FeedThruLUT ));
  Controller_inst_SLICE_1932 \Controller_inst.SLICE_1932 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[90].sig_1628.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[89].sig_1627.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[89].sig_1627.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[90].sig_1628.FeedThruLUT ));
  Controller_inst_SLICE_1934 \Controller_inst.SLICE_1934 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[92].sig_1630.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[91].sig_1629.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[91].sig_1629.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[92].sig_1630.FeedThruLUT ));
  Controller_inst_SLICE_1936 \Controller_inst.SLICE_1936 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[94].sig_1632.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[93].sig_1631.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[93].sig_1631.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[94].sig_1632.FeedThruLUT ));
  Controller_inst_SLICE_1938 \Controller_inst.SLICE_1938 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[96].sig_1634.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[95].sig_1633.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[95].sig_1633.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[96].sig_1634.FeedThruLUT ));
  Controller_inst_SLICE_1940 \Controller_inst.SLICE_1940 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[98].sig_1636.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[97].sig_1635.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[97].sig_1635.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[98].sig_1636.FeedThruLUT ));
  Controller_inst_SLICE_1942 \Controller_inst.SLICE_1942 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[100].sig_1638.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[99].sig_1637.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[99].sig_1637.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[100].sig_1638.FeedThruLUT ));
  Controller_inst_SLICE_1944 \Controller_inst.SLICE_1944 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[102].sig_1640.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[101].sig_1639.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[101].sig_1639.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[102].sig_1640.FeedThruLUT ));
  Controller_inst_SLICE_1946 \Controller_inst.SLICE_1946 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[104].sig_1642.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[103].sig_1641.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[103].sig_1641.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[104].sig_1642.FeedThruLUT ));
  Controller_inst_SLICE_1948 \Controller_inst.SLICE_1948 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[106].sig_1644.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[105].sig_1643.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[105].sig_1643.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[106].sig_1644.FeedThruLUT ));
  Controller_inst_SLICE_1950 \Controller_inst.SLICE_1950 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[108].sig_1646.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[107].sig_1645.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[107].sig_1645.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[108].sig_1646.FeedThruLUT ));
  Controller_inst_SLICE_1952 \Controller_inst.SLICE_1952 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[110].sig_1648.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[109].sig_1647.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[109].sig_1647.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[110].sig_1648.FeedThruLUT ));
  Controller_inst_SLICE_1954 \Controller_inst.SLICE_1954 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[112].sig_1650.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[111].sig_1649.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[111].sig_1649.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[112].sig_1650.FeedThruLUT ));
  Controller_inst_SLICE_1956 \Controller_inst.SLICE_1956 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[114].sig_1652.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[113].sig_1651.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[113].sig_1651.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[114].sig_1652.FeedThruLUT ));
  Controller_inst_SLICE_1958 \Controller_inst.SLICE_1958 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[116].sig_1654.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[115].sig_1653.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[115].sig_1653.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[116].sig_1654.FeedThruLUT ));
  Controller_inst_SLICE_1960 \Controller_inst.SLICE_1960 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[118].sig_1656.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[117].sig_1655.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[117].sig_1655.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[118].sig_1656.FeedThruLUT ));
  Controller_inst_SLICE_1962 \Controller_inst.SLICE_1962 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[120].sig_1658.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[119].sig_1657.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[119].sig_1657.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[120].sig_1658.FeedThruLUT ));
  Controller_inst_SLICE_1964 \Controller_inst.SLICE_1964 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[122].sig_1660.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[121].sig_1659.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[121].sig_1659.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[122].sig_1660.FeedThruLUT ));
  Controller_inst_SLICE_1966 \Controller_inst.SLICE_1966 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[124].sig_1662.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[123].sig_1661.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[123].sig_1661.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[124].sig_1662.FeedThruLUT ));
  Controller_inst_SLICE_1968 \Controller_inst.SLICE_1968 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[126].sig_1664.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[125].sig_1663.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[125].sig_1663.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[126].sig_1664.FeedThruLUT ));
  Controller_inst_SLICE_1970 \Controller_inst.SLICE_1970 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[128].sig_1666.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[127].sig_1665.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[127].sig_1665.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[128].sig_1666.FeedThruLUT ));
  Controller_inst_SLICE_1972 \Controller_inst.SLICE_1972 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[130].sig_1668.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[129].sig_1667.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[129].sig_1667.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[130].sig_1668.FeedThruLUT ));
  Controller_inst_SLICE_1974 \Controller_inst.SLICE_1974 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[132].sig_1670.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[131].sig_1669.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[131].sig_1669.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[132].sig_1670.FeedThruLUT ));
  Controller_inst_SLICE_1976 \Controller_inst.SLICE_1976 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[134].sig_1672.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[133].sig_1671.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[133].sig_1671.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[134].sig_1672.FeedThruLUT ));
  Controller_inst_SLICE_1978 \Controller_inst.SLICE_1978 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[136].sig_1674.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[135].sig_1673.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[135].sig_1673.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[136].sig_1674.FeedThruLUT ));
  Controller_inst_SLICE_1980 \Controller_inst.SLICE_1980 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[138].sig_1676.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[137].sig_1675.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[137].sig_1675.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[138].sig_1676.FeedThruLUT ));
  Controller_inst_SLICE_1982 \Controller_inst.SLICE_1982 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[140].sig_1678.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[139].sig_1677.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[139].sig_1677.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[140].sig_1678.FeedThruLUT ));
  Controller_inst_SLICE_1984 \Controller_inst.SLICE_1984 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[142].sig_1680.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[141].sig_1679.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[141].sig_1679.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[142].sig_1680.FeedThruLUT ));
  Controller_inst_SLICE_1986 \Controller_inst.SLICE_1986 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[144].sig_1682.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[143].sig_1681.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[143].sig_1681.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[144].sig_1682.FeedThruLUT ));
  Controller_inst_SLICE_1988 \Controller_inst.SLICE_1988 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[146].sig_1684.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[145].sig_1683.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[145].sig_1683.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[146].sig_1684.FeedThruLUT ));
  Controller_inst_SLICE_1990 \Controller_inst.SLICE_1990 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[148].sig_1686.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[147].sig_1685.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[147].sig_1685.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[148].sig_1686.FeedThruLUT ));
  Controller_inst_SLICE_1992 \Controller_inst.SLICE_1992 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[150].sig_1688.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[149].sig_1687.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[149].sig_1687.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[150].sig_1688.FeedThruLUT ));
  Controller_inst_SLICE_1994 \Controller_inst.SLICE_1994 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[152].sig_1690.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[151].sig_1689.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[151].sig_1689.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[152].sig_1690.FeedThruLUT ));
  Controller_inst_SLICE_1996 \Controller_inst.SLICE_1996 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[154].sig_1692.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[153].sig_1691.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[153].sig_1691.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[154].sig_1692.FeedThruLUT ));
  Controller_inst_SLICE_1998 \Controller_inst.SLICE_1998 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[156].sig_1694.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[155].sig_1693.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[155].sig_1693.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[156].sig_1694.FeedThruLUT ));
  Controller_inst_SLICE_2000 \Controller_inst.SLICE_2000 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[158].sig_1696.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[157].sig_1695.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[157].sig_1695.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[158].sig_1696.FeedThruLUT ));
  Controller_inst_SLICE_2002 \Controller_inst.SLICE_2002 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[160].sig_1698.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[159].sig_1697.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[159].sig_1697.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[160].sig_1698.FeedThruLUT ));
  Controller_inst_SLICE_2004 \Controller_inst.SLICE_2004 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[162].sig_1700.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[161].sig_1699.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[161].sig_1699.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[162].sig_1700.FeedThruLUT ));
  Controller_inst_SLICE_2006 \Controller_inst.SLICE_2006 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[164].sig_1702.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[163].sig_1701.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[163].sig_1701.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[164].sig_1702.FeedThruLUT ));
  Controller_inst_SLICE_2008 \Controller_inst.SLICE_2008 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[166].sig_1704.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[165].sig_1703.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[165].sig_1703.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[166].sig_1704.FeedThruLUT ));
  Controller_inst_SLICE_2010 \Controller_inst.SLICE_2010 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[168].sig_1706.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[167].sig_1705.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[167].sig_1705.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[168].sig_1706.FeedThruLUT ));
  Controller_inst_SLICE_2012 \Controller_inst.SLICE_2012 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[170].sig_1708.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[169].sig_1707.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[169].sig_1707.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[170].sig_1708.FeedThruLUT ));
  Controller_inst_SLICE_2014 \Controller_inst.SLICE_2014 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[172].sig_1710.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[171].sig_1709.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[171].sig_1709.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[172].sig_1710.FeedThruLUT ));
  Controller_inst_SLICE_2016 \Controller_inst.SLICE_2016 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[174].sig_1712.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[173].sig_1711.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[173].sig_1711.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[174].sig_1712.FeedThruLUT ));
  Controller_inst_SLICE_2018 \Controller_inst.SLICE_2018 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[176].sig_1714.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[175].sig_1713.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[175].sig_1713.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[176].sig_1714.FeedThruLUT ));
  Controller_inst_SLICE_2020 \Controller_inst.SLICE_2020 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[178].sig_1716.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[177].sig_1715.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[177].sig_1715.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[178].sig_1716.FeedThruLUT ));
  Controller_inst_SLICE_2022 \Controller_inst.SLICE_2022 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[180].sig_1718.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[179].sig_1717.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[179].sig_1717.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[180].sig_1718.FeedThruLUT ));
  Controller_inst_SLICE_2024 \Controller_inst.SLICE_2024 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[182].sig_1720.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[181].sig_1719.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[181].sig_1719.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[182].sig_1720.FeedThruLUT ));
  Controller_inst_SLICE_2026 \Controller_inst.SLICE_2026 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[184].sig_1722.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[183].sig_1721.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[183].sig_1721.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[184].sig_1722.FeedThruLUT ));
  Controller_inst_SLICE_2028 \Controller_inst.SLICE_2028 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[186].sig_1724.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[185].sig_1723.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[185].sig_1723.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[186].sig_1724.FeedThruLUT ));
  Controller_inst_SLICE_2030 \Controller_inst.SLICE_2030 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[188].sig_1726.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[187].sig_1725.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[187].sig_1725.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[188].sig_1726.FeedThruLUT ));
  Controller_inst_SLICE_2032 \Controller_inst.SLICE_2032 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[190].sig_1728.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[189].sig_1727.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[189].sig_1727.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[190].sig_1728.FeedThruLUT ));
  Controller_inst_SLICE_2034 \Controller_inst.SLICE_2034 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[192].sig_1730.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[191].sig_1729.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[191].sig_1729.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[192].sig_1730.FeedThruLUT ));
  Controller_inst_SLICE_2036 \Controller_inst.SLICE_2036 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[194].sig_1732.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[193].sig_1731.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[193].sig_1731.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[194].sig_1732.FeedThruLUT ));
  Controller_inst_SLICE_2038 \Controller_inst.SLICE_2038 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[196].sig_1734.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[195].sig_1733.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[195].sig_1733.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[196].sig_1734.FeedThruLUT ));
  Controller_inst_SLICE_2040 \Controller_inst.SLICE_2040 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[198].sig_1736.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[197].sig_1735.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[197].sig_1735.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[198].sig_1736.FeedThruLUT ));
  Controller_inst_SLICE_2042 \Controller_inst.SLICE_2042 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[200].sig_1738.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[199].sig_1737.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[199].sig_1737.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[200].sig_1738.FeedThruLUT ));
  Controller_inst_SLICE_2044 \Controller_inst.SLICE_2044 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[202].sig_1740.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[201].sig_1739.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[201].sig_1739.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[202].sig_1740.FeedThruLUT ));
  Controller_inst_SLICE_2046 \Controller_inst.SLICE_2046 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[204].sig_1742.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[203].sig_1741.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[203].sig_1741.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[204].sig_1742.FeedThruLUT ));
  Controller_inst_SLICE_2048 \Controller_inst.SLICE_2048 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[206].sig_1744.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[205].sig_1743.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[205].sig_1743.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[206].sig_1744.FeedThruLUT ));
  Controller_inst_SLICE_2050 \Controller_inst.SLICE_2050 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[208].sig_1746.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[207].sig_1745.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[207].sig_1745.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[208].sig_1746.FeedThruLUT ));
  Controller_inst_SLICE_2052 \Controller_inst.SLICE_2052 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[210].sig_1748.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[209].sig_1747.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[209].sig_1747.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[210].sig_1748.FeedThruLUT ));
  Controller_inst_SLICE_2054 \Controller_inst.SLICE_2054 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[212].sig_1750.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[211].sig_1749.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[211].sig_1749.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[212].sig_1750.FeedThruLUT ));
  Controller_inst_SLICE_2056 \Controller_inst.SLICE_2056 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[214].sig_1752.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[213].sig_1751.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[213].sig_1751.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[214].sig_1752.FeedThruLUT ));
  Controller_inst_SLICE_2058 \Controller_inst.SLICE_2058 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[216].sig_1754.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[215].sig_1753.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[215].sig_1753.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[216].sig_1754.FeedThruLUT ));
  Controller_inst_SLICE_2060 \Controller_inst.SLICE_2060 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[218].sig_1756.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[217].sig_1755.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[217].sig_1755.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[218].sig_1756.FeedThruLUT ));
  Controller_inst_SLICE_2062 \Controller_inst.SLICE_2062 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[220].sig_1758.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[219].sig_1757.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[219].sig_1757.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[220].sig_1758.FeedThruLUT ));
  Controller_inst_SLICE_2064 \Controller_inst.SLICE_2064 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[222].sig_1760.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[221].sig_1759.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[221].sig_1759.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[222].sig_1760.FeedThruLUT ));
  Controller_inst_SLICE_2066 \Controller_inst.SLICE_2066 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[224].sig_1762.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[223].sig_1761.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[223].sig_1761.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[224].sig_1762.FeedThruLUT ));
  Controller_inst_SLICE_2068 \Controller_inst.SLICE_2068 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[226].sig_1764.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[225].sig_1763.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[225].sig_1763.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[226].sig_1764.FeedThruLUT ));
  Controller_inst_SLICE_2070 \Controller_inst.SLICE_2070 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[228].sig_1766.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[227].sig_1765.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[227].sig_1765.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[228].sig_1766.FeedThruLUT ));
  Controller_inst_SLICE_2072 \Controller_inst.SLICE_2072 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[230].sig_1768.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[229].sig_1767.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[229].sig_1767.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[230].sig_1768.FeedThruLUT ));
  Controller_inst_SLICE_2074 \Controller_inst.SLICE_2074 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[232].sig_1770.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[231].sig_1769.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[231].sig_1769.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[232].sig_1770.FeedThruLUT ));
  Controller_inst_SLICE_2076 \Controller_inst.SLICE_2076 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[234].sig_1772.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[233].sig_1771.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[233].sig_1771.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[234].sig_1772.FeedThruLUT ));
  Controller_inst_SLICE_2078 \Controller_inst.SLICE_2078 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[236].sig_1774.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[235].sig_1773.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[235].sig_1773.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[236].sig_1774.FeedThruLUT ));
  Controller_inst_SLICE_2080 \Controller_inst.SLICE_2080 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[238].sig_1776.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[237].sig_1775.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[237].sig_1775.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[238].sig_1776.FeedThruLUT ));
  Controller_inst_SLICE_2082 \Controller_inst.SLICE_2082 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[240].sig_1778.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[239].sig_1777.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[239].sig_1777.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[240].sig_1778.FeedThruLUT ));
  Controller_inst_SLICE_2084 \Controller_inst.SLICE_2084 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[242].sig_1780.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[241].sig_1779.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[241].sig_1779.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[242].sig_1780.FeedThruLUT ));
  Controller_inst_SLICE_2086 \Controller_inst.SLICE_2086 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[244].sig_1782.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[243].sig_1781.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[243].sig_1781.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[244].sig_1782.FeedThruLUT ));
  Controller_inst_SLICE_2088 \Controller_inst.SLICE_2088 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[246].sig_1784.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[245].sig_1783.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[245].sig_1783.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[246].sig_1784.FeedThruLUT ));
  Controller_inst_SLICE_2090 \Controller_inst.SLICE_2090 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[248].sig_1786.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[247].sig_1785.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[247].sig_1785.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[248].sig_1786.FeedThruLUT ));
  Controller_inst_SLICE_2092 \Controller_inst.SLICE_2092 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[250].sig_1788.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[249].sig_1787.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[249].sig_1787.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[250].sig_1788.FeedThruLUT ));
  Controller_inst_SLICE_2094 \Controller_inst.SLICE_2094 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[252].sig_1790.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[251].sig_1789.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[251].sig_1789.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[252].sig_1790.FeedThruLUT ));
  Controller_inst_SLICE_2096 \Controller_inst.SLICE_2096 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[254].sig_1792.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[253].sig_1791.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[253].sig_1791.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[254].sig_1792.FeedThruLUT ));
  Controller_inst_SLICE_2098 \Controller_inst.SLICE_2098 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[256].sig_1794.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[255].sig_1793.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[255].sig_1793.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[256].sig_1794.FeedThruLUT ));
  Controller_inst_SLICE_2100 \Controller_inst.SLICE_2100 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[258].sig_1796.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[257].sig_1795.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[257].sig_1795.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[258].sig_1796.FeedThruLUT ));
  Controller_inst_SLICE_2102 \Controller_inst.SLICE_2102 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[260].sig_1798.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[259].sig_1797.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[259].sig_1797.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[260].sig_1798.FeedThruLUT ));
  Controller_inst_SLICE_2104 \Controller_inst.SLICE_2104 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[262].sig_1800.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[261].sig_1799.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .B0(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[261].sig_1799.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[262].sig_1800.FeedThruLUT ));
  Controller_inst_SLICE_2106 \Controller_inst.SLICE_2106 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[264].sig_1802.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[263].sig_1801.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[263].sig_1801.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[264].sig_1802.FeedThruLUT ));
  Controller_inst_SLICE_2108 \Controller_inst.SLICE_2108 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[266].sig_1804.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[265].sig_1803.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[265].sig_1803.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[266].sig_1804.FeedThruLUT ));
  Controller_inst_SLICE_2110 \Controller_inst.SLICE_2110 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[268].sig_1806.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[267].sig_1805.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[267].sig_1805.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[268].sig_1806.FeedThruLUT ));
  Controller_inst_SLICE_2112 \Controller_inst.SLICE_2112 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[270].sig_1808.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[269].sig_1807.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[269].sig_1807.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[270].sig_1808.FeedThruLUT ));
  Controller_inst_SLICE_2114 \Controller_inst.SLICE_2114 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[272].sig_1810.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[271].sig_1809.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[271].sig_1809.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[272].sig_1810.FeedThruLUT ));
  Controller_inst_SLICE_2116 \Controller_inst.SLICE_2116 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[274].sig_1812.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[273].sig_1811.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[273].sig_1811.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[274].sig_1812.FeedThruLUT ));
  Controller_inst_SLICE_2118 \Controller_inst.SLICE_2118 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[276].sig_1814.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[275].sig_1813.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[275].sig_1813.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[276].sig_1814.FeedThruLUT ));
  Controller_inst_SLICE_2120 \Controller_inst.SLICE_2120 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[278].sig_1816.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[277].sig_1815.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[277].sig_1815.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[278].sig_1816.FeedThruLUT ));
  Controller_inst_SLICE_2122 \Controller_inst.SLICE_2122 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[280].sig_1818.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[279].sig_1817.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[279].sig_1817.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[280].sig_1818.FeedThruLUT ));
  Controller_inst_SLICE_2124 \Controller_inst.SLICE_2124 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[282].sig_1820.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[281].sig_1819.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[281].sig_1819.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[282].sig_1820.FeedThruLUT ));
  Controller_inst_SLICE_2126 \Controller_inst.SLICE_2126 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[284].sig_1822.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[283].sig_1821.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[283].sig_1821.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[284].sig_1822.FeedThruLUT ));
  Controller_inst_SLICE_2128 \Controller_inst.SLICE_2128 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[286].sig_1824.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[285].sig_1823.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[285].sig_1823.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[286].sig_1824.FeedThruLUT ));
  Controller_inst_SLICE_2130 \Controller_inst.SLICE_2130 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[288].sig_1826.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[287].sig_1825.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[287].sig_1825.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[288].sig_1826.FeedThruLUT ));
  Controller_inst_SLICE_2132 \Controller_inst.SLICE_2132 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[290].sig_1828.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[289].sig_1827.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[289].sig_1827.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[290].sig_1828.FeedThruLUT ));
  Controller_inst_SLICE_2134 \Controller_inst.SLICE_2134 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[292].sig_1830.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[291].sig_1829.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[291].sig_1829.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[292].sig_1830.FeedThruLUT ));
  Controller_inst_SLICE_2136 \Controller_inst.SLICE_2136 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[294].sig_1832.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[293].sig_1831.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[293].sig_1831.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[294].sig_1832.FeedThruLUT ));
  Controller_inst_SLICE_2138 \Controller_inst.SLICE_2138 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[296].sig_1834.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[295].sig_1833.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[295].sig_1833.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[296].sig_1834.FeedThruLUT ));
  Controller_inst_SLICE_2140 \Controller_inst.SLICE_2140 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[298].sig_1836.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[297].sig_1835.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[297].sig_1835.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[298].sig_1836.FeedThruLUT ));
  Controller_inst_SLICE_2142 \Controller_inst.SLICE_2142 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[300].sig_1838.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[299].sig_1837.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[299].sig_1837.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[300].sig_1838.FeedThruLUT ));
  Controller_inst_SLICE_2144 \Controller_inst.SLICE_2144 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[302].sig_1840.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[301].sig_1839.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[301].sig_1839.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[302].sig_1840.FeedThruLUT ));
  Controller_inst_SLICE_2146 \Controller_inst.SLICE_2146 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[304].sig_1842.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[303].sig_1841.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[303].sig_1841.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[304].sig_1842.FeedThruLUT ));
  Controller_inst_SLICE_2148 \Controller_inst.SLICE_2148 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[306].sig_1844.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[305].sig_1843.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[305].sig_1843.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[306].sig_1844.FeedThruLUT ));
  Controller_inst_SLICE_2150 \Controller_inst.SLICE_2150 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[308].sig_1846.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[307].sig_1845.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[307].sig_1845.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[308].sig_1846.FeedThruLUT ));
  Controller_inst_SLICE_2152 \Controller_inst.SLICE_2152 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[310].sig_1848.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[309].sig_1847.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[309].sig_1847.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[310].sig_1848.FeedThruLUT ));
  Controller_inst_SLICE_2154 \Controller_inst.SLICE_2154 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[312].sig_1850.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[311].sig_1849.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[311].sig_1849.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[312].sig_1850.FeedThruLUT ));
  Controller_inst_SLICE_2156 \Controller_inst.SLICE_2156 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[314].sig_1852.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[313].sig_1851.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[313].sig_1851.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[314].sig_1852.FeedThruLUT ));
  Controller_inst_SLICE_2158 \Controller_inst.SLICE_2158 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[316].sig_1854.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[315].sig_1853.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[315].sig_1853.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[316].sig_1854.FeedThruLUT ));
  Controller_inst_SLICE_2160 \Controller_inst.SLICE_2160 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[318].sig_1856.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[317].sig_1855.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[317].sig_1855.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[318].sig_1856.FeedThruLUT ));
  Controller_inst_SLICE_2162 \Controller_inst.SLICE_2162 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[320].sig_1858.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[319].sig_1857.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[319].sig_1857.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[320].sig_1858.FeedThruLUT ));
  Controller_inst_SLICE_2164 \Controller_inst.SLICE_2164 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[322].sig_1860.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[321].sig_1859.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[321].sig_1859.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[322].sig_1860.FeedThruLUT ));
  Controller_inst_SLICE_2166 \Controller_inst.SLICE_2166 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[324].sig_1862.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[323].sig_1861.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[323].sig_1861.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[324].sig_1862.FeedThruLUT ));
  Controller_inst_SLICE_2168 \Controller_inst.SLICE_2168 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[326].sig_1864.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[325].sig_1863.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[325].sig_1863.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[326].sig_1864.FeedThruLUT ));
  Controller_inst_SLICE_2170 \Controller_inst.SLICE_2170 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[328].sig_1866.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[327].sig_1865.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[327].sig_1865.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[328].sig_1866.FeedThruLUT ));
  Controller_inst_SLICE_2172 \Controller_inst.SLICE_2172 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[330].sig_1868.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[329].sig_1867.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[329].sig_1867.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[330].sig_1868.FeedThruLUT ));
  Controller_inst_SLICE_2174 \Controller_inst.SLICE_2174 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[332].sig_1870.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[331].sig_1869.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[331].sig_1869.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[332].sig_1870.FeedThruLUT ));
  Controller_inst_SLICE_2176 \Controller_inst.SLICE_2176 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[334].sig_1872.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[333].sig_1871.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[333].sig_1871.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[334].sig_1872.FeedThruLUT ));
  Controller_inst_SLICE_2178 \Controller_inst.SLICE_2178 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[336].sig_1874.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[335].sig_1873.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[335].sig_1873.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[336].sig_1874.FeedThruLUT ));
  Controller_inst_SLICE_2180 \Controller_inst.SLICE_2180 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[338].sig_1876.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[337].sig_1875.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[337].sig_1875.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[338].sig_1876.FeedThruLUT ));
  Controller_inst_SLICE_2182 \Controller_inst.SLICE_2182 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[340].sig_1878.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[339].sig_1877.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[339].sig_1877.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[340].sig_1878.FeedThruLUT ));
  Controller_inst_SLICE_2184 \Controller_inst.SLICE_2184 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[342].sig_1880.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[341].sig_1879.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[341].sig_1879.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[342].sig_1880.FeedThruLUT ));
  Controller_inst_SLICE_2186 \Controller_inst.SLICE_2186 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[344].sig_1882.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[343].sig_1881.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[343].sig_1881.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[344].sig_1882.FeedThruLUT ));
  Controller_inst_SLICE_2188 \Controller_inst.SLICE_2188 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[346].sig_1884.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[345].sig_1883.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[345].sig_1883.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[346].sig_1884.FeedThruLUT ));
  Controller_inst_SLICE_2190 \Controller_inst.SLICE_2190 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[348].sig_1886.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[347].sig_1885.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[347].sig_1885.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[348].sig_1886.FeedThruLUT ));
  Controller_inst_SLICE_2192 \Controller_inst.SLICE_2192 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[350].sig_1888.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[349].sig_1887.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[349].sig_1887.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[350].sig_1888.FeedThruLUT ));
  Controller_inst_SLICE_2194 \Controller_inst.SLICE_2194 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[352].sig_1890.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[351].sig_1889.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[351].sig_1889.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[352].sig_1890.FeedThruLUT ));
  Controller_inst_SLICE_2196 \Controller_inst.SLICE_2196 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[354].sig_1892.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[353].sig_1891.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[353].sig_1891.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[354].sig_1892.FeedThruLUT ));
  Controller_inst_SLICE_2198 \Controller_inst.SLICE_2198 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[356].sig_1894.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[355].sig_1893.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[355].sig_1893.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[356].sig_1894.FeedThruLUT ));
  Controller_inst_SLICE_2200 \Controller_inst.SLICE_2200 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[358].sig_1896.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[357].sig_1895.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[357].sig_1895.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[358].sig_1896.FeedThruLUT ));
  Controller_inst_SLICE_2202 \Controller_inst.SLICE_2202 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[360].sig_1898.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[359].sig_1897.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[359].sig_1897.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[360].sig_1898.FeedThruLUT ));
  Controller_inst_SLICE_2204 \Controller_inst.SLICE_2204 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[362].sig_1900.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[361].sig_1899.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[361].sig_1899.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[362].sig_1900.FeedThruLUT ));
  Controller_inst_SLICE_2206 \Controller_inst.SLICE_2206 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[364].sig_1902.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[363].sig_1901.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[363].sig_1901.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[364].sig_1902.FeedThruLUT ));
  Controller_inst_SLICE_2208 \Controller_inst.SLICE_2208 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[366].sig_1904.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[365].sig_1903.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[365].sig_1903.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[366].sig_1904.FeedThruLUT ));
  Controller_inst_SLICE_2210 \Controller_inst.SLICE_2210 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[368].sig_1906.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[367].sig_1905.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[367].sig_1905.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[368].sig_1906.FeedThruLUT ));
  Controller_inst_SLICE_2212 \Controller_inst.SLICE_2212 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[370].sig_1908.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[369].sig_1907.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[369].sig_1907.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[370].sig_1908.FeedThruLUT ));
  Controller_inst_SLICE_2214 \Controller_inst.SLICE_2214 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[372].sig_1910.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[371].sig_1909.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[371].sig_1909.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[372].sig_1910.FeedThruLUT ));
  Controller_inst_SLICE_2216 \Controller_inst.SLICE_2216 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[374].sig_1912.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[373].sig_1911.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[373].sig_1911.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[374].sig_1912.FeedThruLUT ));
  Controller_inst_SLICE_2218 \Controller_inst.SLICE_2218 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[376].sig_1914.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[375].sig_1913.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[375].sig_1913.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[376].sig_1914.FeedThruLUT ));
  Controller_inst_SLICE_2220 \Controller_inst.SLICE_2220 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[378].sig_1916.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[377].sig_1915.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[377].sig_1915.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[378].sig_1916.FeedThruLUT ));
  Controller_inst_SLICE_2222 \Controller_inst.SLICE_2222 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[380].sig_1918.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[379].sig_1917.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[379].sig_1917.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[380].sig_1918.FeedThruLUT ));
  Controller_inst_SLICE_2224 \Controller_inst.SLICE_2224 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[382].sig_1920.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[381].sig_1919.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[381].sig_1919.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[382].sig_1920.FeedThruLUT ));
  Controller_inst_SLICE_2226 \Controller_inst.SLICE_2226 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[384].sig_1922.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[383].sig_1921.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[383].sig_1921.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[384].sig_1922.FeedThruLUT ));
  Controller_inst_SLICE_2228 \Controller_inst.SLICE_2228 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[386].sig_1924.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[385].sig_1923.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[385].sig_1923.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[386].sig_1924.FeedThruLUT ));
  Controller_inst_SLICE_2230 \Controller_inst.SLICE_2230 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[388].sig_1926.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[387].sig_1925.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[387].sig_1925.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[388].sig_1926.FeedThruLUT ));
  Controller_inst_SLICE_2232 \Controller_inst.SLICE_2232 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[390].sig_1928.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[389].sig_1927.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[389].sig_1927.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[390].sig_1928.FeedThruLUT ));
  Controller_inst_SLICE_2234 \Controller_inst.SLICE_2234 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[392].sig_1930.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[391].sig_1929.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[391].sig_1929.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[392].sig_1930.FeedThruLUT ));
  Controller_inst_SLICE_2236 \Controller_inst.SLICE_2236 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[394].sig_1932.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[393].sig_1931.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[393].sig_1931.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[394].sig_1932.FeedThruLUT ));
  Controller_inst_SLICE_2238 \Controller_inst.SLICE_2238 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[396].sig_1934.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[395].sig_1933.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[395].sig_1933.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[396].sig_1934.FeedThruLUT ));
  Controller_inst_SLICE_2240 \Controller_inst.SLICE_2240 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[398].sig_1936.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[397].sig_1935.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[397].sig_1935.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[398].sig_1936.FeedThruLUT ));
  Controller_inst_SLICE_2242 \Controller_inst.SLICE_2242 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[400].sig_1938.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[399].sig_1937.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[399].sig_1937.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[400].sig_1938.FeedThruLUT ));
  Controller_inst_SLICE_2244 \Controller_inst.SLICE_2244 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[402].sig_1940.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[401].sig_1939.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[401].sig_1939.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[402].sig_1940.FeedThruLUT ));
  Controller_inst_SLICE_2246 \Controller_inst.SLICE_2246 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[404].sig_1942.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[403].sig_1941.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[403].sig_1941.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[404].sig_1942.FeedThruLUT ));
  Controller_inst_SLICE_2248 \Controller_inst.SLICE_2248 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[406].sig_1944.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[405].sig_1943.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[405].sig_1943.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[406].sig_1944.FeedThruLUT ));
  Controller_inst_SLICE_2250 \Controller_inst.SLICE_2250 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[408].sig_1946.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[407].sig_1945.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[407].sig_1945.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[408].sig_1946.FeedThruLUT ));
  Controller_inst_SLICE_2252 \Controller_inst.SLICE_2252 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[410].sig_1948.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[409].sig_1947.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[409].sig_1947.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[410].sig_1948.FeedThruLUT ));
  Controller_inst_SLICE_2254 \Controller_inst.SLICE_2254 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[412].sig_1950.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[411].sig_1949.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[411].sig_1949.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[412].sig_1950.FeedThruLUT ));
  Controller_inst_SLICE_2256 \Controller_inst.SLICE_2256 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[414].sig_1952.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[413].sig_1951.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[413].sig_1951.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[414].sig_1952.FeedThruLUT ));
  Controller_inst_SLICE_2258 \Controller_inst.SLICE_2258 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[416].sig_1954.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[415].sig_1953.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[415].sig_1953.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[416].sig_1954.FeedThruLUT ));
  Controller_inst_SLICE_2260 \Controller_inst.SLICE_2260 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[418].sig_1956.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[417].sig_1955.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[417].sig_1955.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[418].sig_1956.FeedThruLUT ));
  Controller_inst_SLICE_2262 \Controller_inst.SLICE_2262 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[420].sig_1958.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[419].sig_1957.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[419].sig_1957.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[420].sig_1958.FeedThruLUT ));
  Controller_inst_SLICE_2264 \Controller_inst.SLICE_2264 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[422].sig_1960.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[421].sig_1959.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[421].sig_1959.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[422].sig_1960.FeedThruLUT ));
  Controller_inst_SLICE_2266 \Controller_inst.SLICE_2266 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[424].sig_1962.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[423].sig_1961.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[423].sig_1961.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[424].sig_1962.FeedThruLUT ));
  Controller_inst_SLICE_2268 \Controller_inst.SLICE_2268 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[426].sig_1964.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[425].sig_1963.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[425].sig_1963.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[426].sig_1964.FeedThruLUT ));
  Controller_inst_SLICE_2270 \Controller_inst.SLICE_2270 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[428].sig_1966.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[427].sig_1965.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[427].sig_1965.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[428].sig_1966.FeedThruLUT ));
  Controller_inst_SLICE_2272 \Controller_inst.SLICE_2272 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[430].sig_1968.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[429].sig_1967.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[429].sig_1967.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[430].sig_1968.FeedThruLUT ));
  Controller_inst_SLICE_2274 \Controller_inst.SLICE_2274 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[432].sig_1970.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[431].sig_1969.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[431].sig_1969.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[432].sig_1970.FeedThruLUT ));
  Controller_inst_SLICE_2276 \Controller_inst.SLICE_2276 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[434].sig_1972.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[433].sig_1971.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[433].sig_1971.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[434].sig_1972.FeedThruLUT ));
  Controller_inst_SLICE_2278 \Controller_inst.SLICE_2278 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[436].sig_1974.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[435].sig_1973.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[435].sig_1973.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[436].sig_1974.FeedThruLUT ));
  Controller_inst_SLICE_2280 \Controller_inst.SLICE_2280 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[438].sig_1976.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[437].sig_1975.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[437].sig_1975.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[438].sig_1976.FeedThruLUT ));
  Controller_inst_SLICE_2282 \Controller_inst.SLICE_2282 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[440].sig_1978.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[439].sig_1977.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[439].sig_1977.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[440].sig_1978.FeedThruLUT ));
  Controller_inst_SLICE_2284 \Controller_inst.SLICE_2284 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[442].sig_1980.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[441].sig_1979.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[441].sig_1979.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[442].sig_1980.FeedThruLUT ));
  Controller_inst_SLICE_2286 \Controller_inst.SLICE_2286 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[444].sig_1982.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[443].sig_1981.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[443].sig_1981.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[444].sig_1982.FeedThruLUT ));
  Controller_inst_SLICE_2288 \Controller_inst.SLICE_2288 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[446].sig_1984.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[445].sig_1983.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[445].sig_1983.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[446].sig_1984.FeedThruLUT ));
  Controller_inst_SLICE_2290 \Controller_inst.SLICE_2290 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[448].sig_1986.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[447].sig_1985.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[447].sig_1985.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[448].sig_1986.FeedThruLUT ));
  Controller_inst_SLICE_2292 \Controller_inst.SLICE_2292 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[450].sig_1988.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[449].sig_1987.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[449].sig_1987.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[450].sig_1988.FeedThruLUT ));
  Controller_inst_SLICE_2294 \Controller_inst.SLICE_2294 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[452].sig_1990.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[451].sig_1989.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[451].sig_1989.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[452].sig_1990.FeedThruLUT ));
  Controller_inst_SLICE_2296 \Controller_inst.SLICE_2296 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[454].sig_1992.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[453].sig_1991.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[453].sig_1991.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[454].sig_1992.FeedThruLUT ));
  Controller_inst_SLICE_2298 \Controller_inst.SLICE_2298 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[456].sig_1994.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[455].sig_1993.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[455].sig_1993.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[456].sig_1994.FeedThruLUT ));
  Controller_inst_SLICE_2300 \Controller_inst.SLICE_2300 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[458].sig_1996.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[457].sig_1995.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[457].sig_1995.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[458].sig_1996.FeedThruLUT ));
  Controller_inst_SLICE_2302 \Controller_inst.SLICE_2302 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[460].sig_1998.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[459].sig_1997.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[459].sig_1997.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[460].sig_1998.FeedThruLUT ));
  Controller_inst_SLICE_2304 \Controller_inst.SLICE_2304 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[462].sig_2000.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[461].sig_1999.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[461].sig_1999.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[462].sig_2000.FeedThruLUT ));
  Controller_inst_SLICE_2306 \Controller_inst.SLICE_2306 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[464].sig_2002.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[463].sig_2001.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[463].sig_2001.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[464].sig_2002.FeedThruLUT ));
  Controller_inst_SLICE_2308 \Controller_inst.SLICE_2308 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[466].sig_2004.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[465].sig_2003.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[465].sig_2003.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[466].sig_2004.FeedThruLUT ));
  Controller_inst_SLICE_2310 \Controller_inst.SLICE_2310 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[468].sig_2006.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[467].sig_2005.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[467].sig_2005.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[468].sig_2006.FeedThruLUT ));
  Controller_inst_SLICE_2312 \Controller_inst.SLICE_2312 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[470].sig_2008.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[469].sig_2007.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[469].sig_2007.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[470].sig_2008.FeedThruLUT ));
  Controller_inst_SLICE_2314 \Controller_inst.SLICE_2314 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[472].sig_2010.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[471].sig_2009.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[471].sig_2009.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[472].sig_2010.FeedThruLUT ));
  Controller_inst_SLICE_2316 \Controller_inst.SLICE_2316 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[474].sig_2012.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[473].sig_2011.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[473].sig_2011.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[474].sig_2012.FeedThruLUT ));
  Controller_inst_SLICE_2318 \Controller_inst.SLICE_2318 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[476].sig_2014.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[475].sig_2013.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[475].sig_2013.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[476].sig_2014.FeedThruLUT ));
  Controller_inst_SLICE_2320 \Controller_inst.SLICE_2320 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[478].sig_2016.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[477].sig_2015.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[477].sig_2015.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[478].sig_2016.FeedThruLUT ));
  Controller_inst_SLICE_2322 \Controller_inst.SLICE_2322 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[480].sig_2018.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[479].sig_2017.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[479].sig_2017.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[480].sig_2018.FeedThruLUT ));
  Controller_inst_SLICE_2324 \Controller_inst.SLICE_2324 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[482].sig_2020.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[481].sig_2019.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[481].sig_2019.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[482].sig_2020.FeedThruLUT ));
  Controller_inst_SLICE_2326 \Controller_inst.SLICE_2326 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[484].sig_2022.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[483].sig_2021.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[483].sig_2021.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[484].sig_2022.FeedThruLUT ));
  Controller_inst_SLICE_2328 \Controller_inst.SLICE_2328 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[486].sig_2024.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[485].sig_2023.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[485].sig_2023.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[486].sig_2024.FeedThruLUT ));
  Controller_inst_SLICE_2330 \Controller_inst.SLICE_2330 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[488].sig_2026.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[487].sig_2025.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[487].sig_2025.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[488].sig_2026.FeedThruLUT ));
  Controller_inst_SLICE_2332 \Controller_inst.SLICE_2332 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[490].sig_2028.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[489].sig_2027.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[489].sig_2027.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[490].sig_2028.FeedThruLUT ));
  Controller_inst_SLICE_2334 \Controller_inst.SLICE_2334 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[492].sig_2030.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[491].sig_2029.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[491].sig_2029.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[492].sig_2030.FeedThruLUT ));
  Controller_inst_SLICE_2336 \Controller_inst.SLICE_2336 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[494].sig_2032.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[493].sig_2031.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[493].sig_2031.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[494].sig_2032.FeedThruLUT ));
  Controller_inst_SLICE_2338 \Controller_inst.SLICE_2338 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[496].sig_2034.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[495].sig_2033.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[495].sig_2033.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[496].sig_2034.FeedThruLUT ));
  Controller_inst_SLICE_2340 \Controller_inst.SLICE_2340 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[498].sig_2036.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[497].sig_2035.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[497].sig_2035.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[498].sig_2036.FeedThruLUT ));
  Controller_inst_SLICE_2342 \Controller_inst.SLICE_2342 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[500].sig_2038.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[499].sig_2037.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[499].sig_2037.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[500].sig_2038.FeedThruLUT ));
  Controller_inst_SLICE_2344 \Controller_inst.SLICE_2344 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[502].sig_2040.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[501].sig_2039.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[501].sig_2039.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[502].sig_2040.FeedThruLUT ));
  Controller_inst_SLICE_2346 \Controller_inst.SLICE_2346 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[504].sig_2042.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[503].sig_2041.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[503].sig_2041.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[504].sig_2042.FeedThruLUT ));
  Controller_inst_SLICE_2348 \Controller_inst.SLICE_2348 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[506].sig_2044.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[505].sig_2043.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[505].sig_2043.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[506].sig_2044.FeedThruLUT ));
  Controller_inst_SLICE_2350 \Controller_inst.SLICE_2350 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[508].sig_2046.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[507].sig_2045.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[507].sig_2045.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[508].sig_2046.FeedThruLUT ));
  Controller_inst_SLICE_2352 \Controller_inst.SLICE_2352 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[510].sig_2048.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[509].sig_2047.FeedThruLUT ), 
    .B1(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[509].sig_2047.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[510].sig_2048.FeedThruLUT ));
  Controller_inst_SLICE_2354 \Controller_inst.SLICE_2354 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[511].sig_2049.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[511].sig_2049.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2355 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2355 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15485 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15485 ));
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2359 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2359 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_2052.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_2051.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1].sig_2051.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2].sig_2052.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2361 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2361 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_2054.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_2053.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3].sig_2053.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4].sig_2054.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2363 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2363 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_2056.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_2055.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5].sig_2055.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6].sig_2056.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2365 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2365 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_2058.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_2057.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7].sig_2057.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8].sig_2058.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2367 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2367 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_2060.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_2059.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9].sig_2059.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10].sig_2060.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2369 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2369 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_2062.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_2061.FeedThruLUT )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11].sig_2061.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12].sig_2062.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2371 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2371 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_2064.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_2063.FeedThruLUT )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13].sig_2063.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14].sig_2064.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2373 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2373 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_2065.FeedThruLUT )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15].sig_2065.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2375 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2375 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[2] )
    , .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n17481 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n4 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n4 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14712 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n17481 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[2] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2377 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2377 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[0] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[1] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n114 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n114 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14712 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count_3__N_1812[0] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2380 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2380 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[2] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[1] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14715 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[1] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[2] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2382 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2382 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[4] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[3] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19921 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19921 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14715 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[3] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[4] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2384 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_2384 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12550 ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12552 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n114 ), 
    .C1(\Controller_inst.n14497 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .A1(\Controller_inst.n70 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12551 ), 
    .C0(int_RHD_SPI_CS_n), .B0(\Controller_inst.n2714[0] ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12552 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12550 ));
  Controller_inst_SLICE_2387 \Controller_inst.SLICE_2387 ( 
    .DI0(\Controller_inst.int_RHD_TX_Byte[0].sig_2066.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[0] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[0] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[0].sig_2066.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2388 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2388 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15509 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15510 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14545 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2578 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17231 )
    , .C0(int_RHD_SPI_MISO), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14545 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15510 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15509 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2390 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2390 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15508 )
    , .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14545 )
    , .A0(int_RHD_SPI_MISO), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15508 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2391 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2391 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15500 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14545 )
    , .A0(int_RHD_SPI_MISO), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15500 )
    );
  Controller_inst_SLICE_2392 \Controller_inst.SLICE_2392 ( 
    .DI0(\Controller_inst.int_RHD_TX_DV.sig_2067.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , .F0(\Controller_inst.int_RHD_TX_DV.sig_2067.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2395 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2395 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_2068.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_RHD_SPI_Clk), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_2068.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2396 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2396 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2355[0] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n25772 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .B1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .A0(\Controller_inst.int_RHD_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n25772 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2355[0] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2397 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2397 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2355[1] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2567 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , .B0(\Controller_inst.int_RHD_TX_DV ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2567 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_2355[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2400 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2400 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21147 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n146 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14734 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_RHD_SPI_MOSI), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n163 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2401 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2401 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n23277 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12383 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n23277 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2402 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2402 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15464 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[0] )
    , .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15465 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15464 )
    );
  Controller_inst_SLICE_2404 \Controller_inst.SLICE_2404 ( 
    .DI0(\Controller_inst.int_RHD_TX_Byte[1].sig_2069.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[1] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[1] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[1].sig_2069.FeedThruLUT ));
  Controller_inst_SLICE_2405 \Controller_inst.SLICE_2405 ( 
    .DI0(\Controller_inst.int_RHD_TX_Byte[2].sig_2070.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[2] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[2] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[2].sig_2070.FeedThruLUT ));
  Controller_inst_SLICE_2406 \Controller_inst.SLICE_2406 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[4].sig_2072.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[3].sig_2071.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[4] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[3] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[4] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[3].sig_2071.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[4].sig_2072.FeedThruLUT ));
  Controller_inst_SLICE_2408 \Controller_inst.SLICE_2408 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[6].sig_2074.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[5].sig_2073.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[6] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[5] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[6] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[5].sig_2073.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[6].sig_2074.FeedThruLUT ));
  Controller_inst_SLICE_2410 \Controller_inst.SLICE_2410 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[8].sig_2076.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[7].sig_2075.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[8] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[7] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[7] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[7].sig_2075.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[8].sig_2076.FeedThruLUT ));
  Controller_inst_SLICE_2412 \Controller_inst.SLICE_2412 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[10].sig_2078.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[9].sig_2077.FeedThruLUT ), 
    .C1(\Controller_inst.int_RHD_TX_Byte[10] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[9] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[9].sig_2077.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[10].sig_2078.FeedThruLUT ));
  Controller_inst_SLICE_2414 \Controller_inst.SLICE_2414 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[12].sig_2080.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[11].sig_2079.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[12] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[11] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[12] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[11].sig_2079.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[12].sig_2080.FeedThruLUT ));
  Controller_inst_SLICE_2416 \Controller_inst.SLICE_2416 ( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[14].sig_2082.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD_TX_Byte[13].sig_2081.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[14] ), 
    .D0(\Controller_inst.int_RHD_TX_Byte[13] ), 
    .CE(\Controller_inst.int_RHD_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[13] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[14] )
    , .F0(\Controller_inst.int_RHD_TX_Byte[13].sig_2081.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD_TX_Byte[14].sig_2082.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2420 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2420 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15491 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15493 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[3] )
    , .C1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[4] )
    , .B0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15465 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15493 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15491 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2421 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2421 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12797 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12795 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14790 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12795 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12797 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2423 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2423 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12801 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12799 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2577 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2577 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14790 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12799 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12801 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2425 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2425 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[2] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[1] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14798 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[2] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2429 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2429 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15487 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15489 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[1] )
    , .C1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[2] )
    , .B0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15465 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15489 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15487 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2432 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2432 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15520 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15521 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14580 )
    , .B1(int_RHD_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229 )
    , .C0(int_RHD_SPI_MISO), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14576 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[14] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15521 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15520 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2434 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2434 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15518 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15519 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2580 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17459 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229 )
    , .B0(int_RHD_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14556 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[12] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15519 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15518 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2436 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2436 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15516 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15517 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14580 )
    , .B1(int_RHD_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2580 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2580 )
    , .C0(int_RHD_SPI_MISO), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14576 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[10] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15517 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15516 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2438 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2438 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15514 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15515 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2579 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17459 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2580 )
    , .B0(int_RHD_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14556 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[8] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15515 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15514 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2440 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2440 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15512 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15513 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2579 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14580 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2579 )
    , .C0(int_RHD_SPI_MISO), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14576 )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[6] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15513 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15512 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2448
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2448 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2102.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2084.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2084.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2102.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2449
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2449 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2450
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2450 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2114.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2085.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2085.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2114.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2451
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2451 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2452
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2452 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2109.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2086.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2086.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2109.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2453
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2453 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_2115.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_2087.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_2087.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_2115.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2454
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2454 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2122.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2088.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2088.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2122.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2455
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2455 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2129.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2089.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2089.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2129.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2456
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2456 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2457
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2457 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2458
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2458 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2459
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2459 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2136.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2090.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_2090.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_2136.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2460
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2460 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2461
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2461 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2143.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2091.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_2091.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_2143.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2462
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2462 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_2150.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0].sig_2092.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[0] ), .Q1(\Controller_inst.int_FIFO_Q[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0].sig_2092.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_2150.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2463
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2463 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22433 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2464
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2464 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21782 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21149 )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2465
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2465 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_2093.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_2093.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2466
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2466 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_2096.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_2095.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_2095.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_2096.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2468
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2468 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_2098.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_2097.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_2097.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_2098.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2470
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2470 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_2100.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_2099.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_2099.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_2100.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2474
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2474 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2104.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2103.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2103.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2104.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2476
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2476 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2106.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2105.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2105.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2106.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2478
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2478 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2108.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2107.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2107.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2108.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2481
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2481 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2483
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2483 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2487
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2487 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2489
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2489 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2493
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2493 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2111.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2110.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2110.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2111.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2495
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2495 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2113.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2112.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2112.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2113.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2499
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2499 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_2117.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_2116.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_2116.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_2117.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2501
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2501 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_2119.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_2118.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_2118.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_2119.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2503
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2503 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_2121.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_2120.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_2120.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_2121.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2506
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2506 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2124.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2123.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2123.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2124.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2508
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2508 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2126.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2125.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2125.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2126.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2510
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2510 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2128.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2127.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2127.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2128.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2513
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2513 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2131.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2130.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2130.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2131.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2515
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2515 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2133.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2132.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2132.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2133.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2517
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2517 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2135.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2134.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2134.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2135.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2520
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2522
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2522 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2526
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2526 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2528
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2528 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2532
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2532 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2534
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2534 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2536
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2536 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2539
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2539 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2138.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2137.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_2137.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_2138.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2541
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2541 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2140.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2139.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_2139.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_2140.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2543
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2543 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2142.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2141.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_2141.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_2142.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2546
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2546 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2548
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2548 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2550
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2550 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , .C0(\Controller_inst.int_FIFO_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2553
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2553 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2145.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2144.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_2144.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_2145.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2555
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2555 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2147.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2146.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_2146.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_2147.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2557
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2557 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2149.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2148.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_2148.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_2149.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2560
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2560 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_2152.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_2151.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[2] ), .Q1(\Controller_inst.int_FIFO_Q[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_2151.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_2152.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2562
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2562 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_2154.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_2153.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[4] ), .Q1(\Controller_inst.int_FIFO_Q[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_2153.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_2154.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2564
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2564 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_2156.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_2155.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[6] ), .Q1(\Controller_inst.int_FIFO_Q[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_2155.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_2156.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2566
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2566 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_2158.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_2157.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[8] ), .Q1(\Controller_inst.int_FIFO_Q[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_2157.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_2158.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2568
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2568 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_2160.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_2159.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[10] ), 
    .Q1(\Controller_inst.int_FIFO_Q[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_2159.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_2160.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2570
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2570 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_2162.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_2161.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[12] ), 
    .Q1(\Controller_inst.int_FIFO_Q[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_2161.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_2162.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2572
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2572 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_2164.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_2163.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_Q[14] ), 
    .Q1(\Controller_inst.int_FIFO_Q[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_2163.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_2164.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2574
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2574 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_2094.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_2094.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2575
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2575 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2].sig_2165.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2].sig_2165.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2576
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2576 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3].sig_2166.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_COUNT[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3].sig_2166.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2578 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2578 ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_2168.FeedThruLUT )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[0].sig_2168.FeedThruLUT )
    );
  SLICE_2580 SLICE_2580( .D1(rhd_done_config), .C1(n12905), 
    .B1(\rhd_index[0] ), .A1(n22335), .D0(\rhd_index[1] ), 
    .C0(rhd_done_config), .B0(\rhd_index[2] ), .A0(\rhd_index[0] ), 
    .F0(n12905), .F1(n62));
  SLICE_2582 SLICE_2582( .D1(rhd_done_config), .C1(\rhd_index[4] ), 
    .D0(n24398), .C0(n23218), .B0(\rhd_index[4] ), .A0(rhd_done_config), 
    .F0(n24401), .F1(n5));
  Controller_inst_SLICE_2583 \Controller_inst.SLICE_2583 ( 
    .D1(rhd_done_config), .C1(n23210), .B1(\rhd_index[3] ), 
    .A1(\rhd_index[4] ), .D0(\rhd_index[1] ), .C0(rhd_done_config), 
    .B0(\rhd_index[0] ), .A0(\rhd_index[2] ), .F0(n23210), .F1(n24398));
  SLICE_2584 SLICE_2584( .D1(\rhd_index[1] ), .C1(\rhd_index[2] ), 
    .D0(rhd_done_config), .C0(\rhd_index[1] ), .B0(\rhd_index[0] ), .F0(n6), 
    .F1(n15205));
  SLICE_2585 SLICE_2585( .D1(n6), .C1(n23231), .B1(\rhd_index[0] ), 
    .A1(\rhd_index[2] ), .D0(\channel_array[0][8] ), .B0(rhd_done_config), 
    .F0(n23231), .F1(n7));
  SLICE_2586 SLICE_2586( .D1(n23233), .C1(n15), .B1(\rhd_index[0] ), 
    .A1(\rhd_index[4] ), .D0(n15205), .C0(n7), .B0(\rhd_index[0] ), 
    .A0(\rhd_index[3] ), .F0(n15), .F1(n31));
  SLICE_2588 SLICE_2588( .D1(n14951), .C1(n23216), .B1(\rhd_index[3] ), 
    .A1(\rhd_index[4] ), .D0(\rhd_index[2] ), .C0(\rhd_index[1] ), 
    .B0(\rhd_index[0] ), .F0(n23216), .F1(n14986));
  SLICE_2589 SLICE_2589( .D1(\rhd_index[3] ), .C1(\rhd_index[2] ), 
    .A1(\rhd_index[0] ), .D0(\rhd_index[2] ), .C0(\rhd_index[1] ), 
    .B0(\rhd_index[0] ), .A0(\rhd_index[3] ), .F0(n14951), .F1(n23226));
  Controller_inst_SLICE_2590 \Controller_inst.SLICE_2590 ( 
    .D1(\Controller_inst.NUM_DATA[1] ), .C1(\Controller_inst.NUM_DATA[0] ), 
    .B1(\Controller_inst.stm32_counter[0] ), 
    .A1(\Controller_inst.stm32_counter[1] ), 
    .D0(\Controller_inst.NUM_DATA[0] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[0] ), .F1(\Controller_inst.n4_adj_2733 ));
  Controller_inst_SLICE_2592 \Controller_inst.SLICE_2592 ( 
    .D1(\Controller_inst.n62 ), .C1(\Controller_inst.NUM_DATA[31] ), 
    .A1(\Controller_inst.stm32_counter[31] ), 
    .D0(\Controller_inst.NUM_DATA[31] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[31] ), .F1(\Controller_inst.n1221 ));
  Controller_inst_SLICE_2593 \Controller_inst.SLICE_2593 ( 
    .D1(\Controller_inst.stm32_counter[31] ), .C1(\Controller_inst.n62 ), 
    .B1(\Controller_inst.NUM_DATA[31] ), .A1(\Controller_inst.n14561 ), 
    .D0(\Controller_inst.NUM_DATA[30] ), .C0(\Controller_inst.n60 ), 
    .A0(\Controller_inst.stm32_counter[30] ), .F0(\Controller_inst.n62 ), 
    .F1(\Controller_inst.n15858 ));
  Controller_inst_SLICE_2594 \Controller_inst.SLICE_2594 ( 
    .D1(\Controller_inst.NUM_DATA[29] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[30] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[30] ), .F1(\Controller_inst.NUM_DATA[29] ));
  Controller_inst_SLICE_2597 \Controller_inst.SLICE_2597 ( 
    .D1(\Controller_inst.NUM_DATA[29] ), .C1(\Controller_inst.n58 ), 
    .A1(\Controller_inst.stm32_counter[29] ), 
    .D0(\Controller_inst.stm32_counter[28] ), .C0(\Controller_inst.n56 ), 
    .B0(\Controller_inst.NUM_DATA[28] ), .F0(\Controller_inst.n58 ), 
    .F1(\Controller_inst.n60 ));
  Controller_inst_SLICE_2598 \Controller_inst.SLICE_2598 ( 
    .D1(\Controller_inst.NUM_DATA[27] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[28] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[28] ), .F1(\Controller_inst.NUM_DATA[27] ));
  Controller_inst_SLICE_2601 \Controller_inst.SLICE_2601 ( 
    .D1(\Controller_inst.stm32_counter[27] ), .C1(\Controller_inst.n54 ), 
    .B1(\Controller_inst.NUM_DATA[27] ), 
    .D0(\Controller_inst.stm32_counter[26] ), .C0(\Controller_inst.n52 ), 
    .A0(\Controller_inst.NUM_DATA[26] ), .F0(\Controller_inst.n54 ), 
    .F1(\Controller_inst.n56 ));
  Controller_inst_SLICE_2602 \Controller_inst.SLICE_2602 ( 
    .D1(\Controller_inst.NUM_DATA[25] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[26] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[26] ), .F1(\Controller_inst.NUM_DATA[25] ));
  Controller_inst_SLICE_2605 \Controller_inst.SLICE_2605 ( 
    .D1(\Controller_inst.stm32_counter[25] ), .C1(\Controller_inst.n50 ), 
    .B1(\Controller_inst.NUM_DATA[25] ), 
    .D0(\Controller_inst.stm32_counter[24] ), 
    .C0(\Controller_inst.n48_adj_2773 ), .B0(\Controller_inst.NUM_DATA[24] ), 
    .F0(\Controller_inst.n50 ), .F1(\Controller_inst.n52 ));
  Controller_inst_SLICE_2606 \Controller_inst.SLICE_2606 ( 
    .D1(\Controller_inst.NUM_DATA[23] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[24] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[24] ), .F1(\Controller_inst.NUM_DATA[23] ));
  Controller_inst_SLICE_2609 \Controller_inst.SLICE_2609 ( 
    .D1(\Controller_inst.stm32_counter[23] ), 
    .C1(\Controller_inst.n46_adj_2772 ), .B1(\Controller_inst.NUM_DATA[23] ), 
    .D0(\Controller_inst.NUM_DATA[22] ), .C0(\Controller_inst.n44 ), 
    .A0(\Controller_inst.stm32_counter[22] ), 
    .F0(\Controller_inst.n46_adj_2772 ), .F1(\Controller_inst.n48_adj_2773 ));
  Controller_inst_SLICE_2610 \Controller_inst.SLICE_2610 ( 
    .D1(\Controller_inst.NUM_DATA[21] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[22] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[22] ), .F1(\Controller_inst.NUM_DATA[21] ));
  Controller_inst_SLICE_2613 \Controller_inst.SLICE_2613 ( 
    .D1(\Controller_inst.stm32_counter[21] ), 
    .C1(\Controller_inst.n42_adj_2771 ), .B1(\Controller_inst.NUM_DATA[21] ), 
    .D0(\Controller_inst.NUM_DATA[20] ), .C0(\Controller_inst.n40_adj_2770 ), 
    .A0(\Controller_inst.stm32_counter[20] ), 
    .F0(\Controller_inst.n42_adj_2771 ), .F1(\Controller_inst.n44 ));
  Controller_inst_SLICE_2614 \Controller_inst.SLICE_2614 ( 
    .D1(\Controller_inst.NUM_DATA[19] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[20] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[20] ), .F1(\Controller_inst.NUM_DATA[19] ));
  Controller_inst_SLICE_2617 \Controller_inst.SLICE_2617 ( 
    .D1(\Controller_inst.NUM_DATA[19] ), .C1(\Controller_inst.n38_adj_2769 ), 
    .A1(\Controller_inst.stm32_counter[19] ), 
    .D0(\Controller_inst.stm32_counter[18] ), 
    .C0(\Controller_inst.n36_adj_2768 ), .B0(\Controller_inst.NUM_DATA[18] ), 
    .F0(\Controller_inst.n38_adj_2769 ), .F1(\Controller_inst.n40_adj_2770 ));
  Controller_inst_SLICE_2618 \Controller_inst.SLICE_2618 ( 
    .D1(\Controller_inst.NUM_DATA[17] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[18] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[18] ), .F1(\Controller_inst.NUM_DATA[17] ));
  Controller_inst_SLICE_2621 \Controller_inst.SLICE_2621 ( 
    .D1(\Controller_inst.stm32_counter[17] ), 
    .C1(\Controller_inst.n34_adj_2767 ), .A1(\Controller_inst.NUM_DATA[17] ), 
    .D0(\Controller_inst.stm32_counter[16] ), .C0(\Controller_inst.n32 ), 
    .B0(\Controller_inst.NUM_DATA[16] ), .F0(\Controller_inst.n34_adj_2767 ), 
    .F1(\Controller_inst.n36_adj_2768 ));
  Controller_inst_SLICE_2622 \Controller_inst.SLICE_2622 ( 
    .D1(\Controller_inst.NUM_DATA[2] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[16] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[16] ), .F1(\Controller_inst.NUM_DATA[2] ));
  Controller_inst_SLICE_2624 \Controller_inst.SLICE_2624 ( 
    .D1(\Controller_inst.NUM_DATA[3] ), .C1(\Controller_inst.n6_adj_2758 ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.NUM_DATA[2] ), .C0(\Controller_inst.n4_adj_2733 ), 
    .B0(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n6_adj_2758 ), .F1(\Controller_inst.n8_adj_2759 ));
  Controller_inst_SLICE_2627 \Controller_inst.SLICE_2627 ( 
    .D1(\Controller_inst.NUM_DATA[4] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[3] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[3] ), .F1(\Controller_inst.NUM_DATA[4] ));
  Controller_inst_SLICE_2628 \Controller_inst.SLICE_2628 ( 
    .D1(\Controller_inst.stm32_counter[5] ), 
    .C1(\Controller_inst.n10_adj_2760 ), .B1(\Controller_inst.NUM_DATA[5] ), 
    .D0(\Controller_inst.NUM_DATA[4] ), .C0(\Controller_inst.n8_adj_2759 ), 
    .B0(\Controller_inst.stm32_counter[4] ), 
    .F0(\Controller_inst.n10_adj_2760 ), .F1(\Controller_inst.n12_adj_2761 ));
  Controller_inst_SLICE_2631 \Controller_inst.SLICE_2631 ( 
    .D1(\Controller_inst.NUM_DATA[6] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[5] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[5] ), .F1(\Controller_inst.NUM_DATA[6] ));
  Controller_inst_SLICE_2632 \Controller_inst.SLICE_2632 ( .DI1(\n17529$n2 ), 
    .D1(n14), .C1(n9), .B1(\reset_counter[13] ), .A1(\reset_counter[9] ), 
    .D0(\Controller_inst.NUM_DATA[15] ), .C0(o_reset_c), .CLK(pll_clk_int), 
    .Q1(o_reset_c), .F0(\Controller_inst.NUM_DATA[15] ), .F1(\n17529$n2 ));
  Controller_inst_SLICE_2633 \Controller_inst.SLICE_2633 ( 
    .D1(\Controller_inst.stm32_counter[15] ), 
    .C1(\Controller_inst.n30_adj_2766 ), .B1(\Controller_inst.NUM_DATA[15] ), 
    .D0(\Controller_inst.stm32_counter[14] ), 
    .C0(\Controller_inst.n28_adj_2765 ), .B0(\Controller_inst.NUM_DATA[14] ), 
    .F0(\Controller_inst.n30_adj_2766 ), .F1(\Controller_inst.n32 ));
  Controller_inst_SLICE_2634 \Controller_inst.SLICE_2634 ( 
    .D1(\Controller_inst.stm32_counter[7] ), 
    .C1(\Controller_inst.n14_adj_2762 ), .A1(\Controller_inst.NUM_DATA[7] ), 
    .D0(\Controller_inst.stm32_counter[6] ), 
    .C0(\Controller_inst.n12_adj_2761 ), .B0(\Controller_inst.NUM_DATA[6] ), 
    .F0(\Controller_inst.n14_adj_2762 ), .F1(\Controller_inst.n16_adj_2763 ));
  Controller_inst_SLICE_2637 \Controller_inst.SLICE_2637 ( 
    .D1(\Controller_inst.NUM_DATA[8] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[7] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[7] ), .F1(\Controller_inst.NUM_DATA[8] ));
  Controller_inst_SLICE_2638 \Controller_inst.SLICE_2638 ( 
    .C1(\Controller_inst.n18_adj_2764 ), .B1(\Controller_inst.NUM_DATA[9] ), 
    .A1(\Controller_inst.stm32_counter[9] ), 
    .D0(\Controller_inst.stm32_counter[8] ), 
    .C0(\Controller_inst.n16_adj_2763 ), .B0(\Controller_inst.NUM_DATA[8] ), 
    .F0(\Controller_inst.n18_adj_2764 ), .F1(\Controller_inst.n20 ));
  Controller_inst_SLICE_2641 \Controller_inst.SLICE_2641 ( 
    .D1(\Controller_inst.NUM_DATA[10] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[9] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[9] ), .F1(\Controller_inst.NUM_DATA[10] ));
  Controller_inst_SLICE_2642 \Controller_inst.SLICE_2642 ( 
    .D1(\Controller_inst.stm32_counter[11] ), .C1(\Controller_inst.n22 ), 
    .B1(\Controller_inst.NUM_DATA[11] ), .D0(\Controller_inst.NUM_DATA[10] ), 
    .C0(\Controller_inst.n20 ), .A0(\Controller_inst.stm32_counter[10] ), 
    .F0(\Controller_inst.n22 ), .F1(\Controller_inst.n24 ));
  Controller_inst_SLICE_2645 \Controller_inst.SLICE_2645 ( 
    .D1(\Controller_inst.NUM_DATA[12] ), .C1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[11] ), .B0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[11] ), .F1(\Controller_inst.NUM_DATA[12] ));
  Controller_inst_SLICE_2646 \Controller_inst.SLICE_2646 ( 
    .D1(\Controller_inst.stm32_counter[13] ), .C1(\Controller_inst.n26 ), 
    .B1(\Controller_inst.NUM_DATA[13] ), 
    .D0(\Controller_inst.stm32_counter[12] ), .C0(\Controller_inst.n24 ), 
    .B0(\Controller_inst.NUM_DATA[12] ), .F0(\Controller_inst.n26 ), 
    .F1(\Controller_inst.n28_adj_2765 ));
  Controller_inst_SLICE_2649 \Controller_inst.SLICE_2649 ( 
    .D1(\Controller_inst.NUM_DATA[1] ), .B1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.NUM_DATA[13] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[13] ), .F1(\Controller_inst.NUM_DATA[1] ));
  Controller_inst_SLICE_2650 \Controller_inst.SLICE_2650 ( 
    .D0(\Controller_inst.NUM_DATA[14] ), .C0(maxfan_replicated_net_1485), 
    .F0(\Controller_inst.NUM_DATA[14] ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2652 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2652 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24500 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24500 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24503 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2654 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2654 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23087 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23099 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24731 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24995 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23099 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24416 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2655 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2655 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23060 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23051 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24416 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25091 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24641 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23051 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24419 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2656 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2656 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25298 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25298 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23196 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2658 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2658 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n394 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n393 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n393 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25292 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2659 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2659 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24431 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25295 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n390 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25292 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n391 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25295 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22992 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2660 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2660 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25286 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25286 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22945 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2662 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2662 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25280 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25280 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25283 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2664 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2664 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25274 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25274 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22951 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2666 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2666 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25268 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25268 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22954 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2668 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2668 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25262 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25262 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22960 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2670 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2670 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25256 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25256 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22963 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2672 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2672 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25250 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25250 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22966 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2674 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2674 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25244 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25244 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22969 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2676 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2676 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25238 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25238 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22972 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2678 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2678 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25232 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25232 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22975 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2680 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2680 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25226 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25226 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22978 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2682 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2682 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25220 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25220 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22981 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2684 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2684 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25214 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25214 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25217 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2686 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2686 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25208 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25208 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22987 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2688 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2688 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25202 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25202 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22990 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2690 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2690 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23061 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23062 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24578 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2691 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2691 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23040 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24578 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23041 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24581 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2692 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2692 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22951 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24449 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25196 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2693 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2693 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22945 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24437 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25196 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22993 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2694 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2694 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25190 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25190 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22996 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2696 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2696 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25184 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25184 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22999 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2698 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2698 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25178 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25178 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23002 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2700 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2700 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25172 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25172 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23008 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2702 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2702 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24491 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22972 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25166 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2703 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2703 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24569 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23011 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22966 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24479 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25166 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23011 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24800 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2704 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2704 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25160 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25160 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23014 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2706 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2706 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24815 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24869 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25154 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2707 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2707 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24581 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25157 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25154 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24761 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24971 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25157 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23018 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2708 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2708 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23192 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24917 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24914 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24917 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25148 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2709 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2709 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23177 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24407 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25148 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24404 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n2 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24407 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23021 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2710 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2710 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25142 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25142 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23023 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2712 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2712 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25136 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25136 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23026 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2714 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2714 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25130 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25130 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23029 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2716 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2716 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24539 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22996 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25124 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2717 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2717 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25124 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24527 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22990 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23032 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2718 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2718 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25118 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25118 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23035 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2720 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2720 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24563 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23008 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25112 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2721 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2721 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24617 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25115 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23002 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24551 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25112 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25115 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23039 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2722 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2722 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25106 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25106 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23041 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2724 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2724 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25100 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25100 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23044 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2726 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2726 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24845 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23185 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25094 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2727 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2727 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24635 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23047 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25094 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24683 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25055 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23047 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24878 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2728 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2728 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25088 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25088 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25091 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2730 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2730 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25082 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25082 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23053 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2732 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2732 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24572 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24572 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24575 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2734 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2734 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25076 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25076 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23056 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2736 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2736 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25070 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25070 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25073 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2738 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2738 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25064 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25064 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23062 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2740 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2740 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25058 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25058 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25061 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2742 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2742 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25052 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25052 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25055 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2744 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2744 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25046 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25046 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23071 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2746 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2746 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25040 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25040 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23074 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2748 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2748 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24629 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23044 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25034 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2749 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2749 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25034 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24611 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23035 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23077 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2750 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2750 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24953 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23018 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25028 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2751 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2751 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24530 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23081 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23096 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25028 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23021 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24413 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23081 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24533 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2752 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2752 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25022 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25022 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25025 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2754 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2754 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24494 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24494 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24497 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2756 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2756 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25016 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25016 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25019 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2758 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2758 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24473 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22963 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24566 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2759 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2759 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22954 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24455 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24566 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24569 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2760 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2760 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24599 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23029 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25010 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2761 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2761 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24719 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25013 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25010 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24575 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23014 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25013 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23090 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2762 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2762 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24488 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24488 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24491 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2764 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2764 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25004 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25004 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25007 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2766 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2766 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24560 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24560 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24563 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2768 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2768 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23006 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23039 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24998 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2769 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2769 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24419 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23090 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24998 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23096 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2770 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2770 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24992 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24992 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24995 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2772 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2772 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24482 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24482 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24485 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2774 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2774 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23130 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23131 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24554 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2775 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2775 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24554 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23121 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23122 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24557 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2776 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2776 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24986 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24986 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24989 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2778 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2778 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24980 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24980 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24983 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2780 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2780 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24476 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24476 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24479 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2782 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2782 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24695 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23074 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24974 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2783 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2783 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24755 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23107 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23071 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24689 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24974 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23107 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24770 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2784 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2784 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24968 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24968 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24971 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2786 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2786 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24962 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24962 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24965 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2788 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2788 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24548 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24548 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24551 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2790 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2790 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24956 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24956 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24959 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2792 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2792 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24470 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24470 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24473 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2794 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2794 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23183 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22985 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25217 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24515 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22985 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24950 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2795 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2795 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24950 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24395 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23174 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24392 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n64 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n65 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24395 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24953 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2796 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2796 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24542 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24542 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24545 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2798 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2798 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24944 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24944 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24947 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2800 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2800 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24464 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24464 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24467 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2802 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2802 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24938 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24938 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23119 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2804 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2804 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24536 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24536 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24539 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2806 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2806 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24926 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24926 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24929 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2808 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2808 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23124 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23125 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24458 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2809 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2809 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24458 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23118 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23119 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24461 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2810 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2810 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24920 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24920 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23122 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2812 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2812 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n27 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24914 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2814 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2814 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24452 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24452 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24455 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2816 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2816 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23129 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23117 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24803 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24881 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23129 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24530 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2818 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2818 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24908 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24908 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23197 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2820 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2820 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n36 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n35 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n35 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24902 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2821 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2821 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23204 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23201 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24410 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n32 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24902 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n33 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23201 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24413 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2822 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2822 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24896 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24896 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23125 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2824 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2824 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23066 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23114 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24767 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24965 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23114 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24410 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2826 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2826 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n43_adj_2583 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n42 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n42 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24890 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2827 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2827 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n40 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n39 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24890 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n40 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23204 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2828 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2828 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24446 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24446 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24449 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2830 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2830 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24524 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24524 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24527 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2833 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2833 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n68 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n67 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n67 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24392 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2835 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2835 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23032 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24605 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24878 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22975 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24497 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24602 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24605 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24881 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2836 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2836 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24872 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24872 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23131 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2838 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2838 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n5 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n4 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n4 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24404 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2840 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2840 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24440 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24440 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24443 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2842 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2842 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24866 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24866 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24869 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2844 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2844 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24434 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24434 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24437 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2846 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2846 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24518 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24518 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24521 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2848 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2848 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24860 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24860 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24863 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2850 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2850 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n387 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n386 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n386 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24428 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2851 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2851 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n384 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n383 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24428 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n384 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24431 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2852 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2852 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24854 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24854 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24857 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2854 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2854 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24386 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24386 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24389 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2856 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2856 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24842 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24842 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24845 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2858 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2858 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n210 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n209 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n209 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24422 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2859 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2859 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24422 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n206 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n207 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n206 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24425 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2860 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2860 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24836 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24836 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24839 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2862 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2862 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24830 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24830 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24833 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2864 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2864 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24824 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24824 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24827 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2866 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2866 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24818 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24818 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24821 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2868 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2868 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24812 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24812 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24815 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2870 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2870 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24806 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24806 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23130 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2873 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2873 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24800 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22992 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22993 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24803 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2874 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2874 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n376 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n375 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n375 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24794 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2875 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2875 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23138 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24797 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n373 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24794 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n372 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24797 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22957 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2876 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2876 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24512 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24512 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24515 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2878 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2878 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24788 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24788 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23124 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2880 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2880 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24782 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24782 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23121 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2882 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2882 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24776 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24776 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23118 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2885 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2885 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23077 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24701 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24770 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23023 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24587 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24698 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24701 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24773 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2886 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2886 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24764 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24764 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24767 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2888 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2888 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24758 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24758 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24761 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2890 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2890 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24659 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23056 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24752 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2891 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2891 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24752 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24647 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23053 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24755 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2892 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2892 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24746 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24746 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24749 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2894 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2894 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23102 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23105 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24749 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24983 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23105 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24740 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2895 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2895 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23093 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23084 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24740 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24707 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25025 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23084 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24743 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2896 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2896 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24734 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24734 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24737 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2898 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2898 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24728 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24728 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24731 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2900 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2900 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24722 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24722 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24725 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2902 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2902 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22981 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24509 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24716 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2903 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2903 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22960 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24467 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24716 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24719 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2904 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2904 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24710 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24710 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24713 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2906 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2906 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24704 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24704 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24707 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2908 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2908 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23026 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24593 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24698 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2910 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2910 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24692 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24692 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24695 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2912 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2912 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24686 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24686 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24689 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2914 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2914 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24680 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24680 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24683 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2916 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2916 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24674 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24674 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24677 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2918 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2918 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24668 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24668 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23061 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2920 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2920 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24662 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24662 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24665 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2922 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2922 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24656 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24656 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24659 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2924 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2924 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24644 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24644 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24647 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2926 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2926 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24638 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24638 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24641 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2928 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2928 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23196 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23197 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24632 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2929 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2929 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22999 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24545 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24632 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24635 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2930 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2930 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24626 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24626 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24629 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2932 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2932 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24506 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24506 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24509 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2934 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2934 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24620 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24620 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23040 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2936 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2936 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24503 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22978 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24614 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2937 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2937 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22969 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24485 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24614 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24617 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2938 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2938 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24608 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24608 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24611 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2940 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2940 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24521 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22987 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24602 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2942 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2942 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24596 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24596 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24599 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2944 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2944 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24590 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24590 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24593 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2946 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2946 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24584 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24584 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24587 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2948 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2948 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24932 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[5] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24932 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24935 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2950 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2950 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24848 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24848 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24851 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2952 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2952 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[14] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[13] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[12] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24650 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2953 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2953 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n23189 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24653 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24650 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24653 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n146 )
    );
  SLICE_2954 SLICE_2954( .D1(rhd_done_config), .C1(n12838), 
    .B1(\rhd_index[3] ), .A1(\rhd_index[2] ), .D0(\rhd_index[1] ), 
    .C0(\rhd_index[0] ), .F0(n12838), .F1(n23220));
  SLICE_2956 SLICE_2956( .DI1(n21123), .D1(n14986), .C1(rhd_done_config), 
    .A1(\rhd_index[5] ), .D0(rhd_done_config), .B0(\rhd_index[5] ), 
    .CE(\Controller_inst.n4_adj_2586 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.int_RHD_TX_Byte[5] ), .F0(n21816), 
    .F1(n21123));
  SLICE_2957 SLICE_2957( .D1(n14952), .C1(n14943), .B1(n21816), 
    .A1(\rhd_index[4] ), .D0(\rhd_index[1] ), .C0(\rhd_index[0] ), 
    .A0(\rhd_index[3] ), .F0(n14943), .F1(n21818));
  SLICE_2958 SLICE_2958( .D1(\reset_counter[20] ), .C1(n15_adj_2780), 
    .B1(\reset_counter[11] ), .A1(\reset_counter[8] ), 
    .D0(\reset_counter[21] ), .C0(\reset_counter[18] ), 
    .B0(\reset_counter[14] ), .A0(\reset_counter[7] ), .F0(n15_adj_2780), 
    .F1(n22423));
  SLICE_2960 SLICE_2960( .D1(n22415), .C1(n22427), .B1(\reset_counter[25] ), 
    .A1(\reset_counter[6] ), .D0(n23), .C0(n22423), .B0(\reset_counter[23] ), 
    .A0(n17520), .F0(n22427), .F1(n22429));
  SLICE_2961 SLICE_2961( .D0(\reset_counter[2] ), .C0(\reset_counter[3] ), 
    .F0(n17520));
  SLICE_2963 SLICE_2963( 
    .DI1(\Controller_inst.int_RHD_TX_Byte[15].sig_2083.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD_TX_Byte[15] ), .D0(\reset_counter[24] ), 
    .C0(\reset_counter[27] ), .B0(\reset_counter[10] ), 
    .A0(\reset_counter[0] ), .CE(\Controller_inst.int_RHD_TX_DV ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , .F0(n22415), 
    .F1(\Controller_inst.int_RHD_TX_Byte[15].sig_2083.FeedThruLUT ));
  SLICE_2964 SLICE_2964( .D1(\rhd_index[0] ), .C1(n14919), .B1(\rhd_index[4] ), 
    .A1(\rhd_index[5] ), .D0(\rhd_index[1] ), .C0(\rhd_index[2] ), .F0(n14919), 
    .F1(n21803));
  SLICE_2966 SLICE_2966( .D1(\reset_counter[15] ), .C1(\reset_counter[5] ), 
    .B1(\reset_counter[4] ), .A1(\reset_counter[1] ), .D0(\reset_counter[17] ), 
    .C0(\reset_counter[13] ), .B0(\reset_counter[5] ), .F0(n14_adj_2783), 
    .F1(n23213));
  SLICE_2967 SLICE_2967( .D1(n14_adj_2783), .C1(n15_adj_2782), 
    .B1(\reset_counter[4] ), .A1(\reset_counter[1] ), .D0(\reset_counter[19] ), 
    .C0(\reset_counter[22] ), .B0(\reset_counter[9] ), 
    .A0(\reset_counter[15] ), .F0(n15_adj_2782), .F1(n21768));
  SLICE_2968 SLICE_2968( .D1(\reset_counter[22] ), .C1(n9), 
    .B1(\reset_counter[13] ), .A1(\reset_counter[9] ), 
    .D0(\reset_counter[19] ), .C0(\reset_counter[17] ), .F0(n9), .F1(n22461));
  SLICE_2971 SLICE_2971( .D1(\reset_counter[2] ), .C1(n26), 
    .B1(\reset_counter[0] ), .A1(\reset_counter[3] ), .D0(n23213), .C0(n22461), 
    .B0(n21768), .A0(\reset_counter[26] ), .F0(n26), .F1(n10));
  SLICE_2973 SLICE_2973( .D1(n10), .C1(n21763), .B1(n21826), .D0(n21763), 
    .C0(n10), .B0(n17529), .A0(n21826), .F0(n17535), .F1(n17523));
  SLICE_2975 SLICE_2975( .D1(\reset_counter[6] ), .C1(n12_adj_2781), 
    .B1(\reset_counter[8] ), .A1(\reset_counter[27] ), 
    .D0(\reset_counter[25] ), .C0(\reset_counter[23] ), 
    .B0(\reset_counter[20] ), .A0(\reset_counter[11] ), .F0(n12_adj_2781), 
    .F1(n21763));
  SLICE_2976 SLICE_2976( .D1(o_Controller_Mode_c_0), .C1(int_RHD_SPI_MISO), 
    .B1(i_RHD_SPI_MISO_c), .A1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_1), .C0(o_Controller_Mode_c_0), .F0(n1102), 
    .F1(int_RHD_SPI_MISO));
  Controller_inst_SLICE_2977 \Controller_inst.SLICE_2977 ( 
    .D1(\Controller_inst.n3 ), .C1(\Controller_inst.n14433 ), .B1(n1102), 
    .A1(\Controller_inst.n63 ), .D0(rhd_done_config), 
    .C0(\Controller_inst.int_RHD_TX_Ready ), .B0(\Controller_inst.n9668 ), 
    .F0(\Controller_inst.n14433 ), .F1(\Controller_inst.n22315 ));
  SLICE_2978 SLICE_2978( .D1(\reset_counter[10] ), .C1(n23), .B1(n15_adj_2780), 
    .A1(\reset_counter[24] ), .D0(\reset_counter[16] ), 
    .C0(\reset_counter[12] ), .F0(n23), .F1(n21826));
  SLICE_2979 SLICE_2979( .D1(n17520), .C1(n21765), .B1(\reset_counter[4] ), 
    .A1(n21826), .D0(\reset_counter[5] ), .C0(n21763), .F0(n21765), 
    .F1(n21773));
  SLICE_2980 SLICE_2980( .DI1(\Controller_inst.n15499 ), 
    .D1(\channel_array[0][15] ), .C1(\Controller_inst.n14203 ), .D0(n22449), 
    .C0(\channel_array[0][15] ), .B0(\rhd_index[4] ), .A0(\rhd_index[5] ), 
    .CLK(pll_clk_int), .Q1(\channel_array[0][15] ), .F0(n16), 
    .F1(\Controller_inst.n15499 ));
  SLICE_2981 SLICE_2981( .D1(rhd_done_config), .C1(n22449), 
    .A1(\channel_array[0][11] ), .D0(\rhd_index[1] ), .C0(\rhd_index[2] ), 
    .B0(\rhd_index[0] ), .F0(n22449), .F1(n23218));
  SLICE_2982 SLICE_2982( .D1(\rhd_index[1] ), .C1(n22451), .B1(\rhd_index[0] ), 
    .A1(rhd_done_config), .D0(\rhd_index[2] ), .C0(\rhd_index[3] ), 
    .B0(\rhd_index[5] ), .A0(\rhd_index[4] ), .F0(n22451), .F1(n12));
  SLICE_2984 SLICE_2984( .D1(rhd_done_config), .C1(n22335), .B1(n22449), 
    .A1(\channel_array[0][13] ), .D0(\rhd_index[3] ), .C0(\rhd_index[4] ), 
    .F0(n22335), .F1(n23237));
  SLICE_2986 SLICE_2986( .D1(\Controller_inst.n14594 ), .C1(n7982), 
    .B1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[2] ), .D0(o_Controller_Mode_c_0), 
    .C0(o_Controller_Mode_c_1), .F0(n7982), .F1(\Controller_inst.n10213 ));
  Controller_inst_SLICE_2987 \Controller_inst.SLICE_2987 ( 
    .DI1(\Controller_inst.n12537 ), .D1(\Controller_inst.n17469 ), 
    .C1(\Controller_inst.n14469 ), .B1(rhd_done_config), 
    .A1(\Controller_inst.n3 ), .D0(\Controller_inst.n3 ), 
    .C0(\Controller_inst.n14433 ), .B0(n7982), .A0(\Controller_inst.n63 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q1(rhd_done_config), 
    .F0(\Controller_inst.n5_adj_2591 ), .F1(\Controller_inst.n12537 ));
  SLICE_2988 SLICE_2988( .D1(n14919), .C1(\rhd_index[3] ), .B1(\rhd_index[4] ), 
    .A1(\rhd_index[5] ), .D0(\rhd_index[3] ), .C0(n14919), .B0(\rhd_index[4] ), 
    .A0(\rhd_index[0] ), .F0(n21811), .F1(n15210));
  Controller_inst_SLICE_2989 \Controller_inst.SLICE_2989 ( 
    .D1(\Controller_inst.rhd_index[31]_2 ), .C1(\Controller_inst.n21204 ), 
    .B1(n21811), .A1(\rhd_index[5] ), .D0(\Controller_inst.n37 ), 
    .C0(\Controller_inst.n48 ), .B0(\Controller_inst.n38 ), 
    .A0(\Controller_inst.n43 ), .F0(\Controller_inst.n21204 ), 
    .F1(\Controller_inst.n9668 ));
  SLICE_2990 SLICE_2990( .D1(n23220), .C1(n23221), .B1(\rhd_index[5] ), 
    .A1(\rhd_index[4] ), .D0(\rhd_index[1] ), .C0(rhd_done_config), 
    .B0(\rhd_index[2] ), .A0(\rhd_index[0] ), .F0(n23221), .F1(n24884));
  SLICE_2992 SLICE_2992( .D1(\reset_counter[13] ), .C1(\reset_counter[9] ), 
    .B1(n14), .A1(n9), .D0(\reset_counter[15] ), .C0(n21773), 
    .B0(\reset_counter[22] ), .A0(\reset_counter[26] ), .F0(n14), .F1(n17529));
  Controller_inst_SLICE_2994 \Controller_inst.SLICE_2994 ( 
    .D1(\Controller_inst.n14539 ), .C1(\Controller_inst.int_STM32_TX_Ready ), 
    .B1(\Controller_inst.n14594 ), .A1(\Controller_inst.n21824 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n14500 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[0] ), 
    .A0(\Controller_inst.int_STM32_TX_DV ), 
    .F0(\Controller_inst.int_STM32_TX_Ready ), .F1(\Controller_inst.n5 ));
  Controller_inst_SLICE_2996 \Controller_inst.SLICE_2996 ( 
    .D1(\Controller_inst.n8312 ), .C1(\Controller_inst.n10084 ), 
    .B1(\Controller_inst.n4 ), .A1(\Controller_inst.n3 ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[1] ), 
    .B0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n10084 ), 
    .F1(\Controller_inst.n21778 ));
  Controller_inst_SLICE_2998 \Controller_inst.SLICE_2998 ( 
    .D1(\Controller_inst.n21778 ), .C1(\Controller_inst.n15 ), 
    .B1(\Controller_inst.n2953 ), .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[2] ), .C0(\Controller_inst.n1213 ), 
    .B0(\Controller_inst.stm32_state[0] ), .A0(\Controller_inst.n1221 ), 
    .F0(\Controller_inst.n15 ), .F1(\Controller_inst.n11_c ));
  Controller_inst_SLICE_3001 \Controller_inst.SLICE_3001 ( 
    .DI1(\Controller_inst.n17126 ), .D1(\Controller_inst.init_FIFO_Read ), 
    .C1(\Controller_inst.n2953 ), .B1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[1] ), .D0(o_Controller_Mode_c_0), 
    .C0(o_Controller_Mode_c_1), .CE(\Controller_inst.n11_c ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.int_FIFO_RE ), .F0(\Controller_inst.n2953 ), 
    .F1(\Controller_inst.n17126 ));
  Controller_inst_SLICE_3002 \Controller_inst.SLICE_3002 ( 
    .D0(\Controller_inst.data_array_send_count[2] ), 
    .C0(\Controller_inst.data_array_send_count[4] ), .F0(\Controller_inst.n6 ));
  Controller_inst_SLICE_3003 \Controller_inst.SLICE_3003 ( 
    .D1(\Controller_inst.n6 ), .C1(\Controller_inst.n5_adj_2584 ), 
    .B1(\Controller_inst.data_array_send_count[6] ), 
    .A1(\Controller_inst.data_array_send_count[5] ), 
    .D0(\Controller_inst.data_array_send_count[1] ), 
    .C0(\Controller_inst.data_array_send_count[0] ), 
    .B0(\Controller_inst.data_array_send_count[3] ), 
    .F0(\Controller_inst.n5_adj_2584 ), .F1(\Controller_inst.n17469 ));
  Controller_inst_SLICE_3004 \Controller_inst.SLICE_3004 ( 
    .D1(\Controller_inst.rhd_state[0] ), .C1(\Controller_inst.n22306 ), 
    .B1(rhd_done_config), .A1(maxfan_replicated_net_999), 
    .D0(\Controller_inst.rhd_state[1] ), .C0(\Controller_inst.n14515 ), 
    .B0(\Controller_inst.n9724 ), .A0(n7982), .F0(\Controller_inst.n22306 ), 
    .F1(\Controller_inst.n14203 ));
  Controller_inst_SLICE_3005 \Controller_inst.SLICE_3005 ( 
    .D1(\Controller_inst.n21173 ), .C1(\Controller_inst.n21206 ), 
    .B1(\Controller_inst.full_cycle_count[31] ), 
    .A1(\Controller_inst.full_cycle_count[13] ), .D0(\Controller_inst.n28 ), 
    .C0(\Controller_inst.n30 ), .B0(\Controller_inst.n27 ), 
    .A0(\Controller_inst.n29_c ), .F0(\Controller_inst.n21206 ), 
    .F1(\Controller_inst.n9724 ));
  Controller_inst_SLICE_3006 \Controller_inst.SLICE_3006 ( 
    .D1(\Controller_inst.n9668 ), .C1(\Controller_inst.int_RHD_TX_Ready ), 
    .D0(\Controller_inst.n14497 ), .C0(\Controller_inst.n70 ), 
    .B0(\Controller_inst.int_RHD_TX_DV ), .A0(\Controller_inst.n2714[0] ), 
    .F0(\Controller_inst.int_RHD_TX_Ready ), .F1(\Controller_inst.n14515 ));
  Controller_inst_SLICE_3008 \Controller_inst.SLICE_3008 ( 
    .D1(\Controller_inst.int_RHD_TX_Ready ), .C1(\Controller_inst.n63 ), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.rhd_state[0] ), .C0(\Controller_inst.rhd_state[1] ), 
    .F0(\Controller_inst.n63 ), .F1(\Controller_inst.n4_adj_2589 ));
  Controller_inst_SLICE_3010 \Controller_inst.SLICE_3010 ( 
    .DI1(\Controller_inst.n167_adj_2777[26] ), 
    .D1(\Controller_inst.n133_adj_2779[26] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.rhd_index[24]_2 ), 
    .C0(\Controller_inst.rhd_index[23]_2 ), 
    .B0(\Controller_inst.rhd_index[26]_2 ), 
    .A0(\Controller_inst.rhd_index[20]_2 ), .CE(\Controller_inst.n4_adj_2589 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_index[26]_2 ), .F0(\Controller_inst.n42 ), 
    .F1(\Controller_inst.n167_adj_2777[26] ));
  Controller_inst_SLICE_3011 \Controller_inst.SLICE_3011 ( 
    .D1(\Controller_inst.n41 ), .C1(\Controller_inst.n39 ), 
    .B1(\Controller_inst.n42 ), .A1(\Controller_inst.n40_adj_2594 ), 
    .D0(\Controller_inst.rhd_index[11]_2 ), 
    .C0(\Controller_inst.rhd_index[9]_2 ), 
    .B0(\Controller_inst.rhd_index[21]_2 ), 
    .A0(\Controller_inst.rhd_index[12]_2 ), .F0(\Controller_inst.n39 ), 
    .F1(\Controller_inst.n48 ));
  Controller_inst_SLICE_3012 \Controller_inst.SLICE_3012 ( 
    .DI1(\Controller_inst.n167_adj_2777[29] ), 
    .D1(\Controller_inst.n133_adj_2779[29] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.rhd_index[13]_2 ), 
    .C0(\Controller_inst.rhd_index[29]_2 ), 
    .B0(\Controller_inst.rhd_index[14]_2 ), .CE(\Controller_inst.n4_adj_2589 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_index[29]_2 ), .F0(\Controller_inst.n38 ), 
    .F1(\Controller_inst.n167_adj_2777[29] ));
  Controller_inst_SLICE_3015 \Controller_inst.SLICE_3015 ( 
    .D1(\Controller_inst.n9724 ), .C1(\Controller_inst.n14524 ), 
    .B1(\Controller_inst.n14433 ), .A1(\Controller_inst.n3 ), 
    .D0(\Controller_inst.rhd_state[0] ), .C0(\Controller_inst.rhd_state[1] ), 
    .B0(o_Controller_Mode_c_1), .A0(o_Controller_Mode_c_0), 
    .F0(\Controller_inst.n14524 ), .F1(\Controller_inst.n5_adj_2585 ));
  Controller_inst_SLICE_3016 \Controller_inst.SLICE_3016 ( 
    .D1(\Controller_inst.full_cycle_count[30] ), 
    .C1(\Controller_inst.n18_adj_2595 ), 
    .B1(\Controller_inst.full_cycle_count[14] ), 
    .A1(\Controller_inst.full_cycle_count[22] ), 
    .D0(\Controller_inst.full_cycle_count[21] ), 
    .C0(\Controller_inst.full_cycle_count[29] ), 
    .F0(\Controller_inst.n18_adj_2595 ), .F1(\Controller_inst.n30 ));
  Controller_inst_SLICE_3018 \Controller_inst.SLICE_3018 ( 
    .D1(\Controller_inst.full_cycle_count[17] ), 
    .C1(\Controller_inst.full_cycle_count[27] ), 
    .B1(\Controller_inst.full_cycle_count[28] ), 
    .A1(\Controller_inst.full_cycle_count[25] ), 
    .D0(\Controller_inst.full_cycle_count[19] ), 
    .C0(\Controller_inst.full_cycle_count[20] ), 
    .B0(\Controller_inst.full_cycle_count[23] ), 
    .A0(\Controller_inst.full_cycle_count[24] ), .F0(\Controller_inst.n28 ), 
    .F1(\Controller_inst.n27 ));
  Controller_inst_SLICE_3020 \Controller_inst.SLICE_3020 ( 
    .DI1(\Controller_inst.n167_adj_2778[0] ), 
    .D1(\Controller_inst.n133_adj_2775[0] ), .B1(\Controller_inst.n9724 ), 
    .D0(\Controller_inst.full_cycle_count[0] ), 
    .C0(\Controller_inst.full_cycle_count[1] ), 
    .B0(\Controller_inst.full_cycle_count[2] ), 
    .A0(\Controller_inst.full_cycle_count[3] ), 
    .CE(\Controller_inst.n5_adj_2591 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.full_cycle_count[0] ), 
    .F0(\Controller_inst.n21136 ), .F1(\Controller_inst.n167_adj_2778[0] ));
  Controller_inst_SLICE_3021 \Controller_inst.SLICE_3021 ( 
    .D1(\Controller_inst.full_cycle_count[7] ), .C1(\Controller_inst.n8 ), 
    .B1(\Controller_inst.full_cycle_count[6] ), 
    .A1(\Controller_inst.full_cycle_count[9] ), .D0(\Controller_inst.n21136 ), 
    .C0(\Controller_inst.full_cycle_count[5] ), 
    .B0(\Controller_inst.full_cycle_count[4] ), .F0(\Controller_inst.n8 ), 
    .F1(\Controller_inst.n5_adj_2597 ));
  Controller_inst_SLICE_3022 \Controller_inst.SLICE_3022 ( 
    .D1(\Controller_inst.full_cycle_count[12] ), 
    .C1(\Controller_inst.n6_adj_2596 ), 
    .B1(\Controller_inst.full_cycle_count[11] ), 
    .A1(\Controller_inst.n5_adj_2597 ), 
    .D0(\Controller_inst.full_cycle_count[10] ), 
    .C0(\Controller_inst.full_cycle_count[8] ), 
    .F0(\Controller_inst.n6_adj_2596 ), .F1(\Controller_inst.n21173 ));
  Controller_inst_SLICE_3024 \Controller_inst.SLICE_3024 ( 
    .DI1(\Controller_inst.n167_adj_2776[31] ), .D1(\Controller_inst.n133[31] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(\Controller_inst.n4_adj_2587 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.stm32_counter[31] ), .F0(\Controller_inst.n14594 ), 
    .F1(\Controller_inst.n167_adj_2776[31] ));
  Controller_inst_SLICE_3026 \Controller_inst.SLICE_3026 ( 
    .D1(\Controller_inst.stm32_counter[0] ), .C1(\Controller_inst.n21804 ), 
    .B1(\Controller_inst.stm32_counter[1] ), 
    .A1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.stm32_counter[4] ), .C0(\Controller_inst.n14527 ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n21804 ), 
    .F1(\Controller_inst.n10211 ));
  Controller_inst_SLICE_3028 \Controller_inst.SLICE_3028 ( 
    .D1(\Controller_inst.stm32_counter[0] ), .C1(\Controller_inst.n14535 ), 
    .B1(\Controller_inst.stm32_counter[1] ), 
    .D0(\Controller_inst.stm32_counter[3] ), .C0(\Controller_inst.n13 ), 
    .A0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n14535 ), 
    .F1(\Controller_inst.n10159 ));
  Controller_inst_SLICE_3030 \Controller_inst.SLICE_3030 ( 
    .D1(\Controller_inst.n13 ), .C1(\Controller_inst.n12 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[0] ), 
    .B0(\Controller_inst.stm32_counter[1] ), .F0(\Controller_inst.n12 ), 
    .F1(\Controller_inst.n10139 ));
  Controller_inst_SLICE_3031 \Controller_inst.SLICE_3031 ( 
    .D1(\Controller_inst.stm32_counter[4] ), .C1(\Controller_inst.n3 ), 
    .B1(\Controller_inst.n1221 ), .A1(\Controller_inst.n14561 ), 
    .D0(o_Controller_Mode_c_0), .C0(o_Controller_Mode_c_1), 
    .F0(\Controller_inst.n3 ), .F1(\Controller_inst.n13 ));
  Controller_inst_SLICE_3032 \Controller_inst.SLICE_3032 ( 
    .D1(\Controller_inst.n13 ), .C1(\Controller_inst.n12_adj_2727 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[0] ), 
    .B0(\Controller_inst.stm32_counter[1] ), 
    .F0(\Controller_inst.n12_adj_2727 ), .F1(\Controller_inst.n10145 ));
  Controller_inst_SLICE_3034 \Controller_inst.SLICE_3034 ( 
    .D1(\Controller_inst.n17225 ), .C1(\Controller_inst.n13_adj_2728 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[3] ), .C0(\Controller_inst.n14527 ), 
    .A0(\Controller_inst.stm32_counter[4] ), 
    .F0(\Controller_inst.n13_adj_2728 ), .F1(\Controller_inst.n10181 ));
  Controller_inst_SLICE_3036 \Controller_inst.SLICE_3036 ( 
    .D1(\Controller_inst.stm32_counter[3] ), 
    .C1(\Controller_inst.n11_adj_2729 ), 
    .B1(\Controller_inst.stm32_counter[4] ), .A1(\Controller_inst.n10 ), 
    .D0(\Controller_inst.stm32_counter[0] ), .C0(\Controller_inst.n15858 ), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), 
    .F0(\Controller_inst.n11_adj_2729 ), .F1(\Controller_inst.n10201 ));
  Controller_inst_SLICE_3038 \Controller_inst.SLICE_3038 ( 
    .D1(\Controller_inst.n10 ), .C1(\Controller_inst.n11_adj_2730 ), 
    .B1(\Controller_inst.stm32_counter[4] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[0] ), .C0(\Controller_inst.n15858 ), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), 
    .F0(\Controller_inst.n11_adj_2730 ), .F1(\Controller_inst.n10195 ));
  Controller_inst_SLICE_3040 \Controller_inst.SLICE_3040 ( 
    .D1(\Controller_inst.n10_adj_2731 ), .C1(\Controller_inst.n11_adj_2730 ), 
    .B1(\Controller_inst.stm32_counter[4] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[3] ), 
    .C0(\Controller_inst.n10_adj_2731 ), .B0(\Controller_inst.n11_adj_2730 ), 
    .A0(\Controller_inst.stm32_counter[4] ), .F0(\Controller_inst.n10225 ), 
    .F1(\Controller_inst.n10269 ));
  Controller_inst_SLICE_3041 \Controller_inst.SLICE_3041 ( 
    .D1(\Controller_inst.n11_adj_2729 ), .C1(\Controller_inst.n10_adj_2731 ), 
    .B1(\Controller_inst.stm32_counter[4] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[1] ), 
    .C0(\Controller_inst.stm32_counter[2] ), 
    .F0(\Controller_inst.n10_adj_2731 ), .F1(\Controller_inst.n10271 ));
  Controller_inst_SLICE_3042 \Controller_inst.SLICE_3042 ( 
    .D1(\Controller_inst.n17215 ), .C1(\Controller_inst.n11_adj_2729 ), 
    .B1(\Controller_inst.stm32_counter[4] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.n11_adj_2729 ), .C0(\Controller_inst.n17215 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.stm32_counter[4] ), .F0(\Controller_inst.n10185 ), 
    .F1(\Controller_inst.n10247 ));
  Controller_inst_SLICE_3043 \Controller_inst.SLICE_3043 ( 
    .D1(\Controller_inst.n11_adj_2729 ), .C1(\Controller_inst.n17215 ), 
    .B1(\Controller_inst.stm32_counter[4] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[1] ), 
    .C0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n17215 ), 
    .F1(\Controller_inst.n10261 ));
  Controller_inst_SLICE_3044 \Controller_inst.SLICE_3044 ( 
    .D0(\Controller_inst.n10_adj_2732 ), 
    .C0(\Controller_inst.stm32_counter[4] ), 
    .B0(\Controller_inst.n11_adj_2730 ), 
    .A0(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n10203 ));
  Controller_inst_SLICE_3045 \Controller_inst.SLICE_3045 ( 
    .D1(\Controller_inst.stm32_counter[4] ), 
    .C1(\Controller_inst.n10_adj_2732 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.n11_adj_2730 ), 
    .D0(\Controller_inst.stm32_counter[2] ), 
    .C0(\Controller_inst.stm32_counter[1] ), 
    .F0(\Controller_inst.n10_adj_2732 ), .F1(\Controller_inst.n10265 ));
  Controller_inst_SLICE_3046 \Controller_inst.SLICE_3046 ( 
    .D1(\Controller_inst.n10_adj_2731 ), 
    .C1(\Controller_inst.stm32_counter[3] ), 
    .B1(\Controller_inst.n11_adj_2729 ), 
    .A1(\Controller_inst.stm32_counter[4] ), .D0(\Controller_inst.n10 ), 
    .C0(\Controller_inst.n11_adj_2729 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.stm32_counter[4] ), .F0(\Controller_inst.n10263 ), 
    .F1(\Controller_inst.n10233 ));
  Controller_inst_SLICE_3047 \Controller_inst.SLICE_3047 ( 
    .D1(\Controller_inst.stm32_counter[4] ), .C1(\Controller_inst.n10 ), 
    .B1(\Controller_inst.stm32_counter[3] ), 
    .A1(\Controller_inst.n11_adj_2730 ), 
    .D0(\Controller_inst.stm32_counter[2] ), 
    .C0(\Controller_inst.stm32_counter[1] ), .F0(\Controller_inst.n10 ), 
    .F1(\Controller_inst.n10255 ));
  Controller_inst_SLICE_3048 \Controller_inst.SLICE_3048 ( 
    .D1(\Controller_inst.n13_adj_2728 ), .C1(\Controller_inst.n17225 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[0] ), 
    .C0(\Controller_inst.stm32_counter[1] ), .F0(\Controller_inst.n17225 ), 
    .F1(\Controller_inst.n10189 ));
  Controller_inst_SLICE_3049 \Controller_inst.SLICE_3049 ( 
    .D1(\Controller_inst.stm32_counter[2] ), 
    .C1(\Controller_inst.stm32_counter[0] ), 
    .B1(\Controller_inst.stm32_counter[1] ), .A1(\Controller_inst.n21804 ), 
    .D0(\Controller_inst.stm32_counter[2] ), .C0(\Controller_inst.n17225 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.n13_adj_2728 ), .F0(\Controller_inst.n10205 ), 
    .F1(\Controller_inst.n10191 ));
  Controller_inst_SLICE_3050 \Controller_inst.SLICE_3050 ( 
    .D1(\Controller_inst.stm32_counter[2] ), 
    .C1(\Controller_inst.stm32_counter[3] ), .B1(\Controller_inst.n13 ), 
    .A1(\Controller_inst.n12_adj_2727 ), .D0(\Controller_inst.n12 ), 
    .C0(\Controller_inst.n13 ), .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n10165 ), 
    .F1(\Controller_inst.n10169 ));
  Controller_inst_SLICE_3052 \Controller_inst.SLICE_3052 ( 
    .D1(\Controller_inst.n1221 ), .C1(\Controller_inst.n14561 ), 
    .B1(o_Controller_Mode_c_1), .A1(o_Controller_Mode_c_0), 
    .D0(\Controller_inst.stm32_state[3] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n14561 ), 
    .F1(\Controller_inst.n14527 ));
  Controller_inst_SLICE_3053 \Controller_inst.SLICE_3053 ( 
    .DI1(\Controller_inst.n17411 ), .D1(RGB2_OUT_c), 
    .C1(\Controller_inst.n9724 ), .B1(o_Controller_Mode_c_0), 
    .A1(o_Controller_Mode_c_1), .D0(\Controller_inst.n14561 ), 
    .C0(\Controller_inst.n1221 ), .B0(o_Controller_Mode_c_1), 
    .A0(o_Controller_Mode_c_0), .CE(\Controller_inst.n22315 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q1(RGB2_OUT_c), 
    .F0(\Controller_inst.n10177 ), .F1(\Controller_inst.n17411 ));
  Controller_inst_SLICE_3054 \Controller_inst.SLICE_3054 ( 
    .D1(\Controller_inst.n1213 ), .C1(\Controller_inst.n21824 ), 
    .B1(\Controller_inst.stm32_state[3] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.stm32_state[1] ), 
    .B0(\Controller_inst.stm32_state[2] ), .F0(\Controller_inst.n21824 ), 
    .F1(\Controller_inst.n12_adj_2757 ));
  Controller_inst_SLICE_3056 \Controller_inst.SLICE_3056 ( 
    .D1(\Controller_inst.n167[2] ), .C1(\Controller_inst.n4_adj_2735 ), 
    .B1(\Controller_inst.int_FIFO_COUNT[2] ), .D0(\Controller_inst.n167[0] ), 
    .C0(\Controller_inst.n167[1] ), .B0(\Controller_inst.int_FIFO_COUNT[1] ), 
    .A0(\Controller_inst.int_FIFO_COUNT[0] ), 
    .F0(\Controller_inst.n4_adj_2735 ), .F1(\Controller_inst.n6_adj_2737 ));
  Controller_inst_SLICE_3058 \Controller_inst.SLICE_3058 ( 
    .D1(\Controller_inst.n167[4] ), .C1(\Controller_inst.n8_adj_2739 ), 
    .B1(\Controller_inst.int_FIFO_COUNT[4] ), .D0(\Controller_inst.n167[3] ), 
    .C0(\Controller_inst.n6_adj_2737 ), 
    .B0(\Controller_inst.int_FIFO_COUNT[3] ), 
    .F0(\Controller_inst.n8_adj_2739 ), .F1(\Controller_inst.n10_adj_2741 ));
  Controller_inst_SLICE_3060 \Controller_inst.SLICE_3060 ( 
    .D1(\Controller_inst.int_FIFO_COUNT[6] ), 
    .C1(\Controller_inst.n12_adj_2743 ), .A1(\Controller_inst.n167[6] ), 
    .D0(\Controller_inst.n167[5] ), .C0(\Controller_inst.n10_adj_2741 ), 
    .B0(\Controller_inst.int_FIFO_COUNT[5] ), 
    .F0(\Controller_inst.n12_adj_2743 ), .F1(\Controller_inst.n14 ));
  Controller_inst_SLICE_3062 \Controller_inst.SLICE_3062 ( 
    .D1(\Controller_inst.n53 ), .C1(\Controller_inst.n16 ), 
    .B1(\Controller_inst.n37_adj_2750 ), .A1(\Controller_inst.n21 ), 
    .D0(\Controller_inst.int_FIFO_COUNT[7] ), .C0(\Controller_inst.n14 ), 
    .B0(\Controller_inst.n167[7] ), .F0(\Controller_inst.n16 ), 
    .F1(\Controller_inst.n37_adj_2751 ));
  Controller_inst_SLICE_3064 \Controller_inst.SLICE_3064 ( 
    .D0(\Controller_inst.n23 ), .C0(\Controller_inst.n35_adj_2746 ), 
    .B0(\Controller_inst.n31 ), .A0(\Controller_inst.n47 ), 
    .F0(\Controller_inst.n22357 ));
  Controller_inst_SLICE_3065 \Controller_inst.SLICE_3065 ( 
    .D1(\Controller_inst.n22453 ), .C1(\Controller_inst.n46 ), 
    .B1(\Controller_inst.n167[31] ), .A1(\Controller_inst.n22455 ), 
    .D0(\Controller_inst.n22367 ), .C0(\Controller_inst.n37_adj_2751 ), 
    .B0(\Controller_inst.n22357 ), .A0(\Controller_inst.n22365 ), 
    .F0(\Controller_inst.n46 ), .F1(\Controller_inst.n1213 ));
  Controller_inst_SLICE_3066 \Controller_inst.SLICE_3066 ( 
    .D1(\Controller_inst.n33 ), .C1(\Controller_inst.n41_adj_2749 ), 
    .B1(\Controller_inst.n29_adj_2748 ), .A1(\Controller_inst.n17 ), 
    .D0(\Controller_inst.n43_adj_2753 ), .C0(\Controller_inst.n19_adj_2752 ), 
    .B0(\Controller_inst.n57 ), .A0(\Controller_inst.n27_adj_2754 ), 
    .F0(\Controller_inst.n22455 ), .F1(\Controller_inst.n22365 ));
  Controller_inst_SLICE_3068 \Controller_inst.SLICE_3068 ( 
    .D1(o_Controller_Mode_c_0), .C1(\Controller_inst.n31_adj_2756 ), 
    .A1(o_Controller_Mode_c_1), .D0(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[2] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n31_adj_2756 ), 
    .F1(\Controller_inst.n14705 ));
  Controller_inst_SLICE_3070 \Controller_inst.SLICE_3070 ( 
    .D1(\Controller_inst.int_STM32_TX_Ready ), .C1(\Controller_inst.n14539 ), 
    .D0(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[2] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n14539 ), 
    .F1(\Controller_inst.n22417 ));
  Controller_inst_SLICE_3072 \Controller_inst.SLICE_3072 ( 
    .D1(o_Controller_Mode_c_1), .C1(\Controller_inst.n9 ), 
    .A1(o_Controller_Mode_c_0), .D0(\Controller_inst.stm32_state[3] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n9 ), 
    .F1(\Controller_inst.n21798 ));
  Controller_inst_SLICE_3074 \Controller_inst.SLICE_3074 ( 
    .D1(\Controller_inst.stm32_state[3] ), .C1(\Controller_inst.n4_adj_2774 ), 
    .B1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[1] ), .C0(o_Controller_Mode_c_0), 
    .B0(o_Controller_Mode_c_1), .F0(\Controller_inst.n4_adj_2774 ), 
    .F1(\Controller_inst.n4_adj_2587 ));
  Controller_inst_SLICE_3076 \Controller_inst.SLICE_3076 ( 
    .D1(rhd_done_config), .C1(\Controller_inst.n14469 ), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.int_RHD_TX_Ready ), 
    .C0(\Controller_inst.rhd_state[0] ), .B0(\Controller_inst.rhd_state[1] ), 
    .A0(\Controller_inst.n9668 ), .F0(\Controller_inst.n14469 ), 
    .F1(\Controller_inst.n10207 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3078 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3078 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n12557 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n14500 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3079 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3079 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n16 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3080 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3080 ( 
    .D1(\Controller_inst.int_STM32_TX_DV ), .C1(\Controller_inst.n18 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.n18 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n2997 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3082 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3082 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2983 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n2983 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n14714 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3084 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3084 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24821 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24863 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23138 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3086 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3086 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24461 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22957 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22958 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3087 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3087 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24773 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23116 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22958 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24743 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23116 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23117 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3088 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3088 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[8] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[8] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3089 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3089 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21140 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3090 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3090 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24425 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22949 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24443 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25283 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22949 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23005 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3092 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3092 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23185 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3094 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3094 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_c ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_c ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3096 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3096 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .C1(\Controller_inst.n70 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.n70 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12551 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3097 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3097 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n6 ), 
    .F1(\Controller_inst.n70 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3098 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3098 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2987 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 ), 
    .D0(\Controller_inst.n70 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2987 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14715 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3100 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3100 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , .B1(\Controller_inst.int_RHD_TX_DV ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15465 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12383 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3101 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3101 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3102 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3102 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24851 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n24935 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n23189 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3104 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3104 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17078 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21162 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3106 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3106 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14580 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3108 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3108 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2578 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2578 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14576 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3110 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3110 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14545 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3112 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3112 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17231 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17231 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17459 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3116
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3116 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22377 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22377 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22393 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3118
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3118 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22397 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3119
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3119 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22397 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22437 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22399 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22393 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22437 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21782 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3121
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3121 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22433 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3122
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3122 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22375 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3123
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3123 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3124
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3124 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.int_FIFO_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12235 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3126
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3126 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3127
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3127 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21149 )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21149 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3128
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3128 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.int_FIFO_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[1] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3130
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3130 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .D0(\Controller_inst.int_FIFO_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22399 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3131
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3131 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2576 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2403 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2576 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3133
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3133 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22375 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22403 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22403 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22433 )
    );
  SLICE_3134 SLICE_3134( .D1(\rhd_index[1] ), .C1(\rhd_index[2] ), 
    .B1(\rhd_index[0] ), .A1(\rhd_index[3] ), .D0(\rhd_index[2] ), 
    .C0(\rhd_index[1] ), .B0(\rhd_index[3] ), .A0(\rhd_index[0] ), .F0(n14929), 
    .F1(n23235));
  SLICE_3136 SLICE_3136( .D1(\rhd_index[2] ), .C1(\rhd_index[0] ), 
    .B1(\rhd_index[1] ), .A1(\rhd_index[3] ), .D0(\rhd_index[0] ), 
    .C0(\rhd_index[1] ), .B0(\rhd_index[3] ), .A0(\rhd_index[2] ), .F0(n14939), 
    .F1(n23228));
  SLICE_3138 SLICE_3138( .D1(\rhd_index[2] ), .C1(\rhd_index[0] ), 
    .B1(\rhd_index[1] ), .A1(\rhd_index[3] ), .D0(\rhd_index[0] ), 
    .C0(\rhd_index[1] ), .B0(\rhd_index[3] ), .A0(\rhd_index[2] ), .F0(n14937), 
    .F1(n14946));
  SLICE_3139 SLICE_3139( .DI1(n21802), .D1(\rhd_index[4] ), .C1(n14922), 
    .B1(rhd_done_config), .A1(\rhd_index[5] ), .D0(\rhd_index[2] ), 
    .C0(\rhd_index[1] ), .B0(\rhd_index[3] ), .A0(\rhd_index[0] ), 
    .CE(\Controller_inst.n4_adj_2586 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.int_RHD_TX_Byte[0] ), .F0(n14922), 
    .F1(n21802));
  Controller_inst_SLICE_3140 \Controller_inst.SLICE_3140 ( 
    .D1(\Controller_inst.stm32_state[3] ), 
    .C1(\Controller_inst.stm32_state[0] ), 
    .B1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n8312 ), 
    .F1(\Controller_inst.n22467 ));
  Controller_inst_SLICE_3141 \Controller_inst.SLICE_3141 ( 
    .D1(\Controller_inst.stm32_state[2] ), 
    .C1(\Controller_inst.stm32_state[3] ), 
    .B1(\Controller_inst.stm32_state[0] ), 
    .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[3] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n4 ), 
    .F1(\Controller_inst.n14436 ));
  Controller_inst_SLICE_3144 \Controller_inst.SLICE_3144 ( 
    .D1(\Controller_inst.n10_adj_2732 ), 
    .C1(\Controller_inst.stm32_counter[3] ), 
    .B1(\Controller_inst.n11_adj_2729 ), 
    .A1(\Controller_inst.stm32_counter[4] ), 
    .D0(\Controller_inst.stm32_counter[4] ), 
    .C0(\Controller_inst.n10_adj_2732 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.n11_adj_2729 ), .F0(\Controller_inst.n10209 ), 
    .F1(\Controller_inst.n10267 ));
  Controller_inst_SLICE_3148 \Controller_inst.SLICE_3148 ( 
    .D1(\Controller_inst.n17215 ), .C1(\Controller_inst.stm32_counter[4] ), 
    .B1(\Controller_inst.n11_adj_2730 ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.stm32_counter[4] ), .C0(\Controller_inst.n17215 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.n11_adj_2730 ), .F0(\Controller_inst.n10245 ), 
    .F1(\Controller_inst.n10239 ));
  Controller_inst_SLICE_3150 \Controller_inst.SLICE_3150 ( 
    .D1(\Controller_inst.n12 ), .C1(\Controller_inst.n13_adj_2728 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.n13_adj_2728 ), .C0(\Controller_inst.n12 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n10193 ), 
    .F1(\Controller_inst.n10217 ));
  Controller_inst_SLICE_3152 \Controller_inst.SLICE_3152 ( 
    .D1(\Controller_inst.n12_adj_2727 ), .C1(\Controller_inst.n13_adj_2728 ), 
    .B1(\Controller_inst.stm32_counter[2] ), 
    .A1(\Controller_inst.stm32_counter[3] ), 
    .D0(\Controller_inst.n13_adj_2728 ), .C0(\Controller_inst.n12_adj_2727 ), 
    .B0(\Controller_inst.stm32_counter[3] ), 
    .A0(\Controller_inst.stm32_counter[2] ), .F0(\Controller_inst.n10199 ), 
    .F1(\Controller_inst.n10231 ));
  Controller_inst_SLICE_3155 \Controller_inst.SLICE_3155 ( 
    .D1(\Controller_inst.rhd_state[1] ), .C1(o_Controller_Mode_c_0), 
    .B1(o_Controller_Mode_c_1), .D0(o_Controller_Mode_c_0), 
    .C0(\Controller_inst.rhd_state[0] ), .B0(o_Controller_Mode_c_1), 
    .A0(\Controller_inst.rhd_state[1] ), .F0(\Controller_inst.n4_adj_2586 ), 
    .F1(\Controller_inst.n15468 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3156 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3156 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n12560 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n22431 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n22431 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n12560 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3157 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3157 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n17479 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n4 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14722 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n4 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n17479 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3158 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3158 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n14722 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n22463 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3160 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3160 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12554 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22443 ), 
    .B1(\Controller_inst.n2714[0] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.n2714[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22443 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n12554 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3161 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3161 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n4 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n114 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3162 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3162 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.n70 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[2] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .B0(\Controller_inst.n70 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14712 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22465 ));
  SLICE_3167 SLICE_3167( .DI1(\reset_counter[1].sig_000.FeedThruLUT ), 
    .D1(\reset_counter[1] ), .D0(o_Controller_Mode_c_1), 
    .C0(i_STM32_SPI_MISO_c), .B0(o_Controller_Mode_c_0), .A0(i_RHD_SPI_MISO_c), 
    .CE(n17535), .LSR(n17529), .CLK(pll_clk_int), .Q1(o_Controller_Mode_c_0), 
    .F0(i_STM32_SPI_MISO_c), .F1(\reset_counter[1].sig_000.FeedThruLUT ));
  SLICE_3170 SLICE_3170( .D1(\rhd_index[1] ), .C1(\rhd_index[2] ), 
    .B1(\rhd_index[3] ), .D0(rhd_done_config), .C0(\rhd_index[1] ), 
    .B0(\rhd_index[2] ), .A0(\rhd_index[3] ), .F0(n23233), .F1(n14952));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3176 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3176 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14765 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[1] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3177 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3177 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21823 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14736 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3178 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3178 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17409 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , .A1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14734 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17409 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3179 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3179 
    ( 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14798 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12767 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3180 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3180 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15511 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14556 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2579 )
    , .A1(int_RHD_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14556 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15511 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3181 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3181 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14790 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17078 )
    );
  SLICE_3183 SLICE_3183( .D1(rhd_done_config), .C1(\rhd_index[3] ), 
    .D0(\channel_array[0][14] ), .C0(n22449), .A0(rhd_done_config), 
    .F0(n23240), .F1(n23236));
  SLICE_3184 SLICE_3184( .D1(int_RHD_SPI_Clk), .C1(o_Controller_Mode_c_0), 
    .B1(o_RHD_SPI_Clk_c_N_2535), .A1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_1), .C0(o_RHD_SPI_CS_n_c_N_2537), 
    .B0(o_Controller_Mode_c_0), .A0(int_RHD_SPI_CS_n), .F0(o_RHD_SPI_CS_n_c), 
    .F1(o_RHD_SPI_Clk_c));
  Controller_inst_Controller_RHD_FIFO_1_SLICE_3185 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_3185 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2551 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21162 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.n2981 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD_RX_DV_N_2551 )
    );
  SLICE_3186 SLICE_3186( .DI1(n15505), .D1(n17523), .C1(n17529), 
    .B1(o_Controller_Mode_c_1), .A1(\reset_counter[1] ), .D0(int_RHD_SPI_MOSI), 
    .C0(o_RHD_SPI_MOSI_c_N_2533), .B0(o_Controller_Mode_c_0), 
    .A0(o_Controller_Mode_c_1), .CLK(pll_clk_int), .Q1(o_Controller_Mode_c_1), 
    .F0(o_RHD_SPI_MOSI_c), .F1(n15505));
  Controller_inst_SLICE_3191 \Controller_inst.SLICE_3191 ( 
    .DI1(\Controller_inst.n167_adj_2776[0] ), .D1(\Controller_inst.n133[0] ), 
    .C1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n14535 ), 
    .C0(\Controller_inst.stm32_counter[0] ), 
    .B0(\Controller_inst.stm32_counter[1] ), 
    .CE(\Controller_inst.n4_adj_2587 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.stm32_counter[0] ), 
    .F0(\Controller_inst.n10153 ), .F1(\Controller_inst.n167_adj_2776[0] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3194 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3194 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[0] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n3004 ), 
    .B1(\Controller_inst.int_RHD_TX_DV ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .A0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n14715 ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n32[0] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3195 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3195 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_2357[5] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , .C1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(\Controller_inst.int_RHD_TX_DV ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[1] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.r_TX_Count[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15465 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n19921 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_2357[5] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3196 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3196 ( 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.n14497 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3198 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3198 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[3] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12767 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n14798 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21147 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[3] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3199 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3199 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n8 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3200 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3200 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2579 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2580 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3201 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3201 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15522 )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229 )
    , .B1(int_RHD_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17459 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_Byte_Falling[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n17229 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15522 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3204
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3204 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3206
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3206 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , .B1(\Controller_inst.int_FIFO_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , .A0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3207
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3207 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3209
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3209 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3211
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3211 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21782 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21149 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , .B0(\Controller_inst.int_FIFO_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3212
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3212 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_2101.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_2101.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3213
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3213 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_2167.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_2167.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3214
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3214 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3215
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3215 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3217
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3217 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3219
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3219 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV.sig_2050.FeedThruLUT )
    , .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , .CE(\Controller_inst.n3 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD_RX_DV.sig_2050.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3226 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3226 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n2659 ), 
    .D1(int_STM32_SPI_CS_n), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[1] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), .C0(int_STM32_SPI_CS_n), 
    .A0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n22463 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(int_STM32_SPI_CS_n), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n2659 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3227 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3227 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1821[1] )
    , 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n18 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C0(\Controller_inst.n18 ), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1821[1] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3230 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3230 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n32 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3232 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3232 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n33 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n43_adj_2583 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3234 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3234 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n390 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n36 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3237 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3237 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n39 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n391 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3239 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3239 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n65 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n64 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3242 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3242 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n394 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n5 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3248 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3248 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n2 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3250 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3250 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3252 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3252 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n27 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n387 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3257 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3257 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24677 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25061 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23066 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3258 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3258 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24665 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25073 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23060 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3260 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3260 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24827 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24389 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23174 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3261 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3261 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24737 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24989 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23102 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3264 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3264 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24713 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25019 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23087 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3265 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3265 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24725 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n25007 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23093 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3268 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3268 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24839 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24947 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23183 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3269 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3269 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24857 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24929 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23192 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3273 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3273 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24557 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23005 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23006 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3274 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3274 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n372 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n373 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3277 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3277 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n383 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n376 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3281 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3281 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n210 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n207 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3285 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3285 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21823 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n68 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_2346[0] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3288
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3288 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21782 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21149 )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , .C0(\Controller_inst.int_FIFO_RE ), .LSR(maxfan_replicated_net_1485), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3290
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3290 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12018 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3291
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3291 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12225 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12231 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3292
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3292 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[0] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3293
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3293 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3295
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3295 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12223 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12233 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3297
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3297 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[2] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3299
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3299 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n7889 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12229 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12227 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3301
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3301 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12572 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_2404[5] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3303 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3303 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n16 ));
  Controller_inst_SLICE_3305 \Controller_inst.SLICE_3305 ( 
    .D0(\Controller_inst.n55 ), .C0(\Controller_inst.n49 ), 
    .B0(\Controller_inst.n39_adj_2747 ), .A0(\Controller_inst.n45 ), 
    .F0(\Controller_inst.n22367 ));
  Controller_inst_SLICE_3307 \Controller_inst.SLICE_3307 ( 
    .D0(\Controller_inst.full_cycle_count[16] ), 
    .C0(\Controller_inst.full_cycle_count[15] ), 
    .B0(\Controller_inst.full_cycle_count[18] ), 
    .A0(\Controller_inst.full_cycle_count[26] ), .F0(\Controller_inst.n29_c ));
  Controller_inst_SLICE_3308 \Controller_inst.SLICE_3308 ( 
    .DI1(\Controller_inst.n167_adj_2777[18] ), 
    .D1(\Controller_inst.n133_adj_2779[18] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.rhd_index[6]_2 ), 
    .C0(\Controller_inst.rhd_index[16]_2 ), 
    .B0(\Controller_inst.rhd_index[15]_2 ), 
    .A0(\Controller_inst.rhd_index[18]_2 ), .CE(\Controller_inst.n4_adj_2589 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_index[18]_2 ), .F0(\Controller_inst.n43 ), 
    .F1(\Controller_inst.n167_adj_2777[18] ));
  Controller_inst_SLICE_3309 \Controller_inst.SLICE_3309 ( 
    .DI1(\Controller_inst.n167_adj_2777[30] ), 
    .D1(\Controller_inst.n133_adj_2779[30] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.rhd_index[30]_2 ), 
    .C0(\Controller_inst.rhd_index[22]_2 ), .CE(\Controller_inst.n4_adj_2589 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_index[30]_2 ), .F0(\Controller_inst.n37 ), 
    .F1(\Controller_inst.n167_adj_2777[30] ));
  Controller_inst_SLICE_3311 \Controller_inst.SLICE_3311 ( 
    .DI1(\Controller_inst.n167_adj_2777[19] ), 
    .D1(\Controller_inst.n133_adj_2779[19] ), .C1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.rhd_index[19]_2 ), 
    .C0(\Controller_inst.rhd_index[8]_2 ), 
    .B0(\Controller_inst.rhd_index[17]_2 ), 
    .A0(\Controller_inst.rhd_index[10]_2 ), .CE(\Controller_inst.n4_adj_2589 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_index[19]_2 ), .F0(\Controller_inst.n41 ), 
    .F1(\Controller_inst.n167_adj_2777[19] ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3314 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3314 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12619 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2577 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12619 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3317
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3317 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n22433 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2395 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21116 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_WE ), 
    .LSR(maxfan_replicated_net_1485), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3321 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3321 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24833 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24959 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n23177 ));
  SLICE_3322 SLICE_3322( .F0(VCC_net));
  SLICE_3323 SLICE_3323( .DI1(n21567), .D1(stop_counting), .C1(n22429), 
    .B1(n21768), .A1(\reset_counter[26] ), .C0(stop_counting), 
    .CLK(pll_clk_int), .Q1(stop_counting), .F0(n10095), .F1(n21567));
  SLICE_3327 SLICE_3327( .F0(GND_net));
  Controller_inst_SLICE_3330 \Controller_inst.SLICE_3330 ( 
    .DI1(\Controller_inst.n167_adj_2777[28] ), 
    .D1(\Controller_inst.n133_adj_2779[28] ), .B1(\Controller_inst.n9668 ), 
    .D0(\Controller_inst.rhd_index[25]_2 ), 
    .C0(\Controller_inst.rhd_index[28]_2 ), 
    .B0(\Controller_inst.rhd_index[27]_2 ), 
    .A0(\Controller_inst.rhd_index[7]_2 ), .CE(\Controller_inst.n4_adj_2589 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.rhd_index[28]_2 ), 
    .F0(\Controller_inst.n40_adj_2594 ), 
    .F1(\Controller_inst.n167_adj_2777[28] ));
  Controller_inst_SLICE_3331 \Controller_inst.SLICE_3331 ( 
    .D0(\Controller_inst.n51 ), .C0(\Controller_inst.n59 ), 
    .B0(\Controller_inst.n61 ), .A0(\Controller_inst.n25 ), 
    .F0(\Controller_inst.n22453 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3332 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3332 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[2] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.n4 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n2606[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n14722 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n1627 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_3__N_1798[2] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_3333 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_3333 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15483 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2557 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15483 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3334 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_3334 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15479 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16563 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15479 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3335 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SLICE_3335 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2762 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2714[1] ), 
    .C1(int_RHD_SPI_CS_n), .B1(\Controller_inst.int_RHD_TX_DV ), 
    .D0(int_RHD_SPI_CS_n), .C0(\Controller_inst.int_RHD_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n22465 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q1(int_RHD_SPI_CS_n), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n59 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.n2762 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3340 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_3340 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_2384[0] )
    );
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(i_clk_c), .FEEDBACK(\pll_inst.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(pll_clk_int));
  o_STM32_SPI_CS_n o_STM32_SPI_CS_n_I( .PADDT(n1102), 
    .PADDO(int_STM32_SPI_CS_n), .PADDI(o_RHD_SPI_CS_n_c_N_2537), 
    .o_STM32_SPI_CS_n(o_STM32_SPI_CS_n));
  o_STM32_SPI_Clk o_STM32_SPI_Clk_I( .PADDT(n1102), .PADDO(int_STM32_SPI_Clk), 
    .PADDI(o_RHD_SPI_Clk_c_N_2535), .o_STM32_SPI_Clk(o_STM32_SPI_Clk));
  o_STM32_SPI_MOSI o_STM32_SPI_MOSI_I( .PADDT(n1102), 
    .PADDO(int_STM32_SPI_MOSI), .PADDI(o_RHD_SPI_MOSI_c_N_2533), 
    .o_STM32_SPI_MOSI(o_STM32_SPI_MOSI));

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r_0__I_0 
    ( 
    .RADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .RADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .RADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .RADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .RADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .RADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .RADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .WADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .WADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .WADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .WADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .WADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .WADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .WADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , .WDATA15(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[15] ), 
    .WDATA14(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[14] ), 
    .WDATA13(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[13] ), 
    .WDATA12(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[12] ), 
    .WDATA11(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[11] ), 
    .WDATA10(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[10] ), 
    .WDATA9(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[9] ), 
    .WDATA8(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[8] ), 
    .WDATA7(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[7] ), 
    .WDATA6(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[6] ), 
    .WDATA5(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[5] ), 
    .WDATA4(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[4] ), 
    .WDATA3(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[3] ), 
    .WDATA2(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[2] ), 
    .WDATA1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[1] ), 
    .WDATA0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_Data[0] ), 
    .RCLKE(VCC_net), .RCLK(pll_clk_int), 
    .RE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , .WCLKE(VCC_net), .WCLK(pll_clk_int), 
    .WE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .RDATA15(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .RDATA14(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .RDATA13(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , 
    .RDATA12(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .RDATA11(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , 
    .RDATA10(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .RDATA9(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , 
    .RDATA8(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .RDATA7(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , 
    .RDATA6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .RDATA5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , 
    .RDATA4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .RDATA3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , 
    .RDATA2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .RDATA1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , 
    .RDATA0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[0] )
    );
  o_BOOST_ENABLE o_BOOST_ENABLE_I( .PADDO(VCC_net), 
    .o_BOOST_ENABLE(o_BOOST_ENABLE));
  o_RHD_SPI_CS_n o_RHD_SPI_CS_n_I( .PADDO(o_RHD_SPI_CS_n_c), 
    .o_RHD_SPI_CS_n(o_RHD_SPI_CS_n));
  o_RHD_SPI_Clk o_RHD_SPI_Clk_I( .PADDO(o_RHD_SPI_Clk_c), 
    .o_RHD_SPI_Clk(o_RHD_SPI_Clk));
  o_RHD_SPI_MOSI o_RHD_SPI_MOSI_I( .PADDO(o_RHD_SPI_MOSI_c), 
    .o_RHD_SPI_MOSI(o_RHD_SPI_MOSI));
  i_STM32_SPI_MISO i_STM32_SPI_MISO_I( .PADDO(i_STM32_SPI_MISO_c), 
    .i_STM32_SPI_MISO(i_STM32_SPI_MISO));
  LED1_OUT LED1_OUT_I( .PADDO(VCC_net), .LED1_OUT(LED1_OUT));
  LED2_OUT LED2_OUT_I( .PADDO(VCC_net), .LED2_OUT(LED2_OUT));
  LED3_OUT LED3_OUT_I( .PADDO(VCC_net), .LED3_OUT(LED3_OUT));
  LED4_OUT LED4_OUT_I( .PADDO(VCC_net), .LED4_OUT(LED4_OUT));
  o_Controller_Mode_3_ \o_Controller_Mode[3]_I ( .PADDO(GND_net), 
    .oControllerMode3(o_Controller_Mode[3]));
  o_Controller_Mode_2_ \o_Controller_Mode[2]_I ( .PADDO(GND_net), 
    .oControllerMode2(o_Controller_Mode[2]));
  o_Controller_Mode_1_ \o_Controller_Mode[1]_I ( .PADDO(o_Controller_Mode_c_1), 
    .oControllerMode1(o_Controller_Mode[1]));
  o_Controller_Mode_0_ \o_Controller_Mode[0]_I ( .PADDO(o_Controller_Mode_c_0), 
    .oControllerMode0(o_Controller_Mode[0]));
  o_reset o_reset_I( .PADDO(maxfan_replicated_net_999), .o_reset(o_reset));
  i_clk i_clk_I( .PADDI(i_clk_c), .i_clk(i_clk));
  i_RHD_SPI_MISO i_RHD_SPI_MISO_I( .PADDI(i_RHD_SPI_MISO_c), 
    .i_RHD_SPI_MISO(i_RHD_SPI_MISO));
  RGB0_OUT RGB0_OUT_I( .PADDO(VCC_net), .RGB0_OUT(RGB0_OUT));
  RGB1_OUT RGB1_OUT_I( .PADDO(RGB1_OUT_c), .RGB1_OUT(RGB1_OUT));
  RGB2_OUT RGB2_OUT_I( .PADDO(RGB2_OUT_c), .RGB2_OUT(RGB2_OUT));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_27( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i25( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i26( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i23( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i24( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i21( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i22( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i19( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i20( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i17( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i18( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i15( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i16( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i14( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i6( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1674_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 reset_counter_1674_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1674__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_14 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 reset_counter_1674_add_4_29( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1674__i27( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module Controller_inst_SLICE_15 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/sub_510_add_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_16 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_17 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_18 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_19 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_20 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_21 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_22 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_23 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_24 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/data_array_send_count_1677_add_4_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_25 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/data_array_send_count_1677_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/data_array_send_count_1677_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_27 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_28 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/data_array_send_count_1677_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_29 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_30 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_31 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_32 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_33 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_34 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_35 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_36 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_37 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_38 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_39 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_40 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_41 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_33 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_42 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_43 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_44 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_45 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_31 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_47 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_29 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_49 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_27 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_51 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_52 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_25 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_54 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_23 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_55 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_56 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_57 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_21 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_58 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_19 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_59 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_60 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_62 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_63 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_64 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_65 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_66 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_68 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_69 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1678_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_70 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_71 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_73 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_74 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_75 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_76 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_77 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1676_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_79 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/rhd_index_1676_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_80 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_81 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_82 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_83 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_84 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_85 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/sub_510_add_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_86 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1675_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682_add_4_10 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_88 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682_add_4_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_89 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682_add_4_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_90 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682_add_4_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_91 ( input D1, C1, B1, D0, 
    C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682_add_4_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_92 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_93 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_94 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_95 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_99 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_100 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_101 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_102 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_103
   ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_104
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_105
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_106
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_107
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_8 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_108
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_6 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_109
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_4 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_110
   ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_2 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_111
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_112
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_113
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_114
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_115
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_116
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_117
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_118
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_125 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_125_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 SLICE_125_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_reset_rep_217( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_reset_rep_218( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_127 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_127_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_129 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_129_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_129_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_131 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_131_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_131_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_132 ( input DI1, DI0, D1, C1, B1, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \Controller_inst/i1_2_lut_adj_67 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/rhd_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_state_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x003C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_133 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \Controller_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \Controller_inst/i3_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_state_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF1FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_134 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_134_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_134_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_136 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_136_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_137 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_137_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_137_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_139 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_139_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_139_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_141 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_141_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_141_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_143 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_143_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_143_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_145 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_145_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_145_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_147 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_147_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_147_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[6]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_148 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_148_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_150 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_150_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_150_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_151 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_151_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_151_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_152 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_154 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_154_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_154_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_155 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_155_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_155_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_156 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_156_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_156_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_157 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_160 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_160_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_160_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_161 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_161_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_161_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_162 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_162_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_163 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_163_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_163_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_164 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_164_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_164_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_165 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_165_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_166 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_166_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_166_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_167 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_167_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_168 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_168_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_168_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_169 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_169_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_170 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_171 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_171_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_171_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_172 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_173 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_173_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_173_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_174 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_174_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_174_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_176 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_176_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_176_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_177 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_178 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_178_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_178_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_179 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_179_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_179_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_180 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_180_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_180_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_181 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_181_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_181_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_182 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_182_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_182_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_183 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_183_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_184 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_185 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_185_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_185_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_186 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_186_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_188 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_188_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_189 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_189_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_189_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_191 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_191_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_193 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_193_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_194 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i1135_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/alt_counter_1680__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_195 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_196 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_196_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_196_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_200 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_200_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_201 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_201_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_201_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_203 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_203_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_203_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[7]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_206 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_206_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_206_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_208 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_208_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_209 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_209_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_210 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_210_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_210_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_212 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_212_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_212_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_213 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_213_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_215 ( input DI0, D0, B0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40012 \Controller_inst/i7275_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/rhd_index_1676__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_216 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40013 \Controller_inst/i5707_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \Controller_inst/i5708_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_218 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_218_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_218_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_219 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40015 \Controller_inst/i7309_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/init_FIFO_Read_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_220 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_223 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_223_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_223_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_224 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_224_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_226 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_226_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_226_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[8]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_230 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_230_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_230_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_231 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_231_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i511 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_233 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_233_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_233_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i509 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i510 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_235 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40016 \Controller_inst/i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_DV_c ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0600") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_236 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_236_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i508 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_237 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_237_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i507 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_238 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_238_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_238_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_240 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_240_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_241 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_241_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_241_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i505 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i506 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_243 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_243_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_243_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_244 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_244_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i504 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_245 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_245_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_245_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i496 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i503 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_246 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_246_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_246_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i501 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i502 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_248 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_248_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_248_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i499 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i500 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_251 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_251_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_251_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i497 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i498 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_252 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_252_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_255 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_255_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_256 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_256_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i495 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_257 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_257_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i494 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_258 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_258_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_258_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i492 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i493 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_260 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_260_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_260_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i490 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i491 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_262 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_262_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_262_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i436 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i489 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_263 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_263_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i488 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_264 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_264_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_264_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i485 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i487 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_266 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i486 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_268 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_268_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_268_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i483 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i484 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_270 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_270_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_270_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i481 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i482 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_273 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_273_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_274 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_274_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_274_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_275 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_275_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_275_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i479 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i480 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_278 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_278_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i478 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_279 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_279_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i477 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_280 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_280_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_280_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i475 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i476 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_282 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_282_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_282_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i473 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i474 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_284 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_284_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_284_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i471 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i472 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_286 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_286_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_286_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i469 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i470 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_288 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_288_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_288_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i467 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i468 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_290 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_290_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_290_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i465 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i466 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_292 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_292_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_292_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i463 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i464 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_294 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_294_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_294_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i461 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i462 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_296 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_296_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_296_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i459 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i460 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_298 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_298_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_298_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i457 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i458 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_300 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_300_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[9]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_301 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_301_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_302 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_302_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_302_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_304 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_304_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_304_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i104 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i456 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_305 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_306 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_306_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_307 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_307_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i454 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i455 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_308 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_308_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_309 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_309_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_311 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_311_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_312 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_312_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_312_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i452 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i453 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_315 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_315_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_315_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_316 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_316_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_316_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i450 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i451 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_319 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_319_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_319_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_320 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_320_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i449 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_322 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_323 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_323_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i448 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_324 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_324_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i447 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_325 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_325_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i446 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_326 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_326_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i444 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i445 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_327 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_327_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_329 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_329_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_329_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i442 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i443 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_331 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_331_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_331_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i440 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i441 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_333 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_333_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i439 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_334 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_334_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i438 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_335 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_335_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i437 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_337 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_337_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i435 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_338 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_338_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_338_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i433 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i434 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_340 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_340_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_340_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i431 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i432 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_342 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_342_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_342_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i429 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i430 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_344 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_344_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i428 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_345 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_345_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i427 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_346 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.SLICE_346_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i426 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_347 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_347_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i425 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_348 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i424 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_349 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_349_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i423 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_350 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_350_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_350_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i421 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i422 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_352 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_352_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i419 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i420 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_354 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_354_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_354_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i417 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i418 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_357 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_357_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i416 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_358 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_358_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_358_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[10]_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_359 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_359_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_359_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i414 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i415 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_362 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_362_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_362_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i412 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i413 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_365 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_365_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_365_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i410 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i411 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_367 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_367_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_367_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i408 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i409 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_369 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_369_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i407 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_370 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_370_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i406 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_371 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_371_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_371_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i404 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i405 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_373 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_373_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_373_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i402 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i403 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_375 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_375_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_375_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i400 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i401 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_377 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_377_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_377_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i398 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i399 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_379 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_379_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_379_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i396 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i397 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_381 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_381_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_381_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i394 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i395 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_383 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_383_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_383_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i392 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i393 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_385 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_385_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_385_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i390 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i391 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_387 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_387_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_387_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i388 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i389 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_389 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_389_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_389_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i386 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i387 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_391 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_391_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_391_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i384 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i385 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_393 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_393_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_393_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i382 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i383 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_395 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_395_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_395_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i380 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i381 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_397 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_397_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_397_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i378 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i379 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_399 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_399_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_399_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i376 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i377 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_401 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_401_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_401_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i374 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i375 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_403 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_403_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_403_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i372 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i373 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_405 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_405_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_405_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i370 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i371 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_407 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_407_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_407_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i368 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i369 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_409 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_409_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i366 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i367 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_411 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_411_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_411_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i364 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i365 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_413 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_413_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_413_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i362 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i363 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_415 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_415_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_415_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i360 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i361 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_417 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_417_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_417_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i358 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i359 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_419 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_419_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_419_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i356 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i357 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_421 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_421_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_421_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i354 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i355 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_423 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_423_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_423_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i352 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i353 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_425 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_425_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_425_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i350 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i351 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_427 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_427_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_427_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i348 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i349 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_429 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_429_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_429_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i346 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i347 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_431 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_431_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_431_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i344 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i345 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_433 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_433_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_433_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i342 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i343 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_435 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_435_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i340 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i341 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_437 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_437_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_437_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i338 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i339 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_439 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_439_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_439_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i336 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i337 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_441 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_441_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_441_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i334 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i335 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_443 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_443_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_443_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i332 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i333 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_445 ( input DI1, DI0, D1, C1, D0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \Controller_inst/i7221_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i7222_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \Controller_inst/channel_array[0]_i13 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \Controller_inst/channel_array[0]_i14 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_446 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst.SLICE_446_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_446_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i330 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i331 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_448 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_448_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_448_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i328 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i329 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_450 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_450_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_450_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i326 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i327 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_452 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_452_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_452_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i324 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i325 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_454 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_454_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_454_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i322 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i323 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_456 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_456_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_456_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i320 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i321 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_458 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_458_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_458_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i318 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i319 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_460 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_460_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_460_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i316 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i317 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_462 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_462_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_462_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i314 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i315 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_464 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_464_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_464_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i312 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i313 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_466 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_466_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_466_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i310 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i311 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_468 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_468_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_468_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i308 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i309 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_470 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_470_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_470_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i306 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i307 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_472 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_472_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_472_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i304 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i305 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_474 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_474_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_474_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i302 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i303 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_476 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_476_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_476_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i300 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i301 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_478 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_478_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_478_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i298 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i299 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_480 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_480_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_480_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i296 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i297 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_482 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_482_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_482_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i294 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i295 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_484 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_484_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_484_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i292 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i293 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_486 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_486_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_486_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i290 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i291 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_488 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_488_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_488_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i288 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i289 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_490 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_490_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_490_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i286 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i287 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_492 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_492_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_492_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i284 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i285 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_494 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_494_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_494_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i282 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i283 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_496 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_496_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_496_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i280 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i281 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_498 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_498_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_498_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i278 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i279 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_500 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_500_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_500_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i276 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i277 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_502 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_502_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_502_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i274 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i275 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_504 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_504_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i272 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i273 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_506 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_506_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_506_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i270 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i271 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_508 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_508_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_508_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i268 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i269 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_510 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_510_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_510_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i266 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i267 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_512 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_512_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_512_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i264 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i265 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_514 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_514_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_514_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i262 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i263 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_516 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_516_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_516_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i260 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i261 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_518 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_518_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_518_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i258 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i259 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_520 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_520_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_520_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i256 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i257 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_522 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_522_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_522_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i254 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i255 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_524 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_524_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_524_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i252 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i253 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_526 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_526_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_526_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i250 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i251 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_528 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_528_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_528_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i248 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i249 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_530 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_530_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_530_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i246 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i247 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_532 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_532_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_532_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i244 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i245 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_534 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_534_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_534_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i242 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i243 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_536 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_536_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_536_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i240 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i241 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_538 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_538_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_538_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i238 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i239 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_540 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_540_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_540_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i236 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i237 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_542 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_542_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_542_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i234 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i235 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_544 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_544_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_544_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i232 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i233 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_546 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_546_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_546_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i230 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i231 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_548 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_548_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_548_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i228 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i229 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_550 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_550_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_550_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i226 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i227 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_552 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_552_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_552_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i224 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i225 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_554 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_554_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_554_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i222 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i223 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_556 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_556_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_556_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i220 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i221 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_558 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_558_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_558_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i218 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i219 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_560 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_560_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_560_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i216 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i217 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_562 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_562_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_562_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i214 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i215 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_564 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_564_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_564_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i212 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i213 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_566 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_566_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_566_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i210 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i211 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_568 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_568_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i209 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_569 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_569_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_569_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i207 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i208 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_571 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_571_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i206 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_572 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_572_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i205 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_573 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_573_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_573_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i203 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i204 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_575 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_575_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i201 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i202 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_577 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_577_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_577_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i199 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i200 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_579 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_579_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i198 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_580 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_580_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_580_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i196 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i197 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_582 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_582_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_582_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i194 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i195 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_584 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_584_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_584_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i192 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i193 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_586 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_586_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_586_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i190 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i191 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_588 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_588_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_588_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i188 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i189 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_590 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_590_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_590_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i186 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i187 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_592 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_592_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_592_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i184 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i185 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_594 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_594_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_594_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i182 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i183 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_596 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_596_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_596_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i180 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i181 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_598 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_598_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_598_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i178 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i179 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_600 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_600_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_600_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i176 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i177 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_602 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_602_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_602_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i174 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i175 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_604 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_604_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_604_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i172 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i173 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_605 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_605_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_605_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_608 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_608_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_608_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_609 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_609_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_609_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i170 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i171 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_611 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_611_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_611_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i168 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i169 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_613 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_613_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i166 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i167 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_615 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_615_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_615_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_617 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_617_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_617_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i164 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i165 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_619 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_619_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_619_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i162 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i163 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_621 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_621_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_621_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i160 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i161 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_624 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_624_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_624_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i158 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i159 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_625 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_625_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_625_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_627 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_627_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_627_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i156 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i157 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_629 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_629_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_629_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i154 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i155 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_631 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_631_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_631_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i152 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i153 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_633 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_633_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_633_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i150 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i151 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_635 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_635_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_635_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i148 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i149 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_637 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_637_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_637_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i146 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i147 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_639 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_639_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[5]_i0_i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_641 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_641_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i145 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_643 ( input DI0, D0, C0, B0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst/i7272_3_lut_4_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_DV_c ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_645 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_645_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i144 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_646 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_646_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i143 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_647 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_647_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i142 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_648 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_648_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_648_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i140 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i141 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_650 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_650_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_650_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i138 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i139 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_652 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_652_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_652_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i136 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i137 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_653 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40021 \Controller_inst/i1_4_lut_adj_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \Controller_inst/i14_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_state_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_state_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0078") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x1810") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_655 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_655_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i135 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_656 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_656_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i134 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_657 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_657_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_657_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i132 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i133 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_660 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_660_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i131 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_661 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_661_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i130 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_662 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_662_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_662_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i128 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i129 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_665 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_665_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i127 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_666 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_666_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_666_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i125 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i126 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_668 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_668_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_668_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i123 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i124 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_670 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_670_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_670_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i121 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i122 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_672 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_672_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_672_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i119 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i120 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_674 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_674_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_674_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i117 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i118 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_676 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_676_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_676_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i115 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i116 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_678 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_678_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_678_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i113 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i114 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_680 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_680_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_680_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i111 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i112 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_682 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_682_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_682_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i109 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i110 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_684 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_684_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_684_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i107 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i108 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_686 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_686_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_686_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i105 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i106 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_689 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_689_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_689_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i102 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i103 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_691 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_691_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_691_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i100 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i101 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_693 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_693_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_693_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i98 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i99 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_695 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_695_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_695_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i96 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i97 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_697 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_697_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_697_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i94 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i95 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_699 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_699_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_699_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i92 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i93 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_701 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_701_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_701_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i90 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i91 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_703 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_703_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_703_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i88 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i89 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_704 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_704_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_704_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_706 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_706_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_706_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i86 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i87 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_708 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_708_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_708_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i84 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i85 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_710 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_710_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_710_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i82 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i83 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_713 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_713_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_713_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i80 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i81 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_715 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_715_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_715_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i78 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i79 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_717 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_717_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_717_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i76 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i77 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_719 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_719_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_719_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i74 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i75 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_721 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_721_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_721_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i72 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i73 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_723 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_723_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_723_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i70 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i71 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_725 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_725_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_725_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i68 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i69 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_727 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_727_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_727_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i66 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i67 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_729 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_729_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_729_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i64 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i65 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_731 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_731_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_731_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i62 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i63 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_733 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_733_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_733_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_735 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_735_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_735_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_737 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_737_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_737_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_739 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_739_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_739_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i54 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_741 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_741_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_741_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i53 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_743 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_743_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_743_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_745 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_745_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_745_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_747 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_747_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_747_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_749 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_749_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_749_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_751 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_751_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_751_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_753 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_753_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_753_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_755 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_755_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_755_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i39 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_757 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_757_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_757_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i37 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_759 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_759_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_759_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i34 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i35 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_761 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_761_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_761_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i32 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i33 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_763 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_763_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_763_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_765 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_765_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_765_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_767 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_767_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_767_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_769 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_769_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_769_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i24 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_771 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_771_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_771_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_773 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_773_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_773_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_775 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_775_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_775_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_777 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_777_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_777_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i17 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_779 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_779_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_779_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_781 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_781_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_781_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_783 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_783_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_783_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_785 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_785_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_785_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_787 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_787_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_787_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_789 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_789_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_789_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_791 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_791_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_791_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_793 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_793_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_794 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_794_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i511 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_795 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_795_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i510 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_796 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_796_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_796_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i508 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i509 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_798 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_798_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_798_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i506 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i507 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_800 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_800_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_800_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i504 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i505 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_802 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_802_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_802_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i502 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i503 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_804 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_804_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_804_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i500 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i501 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_806 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_806_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_806_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i498 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i499 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_808 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_808_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_808_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i496 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i497 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_810 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_810_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_810_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i494 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i495 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_812 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_812_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_812_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i492 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i493 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_814 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_814_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_814_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i490 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i491 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_816 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_816_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_816_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i488 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i489 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_818 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_818_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_818_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i486 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i487 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_820 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_820_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_820_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i484 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i485 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_822 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_822_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_822_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i482 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i483 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_824 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_824_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_824_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i480 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i481 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_826 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_826_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_826_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i478 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i479 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_828 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_828_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i477 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_829 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_829_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_829_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i475 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i476 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_831 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_831_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_831_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i473 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i474 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_833 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_833_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_833_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i471 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i472 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_835 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_835_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_835_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i469 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i470 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_837 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_837_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_837_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i467 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i468 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_839 ( input DI1, DI0, D1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_839_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \Controller_inst.SLICE_839_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i465 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i466 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_841 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_841_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_841_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i463 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i464 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_843 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_843_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_843_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i461 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i462 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_845 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_845_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_845_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i459 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i460 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_847 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_847_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_847_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i457 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i458 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_849 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_849_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_849_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i455 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i456 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_851 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_851_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_851_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i453 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i454 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_853 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_853_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_853_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i451 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i452 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_855 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_855_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_855_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i449 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i450 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_857 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_857_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_857_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i447 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i448 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_859 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_859_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_859_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i445 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i446 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_861 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_861_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_861_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i443 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i444 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_863 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_863_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_863_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i441 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i442 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_865 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_865_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_865_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i439 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i440 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_867 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_867_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_867_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i437 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i438 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_869 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_869_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_869_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i435 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i436 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_871 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_871_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_871_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i433 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i434 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_873 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_873_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_873_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i431 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i432 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_875 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_875_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_875_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i429 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i430 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_877 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_877_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_877_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i427 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i428 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_879 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_879_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_879_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i425 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i426 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_881 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_881_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_881_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i423 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i424 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_883 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_883_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_883_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i421 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i422 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_885 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_885_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_885_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i419 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i420 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_887 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_887_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_887_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i417 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i418 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_889 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_889_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_889_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i415 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i416 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_891 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_891_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_891_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i413 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i414 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_893 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_893_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_893_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i411 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i412 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_895 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_895_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_895_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i409 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i410 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_897 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_897_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_897_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i407 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i408 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_899 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_899_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_899_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i405 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i406 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_901 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_901_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_901_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i403 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i404 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_903 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_903_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_903_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i401 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i402 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_905 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_905_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_905_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i399 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i400 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_907 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_907_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_907_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i397 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i398 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_909 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_909_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_909_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i395 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i396 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_911 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_911_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_911_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i393 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i394 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_913 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_913_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_913_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i391 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i392 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_915 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_915_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_915_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i389 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i390 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_917 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_917_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_917_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i387 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i388 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_919 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_919_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_919_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i385 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i386 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_921 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_921_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_921_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i383 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i384 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_923 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_923_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_923_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i381 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i382 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_925 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_925_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_925_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i379 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i380 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_927 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_927_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_927_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i377 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i378 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_929 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_929_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_929_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i375 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i376 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_931 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_931_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_931_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i373 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i374 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_933 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_933_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_933_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i371 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i372 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_935 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_935_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_935_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i369 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i370 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_937 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_937_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_937_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i367 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i368 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_939 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_939_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_939_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i365 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i366 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_941 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_941_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_941_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i363 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i364 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_943 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_943_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_943_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i361 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i362 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_945 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_945_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_945_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i359 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i360 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_947 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_947_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_947_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i357 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i358 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_949 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_949_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_949_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i355 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i356 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_951 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_951_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_951_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i353 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i354 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_953 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_953_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_953_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i351 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i352 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_955 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_955_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_955_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i349 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i350 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_957 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_957_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_957_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i347 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i348 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_959 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_959_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_959_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i345 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i346 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_961 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_961_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_961_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i343 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i344 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_963 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_963_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_963_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i341 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i342 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_965 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_965_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_965_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i339 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i340 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_967 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_967_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_967_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i337 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i338 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_969 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_969_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_969_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i335 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i336 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_971 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_971_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_971_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i333 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i334 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_973 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_973_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_973_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i331 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i332 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_975 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_975_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_975_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i329 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i330 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_977 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_977_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_977_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i327 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i328 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_979 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_979_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_979_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i325 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i326 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_981 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_981_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_981_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i323 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i324 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_983 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_983_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_983_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i321 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i322 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_985 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_985_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_985_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i319 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i320 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_987 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_987_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_987_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i317 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i318 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_989 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_989_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_989_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i315 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i316 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_991 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_991_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_991_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i313 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i314 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_993 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_993_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_993_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i311 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i312 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_995 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_995_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_995_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i309 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i310 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_997 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_997_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_997_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i307 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i308 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_999 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_999_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_999_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i305 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i306 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1001 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1001_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1001_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i303 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i304 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1003 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1003_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1003_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i301 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i302 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1005 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1005_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1005_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i299 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i300 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1007 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1007_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1007_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i297 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i298 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1009 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1009_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1009_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i295 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i296 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1011 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1011_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1011_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i293 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i294 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1013 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1013_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1013_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i291 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i292 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1015 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1015_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1015_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i289 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i290 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1017 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1017_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1017_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i287 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i288 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1019 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1019_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1019_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i285 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i286 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1021 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1021_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1021_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i283 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i284 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1023 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1023_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1023_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i281 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i282 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1025 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1025_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1025_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i279 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i280 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1027 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1027_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1027_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i277 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i278 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1029 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1029_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1029_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i275 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i276 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1031 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1031_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1031_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i273 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i274 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1033 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1033_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1033_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i271 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i272 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1035 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1035_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1035_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i269 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i270 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1037 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1037_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1037_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i267 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i268 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1039 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1039_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1039_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i265 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i266 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1041 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1041_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1041_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i263 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i264 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1043 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1043_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1043_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i261 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i262 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1045 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1045_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1045_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i259 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i260 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1047 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1047_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1047_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i257 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i258 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1049 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1049_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1049_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i255 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i256 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1051 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1051_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1051_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i253 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i254 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1053 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1053_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1053_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i251 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i252 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1055 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1055_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1055_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i249 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i250 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1057 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst.SLICE_1057_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1057_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i247 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i248 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1059 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1059_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1059_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i245 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i246 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1061 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1061_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1061_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i243 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i244 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1063 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1063_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1063_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i241 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i242 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1065 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1065_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1065_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i239 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i240 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1067 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1067_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1067_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i237 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i238 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1069 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1069_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1069_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i235 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i236 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1071 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1071_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1071_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i233 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i234 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1073 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1073_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1073_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i231 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i232 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1075 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1075_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1075_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i229 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i230 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1077 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1077_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1077_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i227 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i228 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1079 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1079_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1079_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i225 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i226 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1081 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1081_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1081_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i223 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i224 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1083 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1083_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1083_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i221 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i222 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1085 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1085_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1085_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i219 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i220 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1087 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1087_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1087_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i217 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i218 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1089 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1089_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1089_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i215 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i216 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1091 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1091_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1091_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i213 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i214 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1093 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1093_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1093_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i211 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i212 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1095 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1095_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1095_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i209 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i210 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1097 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1097_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1097_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i207 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i208 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1099 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1099_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1099_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i205 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i206 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1101 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1101_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1101_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i203 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i204 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1103 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1103_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1103_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i201 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i202 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1105 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1105_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1105_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i199 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i200 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1107 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1107_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1107_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i197 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i198 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1109 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1109_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1109_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i195 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i196 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1111 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1111_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1111_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i193 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i194 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1113 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1113_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1113_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i191 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i192 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1115 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1115_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1115_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i189 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i190 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1117 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1117_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1117_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i187 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i188 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1119 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1119_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1119_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i185 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i186 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1121 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1121_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1121_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i183 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i184 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1123 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1123_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1123_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i181 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i182 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1125 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1125_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1125_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i179 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i180 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1127 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1127_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1127_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i177 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i178 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1129 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1129_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1129_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i175 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i176 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1131 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1131_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1131_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i173 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i174 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1133 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1133_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1133_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i171 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i172 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1135 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1135_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1135_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i169 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i170 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1137 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1137_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1137_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i167 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i168 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1139 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1139_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1139_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i165 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i166 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1141 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1141_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1141_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i163 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i164 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1143 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1143_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1143_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i161 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i162 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1145 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1145_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1145_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i159 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i160 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1147 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1147_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1147_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i157 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i158 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1149 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1149_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1149_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i155 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i156 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1151 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1151_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1151_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i153 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i154 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1153 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1153_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1153_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i151 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i152 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1155 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1155_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1155_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i149 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i150 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1157 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1157_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i147 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i148 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1159 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1159_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1159_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i145 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i146 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1161 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1161_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1161_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i143 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i144 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1163 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1163_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1163_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i141 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i142 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1165 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1165_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i139 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i140 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1167 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1167_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i137 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i138 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1169 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1169_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i135 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i136 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1171 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1171_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1171_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i133 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i134 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1173 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1173_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1173_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i131 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i132 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i129 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i130 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1177 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i127 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i128 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1179 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1179_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1179_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i125 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i126 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1181 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1181_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1181_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i123 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i124 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1183 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1183_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i121 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i122 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1185 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1185_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1185_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i119 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i120 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1187 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1187_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i117 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i118 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1189 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1189_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1189_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i115 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i116 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1191 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1191_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1191_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i113 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i114 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1193 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1193_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1193_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i111 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i112 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1195 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1195_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1195_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i109 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i110 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1197 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1197_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1197_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i107 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i108 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1199 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1199_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1199_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i105 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i106 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1201 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1201_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1201_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i103 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i104 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1203 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1203_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1203_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i101 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i102 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1205 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1205_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1205_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i99 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i100 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1207 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1207_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1207_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i97 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i98 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1209 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1209_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1209_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i95 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i96 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1211 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1211_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1211_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i93 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i94 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1213 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1213_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1213_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i91 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i92 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1215 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1215_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i89 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i90 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1217 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1217_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1217_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i87 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i88 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1219 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1219_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1219_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i85 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i86 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1221 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1221_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1221_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i83 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i84 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1223 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1223_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1223_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i81 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i82 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1225 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1225_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1225_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i79 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i80 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1227 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1227_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1227_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i77 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i78 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1229 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1229_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1229_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i75 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i76 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1231 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1231_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1231_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i73 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i74 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1233 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1233_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1233_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i71 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i72 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1235 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1235_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1235_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i69 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i70 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1237 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1237_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1237_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i67 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i68 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1239 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1239_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1239_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i65 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i66 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1241 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1241_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1241_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i63 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i64 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1243 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1243_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1243_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i61 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i62 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1245 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1245_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1245_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i59 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i60 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1247 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1247_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1247_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i57 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i58 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1249 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1249_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1249_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i55 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i56 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1251 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1251_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1251_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i53 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i54 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1253 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1253_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1253_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i51 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i52 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1255 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1255_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1255_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i49 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i50 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1257 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1257_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1257_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i47 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i48 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1259 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1259_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1259_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i45 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i46 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1261 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1261_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1261_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i43 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i44 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1263 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1263_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1263_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i41 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i42 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1265 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1265_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1265_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i39 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i40 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1267 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1267_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1267_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i37 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i38 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1269 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1269_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1269_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i35 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i36 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1271 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1271_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1271_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i33 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i34 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1273 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1273_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1273_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i32 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1275 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1275_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1275_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1277 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1277_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1277_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1279 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1279_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1279_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1281 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1281_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1281_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1283 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1283_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1283_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1285 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1285_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1285_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1287 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1287_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1287_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1289 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1289_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1289_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1291 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1291_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1291_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1293 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1293_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1293_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1295 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1295_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1295_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1297 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1297_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1297_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i7 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1299 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1299_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1299_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1301 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1301_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1301_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1303 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1303_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1303_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1305 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1305_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1307 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1307_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1309 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1309_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1311 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1311_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1313 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1313_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1315 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1315_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1315_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1317 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1317_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1317_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[31]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1320 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1320_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1320_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1322 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1322_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1324 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1324_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1324_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1326 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1326_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1328 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1328_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1328_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1330 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1330_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1330_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1331 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1331_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1331_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1334 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1334_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1334_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[30]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1337 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1337_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1337_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1339 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1339_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1339_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1341 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1341_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1341_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1343 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1343_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1343_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1345 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1345_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1345_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1347 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1347_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1347_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1349 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1349_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1349_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[29]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1352 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1352_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1354 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1354_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1354_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1356 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1356_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1356_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1358 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1358_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1358_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1360 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1360_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1360_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1362 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1362_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1362_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1364 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1364_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1364_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[28]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1367 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1367_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1367_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1369 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1369_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1369_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1371 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1371_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1371_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1373 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1373_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1373_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1375 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1375_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1375_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1377 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1377_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1377_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1379 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1379_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1379_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[27]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1382 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1382_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1382_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1384 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1384_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1384_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1386 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1386_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1386_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1388 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1388_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1388_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1390 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1390_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1390_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1392 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1392_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1392_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1394 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1394_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1394_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[26]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1397 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1397_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1397_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1399 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1399_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1399_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1401 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1401_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1401_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1403 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1403_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1403_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1405 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1405_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1405_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1407 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1407_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1407_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1409 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1409_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[25]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1412 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1412_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1412_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1414 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1414_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1414_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1418 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1418_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1418_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1420 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1420_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1420_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1422 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1422_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1424 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1424_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[24]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1427 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1427_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1427_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1428 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1428_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1428_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1431 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1431_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1431_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1432 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1432_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1432_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1435 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1435_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[4]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1436 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1436_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1436_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1438 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1438_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1438_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1440 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1440_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1440_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1442 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1442_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1442_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1444 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1444_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1444_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[23]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1447 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1447_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1447_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1449 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1449_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1449_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1451 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1451_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1451_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1453 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1453_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1453_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1455 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1455_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1455_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1457 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1457_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1457_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1460 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1460_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1460_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[22]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1463 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1463_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1463_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1466 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1466_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1466_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1467 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1467_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1467_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1470 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1470_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1470_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1471 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1471_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1471_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1474 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1474_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1474_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1475 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1475_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1475_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1478 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1478_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1478_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1479 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1479_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1479_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1482 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1482_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1482_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1483 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1483_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1483_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1486 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1486_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1486_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1487 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1487_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1487_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[3]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1490 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1490_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1490_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[21]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1493 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1493_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1493_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1496 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1496_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1496_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1497 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1497_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1497_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1500 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1500_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1500_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1501 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1501_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1501_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1504 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1504_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1506 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1506_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1506_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1508 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1508_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1508_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1510 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1510_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1510_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1512 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1512_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1512_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[20]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1515 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1515_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1515_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1517 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1517_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1517_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1519 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1519_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1519_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1521 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1521_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1521_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1523 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1523_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1523_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1525 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst.SLICE_1525_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1525_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1527 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1527_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1527_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[19]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1530 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1530_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1530_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1532 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1532_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1532_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1534 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1534_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1534_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1536 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1536_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1536_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1538 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1538_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1538_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1540 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1540_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1540_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1542 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1542_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1542_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[18]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1545 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1545_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1545_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1547 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1547_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1547_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1549 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1549_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1549_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1551 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1551_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1551_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1553 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1553_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1553_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1555 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1555_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1555_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1557 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1557_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1557_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[17]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1560 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1560_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1560_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1562 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1562_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1562_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1564 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1564_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1564_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1566 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1566_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1566_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1568 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1568_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1568_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1570 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1570_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1570_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1572 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1572_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1572_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[16]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1575 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1575_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1577 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1577_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1577_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1579 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1579_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1579_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1581 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1581_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1581_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1583 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1583_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1583_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1585 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1585_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1585_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1587 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1587_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1587_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[15]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1590 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1590_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1590_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1592 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1592_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1592_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1594 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1594_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1594_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1596 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1596_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1596_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1598 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1598_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1598_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1600 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1600_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1600_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1602 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1602_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1602_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[14]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1605 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1605_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1605_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1607 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1607_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1607_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1609 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1609_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1609_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1611 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1611_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1611_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1613 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1613_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1615 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1615_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1615_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1617 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1617_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1617_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[13]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1620 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1620_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1620_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1622 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1622_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1622_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1624 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1624_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1624_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1626 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1626_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1626_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1628 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1628_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1628_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1630 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1630_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1630_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1632 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1632_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1632_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[12]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1635 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1635_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1635_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1637 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1637_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1637_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1639 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1639_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1639_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[11]_i0_i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1642 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1642_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1642_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1644 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1644_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1644_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1646 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1646_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1646_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1648 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1648_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1648_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[2]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1651 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1651_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1651_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1653 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1653_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1653_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1655 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1655_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1655_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1657 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1657_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1657_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1659 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1659_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1659_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1662 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1662_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1662_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1663 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1663_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1663_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1664 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1664_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1664_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1667 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1667_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1667_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[1]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1670 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1670_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1670_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1673 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1673_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1674 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1674_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1675 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1675_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1675_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1677 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1677_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1677_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1679 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1679_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1679_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1681 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1681_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1681_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_array[0]_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_1683 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 i12655_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 i12665_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x4501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x0123") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1685 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 i12671_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i12668_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x0123") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0x0145") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1688 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 i1_4_lut_adj_91( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 mux_257_Mux_8_i63_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1690 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 mux_257_Mux_11_i63_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 i7588_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xDF8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1692 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 mux_257_Mux_13_i63_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 n24884_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x3732") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1694 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40034 i12636_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 mux_257_Mux_14_i63_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x1537") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x5350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1696 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7444_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7443_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1698 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7446_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7445_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1700 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7448_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7447_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1702 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7450_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7449_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1704 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7452_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7451_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1706 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7454_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7453_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1708 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7456_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7455_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1710 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7458_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7457_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i16 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1712 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7460_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7459_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i18 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i17 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1714 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7462_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7461_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i20 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i19 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1716 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7464_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7463_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i22 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i21 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1718 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7466_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7465_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i24 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i23 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1720 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7468_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7467_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i26 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i25 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1722 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7470_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7469_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i28 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i27 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1724 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7472_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7471_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i30 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1675__i29 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1727 ( input DI1, DI0, C1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i7475_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7474_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1729 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7477_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7476_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1731 ( input DI0, D0, B0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40012 \Controller_inst/i7478_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/rhd_index_1676__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1732 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7480_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7479_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1734 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7482_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7481_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1736 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7484_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7483_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1738 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7486_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7485_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1740 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7488_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7487_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i15 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1742 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7490_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i7489_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i17 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i16 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1746 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7494_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7493_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i21 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i20 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1748 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40041 \Controller_inst/i7496_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7495_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i23 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i22 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1750 ( input DI1, DI0, D1, B1, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7498_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \Controller_inst/i7497_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i25 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i24 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1753 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7504_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7500_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1676__i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1758 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1758_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1758_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1760 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1760_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1760_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1762 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1762_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1762_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/data_array_send_count_1677__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1764 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7512_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7511_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1766 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7514_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7513_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1768 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7516_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7515_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1770 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7518_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7517_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1772 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7520_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7519_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1774 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7522_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7521_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1776 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7524_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/i7523_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1778 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7526_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7525_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i16 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1780 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7528_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7527_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i18 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i17 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1782 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7530_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7529_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i20 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i19 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1784 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7532_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7531_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i22 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i21 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1786 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7534_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7533_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i24 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i23 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1788 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7536_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7535_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i26 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i25 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1790 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7538_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7537_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i28 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i27 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1792 ( input DI0, D0, C0, CE, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \Controller_inst/i7539_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i29 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1793 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7541_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \Controller_inst/i7540_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1796 ( input DI1, DI0, D1, C1, B1, D0, C0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 \Controller_inst/i5696_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \Controller_inst/i7218_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \Controller_inst/channel_array[0]_i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \Controller_inst/channel_array[0]_i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1799 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40045 i1_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 \Controller_inst/rgd_info_sig_green ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20046 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1800 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \Controller_inst/SPI_Master_CS_STM32_1/i7430_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \Controller_inst/SPI_Master_CS_STM32_1/i7254_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1803 ( input DI1, DI0, D1, 
    C1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \Controller_inst/SPI_Master_CS_STM32_1/i7294_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \Controller_inst/SPI_Master_CS_STM32_1/i7508_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x84C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1807 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \Controller_inst/SPI_Master_CS_STM32_1/i7432_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \Controller_inst/SPI_Master_CS_STM32_1/i7431_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1809 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40051 \Controller_inst/SPI_Master_CS_STM32_1/i7434_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \Controller_inst/SPI_Master_CS_STM32_1/i7433_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1811 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \Controller_inst/SPI_Master_CS_STM32_1/i7436_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \Controller_inst/SPI_Master_CS_STM32_1/i7435_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1813 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40051 \Controller_inst/SPI_Master_CS_STM32_1/i7438_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \Controller_inst/SPI_Master_CS_STM32_1/i7437_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1682__i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1815 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40053 \Controller_inst/SPI_Master_CS_STM32_1/i3495_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40054 \Controller_inst.SPI_Master_CS_STM32_1.i3497_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xF444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1817 ( input DI1, DI0, D1, C1, D0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40055 \Controller_inst/i12658_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1817_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_TX_Ready ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_DV_c ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1818 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7417_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7419_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1819 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7418_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7422_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1820 ( input 
    DI1, DI0, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40058 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9753_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Trailing_Edge_c ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1685__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1823 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7416_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7420_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1825 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7232_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7415_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1827 ( input 
    DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40060 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i56_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_MOSI ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1828 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1828_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1830 ( input 
    DI0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40010 \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1830_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1832 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i17_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1837 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7278_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7277_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1839 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7280_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7279_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1841 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7282_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7281_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1844 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1844_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1844_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1846 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1846_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1846_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1848 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1848_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1848_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1850 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1850_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1850_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1852 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1852_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1852_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1854 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1854_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1854_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i12 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i11 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1856 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1856_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1856_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i14 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i13 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1858 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1858_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1858_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i16 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i15 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1860 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1860_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1860_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i18 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i17 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1862 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1862_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1862_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i20 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i19 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1864 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1864_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1864_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i22 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i21 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1866 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1866_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1866_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i24 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i23 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1868 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1868_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1868_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i26 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i25 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1870 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1870_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1870_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i28 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i27 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1872 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1872_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1872_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i30 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i29 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1874 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1874_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1874_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i32 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i31 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1876 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1876_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1876_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i34 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i33 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1878 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1878_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1878_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i36 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i35 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1880 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1880_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1880_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i38 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i37 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1882 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1882_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1882_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i40 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i39 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1884 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1884_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1884_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i42 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i41 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1886 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1886_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1886_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i44 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i43 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1888 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1888_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1888_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i46 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i45 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1890 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1890_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1890_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i48 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i47 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1892 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1892_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i50 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i49 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1894 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1894_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1894_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i52 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i51 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1896 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1896_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1896_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i54 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i53 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1898 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1898_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1898_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i56 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i55 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1900 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1900_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1900_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i58 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i57 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1902 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1902_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1902_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i60 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i59 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1904 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1904_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1904_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i62 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i61 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1906 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1906_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1906_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i64 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i63 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1908 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1908_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1908_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i66 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i65 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1910 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1910_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1910_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i68 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i67 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1912 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1912_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1912_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i70 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i69 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1914 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1914_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1914_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i72 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i71 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1916 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1916_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1916_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i74 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i73 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1918 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1918_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1918_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i76 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i75 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1920 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1920_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1920_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i78 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i77 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1922 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1922_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1922_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i80 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i79 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1924 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1924_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1924_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i82 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i81 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1926 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1926_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1926_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i84 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i83 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1928 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1928_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1928_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i86 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i85 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1930 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1930_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1930_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i88 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i87 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1932 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1932_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1932_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i90 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i89 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1934 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1934_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1934_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i92 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i91 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1936 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1936_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1936_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i94 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i93 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1938 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1938_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1938_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i96 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i95 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1940 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1940_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1940_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i98 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i97 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1942 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1942_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1942_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i100 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i99 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1944 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1944_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1944_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i102 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i101 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1946 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1946_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1946_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i104 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i103 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1948 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1948_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1948_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i106 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i105 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1950 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1950_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1950_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i108 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i107 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1952 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1952_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1952_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i110 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i109 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1954 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1954_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1954_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i112 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i111 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1956 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1956_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1956_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i114 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i113 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1958 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1958_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1958_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i116 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i115 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1960 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1960_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1960_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i118 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i117 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1962 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1962_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1962_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i120 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i119 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1964 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1964_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1964_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i122 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i121 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1966 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1966_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1966_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i124 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i123 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1968 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1968_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1968_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i126 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i125 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1970 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1970_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1970_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i128 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i127 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1972 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1972_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1972_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i130 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i129 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1974 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1974_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1974_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i132 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i131 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1976 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1976_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1976_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i134 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i133 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1978 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1978_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1978_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i136 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i135 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1980 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1980_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1980_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i138 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i137 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1982 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1982_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1982_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i140 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i139 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1984 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1984_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1984_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i142 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i141 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1986 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1986_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1986_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i144 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i143 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1988 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1988_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1988_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i146 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i145 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1990 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1990_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1990_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i148 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i147 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1992 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1992_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1992_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i150 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i149 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1994 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_1994_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_1994_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i152 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i151 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1996 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1996_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1996_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i154 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i153 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1998 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1998_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1998_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i156 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i155 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2000 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2000_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2000_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i158 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i157 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2002 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2002_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2002_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i160 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i159 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2004 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2004_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2004_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i162 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i161 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2006 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2006_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2006_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i164 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i163 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2008 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2008_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2008_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i166 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i165 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2010 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2010_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2010_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i168 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i167 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2012 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2012_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2012_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i170 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i169 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2014 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2014_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2014_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i172 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i171 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2016 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2016_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2016_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i174 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i173 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2018 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2018_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2018_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i176 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i175 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2020 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2020_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2020_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i178 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i177 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2022 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2022_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2022_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i180 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i179 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2024 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2024_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2024_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i182 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i181 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2026 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2026_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2026_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i184 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i183 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2028 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2028_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2028_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i186 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i185 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2030 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2030_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2030_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i188 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i187 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2032 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2032_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2032_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i190 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i189 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2034 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2034_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2034_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i192 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i191 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2036 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2036_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2036_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i194 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i193 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2038 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2038_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2038_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i196 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i195 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2040 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2040_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2040_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i198 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i197 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2042 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2042_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2042_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i200 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i199 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2044 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2044_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2044_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i202 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i201 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2046 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2046_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2046_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i204 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i203 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2048 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2048_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2048_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i206 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i205 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2050 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2050_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2050_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i208 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i207 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2052 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2052_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2052_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i210 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i209 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2054 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2054_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2054_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i212 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i211 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2056 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2056_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2056_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i214 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i213 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2058 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2058_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2058_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i216 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i215 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2060 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2060_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2060_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i218 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i217 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2062 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2062_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2062_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i220 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i219 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2064 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2064_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2064_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i222 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i221 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2066 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2066_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2066_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i224 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i223 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2068 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2068_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2068_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i226 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i225 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2070 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2070_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2070_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i228 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i227 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2072 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2072_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2072_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i230 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i229 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2074 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2074_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2074_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i232 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i231 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2076 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2076_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2076_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i234 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i233 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2078 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2078_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2078_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i236 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i235 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2080 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2080_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2080_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i238 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i237 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2082 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2082_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2082_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i240 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i239 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2084 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2084_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2084_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i242 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i241 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2086 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2086_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2086_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i244 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i243 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2088 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2088_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2088_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i246 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i245 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2090 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2090_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2090_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i248 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i247 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2092 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2092_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2092_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i250 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i249 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2094 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2094_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2094_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i252 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i251 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2096 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2096_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2096_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i254 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i253 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2098 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2098_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2098_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i256 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i255 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2100 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2100_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2100_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i258 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i257 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2102 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2102_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2102_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i260 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i259 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2104 ( input DI1, DI0, C1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2104_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \Controller_inst.SLICE_2104_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i262 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i261 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2106 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2106_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2106_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i264 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i263 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2108 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2108_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2108_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i266 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i265 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2110 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2110_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2110_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i268 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i267 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2112 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2112_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2112_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i270 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i269 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2114 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2114_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2114_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i272 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i271 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2116 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2116_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2116_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i274 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i273 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2118 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2118_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2118_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i276 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i275 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2120 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2120_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2120_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i278 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i277 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2122 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2122_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2122_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i280 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i279 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2124 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2124_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2124_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i282 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i281 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2126 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2126_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2126_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i284 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i283 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2128 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2128_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2128_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i286 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i285 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2130 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2130_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2130_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i288 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i287 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2132 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2132_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2132_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i290 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i289 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2134 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2134_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2134_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i292 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i291 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2136 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2136_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i294 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i293 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2138 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2138_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2138_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i296 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i295 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2140 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2140_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2140_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i298 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i297 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2142 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2142_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2142_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i300 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i299 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2144 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2144_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2144_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i302 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i301 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2146 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2146_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i304 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i303 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2148 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2148_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i306 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i305 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2150 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2150_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2150_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i308 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i307 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2152 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i310 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i309 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2154 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2154_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2154_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i312 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i311 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2156 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2156_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2156_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i314 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i313 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2158 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2158_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2158_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i316 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i315 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2160 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2160_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2160_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i318 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i317 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2162 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2162_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2162_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i320 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i319 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2164 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2164_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2164_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i322 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i321 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2166 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2166_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2166_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i324 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i323 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2168 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2168_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2168_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i326 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i325 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2170 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i328 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i327 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2172 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i330 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i329 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2174 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2174_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2174_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i332 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i331 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2176 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2176_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2176_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i334 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i333 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2178 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2178_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2178_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i336 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i335 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2180 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2180_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2180_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i338 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i337 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2182 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2182_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2182_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i340 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i339 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2184 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2184_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i342 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i341 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2186 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2186_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2186_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i344 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i343 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2188 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2188_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2188_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i346 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i345 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2190 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2190_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2190_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i348 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i347 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2192 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2192_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2192_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i350 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i349 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2194 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2194_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2194_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i352 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i351 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2196 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2196_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2196_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i354 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i353 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2198 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2198_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2198_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i356 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i355 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2200 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2200_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2200_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i358 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i357 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2202 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2202_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2202_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i360 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i359 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2204 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2204_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2204_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i362 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i361 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2206 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2206_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2206_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i364 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i363 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2208 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2208_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2208_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i366 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i365 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2210 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2210_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2210_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i368 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i367 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2212 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2212_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2212_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i370 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i369 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2214 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2214_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2214_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i372 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i371 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2216 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2216_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2216_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i374 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i373 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2218 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2218_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2218_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i376 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i375 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2220 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i378 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i377 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2222 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2222_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2222_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i380 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i379 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2224 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2224_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2224_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i382 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i381 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2226 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2226_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2226_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i384 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i383 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2228 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2228_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2228_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i386 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i385 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2230 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2230_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2230_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i388 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i387 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2232 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2232_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2232_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i390 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i389 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2234 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2234_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2234_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i392 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i391 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2236 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2236_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2236_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i394 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i393 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2238 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2238_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2238_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i396 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i395 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2240 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2240_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2240_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i398 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i397 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2242 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2242_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2242_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i400 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i399 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2244 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2244_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2244_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i402 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i401 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2246 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2246_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2246_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i404 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i403 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2248 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2248_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2248_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i406 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i405 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2250 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2250_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2250_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i408 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i407 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2252 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2252_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2252_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i410 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i409 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2254 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2254_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2254_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i412 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i411 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2256 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2256_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2256_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i414 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i413 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2258 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2258_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2258_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i416 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i415 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2260 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2260_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2260_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i418 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i417 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2262 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2262_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2262_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i420 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i419 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2264 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2264_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2264_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i422 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i421 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2266 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2266_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i424 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i423 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2268 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2268_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2268_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i426 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i425 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2270 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2270_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2270_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i428 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i427 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2272 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2272_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2272_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i430 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i429 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2274 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2274_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2274_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i432 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i431 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2276 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2276_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2276_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i434 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i433 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2278 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2278_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2278_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i436 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i435 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2280 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2280_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2280_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i438 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i437 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2282 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2282_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2282_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i440 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i439 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2284 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2284_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2284_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i442 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i441 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2286 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2286_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2286_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i444 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i443 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2288 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2288_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2288_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i446 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i445 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2290 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2290_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2290_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i448 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i447 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2292 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2292_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2292_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i450 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i449 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2294 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2294_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2294_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i452 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i451 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2296 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2296_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2296_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i454 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i453 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2298 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2298_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2298_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i456 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i455 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2300 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2300_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2300_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i458 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i457 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2302 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2302_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2302_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i460 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i459 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2304 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2304_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2304_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i462 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i461 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2306 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2306_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2306_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i464 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i463 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2308 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2308_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2308_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i466 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i465 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2310 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2310_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2310_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i468 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i467 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2312 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2312_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2312_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i470 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i469 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2314 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2314_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2314_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i472 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i471 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2316 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2316_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2316_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i474 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i473 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2318 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2318_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2318_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i476 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i475 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2320 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2320_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2320_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i478 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i477 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2322 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2322_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i480 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i479 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2324 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2324_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2324_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i482 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i481 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2326 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2326_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i484 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i483 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2328 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2328_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2328_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i486 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i485 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2330 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2330_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2330_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i488 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i487 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2332 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2332_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2332_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i490 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i489 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2334 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2334_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2334_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i492 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i491 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2336 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2336_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2336_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i494 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i493 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2338 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2338_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2338_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i496 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i495 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2340 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2340_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2340_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i498 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i497 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2342 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2342_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2342_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i500 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i499 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2344 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2344_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2344_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i502 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i501 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2346 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2346_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2346_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i504 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i503 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2348 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2348_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i506 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i505 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2350 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2350_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.SLICE_2350_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i508 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i507 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2352 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst.SLICE_2352_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i510 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i509 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2354 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2354_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i511 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2355 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40064 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7424_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2359 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2359_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2359_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2361 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2361_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2361_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i5 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2363 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2363_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2363_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i6 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2365 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2365_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2365_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2367 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2367_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2367_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i11 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i10 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2369 ( input DI1, DI0, B1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40019 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2369_K1 ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2369_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i13 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i12 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2371 ( input DI1, DI0, C1, 
    C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2371_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2371_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i15 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i14 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2373 ( input DI0, D0, CE, 
    LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2373_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i16 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2375 ( 
    input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40065 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7506_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i12630_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xC00C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFD57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2377 ( 
    input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7288_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7505_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_Inactive_Count_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0AA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x8A20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2380 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7440_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7439_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1684__i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1684__i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xA082") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xC048") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2382 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40071 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7442_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7441_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1684__i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1684__i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xA802") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xC00C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_2384 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40073 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3489_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.i3491_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2387 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2387_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2388
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40075 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5710_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5711_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2390
   ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40077 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5709_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2391
   ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40078 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5701_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2392 ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2392_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2395
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2395_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2396
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40079 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i9724_2_lut_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut_adj_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1686__i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xC3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2397
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40081 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i9732_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7260_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1686__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2400
   ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40083 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i56_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2401
   ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i12285_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2402
   ( input DI0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7308_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2404 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2404_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2405 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_2405_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2406 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2406_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2406_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2408 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2408_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2408_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i6 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2410 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2410_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2410_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i8 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i7 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2412 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40009 \Controller_inst.SLICE_2412_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2412_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i10 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i9 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2414 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2414_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2414_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i12 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i11 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_2416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i14 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i13 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2420
   ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7545_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7546_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2421
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40084 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7326_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7325_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2423
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40086 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7328_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7327_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2425
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40087 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7316_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7313_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2429
   ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7542_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7544_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2432
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40089 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5721_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5722_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2434
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40090 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5719_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5720_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2436
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40092 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5717_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5718_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2438
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40090 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5715_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5716_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2440
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40095 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5713_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5714_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2448
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2448_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2448_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2449
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2449_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2449_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2450
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2450_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2450_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1cmp_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2451
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2451_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2451_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2452
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2452_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2452_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2453
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2453_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2453_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2454
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2454_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2454_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2455
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2455_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2455_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2456
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2456_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2456_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2457
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2457_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2457_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2458
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2458_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2458_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2459
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2459_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2459_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2460
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2460_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2460_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2461
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2461_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2461_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2462
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2462_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2462_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2463
   ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40100 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2463_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.full_flag_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xCECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2464
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2464_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2464_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.empty_flag_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2465
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2465_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2466
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2466_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2466_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2468
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2468_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2468_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2470
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2470_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2470_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i6 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i5 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2474
   ( input DI1, DI0, C1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2474_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2474_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2476
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2476_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2476_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2478
   ( input DI1, DI0, C1, B0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2478_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2478_K0 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2481
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2481_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2481_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2483
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2483_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2483_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2487
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2487_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2487_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2489
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2489_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2489_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2493
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2493_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2493_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2495
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2495_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2495_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2499
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2499_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2499_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2501
   ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2501_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2501_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2503
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2503_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2503_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2506
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2506_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2506_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2508
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2508_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2508_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2510
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2510_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2510_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2513
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2513_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2513_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2515
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2515_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2515_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2517
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2517_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2517_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2520
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2520_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2522
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2522_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2522_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2526
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2526_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2526_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2528
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2528_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2528_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2532
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2532_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2532_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2534
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2534_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2534_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2536
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2536_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2536_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2539
   ( input DI1, DI0, C1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2539_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2539_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2541
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2541_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2541_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2543
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2543_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2543_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2546
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2546_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2546_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2548
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2548_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2548_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2550
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40096 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2550_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2550_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2553
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2553_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2553_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2555
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2555_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2555_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2557
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2557_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2557_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2560
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2560_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2560_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2562
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2562_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2562_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2564
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2564_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2564_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2566
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2566_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2566_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2568
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2568_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2568_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2570
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2570_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2570_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2572
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2572_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2572_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i16 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2574
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2574_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2575
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2575_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2576
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2576_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2578 ( input DI0, C0, CE, 
    LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2578_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40110 i5568_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 i11506_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2582 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 i1_2_lut_adj_89( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 n24398_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2583 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40114 \Controller_inst/rhd_index[3]_bdd_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40115 i12250_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2584 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 i5476_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 i11_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2585 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 mux_257_Mux_8_i7_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 i12269_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 mux_257_Mux_8_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 mux_257_Mux_8_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2588 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40119 i5327_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 i12255_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x003C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2589 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 i12275_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40122 i5295_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xA445") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2590 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40123 \Controller_inst/LessThan_14_i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40064 \Controller_inst/i7206_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2592 ( input D1, C1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40124 \Controller_inst/LessThan_14_i64_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \Controller_inst/i7379_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2593 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40125 \Controller_inst.i1_2_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \Controller_inst/LessThan_14_i62_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x5110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2594 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40127 \Controller_inst/i7381_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \Controller_inst/i7380_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2597 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \Controller_inst/LessThan_14_i60_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i58_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2598 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40127 \Controller_inst/i7383_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \Controller_inst/i7382_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2601 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i56_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \Controller_inst/LessThan_14_i54_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2602 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7385_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7384_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2605 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i52_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i50_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2606 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7387_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7386_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2609 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i48_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \Controller_inst/LessThan_14_i46_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2610 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7389_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7388_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2613 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i44_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \Controller_inst/LessThan_14_i42_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2614 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7391_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7390_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2617 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \Controller_inst/LessThan_14_i40_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i38_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2618 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7393_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7392_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2621 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i36_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i34_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2622 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7408_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7394_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2624 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \Controller_inst/LessThan_14_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2627 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7406_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7407_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2628 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \Controller_inst/LessThan_14_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2631 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7404_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i7405_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2632 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut4 \Controller_inst.SLICE_2632_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \Controller_inst/i7395_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_reset( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2633 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i32_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i30_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2634 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40132 \Controller_inst/LessThan_14_i16_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2637 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7402_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7403_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2638 ( input C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40134 \Controller_inst/LessThan_14_i20_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2641 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7400_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7401_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2642 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i24_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \Controller_inst/LessThan_14_i22_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2645 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40056 \Controller_inst/i7398_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \Controller_inst/i7399_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2646 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_14_i28_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_14_i26_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2649 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40127 \Controller_inst/i7409_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \Controller_inst/i7397_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2650 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40064 \Controller_inst/i7396_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2652 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24500_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2654 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12107_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2655 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24416_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12059_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2656 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25298_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2658 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i393_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2659 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12000_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25292_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2660 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25286_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_109 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2662 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25280_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_108 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2664 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25274_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_107 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2666 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25268_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_106 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2668 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25262_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_105 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2670 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25256_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_104 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2672 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25250_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2674 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25244_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_102 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2676 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25238_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_101 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2678 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25232_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_100 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2680 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25226_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_99 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2682 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25220_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_98 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2684 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25214_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_97 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2686 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25208_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_96 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2688 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25202_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_95 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2690 ( input 
    D0, C0, B0, A0, output F0 );

  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2691 ( input 
    D0, C0, B0, A0, output F0 );

  lut40151 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24578_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2692 ( input 
    D0, C0, B0, A0, output F0 );

  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2693 ( input 
    D0, C0, B0, A0, output F0 );

  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25196_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2694 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25190_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_94 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2696 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25184_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_93 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2698 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25178_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_92 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2700 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25172_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_91 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2702 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2703 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25166_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2704 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25160_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_90 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2706 ( input 
    D0, C0, B0, A0, output F0 );

  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2707 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12026_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25154_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2708 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24914_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2709 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25148_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24404_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2710 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25142_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_89 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2712 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25136_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_88 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2714 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25130_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_87 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2716 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2717 ( input 
    D0, C0, B0, A0, output F0 );

  lut40113 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25124_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2718 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25118_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_86 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2720 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2721 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12047_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25112_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2722 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25106_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_85 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2724 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25100_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_84 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2726 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2727 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25094_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2728 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25088_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_83 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2730 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25082_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_82 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2732 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24572_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2734 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25076_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_81 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2736 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25070_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_80 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2738 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25064_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_79 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2740 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25058_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_78 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2742 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25052_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_77 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2744 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25046_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_76 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2746 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25040_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_75 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2748 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2749 ( input 
    D0, C0, B0, A0, output F0 );

  lut40113 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25034_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2750 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[5]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2751 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24530_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25028_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2752 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25022_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_74 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2754 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24494_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2756 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25016_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_73 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2758 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2759 ( input 
    D0, C0, B0, A0, output F0 );

  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24566_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2760 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2761 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12098_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25010_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2762 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24488_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2764 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n25004_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_72 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2766 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24560_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2768 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[5]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2769 ( input 
    D0, C0, B0, A0, output F0 );

  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24998_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2770 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24992_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_71 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2772 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24482_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2774 ( input 
    D0, C0, B0, A0, output F0 );

  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2775 ( input 
    D0, C0, B0, A0, output F0 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24554_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2776 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24986_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_70 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2778 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24980_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_69 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2780 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24476_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2782 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2783 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24974_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2784 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24968_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_68 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2786 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24962_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_67 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2788 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24548_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2790 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24956_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_66 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2792 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24470_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2794 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut_5 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40140 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11993_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2795 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40158 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24950_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24392_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2796 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24542_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2798 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24944_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_65 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2800 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24464_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2802 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24938_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_64 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2804 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24536_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2806 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24926_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_63 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2808 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2809 ( input 
    D0, C0, B0, A0, output F0 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24458_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2810 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24920_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_62 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2812 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_9 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i26_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2814 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24452_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2816 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[7]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12137_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2818 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24908_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_61 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2820 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_8 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i35_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2821 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24410_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24902_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2822 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24896_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_60 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2824 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40137 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12122_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2826 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_7 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i42_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2827 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40166 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24890_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i40_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2828 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24446_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2830 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24524_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2833 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40168 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i67_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2835 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24878_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24602_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2836 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24872_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_59 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2838 ( input 
    D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i4_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2840 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24440_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2842 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24866_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_58 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2844 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24434_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2846 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24518_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2848 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24860_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_57 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2850 ( input 
    D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_5 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i386_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2851 ( input 
    D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24428_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i384_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2852 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24854_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_56 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2854 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24386_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2856 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24842_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_55 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2858 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_4 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i209_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2859 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40171 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24422_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i206_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2860 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24836_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_54 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2862 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24830_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_53 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2864 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24824_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_52 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2866 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24818_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_51 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2868 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24812_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_50 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2870 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24806_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_49 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2873 ( input 
    D0, C0, B0, A0, output F0 );

  lut40155 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24800_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2874 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_6 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i375_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2875 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11965_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24794_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2876 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24512_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2878 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24788_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_48 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2880 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24782_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_47 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2882 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24776_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_46 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2885 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24770_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24698_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2886 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24764_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_45 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2888 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24758_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_44 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2890 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2891 ( input 
    D0, C0, B0, A0, output F0 );

  lut40113 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24752_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2892 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24746_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_43 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2894 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut_4 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12113_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2895 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40164 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24740_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12092_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2896 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24734_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_42 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2898 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24728_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_41 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2900 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24722_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_40 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2902 ( input 
    D0, C0, B0, A0, output F0 );

  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2903 ( input 
    D0, C0, B0, A0, output F0 );

  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24716_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2904 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24710_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_39 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2906 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24704_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_38 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2908 ( input 
    D0, C0, B0, A0, output F0 );

  lut40152 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2910 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24692_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_37 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2912 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24686_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_36 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2914 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24680_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_35 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2916 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24674_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_34 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2918 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24668_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_33 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2920 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24662_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_32 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2922 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24656_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_31 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2924 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24644_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_30 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2926 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24638_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_29 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2928 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2929 ( input 
    D0, C0, B0, A0, output F0 );

  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24632_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2930 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24626_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2932 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24506_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2934 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24620_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2936 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2937 ( input 
    D0, C0, B0, A0, output F0 );

  lut40153 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24614_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2938 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24608_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2940 ( input 
    D0, C0, B0, A0, output F0 );

  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2942 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24596_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2944 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24590_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2946 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40145 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24584_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2948
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40141 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/n24932_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2950
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/n24848_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2952
   ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i11_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2953
   ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40176 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i77567_i1_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/n24650_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2954 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40178 i12261_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 i3777_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x00B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2956 ( input DI1, D1, C1, A1, D0, B0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40180 i2_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 i1_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2957 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 i5287_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xDCFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2958 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 i11587_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2960 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 i11593_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 i11591_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2961 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40044 i7659_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2963 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 SLICE_2963_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 i11579_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte_i0_i15 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2964 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40188 i2_3_lut_4_lut_adj_93( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 i5263_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2966 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40189 i12256_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 i5_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2967 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 i8_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2968 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40193 i11625_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 i1_2_lut_adj_95( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2971 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40194 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 i37_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2973 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 i5_3_lut_adj_88( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 i12684_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 i6_4_lut_adj_97( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2976 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40200 i_RHD_SPI_MISO_c_I_0_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 equal_1985_i3_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xD8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2977 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40202 \Controller_inst/i12603_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \Controller_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2978 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40204 i2_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 i1_2_lut_adj_96( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2979 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40205 i1_4_lut_adj_99( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 i1_2_lut_adj_98( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2980 ( input DI1, D1, C1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40017 \Controller_inst/i7223_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 i2_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \Controller_inst/channel_array[0]_i15 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2981 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40207 i12267_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 i11613_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40209 i1_4_lut_adj_90( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i11615_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xED00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2984 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40211 i12277_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i11499_rep_170_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2986 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40212 \Controller_inst/i1_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 i1127_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2987 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40214 \Controller_inst/i3477_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \Controller_inst/i1_3_lut_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_done_config_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x0444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2988 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40216 i5481_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 i2_3_lut_4_lut_adj_92( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2989 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40218 \Controller_inst/i1958_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \Controller_inst/i24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFF07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2990 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 \rhd_index[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 i12254_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2992 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40220 i12676_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 i6_4_lut_adj_100( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2994 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40222 \Controller_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 
    \Controller_inst/SPI_Master_CS_STM32_1/int_STM32_TX_Ready_I_0_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x11F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x5444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2996 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40224 \Controller_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \Controller_inst/i1_3_lut_adj_23 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2998 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40226 \Controller_inst/i12682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \Controller_inst/i27_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x33BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3001 ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40228 \Controller_inst/i3301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \Controller_inst/equal_1983_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_FIFO_RE_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x101F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3002 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40044 \Controller_inst/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3003 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40229 \Controller_inst/i12662_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40230 \Controller_inst/i1_3_lut_adj_25 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x777F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3004 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40231 \Controller_inst/i1_4_lut_adj_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40232 \Controller_inst/i11471_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x20AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3005 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40233 \Controller_inst/i1969_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \Controller_inst/i16_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3006 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40235 \Controller_inst/i1_2_lut_adj_27 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \Controller_inst/int_RHD_TX_Ready_I_0_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3008 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40237 \Controller_inst/i2_3_lut_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40201 \Controller_inst/i2_2_lut_adj_28 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3010 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7499_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \Controller_inst/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3011 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40239 \Controller_inst/i23_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \Controller_inst/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3012 ( input DI1, D1, C1, D0, C0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7502_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40208 \Controller_inst/i13_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i29 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_3015 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40241 \Controller_inst/i1_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \Controller_inst/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3016 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40243 \Controller_inst/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \Controller_inst/i1_2_lut_adj_29 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3018 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40244 \Controller_inst/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \Controller_inst/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3020 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7307_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \Controller_inst/i3_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1678__i0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3021 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40247 \Controller_inst/i1_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40248 \Controller_inst/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3022 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40249 \Controller_inst/i2_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \Controller_inst/i2_2_lut_adj_31 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3024 ( input DI1, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7473_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \Controller_inst/i1_2_lut_adj_36 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3026 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40251 \Controller_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \Controller_inst/i1_2_lut_3_lut_adj_68 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3028 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40253 \Controller_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \Controller_inst/i1_2_lut_3_lut_adj_59 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3030 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40255 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_39 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40256 \Controller_inst/i4_2_lut_adj_71 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3031 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40257 \Controller_inst/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \Controller_inst/i12644_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3032 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40255 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_40 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40259 \Controller_inst/i4_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3034 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40260 \Controller_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \Controller_inst/i1_2_lut_adj_70 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3036 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40262 \Controller_inst/i6_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40263 \Controller_inst.i4_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3038 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40264 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_41 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40265 \Controller_inst.i4_2_lut_3_lut_adj_47 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3040 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40266 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_51 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40267 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_42 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3041 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40268 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_52 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40040 \Controller_inst/i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3042 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \Controller_inst/i6_2_lut_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40270 \Controller_inst/i2_3_lut_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3043 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40271 \Controller_inst/i6_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40179 \Controller_inst/i7355_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3044 ( input D0, C0, B0, A0, output F0 );

  lut40272 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_44 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3045 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40273 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_50 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40064 \Controller_inst/i3_2_lut_adj_53 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3046 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_45 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40275 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_48 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3047 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40273 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_49 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40258 \Controller_inst/i3_2_lut_adj_55 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3048 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40276 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_77 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40179 \Controller_inst/i7365_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3049 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40277 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_38 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40278 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_81 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3050 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40279 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_58 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40280 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_57 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3052 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40281 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_78 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40282 \Controller_inst/i1_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3053 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40283 \Controller_inst/i12652_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40284 \Controller_inst/i12679_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/rgd_info_sig_red ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xF44F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3054 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40285 \Controller_inst/select_99_Select_0_i12_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40286 \Controller_inst/i1_2_lut_adj_62 ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3056 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \Controller_inst/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3058 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40130 \Controller_inst/LessThan_9_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_9_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3060 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40128 \Controller_inst/LessThan_9_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \Controller_inst/LessThan_9_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3062 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40288 \Controller_inst/i13_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \Controller_inst/LessThan_9_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3064 ( input D0, C0, B0, A0, output F0 );

  lut40289 \Controller_inst/i11521_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3065 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40290 \Controller_inst/i2871_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40291 \Controller_inst/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3066 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40243 \Controller_inst/i11529_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \Controller_inst/i11619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3068 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40293 \Controller_inst/i1_2_lut_3_lut_adj_69 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \Controller_inst/i1_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x1F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3070 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40017 \Controller_inst/i11581_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \Controller_inst/i1_3_lut_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xEFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3072 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40296 \Controller_inst.i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \Controller_inst/i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0180") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3074 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40298 \Controller_inst/i2_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \Controller_inst/i1_2_lut_3_lut_adj_83 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x1080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3076 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40300 \Controller_inst/i2_3_lut_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40301 \Controller_inst/i1_2_lut_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x0400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3078 ( input D1, C1, D0, C0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40036 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_adj_21 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \Controller_inst/SPI_Master_CS_STM32_1/i3496_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3079 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40303 \Controller_inst/SPI_Master_CS_STM32_1/i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40304 \Controller_inst/SPI_Master_CS_STM32_1/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3080 ( input D1, C1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40305 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3082 ( input D1, C1, B1, A1, 
    D0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 \Controller_inst/SPI_Master_CS_STM32_1/i12627_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \Controller_inst/SPI_Master_CS_STM32_1/i547_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3084 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12146_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3086 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11966_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3087 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12125_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12124_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3088 ( input 
    DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7283_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3089 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40308 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i6_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3090 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12013_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i11957_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3092 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40310 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12193_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i502_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3094 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3096 ( 
    input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i568_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3490_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xF050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3097 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40315 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i4_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut_adj_17 ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3098 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40316 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i12625_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i551_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3100
   ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.i3324_2_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3101
   ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3102
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i12197_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3104
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40320 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut_adj_11 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3106
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40321 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_243_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3108
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40321 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_13 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_242_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3110
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40323 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_14 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_78_i7_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3112
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40324 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7599_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7371_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3116
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40325 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11557_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40326 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11541_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3118
   ( input D0, C0, B0, A0, output F0 );

  lut40326 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11561_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3119
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40327 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11601_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3121
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40329 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3122
   ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11539_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40331 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/not_equal_21_i5_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3123
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40332 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3124
   ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40334 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i2_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40335 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x505F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x0A02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3126
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40098 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3126_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40336 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut_adj_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3127
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40337 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3128
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40339 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3720_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x00C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3130
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40341 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11563_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i9_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3131
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut_adj_9 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut_adj_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x4010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x2184") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3133
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11597_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i11567_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40346 i12272_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40347 i5273_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xC202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40348 i12251_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40349 i5283_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xFD7D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x9382") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40350 i5290_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 i5281_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x9854") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x7D6F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3139 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40352 i2_3_lut_4_lut_adj_94( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 i5266_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD_TX_Byte_i0_i0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x3CDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3140 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40354 \Controller_inst/i11631_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 \Controller_inst/i1_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x005C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3141 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40356 \Controller_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40357 \Controller_inst/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x0312") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3144 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40358 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_54 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40359 \Controller_inst/i6_2_lut_3_lut_4_lut_adj_46 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3148 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40360 \Controller_inst/i6_2_lut_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40361 \Controller_inst/i6_2_lut_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3150 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40266 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_79 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40362 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_74 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3152 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40266 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_80 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40362 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_75 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3155 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40363 \Controller_inst/i5669_3_lut_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40364 \Controller_inst/i4_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xC3CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3156 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40365 \Controller_inst/SPI_Master_CS_STM32_1/i3499_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40366 \Controller_inst/SPI_Master_CS_STM32_1/i11595_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3157 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40367 \Controller_inst/SPI_Master_CS_STM32_1/i12633_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40368 \Controller_inst.SPI_Master_CS_STM32_1.i2139_2_lut_3_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xFD57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3158 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40369 \Controller_inst/SPI_Master_CS_STM32_1/i12609_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 \Controller_inst/SPI_Master_CS_STM32_1/i1_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x002F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3160 ( 
    input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40371 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3493_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i11607_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_SM_CS_FSM_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x4F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3161 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40243 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i3_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.i2107_2_lut_3_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3162 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i12606_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x040F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3167 ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 SLICE_3167_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40376 i_STM32_SPI_MISO_c_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 w_Controller_Mode__i1( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3170 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40377 i5566_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 i12265_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3176 ( input 
    DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7276_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_18 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3177 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40380 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_19 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_20 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3178
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40382 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.i12647_2_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40383 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_3_lut_adj_10 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3179
   ( input C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40384 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3706_2_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_16 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3180
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40075 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5712_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3181
   ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40386 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7219_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3183 ( input D1, C1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40017 i12270_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40387 i12274_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 int_RHD_SPI_Clk_I_0_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 int_RHD_SPI_CS_n_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_3185 ( input DI1, D1, C1, 
    B1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40390 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7217_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \Controller_inst/Controller_RHD_FIFO_1/i1_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3186 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40392 i5706_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 int_RHD_SPI_MOSI_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_Controller_Mode__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x0C05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3191 ( input DI1, D1, C1, D0, C0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7256_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 \Controller_inst/i1_2_lut_3_lut_adj_82 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1675__i0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3194 ( 
    input DI1, D1, C1, B1, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40394 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7255_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40395 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i9773_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_TX_Count_1684__i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x30C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3195 ( 
    input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40017 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7543_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i9788_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3196 ( 
    input C0, A0, output F0 );
  wire   GNDI;

  lut40397 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i1_2_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3198
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40398 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7317_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3199
   ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40043 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i8_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2075_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3200
   ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40399 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_245_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_249_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3201
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40401 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5723_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7369_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3204
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_7__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3206
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3206_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3207
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_5__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3209
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_4__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3211
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40402 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3212
   ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3212_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_7__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3213
   ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3213_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40104 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3214
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3214_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3215
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_5__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3217
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_4__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3219
   ( input DI1, D1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3219_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_WE ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3226 ( input DI1, D1, C1, 
    B1, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40405 \Controller_inst/SPI_Master_CS_STM32_1/i7300_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \Controller_inst/SPI_Master_CS_STM32_1/i5_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  ffsre20046 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_n ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3227 ( input 
    DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40406 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9761_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1685__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xBF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3230 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i32_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3232 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i43_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i33_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3234 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i36_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i390_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3237 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40408 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i391_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i39_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3239 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i64_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i65_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3242 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40339 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i5_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i394_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3248 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40310 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i2_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i23_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3250 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i1_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40170 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i24_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3252 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i387_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i27_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3257 ( input 
    D0, C0, A0, output F0 );
  wire   GNDI;

  lut40170 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12074_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3258 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12068_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3260 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12182_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3261 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12110_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3264 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12095_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3265 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12101_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3268 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12191_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3269 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12200_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3273 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12014_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3274 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i373_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i372_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3277 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i376_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i383_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3281 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i207_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i210_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3285 ( input 
    DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40409 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7235_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i68_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20046 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3288
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3288_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/int_FIFO_RE_I_6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3290
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40411 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i1_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x303F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3291
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i4_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i7_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3292
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3512_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3293
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40310 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3724_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40414 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3730_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3295
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i3_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i8_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3297
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40415 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3722_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3732_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3299
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40416 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i6_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40417 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1670_i5_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3301
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3728_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3726_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3303 ( input D0, C0, B0, A0, 
    output F0 );

  lut40418 \Controller_inst/SPI_Master_CS_STM32_1/i6_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3305 ( input D0, C0, B0, A0, output F0 );

  lut40419 \Controller_inst/i11531_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3307 ( input D0, C0, B0, A0, output F0 );

  lut40238 \Controller_inst/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_3308 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7491_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \Controller_inst/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_3309 ( input DI1, D1, C1, D0, C0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7503_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \Controller_inst/i12_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_3311 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40036 \Controller_inst/i7492_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40418 \Controller_inst/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i19 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3314
   ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40420 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7189_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2043_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xFF56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_3317
   ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40422 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_3317_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/o_FIFO_WE_I_0_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3321 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40138 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12185_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_3322 ( output F0 );
  wire   GNDI;

  lut40423 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3323 ( input DI1, D1, C1, B1, A1, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40424 i1_4_lut_adj_101( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 i1667_1_lut( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 stop_counting_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_3327 ( output F0 );
  wire   GNDI;

  lut40426 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_3330 ( input DI1, D1, B1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40037 \Controller_inst/i7501_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40289 \Controller_inst/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1676__i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_3331 ( input D0, C0, B0, A0, output F0 );

  lut40427 \Controller_inst/i11617_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3332 ( input DI1, D1, C1, 
    B1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40065 \Controller_inst/SPI_Master_CS_STM32_1/i7509_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40428 \Controller_inst/SPI_Master_CS_STM32_1/i3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_3333 ( input DI1, D1, B1, 
    C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40127 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7423_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40425 \Controller_inst/SPI_Master_CS_STM32_1/i37_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_3334 ( input 
    DI1, D1, C1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7421_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SLICE_3335 ( 
    input DI1, D1, C1, B1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40429 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i7293_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20046 \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/r_CS_n ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xFF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_3340
   ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40430 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i7312_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40169 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/Mux_50_i9_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20046 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "47";
  defparam INST10.DIVQ = "4";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module o_STM32_SPI_CS_n ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI_CS_n );

  BB_B_B o_STM32_SPI_CS_n_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI_CS_n));

  specify
    (PADDT => o_STM32_SPI_CS_n) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI_CS_n) = (0:0:0,0:0:0);
    (o_STM32_SPI_CS_n => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module o_STM32_SPI_Clk ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI_Clk );

  BB_B_B o_STM32_SPI_Clk_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI_Clk));

  specify
    (PADDT => o_STM32_SPI_Clk) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI_Clk) = (0:0:0,0:0:0);
    (o_STM32_SPI_Clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_STM32_SPI_MOSI ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI_MOSI );

  BB_B_B o_STM32_SPI_MOSI_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI_MOSI));

  specify
    (PADDT => o_STM32_SPI_MOSI) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI_MOSI) = (0:0:0,0:0:0);
    (o_STM32_SPI_MOSI => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
   ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, WDATA11_dly, 
         WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, 
         WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, 
         WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_0__I_0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module o_BOOST_ENABLE ( input PADDO, output o_BOOST_ENABLE );
  wire   VCCI;

  BB_B_B \o_BOOST_ENABLE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_BOOST_ENABLE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_BOOST_ENABLE) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD_SPI_CS_n ( input PADDO, output o_RHD_SPI_CS_n );
  wire   VCCI;

  BB_B_B \o_RHD_SPI_CS_n_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD_SPI_CS_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD_SPI_CS_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD_SPI_Clk ( input PADDO, output o_RHD_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHD_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD_SPI_MOSI ( input PADDO, output o_RHD_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHD_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_STM32_SPI_MISO ( input PADDO, output i_STM32_SPI_MISO );
  wire   VCCI;

  BB_B_B \i_STM32_SPI_MISO_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(i_STM32_SPI_MISO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => i_STM32_SPI_MISO) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED1_OUT ( input PADDO, output LED1_OUT );
  wire   VCCI;

  BB_B_B \LED1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED2_OUT ( input PADDO, output LED2_OUT );
  wire   VCCI;

  BB_B_B \LED2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED3_OUT ( input PADDO, output LED3_OUT );
  wire   VCCI;

  BB_B_B \LED3_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED3_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED3_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED4_OUT ( input PADDO, output LED4_OUT );
  wire   VCCI;

  BB_B_B \LED4_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED4_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED4_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_3_ ( input PADDO, output oControllerMode3 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode3) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_2_ ( input PADDO, output oControllerMode2 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode2) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_1_ ( input PADDO, output oControllerMode1 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode1) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_0_ ( input PADDO, output oControllerMode0 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode0) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_reset ( input PADDO, output o_reset );
  wire   VCCI;

  BB_B_B \o_reset_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(o_reset));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_reset) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_clk ( output PADDI, input i_clk );
  wire   GNDI;

  BB_B_B \i_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(i_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_RHD_SPI_MISO ( output PADDI, input i_RHD_SPI_MISO );
  wire   GNDI;

  BB_B_B \i_RHD_SPI_MISO_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHD_SPI_MISO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHD_SPI_MISO => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB0_OUT ( input PADDO, output RGB0_OUT );
  wire   VCCI;

  BB_OD_B \RGB0_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB1_OUT ( input PADDO, output RGB1_OUT );
  wire   VCCI;

  BB_OD_B \RGB1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB2_OUT ( input PADDO, output RGB2_OUT );
  wire   VCCI;

  BB_OD_B \RGB2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule
