$date
	Thu Oct 19 11:02:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 2 ! A [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module q $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var wire 2 % t [1:0] $end
$var wire 2 & A [1:0] $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ' t $end
$var reg 1 ( q $end
$upscope $end
$scope module t2 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ) t $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
bx &
bx %
0$
1#
0"
bx !
$end
#10
1"
#20
0)
0'
b0 %
0(
b0 !
b0 &
0*
0"
0#
1$
#30
1"
#40
1)
b1 %
0"
0$
#50
1"
#60
1'
b1 !
b1 &
1*
1)
b11 %
0"
1$
#70
1"
#80
0'
1(
b10 !
b10 &
0*
1)
b1 %
0"
0$
#90
1"
#100
b11 !
b11 &
1*
0)
b0 %
0"
1$
#110
1"
#120
1)
1'
b11 %
0"
0$
#130
1"
#140
0*
b0 !
b0 &
0(
0)
0'
b0 %
0"
1$
#150
1"
#160
1)
b1 %
0"
0$
#170
1"
#180
1'
b1 !
b1 &
1*
1)
b11 %
0"
1$
#190
1"
#200
0)
0'
b0 %
1(
b10 !
b10 &
0*
0"
